V 000032 55 1625 0 p_intel_8086
(_unit VHDL (p_intel_8086 0 14 )
  (_version v38)
  (_time 1246504317703 2009.07.02 00:11:57)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_object
    (_type (_internal instructions 0 15 (_enum1 jmp cmp jz loopnz hlt add movrr movri movrm nop (_to (i 0)(i 9)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~15 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~152 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~15 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~15 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal microinstruction 0 17 (_record (op instructions )(rsCode ~std_logic_vector{2~downto~0}~15 )(rdCode ~std_logic_vector{2~downto~0}~152 )(param ~std_logic_vector{31~downto~0}~15 )(modc ~std_logic_vector{1~downto~0}~15 )(w ~extieee.std_logic_1164.std_logic )(ex ~extieee.std_logic_1164.std_logic )(mem ~extieee.std_logic_1164.std_logic )(wb ~extieee.std_logic_1164.std_logic ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 2046          1246504317721 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246504317718 2009.07.02 00:11:57)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246504317784 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246504317781 2009.07.02 00:11:57)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246504317846 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246504317843 2009.07.02 00:11:57)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246504317954 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246504317953 2009.07.02 00:11:57)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(5)(4)(7)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246504318019 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246504318015 2009.07.02 00:11:58)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246504621223 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246504621218 2009.07.02 00:17:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246504621285 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246504621281 2009.07.02 00:17:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246504621346 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246504621343 2009.07.02 00:17:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(9)(3)(4)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(9)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246504621454 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246504621453 2009.07.02 00:17:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246504621531 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246504621531 2009.07.02 00:17:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246509556924 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246509556921 2009.07.02 01:39:16)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246509556987 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246509556984 2009.07.02 01:39:16)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246509557050 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246509557046 2009.07.02 01:39:17)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246509557188 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246509557187 2009.07.02 01:39:17)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246509557254 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246509557250 2009.07.02 01:39:17)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246509570614 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246509570609 2009.07.02 01:39:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246509570691 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246509570687 2009.07.02 01:39:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246509570765 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246509570765 2009.07.02 01:39:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246509570876 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246509570875 2009.07.02 01:39:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246509570968 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246509570968 2009.07.02 01:39:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246509586130 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246509586125 2009.07.02 01:39:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246509586191 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246509586187 2009.07.02 01:39:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246509586266 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246509586265 2009.07.02 01:39:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(9)(3)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(9)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246509586376 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246509586375 2009.07.02 01:39:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(4)(5)(7)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246509586456 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246509586453 2009.07.02 01:39:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246509647563 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246509647562 2009.07.02 01:40:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246509647612 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246509647609 2009.07.02 01:40:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246509647703 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246509647703 2009.07.02 01:40:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246509647813 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246509647812 2009.07.02 01:40:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(5)(4)(7)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246509647878 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246509647875 2009.07.02 01:40:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246510312130 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246510312125 2009.07.02 01:51:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246510312190 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246510312187 2009.07.02 01:51:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246510312253 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246510312250 2009.07.02 01:51:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246510312376 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246510312375 2009.07.02 01:51:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(5)(4)(7)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246510312441 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246510312437 2009.07.02 01:51:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246510555065 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246510555062 2009.07.02 01:55:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246510555140 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246510555140 2009.07.02 01:55:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246510555218 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246510555218 2009.07.02 01:55:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246510555344 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246510555343 2009.07.02 01:55:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(5)(4)(7)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246510555406 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246510555406 2009.07.02 01:55:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246510773378 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246510773375 2009.07.02 01:59:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246510773440 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246510773437 2009.07.02 01:59:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246510773516 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246510773515 2009.07.02 01:59:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246510773641 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246510773640 2009.07.02 01:59:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(4)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(7)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(4)(7)(0)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(7)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(7)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(1)(4)(6(6))(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246510773704 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246510773703 2009.07.02 01:59:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246510806907 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246510806906 2009.07.02 02:00:06)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246510806957 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246510806953 2009.07.02 02:00:06)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246510807032 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246510807031 2009.07.02 02:00:07)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(9)(4)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(9)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246510807157 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246510807156 2009.07.02 02:00:07)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(4)(6(6))(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246510807219 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246510807218 2009.07.02 02:00:07)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246511326395 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246511326390 2009.07.02 02:08:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246511326472 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246511326468 2009.07.02 02:08:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246511326549 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246511326546 2009.07.02 02:08:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(9)(4)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(9)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246511326672 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246511326671 2009.07.02 02:08:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(4)(6(6))(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246511326750 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246511326750 2009.07.02 02:08:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246512501125 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246512501125 2009.07.02 02:28:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246512501191 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246512501187 2009.07.02 02:28:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246512501268 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246512501265 2009.07.02 02:28:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(9)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246512501391 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246512501390 2009.07.02 02:28:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(1)(0)(4)(7)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(4)(6(6))(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246512501468 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246512501468 2009.07.02 02:28:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 2765          1246512501532 biu
(_unit VHDL (biu 0 278 (biu 0 291 ))
  (_version v38)
  (_time 1246512501531 2009.07.02 02:28:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246512501517)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 284 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1023~downto~0}~12 0 285 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1023)(i 0))))))
    (_port (_internal memc ~std_logic_vector{1023~downto~0}~12 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1023~downto~0}~122 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1023)(i 0))))))
    (_port (_internal memd ~std_logic_vector{1023~downto~0}~122 0 286 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal data ~std_logic_vector{39~downto~0}~12 0 287 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~39~13 0 292 (_scalar (_to (i 0)(i 39)))))
    (_signal (_internal count ~INTEGER~range~0~to~39~13 0 292 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 293 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 295 (_process (_simple)(_target(9))(_sensitivity(2)(1))(_read(5)))))
      (line__310(_architecture 1 0 310 (_assignment (_simple)(_alias((data)(datai)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246512939380 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246512939375 2009.07.02 02:35:39)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246512939441 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246512939437 2009.07.02 02:35:39)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246512939532 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246512939531 2009.07.02 02:35:39)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246512939671 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246512939671 2009.07.02 02:35:39)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(7)(4)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(5)(7)(4)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(7)(4)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(7)(4)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)(6(6))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246512939735 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246512939734 2009.07.02 02:35:39)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246512951505 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246512951500 2009.07.02 02:35:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246512951581 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246512951578 2009.07.02 02:35:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246512951643 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246512951640 2009.07.02 02:35:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246512951782 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246512951781 2009.07.02 02:35:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(4)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(7)(1)(0)(4)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(4)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(4)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(6(6))(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246512951859 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246512951859 2009.07.02 02:35:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246512968176 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246512968171 2009.07.02 02:36:08)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246512968237 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246512968234 2009.07.02 02:36:08)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246512968299 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246512968296 2009.07.02 02:36:08)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246512968438 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246512968437 2009.07.02 02:36:08)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(4)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(7)(1)(0)(4)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(4)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(4)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(6(6))(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246512968501 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246512968500 2009.07.02 02:36:08)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246513337755 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513337750 2009.07.02 02:42:17)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513337832 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513337828 2009.07.02 02:42:17)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513337907 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513337906 2009.07.02 02:42:17)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513338016 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513338015 2009.07.02 02:42:18)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(4)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(7)(1)(0)(4)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(4)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(4)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(6(6))(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513338094 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513338093 2009.07.02 02:42:18)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246513350328 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513350328 2009.07.02 02:42:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513350378 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513350375 2009.07.02 02:42:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513350454 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513350453 2009.07.02 02:42:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513350579 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513350578 2009.07.02 02:42:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(4)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(7)(1)(0)(4)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(4)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(4)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(6(6))(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513350642 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513350640 2009.07.02 02:42:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246513371161 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513371156 2009.07.02 02:42:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513371219 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513371218 2009.07.02 02:42:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513371282 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513371281 2009.07.02 02:42:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513371407 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513371406 2009.07.02 02:42:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(4)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(7)(1)(0)(4)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(4)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(4)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(6(6))(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513371471 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513371468 2009.07.02 02:42:51)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246513400942 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513400937 2009.07.02 02:43:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513401004 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513401000 2009.07.02 02:43:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513401094 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513401093 2009.07.02 02:43:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513401204 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513401203 2009.07.02 02:43:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(4)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(7)(1)(0)(4)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(4)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(4)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(6(6))(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513401266 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513401265 2009.07.02 02:43:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246513492145 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513492140 2009.07.02 02:44:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513492218 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513492218 2009.07.02 02:44:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513492312 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513492312 2009.07.02 02:44:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513492422 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513492421 2009.07.02 02:44:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(4)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(7)(1)(0)(4)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(4)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(4)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(6(6))(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513492485 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513492484 2009.07.02 02:44:52)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246513520614 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513520609 2009.07.02 02:45:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513520672 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513520671 2009.07.02 02:45:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513520735 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513520734 2009.07.02 02:45:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513520860 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513520859 2009.07.02 02:45:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(4)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(7)(1)(0)(4)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(4)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(4)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(6(6))(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513520924 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513520921 2009.07.02 02:45:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 2842          1246513520988 biu
(_unit VHDL (biu 0 278 (biu 0 291 ))
  (_version v38)
  (_time 1246513521000 2009.07.02 02:45:21)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246512939798)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 284 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 286 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 286 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal data ~std_logic_vector{39~downto~0}~12 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 292 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 292 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal posi ~std_logic_vector{19~downto~0}~13 0 293 (_architecture (_uni ))))
    (_signal (_internal posf ~std_logic_vector{19~downto~0}~13 0 294 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 296 (_process (_simple)(_target(9)(10)(11))(_sensitivity(1)(2))(_read(4)(5)(0)(6(t_0_39))))))
      (line__315(_architecture 1 0 315 (_assignment (_simple)(_alias((data)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246513604831 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513604828 2009.07.02 02:46:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513604894 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513604890 2009.07.02 02:46:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513604969 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513604968 2009.07.02 02:46:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513605079 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513605078 2009.07.02 02:46:45)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(7)(4)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(5)(7)(4)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(7)(4)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(7)(4)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)(6(6))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513605159 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513605156 2009.07.02 02:46:45)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 2765          1246513605222 biu
(_unit VHDL (biu 0 278 (biu 0 291 ))
  (_version v38)
  (_time 1246513605218 2009.07.02 02:46:45)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246512939798)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 284 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 286 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 286 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal data ~std_logic_vector{39~downto~0}~12 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 292 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 292 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 293 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 296 (_process (_simple)(_target(9)(10)(11))(_sensitivity(2)(1))(_read(6)(4)(5)(0)(10)(11)))))
      (line__315(_architecture 1 0 315 (_assignment (_simple)(_alias((data)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246513803208 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513803203 2009.07.02 02:50:03)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513803285 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513803281 2009.07.02 02:50:03)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513803359 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513803359 2009.07.02 02:50:03)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513803469 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513803468 2009.07.02 02:50:03)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513803546 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513803546 2009.07.02 02:50:03)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246513823895 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513823890 2009.07.02 02:50:23)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513823941 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513823937 2009.07.02 02:50:23)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513824032 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513824031 2009.07.02 02:50:24)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513824141 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513824140 2009.07.02 02:50:24)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513824206 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513824203 2009.07.02 02:50:24)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000046 55 2046          1246513835407 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513835406 2009.07.02 02:50:35)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513835457 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513835453 2009.07.02 02:50:35)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513835534 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513835531 2009.07.02 02:50:35)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513835657 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513835656 2009.07.02 02:50:35)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(5)(4)(7)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(4)(6(6))(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513835734 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513835734 2009.07.02 02:50:35)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 2900          1246513835815 biu
(_unit VHDL (biu 0 278 (biu 0 292 ))
  (_version v38)
  (_time 1246513835812 2009.07.02 02:50:35)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513824283)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 284 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 286 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 286 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 287 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 288 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 293 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 297 (_process (_simple)(_target(10)(11)(12)(6))(_sensitivity(2)(1))(_read(0)(4)(5)(8)(11)(12)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (6)
  )
  (_model . biu 1 -1
  )
)
I 000046 55 2046          1246513865735 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513865734 2009.07.02 02:51:05)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513865799 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513865796 2009.07.02 02:51:05)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513865862 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513865859 2009.07.02 02:51:05)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513865985 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513865984 2009.07.02 02:51:05)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513866078 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513866078 2009.07.02 02:51:06)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3022          1246513866143 biu
(_unit VHDL (biu 0 278 (biu 0 292 ))
  (_version v38)
  (_time 1246513866140 2009.07.02 02:51:06)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513824283)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 284 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 286 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 286 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 287 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 288 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 293 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 297 (_process (_simple)(_target(6)(10)(11)(12))(_sensitivity(1)(2))(_read(6)(11)(12)(0)(4)(5)(8)))))
      (line__320(_architecture 1 0 320 (_assignment (_simple)(_alias((dataout)(datai)))(_target(9))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (6)
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246513954331 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246513954328 2009.07.02 02:52:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246513954393 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246513954390 2009.07.02 02:52:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246513954456 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246513954453 2009.07.02 02:52:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246513954579 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246513954578 2009.07.02 02:52:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246513954644 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246513954640 2009.07.02 02:52:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3055          1246513954719 biu
(_unit VHDL (biu 0 278 (biu 0 291 ))
  (_version v38)
  (_time 1246513954718 2009.07.02 02:52:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 292 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 292 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 293 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 296 (_process (_simple)(_target(5)(9)(10)(11)(6))(_sensitivity(1)(2))(_read(5)(3)(10)(11)(6)(0)(4)(7)))))
      (line__327(_architecture 1 0 327 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246514035301 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246514035296 2009.07.02 02:53:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246514035360 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246514035359 2009.07.02 02:53:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246514035422 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246514035421 2009.07.02 02:53:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246514035547 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246514035546 2009.07.02 02:53:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246514035610 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246514035609 2009.07.02 02:53:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246514035687 biu
(_unit VHDL (biu 0 278 (biu 0 291 ))
  (_version v38)
  (_time 1246514035687 2009.07.02 02:53:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 292 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 292 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 293 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 296 (_process (_simple)(_target(5)(9)(10)(11)(6))(_sensitivity(1)(2))(_read(5)(3)(10)(11)(6)(0)(4)(7)))))
      (line__329(_architecture 1 0 329 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246514501380 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246514501375 2009.07.02 03:01:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246514501440 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246514501437 2009.07.02 03:01:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246514501518 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246514501515 2009.07.02 03:01:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246514501640 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246514501640 2009.07.02 03:01:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246514501703 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246514501703 2009.07.02 03:01:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246514501782 biu
(_unit VHDL (biu 0 278 (biu 0 292 ))
  (_version v38)
  (_time 1246514501781 2009.07.02 03:01:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 293 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 297 (_process (_simple)(_target(5)(9)(10)(11)(6))(_sensitivity(1)(2))(_read(5)(3)(10)(11)(6)(0)(4)(7)))))
      (line__330(_architecture 1 0 330 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246516844157 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246516844156 2009.07.02 03:40:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246516844207 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246516844203 2009.07.02 03:40:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246516844299 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246516844296 2009.07.02 03:40:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246516844421 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246516844421 2009.07.02 03:40:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246516844484 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246516844484 2009.07.02 03:40:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246516844563 biu
(_unit VHDL (biu 0 278 (biu 0 292 ))
  (_version v38)
  (_time 1246516844562 2009.07.02 03:40:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 293 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 297 (_process (_simple)(_target(5)(9)(10)(11)(6))(_sensitivity(1)(2))(_read(5)(3)(10)(11)(6)(0)(4)(7)))))
      (line__330(_architecture 1 0 330 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246516854282 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246516854281 2009.07.02 03:40:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246516854332 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246516854328 2009.07.02 03:40:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246516854406 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246516854406 2009.07.02 03:40:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(3)(4)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(3)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246516854532 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246516854531 2009.07.02 03:40:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(7)(1)(0)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(6(6))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246516854593 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246516854593 2009.07.02 03:40:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246516854659 biu
(_unit VHDL (biu 0 278 (biu 0 292 ))
  (_version v38)
  (_time 1246516854656 2009.07.02 03:40:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 293 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 297 (_process (_simple)(_target(5)(9)(10)(11)(6))(_sensitivity(1)(2))(_read(5)(3)(10)(11)(6)(0)(4)(7)))))
      (line__330(_architecture 1 0 330 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000045 55 1280          1246516854719 chip
(_unit VHDL (chip 0 340 (chip 0 347 ))
  (_version v38)
  (_time 1246516854718 2009.07.02 03:40:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246516854705)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 342 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 342 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 343 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 343 (_entity (_inout ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 2046          1246519472786 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246519472781 2009.07.02 04:24:32)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246519472847 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246519472843 2009.07.02 04:24:32)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246519472924 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246519472921 2009.07.02 04:24:32)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(9)(3)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(9)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246519473046 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246519473046 2009.07.02 04:24:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(7)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(4)(7)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(7)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(7)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246519473110 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246519473109 2009.07.02 04:24:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246519473174 biu
(_unit VHDL (biu 0 278 (biu 0 292 ))
  (_version v38)
  (_time 1246519473171 2009.07.02 04:24:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 293 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 297 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(0)(4)(5)(7)(3)(10)(11)))))
      (line__330(_architecture 1 0 330 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000045 55 1522          1246519473238 chip
(_unit VHDL (chip 0 340 (chip 0 347 ))
  (_version v38)
  (_time 1246519473234 2009.07.02 04:24:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246516854705)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 342 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 342 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 343 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 343 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 348 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal IP ~std_logic_vector{15~downto~0}~13 0 348 (_architecture (_uni ((_others(i 2)))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 2046          1246520256817 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246520256812 2009.07.02 04:37:36)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246520256879 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246520256875 2009.07.02 04:37:36)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246520256954 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246520256953 2009.07.02 04:37:36)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(9)(3)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(9)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246520257063 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246520257062 2009.07.02 04:37:37)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(7)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(4)(7)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(7)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(7)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246520257128 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246520257125 2009.07.02 04:37:37)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246520257191 biu
(_unit VHDL (biu 0 278 (biu 0 292 ))
  (_version v38)
  (_time 1246520257187 2009.07.02 04:37:37)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 293 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 297 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(0)(4)(5)(7)(3)(10)(11)))))
      (line__330(_architecture 1 0 330 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246520274520 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246520274515 2009.07.02 04:37:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246520274566 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246520274562 2009.07.02 04:37:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246520274641 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246520274640 2009.07.02 04:37:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(9)(3)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(9)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246520274781 alu
(_unit VHDL (alu 0 143 (alu 0 151 ))
  (_version v38)
  (_time 1246520274781 2009.07.02 04:37:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 152 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__158(_architecture 1 0 158 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(7)(5)))))
      (line__167(_architecture 4 0 167 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(4)(7)(5)))))
      (line__170(_architecture 5 0 170 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(7)(5)))))
      (line__173(_architecture 6 0 173 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(7)(5)))))
      (line__176(_architecture 7 0 176 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246520274843 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 200 ))
  (_version v38)
  (_time 1246520274843 2009.07.02 04:37:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 201 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 202 (_architecture (_uni ))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__217(_architecture 2 0 217 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__220(_architecture 3 0 220 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__223(_architecture 4 0 223 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__226(_architecture 5 0 226 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__231(_architecture 6 0 231 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__234(_architecture 7 0 234 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__238(_architecture 8 0 238 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__244(_architecture 9 0 244 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__249(_architecture 10 0 249 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246520274907 biu
(_unit VHDL (biu 0 278 (biu 0 292 ))
  (_version v38)
  (_time 1246520274906 2009.07.02 04:37:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 293 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 294 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 297 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(0)(4)(5)(7)(3)(10)(11)))))
      (line__330(_architecture 1 0 330 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000045 55 2485          1246520274969 chip
(_unit VHDL (chip 0 340 (chip 0 347 ))
  (_version v38)
  (_time 1246520274968 2009.07.02 04:37:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246516854705)
    (_use )
  )
  (_instantiation biu 0 357 (_entity . biu)
    (_port
      ((addr)(addr))
      ((clock)(clock))
      ((reset)(reset))
      ((mode)(mode))
      ((mtype)(mtype))
      ((memc)(memc))
      ((memd)(memd))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 342 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 342 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 343 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 343 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 348 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal IP ~std_logic_vector{19~downto~0}~13 0 348 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal addr ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal mode ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal mtype ~extieee.std_logic_1164.std_logic 0 351 (_architecture (_uni ((i 1))))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 352 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datain ~std_logic_vector{39~downto~0}~13 0 352 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal dataout ~std_logic_vector{39~downto~0}~13 0 353 (_architecture (_uni ((_others(i 2)))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 2046          1246520867911 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246520867906 2009.07.02 04:47:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246520867972 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246520867968 2009.07.02 04:47:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246520868049 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246520868046 2009.07.02 04:47:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(9)(3)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(9)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2955          1246520868157 alu
(_unit VHDL (alu 0 143 (alu 0 152 ))
  (_version v38)
  (_time 1246520868156 2009.07.02 04:47:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317907)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 145 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 146 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 154 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__157(_architecture 0 0 157 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_target(6(6)))(_sensitivity(0)(1)(4)))))
      (line__162(_architecture 2 0 162 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__165(_architecture 3 0 165 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(7)(4)))))
      (line__168(_architecture 4 0 168 (_assignment (_simple)(_target(6(11)))(_sensitivity(0)(1)(5)(7)(4)))))
      (line__171(_architecture 5 0 171 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(7)(4)))))
      (line__174(_architecture 6 0 174 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(7)(4)))))
      (line__177(_architecture 7 0 177 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)(6(6))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246520868234 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246520868234 2009.07.02 04:47:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246520868297 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246520868296 2009.07.02 04:47:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(3)(7)(5)(0)(4)(10)(11)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000045 55 3610          1246520868360 chip
(_unit VHDL (chip 0 340 (chip 0 348 ))
  (_version v38)
  (_time 1246520868359 2009.07.02 04:47:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246516854705)
    (_use )
  )
  (_instantiation biu 0 356 (_entity . biu)
    (_port
      ((addr)(addr))
      ((clock)(clock))
      ((reset)(reset))
      ((mode)(mode))
      ((mtype)(mtype))
      ((memc)(memc))
      ((memd)(memd))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_instantiation ctrl 0 358 (_entity . control_unit)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((uins)(uins))
      ((ir)(ir))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 342 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 342 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 343 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 343 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal IP ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal addr ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal mode ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal mtype ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 351 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datain ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal dataout ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal ir ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 352 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
)
I 000046 55 2046          1246520880989 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246520880984 2009.07.02 04:48:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246520881035 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246520881031 2009.07.02 04:48:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246520881110 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246520881109 2009.07.02 04:48:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(9)(3)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(9)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000053 55 4193          1246520881234 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246520881234 2009.07.02 04:48:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(4)(3(32))(3(35))))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(4)(3(d_31_30))))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(4)(3(33))))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(4)(5)(3(d_29_27))(3(d_26_24))(3(d_34_32))))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(4)(5)(3(d_29_27))(3(d_26_24))))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(4)(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246520881297 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246520881296 2009.07.02 04:48:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(1)(2))(_read(7)(3)(6)(5)(0)(4)(10)(11)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000045 55 3610          1246520881347 chip
(_unit VHDL (chip 0 340 (chip 0 348 ))
  (_version v38)
  (_time 1246520881343 2009.07.02 04:48:01)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246516854705)
    (_use )
  )
  (_instantiation biu 0 356 (_entity . biu)
    (_port
      ((addr)(addr))
      ((clock)(clock))
      ((reset)(reset))
      ((mode)(mode))
      ((mtype)(mtype))
      ((memc)(memc))
      ((memd)(memd))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_instantiation ctrl 0 358 (_entity . control_unit)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((uins)(uins))
      ((ir)(ir))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 342 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 342 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 343 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 343 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal IP ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal addr ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal mode ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal mtype ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 351 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datain ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal dataout ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal ir ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 352 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
)
I 000046 55 2046          1246520959114 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246520959109 2009.07.02 04:49:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246520959172 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246520959171 2009.07.02 04:49:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246520959235 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246520959234 2009.07.02 04:49:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(9)(4)(3)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(9)(5)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 3095          1246520959344 alu
(_unit VHDL (alu 0 143 (alu 0 152 ))
  (_version v38)
  (_time 1246520959343 2009.07.02 04:49:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246520881158)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal param ~std_logic_vector{31~downto~0}~12 0 145 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~124 0 146 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 147 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 154 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__157(_architecture 0 0 157 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__162(_architecture 2 0 162 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__165(_architecture 3 0 165 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__168(_architecture 4 0 168 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(7)(1)(0)))))
      (line__171(_architecture 5 0 171 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__174(_architecture 6 0 174 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__177(_architecture 7 0 177 (_assignment (_simple)(_target(3))(_sensitivity(4)(6(6))(2(d_31_16))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246520959409 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246520959406 2009.07.02 04:49:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246520959484 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246520959484 2009.07.02 04:49:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(5)(6)(9)(10)(11))(_sensitivity(1)(2))(_read(3)(5)(0)(7)(4)(6)(10)(11)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000045 55 3610          1246520959534 chip
(_unit VHDL (chip 0 340 (chip 0 348 ))
  (_version v38)
  (_time 1246520959531 2009.07.02 04:49:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246516854705)
    (_use )
  )
  (_instantiation biu 0 356 (_entity . biu)
    (_port
      ((addr)(addr))
      ((clock)(clock))
      ((reset)(reset))
      ((mode)(mode))
      ((mtype)(mtype))
      ((memc)(memc))
      ((memd)(memd))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_instantiation ctrl 0 358 (_entity . control_unit)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((uins)(uins))
      ((ir)(ir))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 342 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 342 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 343 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 343 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal IP ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal addr ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal mode ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal mtype ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 351 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datain ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal dataout ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal ir ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 352 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
)
I 000046 55 2046          1246521180536 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246521180531 2009.07.02 04:53:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246521180596 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246521180593 2009.07.02 04:53:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246521180659 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246521180656 2009.07.02 04:53:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 3095          1246521180782 alu
(_unit VHDL (alu 0 143 (alu 0 152 ))
  (_version v38)
  (_time 1246521180781 2009.07.02 04:53:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246520881158)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal param ~std_logic_vector{31~downto~0}~12 0 145 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~124 0 146 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 147 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 154 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__157(_architecture 0 0 157 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__162(_architecture 2 0 162 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__165(_architecture 3 0 165 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__168(_architecture 4 0 168 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(1)(0)(7)))))
      (line__171(_architecture 5 0 171 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__174(_architecture 6 0 174 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__177(_architecture 7 0 177 (_assignment (_simple)(_target(3))(_sensitivity(4)(2(d_31_16))(1)(0)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246521180844 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246521180843 2009.07.02 04:53:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246521180909 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246521180906 2009.07.02 04:53:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(5)(3)(10)(11)(0)(4)(7)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000045 55 4618          1246521180971 chip
(_unit VHDL (chip 0 340 (chip 0 348 ))
  (_version v38)
  (_time 1246521180968 2009.07.02 04:53:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246516854705)
    (_use )
  )
  (_instantiation biu 0 357 (_entity . biu)
    (_port
      ((addr)(addr))
      ((clock)(clock))
      ((reset)(reset))
      ((mode)(mode))
      ((mtype)(mtype))
      ((memc)(memc))
      ((memd)(memd))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_instantiation ctrl 0 359 (_entity . control_unit)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((uins)(uins))
      ((ir)(ir))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 342 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 342 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 343 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 343 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal IP ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal addr ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal mode ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal mtype ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal wrb ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal walu ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 351 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datain ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal dataout ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal ir ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 352 (_architecture (_uni ))))
    (_signal (_internal opalu ~extProcessor.p_intel_8086.instructions 0 353 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 354 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal RD ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal R1 ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal R2 ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal op1 ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal op2 ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal dest ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
)
I 000046 55 2046          1246521408567 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246521408562 2009.07.02 04:56:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246521408629 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246521408625 2009.07.02 04:56:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246521408703 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246521408703 2009.07.02 04:56:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 3095          1246521408813 alu
(_unit VHDL (alu 0 143 (alu 0 152 ))
  (_version v38)
  (_time 1246521408812 2009.07.02 04:56:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246520881158)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal param ~std_logic_vector{31~downto~0}~12 0 145 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~124 0 146 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 147 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 154 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__157(_architecture 0 0 157 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__162(_architecture 2 0 162 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__165(_architecture 3 0 165 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__168(_architecture 4 0 168 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(1)(0)(7)))))
      (line__171(_architecture 5 0 171 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__174(_architecture 6 0 174 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__177(_architecture 7 0 177 (_assignment (_simple)(_target(3))(_sensitivity(4)(2(d_31_16))(1)(0)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246521408878 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246521408875 2009.07.02 04:56:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246521408941 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246521408937 2009.07.02 04:56:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(5)(3)(10)(11)(0)(4)(7)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246521439846 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246521439843 2009.07.02 04:57:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246521439894 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246521439890 2009.07.02 04:57:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246521439957 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246521439953 2009.07.02 04:57:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 3095          1246521440079 alu
(_unit VHDL (alu 0 143 (alu 0 152 ))
  (_version v38)
  (_time 1246521440078 2009.07.02 04:57:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246520881158)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal param ~std_logic_vector{31~downto~0}~12 0 145 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~124 0 146 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 147 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 154 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__157(_architecture 0 0 157 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__162(_architecture 2 0 162 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__165(_architecture 3 0 165 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__168(_architecture 4 0 168 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(1)(0)(7)))))
      (line__171(_architecture 5 0 171 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__174(_architecture 6 0 174 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__177(_architecture 7 0 177 (_assignment (_simple)(_target(3))(_sensitivity(4)(2(d_31_16))(1)(0)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246521440141 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246521440140 2009.07.02 04:57:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246521440206 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246521440203 2009.07.02 04:57:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(5)(3)(10)(11)(0)(4)(7)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246521475739 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246521475734 2009.07.02 04:57:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246521475785 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246521475781 2009.07.02 04:57:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246521475859 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246521475859 2009.07.02 04:57:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 3095          1246521475969 alu
(_unit VHDL (alu 0 143 (alu 0 152 ))
  (_version v38)
  (_time 1246521475968 2009.07.02 04:57:55)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246520881158)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal param ~std_logic_vector{31~downto~0}~12 0 145 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~124 0 146 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 147 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 154 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__157(_architecture 0 0 157 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__162(_architecture 2 0 162 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__165(_architecture 3 0 165 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__168(_architecture 4 0 168 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(1)(0)(7)))))
      (line__171(_architecture 5 0 171 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__174(_architecture 6 0 174 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__177(_architecture 7 0 177 (_assignment (_simple)(_target(3))(_sensitivity(4)(2(d_31_16))(1)(0)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246521476032 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246521476031 2009.07.02 04:57:56)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246521476096 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246521476093 2009.07.02 04:57:56)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(5)(3)(10)(11)(0)(4)(7)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246521649563 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246521649562 2009.07.02 05:00:49)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246521649625 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246521649625 2009.07.02 05:00:49)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246521649703 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246521649703 2009.07.02 05:00:49)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 3095          1246521649813 alu
(_unit VHDL (alu 0 143 (alu 0 152 ))
  (_version v38)
  (_time 1246521649812 2009.07.02 05:00:49)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246520881158)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal param ~std_logic_vector{31~downto~0}~12 0 145 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~124 0 146 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 147 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 154 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__157(_architecture 0 0 157 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__162(_architecture 2 0 162 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__165(_architecture 3 0 165 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__168(_architecture 4 0 168 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(1)(0)(7)))))
      (line__171(_architecture 5 0 171 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__174(_architecture 6 0 174 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__177(_architecture 7 0 177 (_assignment (_simple)(_target(3))(_sensitivity(4)(2(d_31_16))(1)(0)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246521649876 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246521649875 2009.07.02 05:00:49)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246521649941 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246521649937 2009.07.02 05:00:49)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(5)(3)(10)(11)(0)(4)(7)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
I 000046 55 2046          1246521659562 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246521659562 2009.07.02 05:00:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
I 000046 55 1749          1246521659612 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246521659609 2009.07.02 05:00:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 3427          1246521659674 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246521659671 2009.07.02 05:00:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 3095          1246521659797 alu
(_unit VHDL (alu 0 143 (alu 0 152 ))
  (_version v38)
  (_time 1246521659796 2009.07.02 05:00:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246520881158)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal param ~std_logic_vector{31~downto~0}~12 0 145 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~124 0 146 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 147 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 154 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__157(_architecture 0 0 157 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__162(_architecture 2 0 162 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__165(_architecture 3 0 165 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__168(_architecture 4 0 168 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(1)(0)(7)))))
      (line__171(_architecture 5 0 171 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__174(_architecture 6 0 174 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__177(_architecture 7 0 177 (_assignment (_simple)(_target(3))(_sensitivity(4)(2(d_31_16))(1)(0)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 4193          1246521659860 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246521659859 2009.07.02 05:00:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
I 000044 55 3153          1246521659924 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246521659921 2009.07.02 05:00:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(5)(3)(10)(11)(0)(4)(7)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
V 000046 55 2046          1246521719843 regpl
(_unit VHDL (regpl 0 37 (regpl 0 47 ))
  (_version v38)
  (_time 1246521719843 2009.07.02 05:01:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317719)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{83~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{83~downto~0}~12 0 38 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal D ~std_logic_vector{83~downto~0}~122 0 40 (_entity (_in ))))
    (_port (_internal I ~extProcessor.p_intel_8086.instructions 0 41 (_entity (_in ))))
    (_port (_internal O ~extProcessor.p_intel_8086.instructions 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{83~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 83)(i 0))))))
    (_port (_internal Q ~std_logic_vector{83~downto~0}~124 0 43 (_entity (_out ))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_model . regpl 1 -1
  )
)
V 000046 55 1749          1246521719893 reg16
(_unit VHDL (reg16 0 69 (reg16 0 77 ))
  (_version v38)
  (_time 1246521719890 2009.07.02 05:01:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 70 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 72 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 73 (_entity (_out ))))
    (_process
      (line__79(_architecture 0 0 79 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
V 000049 55 3427          1246521719956 reg_bank
(_unit VHDL (reg_bank 0 99 (reg_bank 0 107 ))
  (_version v38)
  (_time 1246521719953 2009.07.02 05:01:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504317844)
    (_use )
  )
  (_generate g1 0 111 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 112 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~7~131 0 111 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 102 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 103 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 104 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 108 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 109 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 111 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(7))(_sensitivity(4)(3)(9)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(8))(_sensitivity(5)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
  )
  (_model . reg_bank 3 -1
  )
)
V 000044 55 3095          1246521720063 alu
(_unit VHDL (alu 0 143 (alu 0 152 ))
  (_version v38)
  (_time 1246521720078 2009.07.02 05:02:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246520881158)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~122 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal param ~std_logic_vector{31~downto~0}~12 0 145 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~124 0 146 (_entity (_out ))))
    (_port (_internal opalu ~extProcessor.p_intel_8086.instructions 0 147 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 153 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 154 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__157(_architecture 0 0 157 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(1)(0)))))
      (line__162(_architecture 2 0 162 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__165(_architecture 3 0 165 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__168(_architecture 4 0 168 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(1)(0)(7)))))
      (line__171(_architecture 5 0 171 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__174(_architecture 6 0 174 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__177(_architecture 7 0 177 (_assignment (_simple)(_target(3))(_sensitivity(4)(2(d_31_16))(1)(0)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
V 000053 55 4193          1246521720140 control_unit
(_unit VHDL (control_unit 0 193 (control_unit 0 201 ))
  (_version v38)
  (_time 1246521720140 2009.07.02 05:02:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246504318017)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ))))
    (_port (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 195 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 196 (_entity (_in ))))
    (_signal (_internal I ~extProcessor.p_intel_8086.instructions 0 202 (_architecture (_uni ))))
    (_signal (_internal di ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__215(_architecture 1 0 215 (_assignment (_simple)(_alias((uins(0))(I)))(_target(2(0)))(_sensitivity(4)))))
      (line__218(_architecture 2 0 218 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__221(_architecture 3 0 221 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__224(_architecture 4 0 224 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
      (line__227(_architecture 5 0 227 (_assignment (_simple)(_target(2(5)))(_sensitivity(3(32))(3(35))(4)))))
      (line__232(_architecture 6 0 232 (_assignment (_simple)(_target(2(4)))(_sensitivity(3(d_31_30))(4)))))
      (line__235(_architecture 7 0 235 (_assignment (_simple)(_target(5))(_sensitivity(3(33))(4)))))
      (line__239(_architecture 8 0 239 (_assignment (_simple)(_target(2(2)))(_sensitivity(3(d_29_27))(3(d_26_24))(3(d_34_32))(4)(5)))))
      (line__245(_architecture 9 0 245 (_assignment (_simple)(_target(2(1)))(_sensitivity(3(d_29_27))(3(d_26_24))(4)(5)))))
      (line__250(_architecture 10 0 250 (_assignment (_simple)(_target(2(3)))(_sensitivity(3(d_15_8))(3(d_7_0))(3(23))(3(d_23_16))(3(31))(3(d_31_24))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
    (257 )
    (197122 )
    (65793 )
    (65793 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (33686018 33686018 )
    (33686018 33686018 )
    (50529027 50529027 )
    (50529027 50529027 )
    (50529027 50529027 )
    (33686018 33686018 )
    (50529027 50529027 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . control_unit 11 -1
  )
)
V 000044 55 3153          1246521720204 biu
(_unit VHDL (biu 0 278 (biu 0 293 ))
  (_version v38)
  (_time 1246521720203 2009.07.02 05:02:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246513954705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{19~downto~0}~12 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_port (_internal addr ~std_logic_vector{19~downto~0}~12 0 279 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 280 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 281 (_entity (_in ))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 282 (_entity (_in ))))
    (_port (_internal mtype ~extieee.std_logic_1164.std_logic 0 283 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 284 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 284 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 285 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 285 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal datain ~std_logic_vector{39~downto~0}~12 0 286 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~124 0 287 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{39~downto~0}~124 0 287 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datai ~std_logic_vector{39~downto~0}~13 0 294 (_architecture (_uni ))))
    (_signal (_internal posi ~extSTD.STANDARD.INTEGER 0 295 (_architecture (_uni ))))
    (_signal (_internal posf ~extSTD.STANDARD.INTEGER 0 296 (_architecture (_uni ))))
    (_process
      (gen(_architecture 0 0 298 (_process (_simple)(_target(6)(5)(9)(10)(11))(_sensitivity(2)(1))(_read(6)(5)(3)(10)(11)(0)(4)(7)))))
      (line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((dataout)(datai)))(_target(8))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)(6)
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . biu 2 -1
  )
)
V 000045 55 5749          1246521720266 chip
(_unit VHDL (chip 0 340 (chip 0 348 ))
  (_version v38)
  (_time 1246521720265 2009.07.02 05:02:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246516854705)
    (_use )
  )
  (_instantiation biu 0 359 (_entity . biu)
    (_port
      ((addr)(addr))
      ((clock)(clock))
      ((reset)(reset))
      ((mode)(mode))
      ((mtype)(mtype))
      ((memc)(memc))
      ((memd)(memd))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_instantiation ctrl 0 361 (_entity . control_unit)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((uins)(uins))
      ((ir)(ir))
    )
  )
  (_instantiation alu 0 363 (_entity . alu)
    (_port
      ((op1)(op1))
      ((op2)(op2))
      ((param)(param))
      ((dest)(dest))
      ((opalu)(opalu))
      ((w)(walu))
    )
  )
  (_instantiation rb 0 365 (_entity . reg_bank)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((enable)(enablerb))
      ((w)(wrb))
      ((RsCode)(rsCode))
      ((RdCode)(rdCode))
      ((RD)(RD))
      ((R1)(R1))
      ((R2)(R2))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 341 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~12 0 342 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memc ~std_logic_vector{0~to~1023}~12 0 342 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~1023}~122 0 343 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1023))))))
    (_port (_internal memd ~std_logic_vector{0~to~1023}~122 0 343 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal IP ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal addr ~std_logic_vector{19~downto~0}~13 0 349 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal mode ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal mtype ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal wrb ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal walu ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_signal (_internal enablerb ~extieee.std_logic_1164.std_logic 0 350 (_architecture (_uni ((i 1))))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 351 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal datain ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal dataout ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal ir ~std_logic_vector{39~downto~0}~13 0 351 (_architecture (_uni ((_others(i 1)))))))
    (_signal (_internal uins ~extProcessor.p_intel_8086.microinstruction 0 352 (_architecture (_uni ))))
    (_signal (_internal opalu ~extProcessor.p_intel_8086.instructions 0 353 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 354 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal RD ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal R1 ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal R2 ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal op1 ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal op2 ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_signal (_internal dest ~std_logic_vector{15~downto~0}~13 0 354 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 355 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal param ~std_logic_vector{31~downto~0}~13 0 355 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rsCode ~std_logic_vector{2~downto~0}~13 0 356 (_architecture (_uni ))))
    (_signal (_internal rdCode ~std_logic_vector{2~downto~0}~13 0 356 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extProcessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~15 (. p_intel_8086 ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{2~downto~0}~152 (. p_intel_8086 ~std_logic_vector{2~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{1~downto~0}~15 (. p_intel_8086 ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extProcessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
)
