

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Thu Nov  2 20:33:49 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  148167666|  148192146|  1.482 sec|  1.482 sec|  148167666|  148192146|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  148167665|  148192145|  1743149 ~ 1743437|          -|          -|    85|        no|
        | + TILE_OUT  |    1694168|    1694456|    211771 ~ 211807|          -|          -|     8|        no|
        |  ++ EXPORT  |      12548|      12584|        3137 ~ 3146|          -|          -|     4|        no|
        |   +++ BH    |       3134|       3142|               1567|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 34 
16 --> 17 
17 --> 18 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 15 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 17 
34 --> 35 11 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 40 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_37, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_29, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_30, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_1, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_fm_buffer, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 45 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:36]   --->   Operation 46 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:36]   --->   Operation 47 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:36]   --->   Operation 48 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln" [src/conv2.cpp:36]   --->   Operation 50 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln36" [src/conv2.cpp:36]   --->   Operation 51 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv2.cpp:32]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 53 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:32]   --->   Operation 54 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end58" [src/conv2.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_3, i10 0" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i18 %shl_ln" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 58 'zext' 'zext_ln76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_3, i2 0" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 59 'bitconcatenate' 'shl_ln76_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i10 %shl_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 60 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.87ns)   --->   "%sub_ln76 = sub i19 %zext_ln76, i19 %zext_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 61 'sub' 'sub_ln76' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln76, i32 %input_fm_buffer" [src/conv2.cpp:36]   --->   Operation 62 'call' 'call_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [src/conv2.cpp:54]   --->   Operation 63 'ret' 'ret_ln54' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln76, i32 %input_fm_buffer" [src/conv2.cpp:36]   --->   Operation 64 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 65 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %h_3" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 72 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:32]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:32]   --->   Operation 74 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 76 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 76 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln36_1, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 77 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln36, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 78 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:36]   --->   Operation 79 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.79ns)   --->   "%add_ln36_1 = add i4 %indvar, i4 1" [src/conv2.cpp:36]   --->   Operation 80 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %OUT.split, void %for.inc53" [src/conv2.cpp:36]   --->   Operation 81 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 82 'call' 'call_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_3, i8 3" [src/conv2.cpp:32]   --->   Operation 83 'add' 'add_ln32' <Predicate = (icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv2.cpp:32]   --->   Operation 84 'store' 'store_ln32' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 85 'br' 'br_ln32' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 86 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %input_fm_buffer, i32 %output_fm_buffer"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i6 %out" [src/conv2.cpp:100->src/conv2.cpp:51]   --->   Operation 88 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:36]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv2.cpp:36]   --->   Operation 90 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %input_fm_buffer, i32 %output_fm_buffer"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 92 [1/1] (0.42ns)   --->   "%br_ln104 = br void %BH.i23" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 92 'br' 'br_ln104' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%bout = phi i3 %add_ln104, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 93 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.67ns)   --->   "%icmp_ln104 = icmp_eq  i3 %bout, i3 4" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 94 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.67ns)   --->   "%add_ln104 = add i3 %bout, i3 1" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 95 'add' 'add_ln104' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %BH.i23.split, void %BW.i.i.preheader" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 96 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i3 %bout" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 97 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.78ns)   --->   "%empty_103 = add i5 %zext_ln104, i5 %trunc_ln100" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 98 'add' 'empty_103' <Predicate = (!icmp_ln104)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast14 = zext i5 %empty_103" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 99 'zext' 'p_cast14' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty_103" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 100 'zext' 'p_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %p_cast14" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 101 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 102 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 102 'load' 'conv2_biases_load' <Predicate = (!icmp_ln104)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 103 [1/1] (2.49ns)   --->   "%mul_ln108 = mul i23 %p_cast, i23 260100" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 103 'mul' 'mul_ln108' <Predicate = (!icmp_ln104)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i23 %mul_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 104 'zext' 'zext_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (1.08ns)   --->   "%add_ln108 = add i64 %zext_ln108, i64 %output_ftmap_read" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 105 'add' 'add_ln108' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln58 = br void %BW.i.i" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 106 'br' 'br_ln58' <Predicate = (icmp_ln104)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %bout" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 107 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout, i2 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 108 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i5 %tmp_s" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 109 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.78ns)   --->   "%sub_ln111 = sub i6 %zext_ln111_3, i6 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 110 'sub' 'sub_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i6 %sub_ln111" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 111 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 113 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 114 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%empty_104 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 115 'bitcast' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln105 = br void %RELU.0.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 116 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 17 <SV = 16> <Delay = 3.63>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln105, void %for.body8.1.i.preheader, i3 0, void %BH.i23.split" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 117 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.67ns)   --->   "%icmp_ln105 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 118 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 119 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i3 %bh" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 120 'zext' 'zext_ln111_4' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.78ns)   --->   "%add_ln111 = add i7 %sext_ln104, i7 %zext_ln111_4" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 121 'add' 'add_ln111' <Predicate = (icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i7 %add_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 122 'sext' 'sext_ln111' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i7 %add_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 123 'trunc' 'trunc_ln111' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln111, i8 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 124 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.80ns)   --->   "%sub_ln111_1 = sub i12 %p_shl, i12 %sext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 125 'sub' 'sub_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i3 %bh" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 126 'trunc' 'trunc_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i3 %bh" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 127 'zext' 'zext_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 128 [2/2] (2.04ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU, i12 %sub_ln111_1, i32 %empty_104, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 128 'call' 'call_ln111' <Predicate = (icmp_ln105)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 129 [1/1] (0.76ns)   --->   "%add_ln108_1 = add i9 %zext_ln105, i9 %zext_ln101" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 129 'add' 'add_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln108_1, i10 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 130 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i19 %shl_ln2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 131 'zext' 'zext_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln108_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln108_1, i2 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 132 'bitconcatenate' 'shl_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i11 %shl_ln108_1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 133 'zext' 'zext_ln108_2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.88ns)   --->   "%sub_ln108 = sub i20 %zext_ln108_1, i20 %zext_ln108_2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 134 'sub' 'sub_ln108' <Predicate = (icmp_ln105)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i20 %sub_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 135 'sext' 'sext_ln108' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (1.08ns)   --->   "%add_ln108_2 = add i64 %sext_ln108, i64 %add_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 136 'add' 'add_ln108_2' <Predicate = (icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_2, i32 2, i32 63" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 137 'partselect' 'trunc_ln1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln108 = or i2 %trunc_ln105, i2 1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 138 'or' 'or_ln108' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i2 %or_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 139 'zext' 'zext_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.76ns)   --->   "%add_ln108_3 = add i9 %zext_ln108_3, i9 %zext_ln101" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 140 'add' 'add_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln108_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln108_3, i10 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 141 'bitconcatenate' 'shl_ln108_2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln108_4 = zext i19 %shl_ln108_2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 142 'zext' 'zext_ln108_4' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln108_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln108_3, i2 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 143 'bitconcatenate' 'shl_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln108_5 = zext i11 %shl_ln108_3" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 144 'zext' 'zext_ln108_5' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.88ns)   --->   "%sub_ln108_1 = sub i20 %zext_ln108_4, i20 %zext_ln108_5" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 145 'sub' 'sub_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i20 %sub_ln108_1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 146 'sext' 'sext_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (1.08ns)   --->   "%add_ln108_4 = add i64 %sext_ln108_1, i64 %add_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 147 'add' 'add_ln108_4' <Predicate = (icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU, i12 %sub_ln111_1, i32 %empty_104, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 148 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 149 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln118" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 150 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (7.30ns)   --->   "%empty_105 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 151 'writereq' 'empty_105' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.04>
ST_19 : Operation 152 [2/2] (2.04ns)   --->   "%call_ln118 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln1, i12 %sub_ln111_1, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 152 'call' 'call_ln118' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln1, i12 %sub_ln111_1, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 153 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 154 [5/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 154 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 155 [4/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 155 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 156 [3/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 156 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 157 [2/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 157 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 159 'specloopname' 'specloopname_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 160 [1/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 160 'writeresp' 'empty_106' <Predicate = (icmp_ln105)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i2 %or_ln108" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 161 'zext' 'zext_ln111_5' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.78ns)   --->   "%add_ln111_1 = add i7 %sext_ln104, i7 %zext_ln111_5" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 162 'add' 'add_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i7 %add_ln111_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 163 'sext' 'sext_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = trunc i7 %add_ln111_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 164 'trunc' 'trunc_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln111_1, i8 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 165 'bitconcatenate' 'p_shl4' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.80ns)   --->   "%sub_ln111_2 = sub i12 %p_shl4, i12 %sext_ln111_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 166 'sub' 'sub_ln111_2' <Predicate = (icmp_ln105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (0.54ns)   --->   "%icmp_ln105_1 = icmp_eq  i2 %or_ln108, i2 3" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 167 'icmp' 'icmp_ln105_1' <Predicate = (icmp_ln105)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 168 'br' 'br_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 169 [2/2] (2.04ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU4, i12 %sub_ln111_2, i32 %empty_104, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 169 'call' 'call_ln111' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_4, i32 2, i32 63" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 170 'partselect' 'trunc_ln118_1' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.67ns)   --->   "%add_ln105 = add i3 %bh, i3 2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 171 'add' 'add_ln105' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln104 = br void %BH.i23" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 172 'br' 'br_ln104' <Predicate = (icmp_ln105_1) | (!icmp_ln105)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU4, i12 %sub_ln111_2, i32 %empty_104, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 173 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i62 %trunc_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 174 'sext' 'sext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%i3_addr_2 = getelementptr i32 %i3, i64 %sext_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 175 'getelementptr' 'i3_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (7.30ns)   --->   "%empty_107 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr_2, i32 255" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 176 'writereq' 'empty_107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.04>
ST_27 : Operation 177 [2/2] (2.04ns)   --->   "%call_ln118 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln118_1, i12 %sub_ln111_2, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 177 'call' 'call_ln118' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln118_1, i12 %sub_ln111_2, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 178 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 179 [5/5] (7.30ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 179 'writeresp' 'empty_108' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 180 [4/5] (7.30ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 180 'writeresp' 'empty_108' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 181 [3/5] (7.30ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 181 'writeresp' 'empty_108' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 182 [2/5] (7.30ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 182 'writeresp' 'empty_108' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 183 [1/5] (7.30ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 183 'writeresp' 'empty_108' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln105 = br void %RELU.0.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 184 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>

State 34 <SV = 15> <Delay = 2.71>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln58, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 185 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln58_1, void %BW.i.i.split, i12 0, void %BW.i.i.preheader" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 186 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.80ns)   --->   "%add_ln58_1 = add i12 %phi_mul, i12 765" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 187 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 188 [1/1] (0.67ns)   --->   "%icmp_ln58 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 188 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 189 [1/1] (0.67ns)   --->   "%add_ln58 = add i3 %o_1, i3 1" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 189 'add' 'add_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 190 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 191 [2/2] (2.04ns)   --->   "%call_ln58 = call void @conv2_Pipeline_BW, i12 %phi_mul, i32 %output_fm_buffer" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 191 'call' 'call_ln58' <Predicate = (!icmp_ln58)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 192 [1/1] (0.78ns)   --->   "%add_ln36 = add i6 %out, i6 4" [src/conv2.cpp:36]   --->   Operation 192 'add' 'add_ln36' <Predicate = (icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 193 'br' 'br_ln36' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 35 <SV = 16> <Delay = 0.00>
ST_35 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln58 = call void @conv2_Pipeline_BW, i12 %phi_mul, i32 %output_fm_buffer" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 194 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 2.85>
ST_36 : Operation 195 [1/1] (0.80ns)   --->   "%add_ln63 = add i12 %phi_mul, i12 255" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 195 'add' 'add_ln63' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 196 [2/2] (2.04ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW5, i12 %add_ln63, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 196 'call' 'call_ln63' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 18> <Delay = 0.00>
ST_37 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW5, i12 %add_ln63, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 197 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 19> <Delay = 2.85>
ST_38 : Operation 198 [1/1] (0.80ns)   --->   "%add_ln63_3 = add i12 %phi_mul, i12 510" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 198 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 199 [2/2] (2.04ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW6, i12 %add_ln63_3, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 199 'call' 'call_ln63' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 20> <Delay = 0.00>
ST_39 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 201 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW6, i12 %add_ln63_3, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 202 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln58 = br void %BW.i.i" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 203 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [11]  (0.000 ns)
	'store' operation ('store_ln32', src/conv2.cpp:32) of constant 0 on local variable 'h' [23]  (0.427 ns)

 <State 2>: 0.873ns
The critical path consists of the following:
	'load' operation ('h', src/conv2.cpp:32) on local variable 'h' [26]  (0.000 ns)
	'sub' operation ('sub_ln76', src/conv2.cpp:76->src/conv2.cpp:34) [37]  (0.873 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [39]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [39]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [39]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [39]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [39]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [39]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [39]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [39]  (7.300 ns)

 <State 11>: 1.224ns
The critical path consists of the following:
	'add' operation ('add_ln32', src/conv2.cpp:32) [160]  (0.765 ns)
	'store' operation ('store_ln32', src/conv2.cpp:32) of variable 'add_ln32', src/conv2.cpp:32 on local variable 'h' [161]  (0.427 ns)
	blocking operation 0.032 ns on control path)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bout', src/conv2.cpp:104->src/conv2.cpp:51) with incoming values : ('add_ln104', src/conv2.cpp:104->src/conv2.cpp:51) [55]  (0.427 ns)

 <State 15>: 4.364ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv2.cpp:104->src/conv2.cpp:51) with incoming values : ('add_ln104', src/conv2.cpp:104->src/conv2.cpp:51) [55]  (0.000 ns)
	'add' operation ('empty_103', src/conv2.cpp:104->src/conv2.cpp:51) [68]  (0.789 ns)
	'mul' operation ('mul_ln108', src/conv2.cpp:108->src/conv2.cpp:51) [74]  (2.490 ns)
	'add' operation ('add_ln108', src/conv2.cpp:108->src/conv2.cpp:51) [76]  (1.085 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_biases_load', src/conv2.cpp:104->src/conv2.cpp:51) on array 'conv2_biases' [72]  (1.237 ns)

 <State 17>: 3.636ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv2.cpp:105->src/conv2.cpp:51) with incoming values : ('add_ln105', src/conv2.cpp:105->src/conv2.cpp:51) [79]  (0.000 ns)
	'add' operation ('add_ln111', src/conv2.cpp:111->src/conv2.cpp:51) [84]  (0.781 ns)
	'sub' operation ('sub_ln111_1', src/conv2.cpp:111->src/conv2.cpp:51) [88]  (0.809 ns)
	'call' operation ('call_ln111', src/conv2.cpp:111->src/conv2.cpp:51) to 'conv2_Pipeline_RELU' [93]  (2.046 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i3_addr', src/conv2.cpp:118->src/conv2.cpp:51) [104]  (0.000 ns)
	bus request operation ('empty_105', src/conv2.cpp:118->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:118->src/conv2.cpp:51) [105]  (7.300 ns)

 <State 19>: 2.046ns
The critical path consists of the following:
	'call' operation ('call_ln118', src/conv2.cpp:118->src/conv2.cpp:51) to 'conv2_Pipeline_5' [106]  (2.046 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_106', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [117]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_106', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [117]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_106', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [117]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_106', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [117]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_106', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [117]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i3_addr_2', src/conv2.cpp:118->src/conv2.cpp:51) [130]  (0.000 ns)
	bus request operation ('empty_107', src/conv2.cpp:118->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:118->src/conv2.cpp:51) [131]  (7.300 ns)

 <State 27>: 2.046ns
The critical path consists of the following:
	'call' operation ('call_ln118', src/conv2.cpp:118->src/conv2.cpp:51) to 'conv2_Pipeline_7' [132]  (2.046 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_108', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [133]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_108', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [133]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_108', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [133]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_108', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [133]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_108', src/conv2.cpp:105->src/conv2.cpp:51) on port 'i3' (src/conv2.cpp:105->src/conv2.cpp:51) [133]  (7.300 ns)

 <State 34>: 2.719ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51) with incoming values : ('add_ln58_1', src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51) [142]  (0.000 ns)
	'call' operation ('call_ln58', src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51) to 'conv2_Pipeline_BW' [152]  (2.046 ns)
	blocking operation 0.6725 ns on control path)

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 2.855ns
The critical path consists of the following:
	'add' operation ('add_ln63', src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51) [148]  (0.809 ns)
	'call' operation ('call_ln63', src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51) to 'conv2_Pipeline_BW5' [153]  (2.046 ns)

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 2.855ns
The critical path consists of the following:
	'add' operation ('add_ln63_3', src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51) [149]  (0.809 ns)
	'call' operation ('call_ln63', src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51) to 'conv2_Pipeline_BW6' [154]  (2.046 ns)

 <State 39>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
