

================================================================
== Vivado HLS Report for 'hls_action'
================================================================
* Date:           Fri Jan  4 17:51:10 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hlsUpperCase_xcvu9p-flgb2104-2l-e
* Solution:       helloworld
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2l-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_process_action_fu_141  |process_action  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|       20|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |       59|      -|     5357|     7501|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|       78|    -|
|Register         |        -|      -|      285|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |       59|      0|     5642|     7599|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        1|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+------+------+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+---------------------------+---------+-------+------+------+
    |hls_action_ctrl_reg_s_axi_U  |hls_action_ctrl_reg_s_axi  |        0|      0|  2242|  4392|
    |hls_action_host_mem_m_axi_U  |hls_action_host_mem_m_axi  |       58|      0|  1415|  1585|
    |grp_process_action_fu_141    |process_action             |        1|      0|  1700|  1524|
    +-----------------------------+---------------------------+---------+-------+------+------+
    |Total                        |                           |       59|      0|  5357|  7501|
    +-----------------------------+---------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    and   |      0|  0|   9|           1|           1|
    |cond_fu_184_p2                   |   icmp   |      0|  0|  11|           8|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  20|           9|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  15|          3|    1|          3|
    |ap_phi_mux_storemerge_phi_fu_133_p4  |   9|          2|    5|         10|
    |host_mem_ARVALID                     |   9|          2|    1|          2|
    |host_mem_AWVALID                     |   9|          2|    1|          2|
    |host_mem_BREADY                      |   9|          2|    1|          2|
    |host_mem_RREADY                      |   9|          2|    1|          2|
    |host_mem_WVALID                      |   9|          2|    1|          2|
    |storemerge_reg_129                   |   9|          2|    5|         10|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  78|         17|   16|         33|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |act_reg_Data_in_addr_reg_258               |  64|   0|   64|          0|
    |act_reg_Data_in_size_reg_263               |  32|   0|   32|          0|
    |act_reg_Data_out_add_reg_268               |  64|   0|   64|          0|
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_reg_grp_process_action_fu_141_ap_start  |   1|   0|    1|          0|
    |cond_reg_254                               |   1|   0|    1|          0|
    |din_gmem_V1_reg_249                        |  58|   0|   58|          0|
    |dout_gmem_V3_reg_244                       |  58|   0|   58|          0|
    |storemerge_reg_129                         |   5|   0|   14|          9|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 285|   0|  294|          9|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_reg_AWVALID   |  in |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_AWREADY   | out |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_AWADDR    |  in |    9|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_WVALID    |  in |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_WREADY    | out |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_WDATA     |  in |   32|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_WSTRB     |  in |    4|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_ARVALID   |  in |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_ARREADY   | out |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_ARADDR    |  in |    9|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_RVALID    | out |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_RREADY    |  in |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_RDATA     | out |   32|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_RRESP     | out |    2|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_BVALID    | out |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_BREADY    |  in |    1|    s_axi   |   ctrl_reg   |  return void |
|s_axi_ctrl_reg_BRESP     | out |    2|    s_axi   |   ctrl_reg   |  return void |
|ap_clk                   |  in |    1| ap_ctrl_hs |  hls_action  | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |  hls_action  | return value |
|interrupt                | out |    1| ap_ctrl_hs |  hls_action  | return value |
|m_axi_host_mem_AWVALID   | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWREADY   |  in |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWADDR    | out |   64|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWID      | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWLEN     | out |    8|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWSIZE    | out |    3|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWBURST   | out |    2|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWLOCK    | out |    2|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWCACHE   | out |    4|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWPROT    | out |    3|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWQOS     | out |    4|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWREGION  | out |    4|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_AWUSER    | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_WVALID    | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_WREADY    |  in |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_WDATA     | out |  512|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_WSTRB     | out |   64|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_WLAST     | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_WID       | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_WUSER     | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARVALID   | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARREADY   |  in |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARADDR    | out |   64|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARID      | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARLEN     | out |    8|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARSIZE    | out |    3|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARBURST   | out |    2|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARLOCK    | out |    2|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARCACHE   | out |    4|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARPROT    | out |    3|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARQOS     | out |    4|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARREGION  | out |    4|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_ARUSER    | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_RVALID    |  in |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_RREADY    | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_RDATA     |  in |  512|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_RLAST     |  in |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_RID       |  in |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_RUSER     |  in |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_RRESP     |  in |    2|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_BVALID    |  in |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_BREADY    | out |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_BRESP     |  in |    2|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_BID       |  in |    1|    m_axi   |   host_mem   |    pointer   |
|m_axi_host_mem_BUSER     |  in |    1|    m_axi   |   host_mem   |    pointer   |
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.60ns
ST_1 : Operation 3 [1/1] (1.00ns)   --->   "%dout_gmem_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %dout_gmem_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%din_gmem_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %din_gmem_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dout_gmem_V3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %dout_gmem_V_read, i32 6, i32 63)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%din_gmem_V1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %din_gmem_V_read, i32 6, i32 63)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %host_mem), !map !38"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %Action_Config), !map !45"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i992* %act_reg), !map !52"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @hls_action_str) nounwind"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %host_mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [action_uppercase.cpp:85]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %din_gmem_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [action_uppercase.cpp:87]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %dout_gmem_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [action_uppercase.cpp:91]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %Action_Config, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i992* %act_reg, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [action_uppercase.cpp:103]
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%act_reg_read = call i992 @_ssdm_op_Read.s_axilite.i992P(i992* %act_reg)" [action_uppercase.cpp:109]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%act_reg_Control_flag = call i8 @_ssdm_op_PartSelect.i8.i992.i32.i32(i992 %act_reg_read, i32 8, i32 15)" [action_uppercase.cpp:109]
ST_1 : Operation 19 [1/1] (0.58ns)   --->   "%cond = icmp eq i8 %act_reg_Control_flag, 0" [action_uppercase.cpp:109]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %cond, label %1, label %2" [action_uppercase.cpp:109]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%act_reg_Data_in_addr = call i64 @_ssdm_op_PartSelect.i64.i992.i32.i32(i992 %act_reg_read, i32 128, i32 191)" [action_uppercase.cpp:118]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%act_reg_Data_in_size = call i32 @_ssdm_op_PartSelect.i32.i992.i32.i32(i992 %act_reg_read, i32 192, i32 223)" [action_uppercase.cpp:118]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%act_reg_Data_out_add = call i64 @_ssdm_op_PartSelect.i64.i992.i32.i32(i992 %act_reg_read, i32 256, i32 319)" [action_uppercase.cpp:118]
ST_1 : Operation 24 [2/2] (0.60ns)   --->   "call fastcc void @process_action(i512* %host_mem, i58 %din_gmem_V1, i58 %dout_gmem_V3, i64 %act_reg_Data_in_addr, i32 %act_reg_Data_in_size, i64 %act_reg_Data_out_add)" [action_uppercase.cpp:118]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i64P(i64* %Action_Config, i64 146298638344)" [action_uppercase.cpp:112]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.60ns)   --->   "br label %3" [action_uppercase.cpp:114]

 <State 2> : 2.00ns
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @process_action(i512* %host_mem, i58 %din_gmem_V1, i58 %dout_gmem_V3, i64 %act_reg_Data_in_addr, i32 %act_reg_Data_in_size, i64 %act_reg_Data_out_add)" [action_uppercase.cpp:118]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.60ns)   --->   "br label %3" [action_uppercase.cpp:119]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 258, %2 ], [ -8177, %1 ]"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%storemerge_cast1 = sext i14 %storemerge to i16" [action_uppercase.cpp:113]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%storemerge_cast = zext i16 %storemerge_cast1 to i32" [action_uppercase.cpp:113]
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%act_reg_read_1 = call i992 @_ssdm_op_Read.s_axilite.i992P(i992* %act_reg)" [action_uppercase.cpp:113]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%act_reg11_part_set = call i992 @llvm.part.set.i992.i32(i992 %act_reg_read_1, i32 %storemerge_cast, i32 32, i32 63)" [action_uppercase.cpp:113]
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i992P(i992* %act_reg, i992 %act_reg11_part_set)" [action_uppercase.cpp:113]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [action_uppercase.cpp:121]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ host_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din_gmem_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_gmem_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ act_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Action_Config]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dout_gmem_V_read     (read         ) [ 000]
din_gmem_V_read      (read         ) [ 000]
dout_gmem_V3         (partselect   ) [ 001]
din_gmem_V1          (partselect   ) [ 001]
StgValue_7           (specbitsmap  ) [ 000]
StgValue_8           (specbitsmap  ) [ 000]
StgValue_9           (specbitsmap  ) [ 000]
StgValue_10          (spectopmodule) [ 000]
StgValue_11          (specinterface) [ 000]
StgValue_12          (specinterface) [ 000]
StgValue_13          (specinterface) [ 000]
StgValue_14          (specinterface) [ 000]
StgValue_15          (specinterface) [ 000]
StgValue_16          (specinterface) [ 000]
act_reg_read         (read         ) [ 000]
act_reg_Control_flag (partselect   ) [ 000]
cond                 (icmp         ) [ 011]
StgValue_20          (br           ) [ 000]
act_reg_Data_in_addr (partselect   ) [ 001]
act_reg_Data_in_size (partselect   ) [ 001]
act_reg_Data_out_add (partselect   ) [ 001]
StgValue_25          (write        ) [ 000]
StgValue_26          (br           ) [ 011]
StgValue_27          (call         ) [ 000]
StgValue_28          (br           ) [ 000]
storemerge           (phi          ) [ 001]
storemerge_cast1     (sext         ) [ 000]
storemerge_cast      (zext         ) [ 000]
act_reg_read_1       (read         ) [ 000]
act_reg11_part_set   (partset      ) [ 000]
StgValue_34          (write        ) [ 000]
StgValue_35          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="host_mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="host_mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_gmem_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_gmem_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_gmem_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_gmem_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="act_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="act_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Action_Config">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Action_Config"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_action_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i992P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i992.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i992.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i992.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_action"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i64P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i992.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i992P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="dout_gmem_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_gmem_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="din_gmem_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_gmem_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="992" slack="0"/>
<pin id="110" dir="0" index="1" bw="992" slack="0"/>
<pin id="111" dir="1" index="2" bw="992" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="act_reg_read/1 act_reg_read_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_25_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="39" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="StgValue_34_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="992" slack="0"/>
<pin id="125" dir="0" index="2" bw="992" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="storemerge_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="1"/>
<pin id="131" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="storemerge_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="14" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_process_action_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="512" slack="0"/>
<pin id="144" dir="0" index="2" bw="58" slack="0"/>
<pin id="145" dir="0" index="3" bw="58" slack="0"/>
<pin id="146" dir="0" index="4" bw="64" slack="0"/>
<pin id="147" dir="0" index="5" bw="32" slack="0"/>
<pin id="148" dir="0" index="6" bw="64" slack="0"/>
<pin id="149" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="dout_gmem_V3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="58" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="7" slack="0"/>
<pin id="157" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dout_gmem_V3/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="din_gmem_V1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="58" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="0" index="3" bw="7" slack="0"/>
<pin id="168" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_gmem_V1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="act_reg_Control_flag_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="992" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="5" slack="0"/>
<pin id="179" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="act_reg_Control_flag/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="cond_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="act_reg_Data_in_addr_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="992" slack="0"/>
<pin id="193" dir="0" index="2" bw="9" slack="0"/>
<pin id="194" dir="0" index="3" bw="9" slack="0"/>
<pin id="195" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="act_reg_Data_in_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="act_reg_Data_in_size_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="992" slack="0"/>
<pin id="204" dir="0" index="2" bw="9" slack="0"/>
<pin id="205" dir="0" index="3" bw="9" slack="0"/>
<pin id="206" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="act_reg_Data_in_size/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="act_reg_Data_out_add_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="992" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="0" index="3" bw="10" slack="0"/>
<pin id="217" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="act_reg_Data_out_add/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="storemerge_cast1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="storemerge_cast1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="storemerge_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge_cast/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="act_reg11_part_set_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="992" slack="0"/>
<pin id="233" dir="0" index="1" bw="992" slack="0"/>
<pin id="234" dir="0" index="2" bw="16" slack="0"/>
<pin id="235" dir="0" index="3" bw="7" slack="0"/>
<pin id="236" dir="0" index="4" bw="7" slack="0"/>
<pin id="237" dir="1" index="5" bw="992" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="act_reg11_part_set/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="dout_gmem_V3_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="58" slack="1"/>
<pin id="246" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="dout_gmem_V3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="din_gmem_V1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="58" slack="1"/>
<pin id="251" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="din_gmem_V1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="cond_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="258" class="1005" name="act_reg_Data_in_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="act_reg_Data_in_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="act_reg_Data_in_size_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="act_reg_Data_in_size "/>
</bind>
</comp>

<comp id="268" class="1005" name="act_reg_Data_out_add_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="act_reg_Data_out_add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="82" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="84" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="94" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="88" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="86" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="150"><net_src comp="80" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="96" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="162"><net_src comp="152" pin="4"/><net_sink comp="141" pin=3"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="102" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="173"><net_src comp="163" pin="4"/><net_sink comp="141" pin=2"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="108" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="108" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="200"><net_src comp="190" pin="4"/><net_sink comp="141" pin=4"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="108" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="74" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="211"><net_src comp="201" pin="4"/><net_sink comp="141" pin=5"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="108" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="76" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="78" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="222"><net_src comp="212" pin="4"/><net_sink comp="141" pin=6"/></net>

<net id="226"><net_src comp="133" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="90" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="108" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="92" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="231" pin=4"/></net>

<net id="243"><net_src comp="231" pin="5"/><net_sink comp="122" pin=2"/></net>

<net id="247"><net_src comp="152" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="141" pin=3"/></net>

<net id="252"><net_src comp="163" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="257"><net_src comp="184" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="190" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="141" pin=4"/></net>

<net id="266"><net_src comp="201" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="141" pin=5"/></net>

<net id="271"><net_src comp="212" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="141" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: host_mem | {1 2 }
	Port: act_reg | {2 }
	Port: Action_Config | {1 }
 - Input state : 
	Port: hls_action : host_mem | {1 2 }
	Port: hls_action : din_gmem_V | {1 }
	Port: hls_action : dout_gmem_V | {1 }
	Port: hls_action : act_reg | {1 2 }
  - Chain level:
	State 1
		cond : 1
		StgValue_20 : 2
		StgValue_24 : 1
	State 2
		storemerge : 1
		storemerge_cast1 : 2
		storemerge_cast : 3
		act_reg11_part_set : 4
		StgValue_34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |  grp_process_action_fu_141  |    1    | 7.15517 |   3220  |   1056  |
|----------|-----------------------------|---------|---------|---------|---------|
|   icmp   |         cond_fu_184         |    0    |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|---------|
|          | dout_gmem_V_read_read_fu_96 |    0    |    0    |    0    |    0    |
|   read   | din_gmem_V_read_read_fu_102 |    0    |    0    |    0    |    0    |
|          |       grp_read_fu_108       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   write  |   StgValue_25_write_fu_114  |    0    |    0    |    0    |    0    |
|          |   StgValue_34_write_fu_122  |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     dout_gmem_V3_fu_152     |    0    |    0    |    0    |    0    |
|          |      din_gmem_V1_fu_163     |    0    |    0    |    0    |    0    |
|partselect| act_reg_Control_flag_fu_174 |    0    |    0    |    0    |    0    |
|          | act_reg_Data_in_addr_fu_190 |    0    |    0    |    0    |    0    |
|          | act_reg_Data_in_size_fu_201 |    0    |    0    |    0    |    0    |
|          | act_reg_Data_out_add_fu_212 |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   sext   |   storemerge_cast1_fu_223   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   zext   |    storemerge_cast_fu_227   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|  partset |  act_reg11_part_set_fu_231  |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    1    | 7.15517 |   3220  |   1067  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|act_reg_Data_in_addr_reg_258|   64   |
|act_reg_Data_in_size_reg_263|   32   |
|act_reg_Data_out_add_reg_268|   64   |
|        cond_reg_254        |    1   |
|     din_gmem_V1_reg_249    |   58   |
|    dout_gmem_V3_reg_244    |   58   |
|     storemerge_reg_129     |   14   |
+----------------------------+--------+
|            Total           |   291  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_process_action_fu_141 |  p2  |   2  |  58  |   116  ||    9    |
| grp_process_action_fu_141 |  p3  |   2  |  58  |   116  ||    9    |
| grp_process_action_fu_141 |  p4  |   2  |  64  |   128  ||    9    |
| grp_process_action_fu_141 |  p5  |   2  |  32  |   64   ||    9    |
| grp_process_action_fu_141 |  p6  |   2  |  64  |   128  ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   552  ||  3.015  ||    45   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    7   |  3220  |  1067  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   291  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |  3511  |  1112  |
+-----------+--------+--------+--------+--------+
