{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535095326793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535095326794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 24 17:21:59 2018 " "Processing started: Fri Aug 24 17:21:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535095326794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535095326794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535095326794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1535095327110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-structure " "Found design unit 1: part4-structure" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/part4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535095327564 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/part4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535095327564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535095327564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-Behavior " "Found design unit 1: D_latch-Behavior" {  } { { "latch.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535095327567 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "latch.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535095327567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535095327567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nega_master_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nega_master_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_master_slave-structure " "Found design unit 1: N_master_slave-structure" {  } { { "Nega_Master_slave.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/Nega_Master_slave.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535095327570 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_master_slave " "Found entity 1: N_master_slave" {  } { { "Nega_Master_slave.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/Nega_Master_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535095327570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535095327570 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Positive_Master_slave.vhd " "Can't analyze file -- file Positive_Master_slave.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1535095327574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535095327602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch D_latch:STAGE0 " "Elaborating entity \"D_latch\" for hierarchy \"D_latch:STAGE0\"" {  } { { "part4.vhd" "STAGE0" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/part4.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535095327619 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q latch.vhd(11) " "VHDL Process Statement warning at latch.vhd(11): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "latch.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/latch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535095327620 "|part4|D_latch:STAGE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latch.vhd(11) " "Inferred latch for \"Q\" at latch.vhd(11)" {  } { { "latch.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/latch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535095327620 "|part4|D_latch:STAGE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_master_slave N_master_slave:STAGE1 " "Elaborating entity \"N_master_slave\" for hierarchy \"N_master_slave:STAGE1\"" {  } { { "part4.vhd" "STAGE1" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/part4.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535095327621 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_master_slave:STAGE2\|D_latch:stage0\|Q D_latch:STAGE0\|Q " "Duplicate LATCH primitive \"N_master_slave:STAGE2\|D_latch:stage0\|Q\" merged with LATCH primitive \"D_latch:STAGE0\|Q\"" {  } { { "latch.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/latch.vhd" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535095327975 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1535095327975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535095328155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535095328155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535095328202 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535095328202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535095328202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535095328202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535095328244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 24 17:22:08 2018 " "Processing ended: Fri Aug 24 17:22:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535095328244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535095328244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535095328244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535095328244 ""}
