// Seed: 3609160359
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(posedge id_3) 0)
  else $display(1, id_3, (id_3));
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4
    , id_39,
    input uwire id_5,
    input wor id_6,
    inout wor id_7,
    input supply1 id_8,
    output wire id_9,
    output wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    input wand id_15,
    input supply0 id_16,
    input wand id_17,
    input uwire id_18,
    output uwire id_19,
    output tri id_20,
    input wand id_21,
    output wire id_22,
    output wor id_23,
    output supply0 id_24,
    inout supply1 id_25,
    output wand id_26,
    input supply1 id_27,
    output supply0 id_28,
    input supply1 id_29,
    inout tri id_30,
    output wor id_31,
    output tri1 id_32,
    output tri id_33,
    input wand id_34,
    input supply1 id_35,
    output wand id_36,
    input wire id_37
);
  wire id_40;
  module_0 modCall_1 (
      id_40,
      id_40
  );
  assign modCall_1.id_3 = 0;
endmodule
