// Seed: 3455174760
module module_0 (
    input tri id_0,
    output wand id_1,
    output supply0 id_2,
    input wand id_3,
    input wor id_4,
    output tri0 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output supply0 id_8,
    output wire id_9,
    output wire id_10,
    input supply0 id_11,
    output wand id_12,
    output wire id_13,
    input supply0 id_14,
    output tri1 id_15,
    input tri1 id_16,
    input supply1 id_17,
    output tri1 id_18,
    input wor id_19,
    input wire id_20,
    input wor id_21,
    input supply1 id_22,
    output supply1 id_23,
    input uwire id_24,
    input tri1 id_25,
    input wor id_26
);
  assign id_2 = -1;
  wire id_28;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    input wand id_4,
    output tri id_5,
    input supply0 id_6,
    output logic id_7,
    input wor id_8,
    output logic id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12
);
  always @(posedge id_1) @(posedge id_0) id_9 = "" + id_1 + -1 + id_2 <-> 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_5,
      id_3,
      id_11,
      id_5,
      id_5,
      id_12,
      id_5,
      id_5,
      id_5,
      id_0,
      id_5,
      id_5,
      id_8,
      id_5,
      id_1,
      id_8,
      id_5,
      id_2,
      id_6,
      id_1,
      id_0,
      id_5,
      id_11,
      id_3,
      id_3
  );
  integer id_14, id_15;
  wire id_16;
  for (id_17 = 1; id_3; id_7 = 1) begin : LABEL_0
    assign id_5 = id_6;
  end
endmodule
