Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Aug 21 18:35:12 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
| Design       : fpga_top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 3          |
| TIMING-18 | Warning  | Missing input or output delay | 19         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Series_recombination_loop/count2[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TWiddle1/Twiddleout_reg[10]/CLR, TWiddle1/Twiddleout_reg[11]/CLR,
TWiddle1/Twiddleout_reg[12]/CLR, TWiddle1/Twiddleout_reg[13]/CLR,
TWiddle1/Twiddleout_reg[14]/CLR, TWiddle1/Twiddleout_reg[15]/CLR,
TWiddle1/Twiddleout_reg[1]/CLR, TWiddle1/Twiddleout_reg[2]/CLR,
TWiddle1/Twiddleout_reg[3]/CLR, TWiddle1/Twiddleout_reg[4]/CLR,
TWiddle1/Twiddleout_reg[5]/CLR, TWiddle1/Twiddleout_reg[6]/CLR,
TWiddle1/Twiddleout_reg[7]/CLR, TWiddle1/Twiddleout_reg[8]/CLR,
TWiddle1/Twiddleout_reg[9]/CLR (the first 15 of 205 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Series_recombination_loop/hold[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) input/count2_reg[27]/CLR, input/count2_reg[28]/CLR,
input/count2_reg[29]/CLR, input/count2_reg[2]/PRE,
input/count2_reg[30]/CLR, input/count2_reg[31]/CLR,
input/count2_reg[3]/PRE, input/count2_reg[4]/CLR, input/count2_reg[5]/CLR,
input/count2_reg[6]/CLR, input/count2_reg[7]/CLR, input/count2_reg[8]/CLR,
input/count2_reg[9]/CLR, input/hold_reg[0]/CLR, input/hold_reg[1]/CLR
 (the first 15 of 62 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Series_recombination_loop/temp2[36]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Series_recombination_loop/temp2_reg[2]/CLR,
Series_recombination_loop/temp2_reg[30]/CLR,
Series_recombination_loop/temp2_reg[31]/CLR,
Series_recombination_loop/temp2_reg[32]/CLR,
Series_recombination_loop/temp2_reg[33]/CLR,
Series_recombination_loop/temp2_reg[34]/CLR,
Series_recombination_loop/temp2_reg[35]/CLR,
Series_recombination_loop/temp2_reg[36]/CLR,
Series_recombination_loop/temp2_reg[3]/CLR,
Series_recombination_loop/temp2_reg[4]/CLR,
Series_recombination_loop/temp2_reg[5]/CLR,
Series_recombination_loop/temp2_reg[6]/CLR,
Series_recombination_loop/temp2_reg[7]/CLR,
Series_recombination_loop/temp2_reg[8]/CLR,
Series_recombination_loop/temp2_reg[9]/CLR (the first 15 of 37 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on nrst relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on output[0] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on output[10] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on output[11] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on output[12] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on output[13] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on output[14] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on output[15] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on output[16] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on output[17] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on output[1] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on output[2] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on output[3] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on output[4] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on output[5] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on output[6] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on output[7] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on output[8] relative to clock(s) clk_100M
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on output[9] relative to clock(s) clk_100M
Related violations: <none>


