============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Dec 11 2025  04:29:27 am
  Module:                 elevator_controller
  Technology library:     typical 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                      Type       Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                      launch                                     0 R 
(elevator.sdc_line_16_30_1)      ext delay                      +1000    1000 F 
floor_sensor[2]                  in port            1  2.8    0    +0    1000 F 
g10882/A                                                           +0    1000   
g10882/Y                         CLKINVX1           2  5.7   26   +22    1022 R 
g10873__1881/B                                                     +0    1022   
g10873__1881/Y                   NAND2BX1           1  2.9   25   +24    1046 F 
g10848__2346/A1                                                    +0    1046   
g10848__2346/Y                   AOI211X1           8 18.1  223  +175    1222 R 
g10844/A                                                           +0    1222   
g10844/Y                         CLKINVX1           3  4.4   63   +22    1244 F 
current_floor[1]            <<<  interconnect                63    +0    1244 F 
                                 out port                          +0    1244 F 
(elevator.sdc_line_20_44_1)      ext delay                      +1000    2244 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                10000 R 
                                 uncertainty                      -20    9980 R 
--------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    7736ps 
Start-point  : floor_sensor[2]
End-point    : current_floor[1]

