// Seed: 899859532
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_5;
  assign id_5 = id_4;
  wire id_6;
  assign id_4 = -1;
  wire id_7;
  integer id_8;
  ;
  always @(*) id_5 = 1'b0;
  assign id_8 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri id_2
);
  final $signed(70);
  ;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_0 = -1;
endmodule
