/**********************************************************************************************
*																						      *
* Copyright (c) 2008 - 2012 Analog Devices, Inc.  All Rights Reserved.                        *
* This software is proprietary and confidential to Analog Devices, Inc. and its licensors.    *
*                                                                                             *
***********************************************************************************************/
/*******************************************************************************
*                                                                              *

* This software is intended for use with the ADV7842 part only.                *
*                                                                              *
*******************************************************************************/

/*******************************************************************************
*                                                                              *
* FILE AUTOMATICALLY GENERATED.                                                *
* DATE: 18 Nov 2009 15:43:14                                                   *
*                                                                              *
*******************************************************************************/


#ifndef ADV7842_REPEATER_MAP_DEF_H
#define ADV7842_REPEATER_MAP_DEF_H

#define VRX_REG_REPEATER_02H_DEF                            0x00
#define VRX_REG_REPEATER_03H_DEF                            0x00
#define VRX_REG_REPEATER_04H_DEF                            0x00
#define VRX_FIELD_BKSV_BIT_SIZE                             40
#define VRX_FIELD_BKSV_BYTE_SIZE                            5

#define VRX_REG_REPEATER_08H_DEF                            0x00
#define VRX_REG_REPEATER_09H_DEF                            0x00
#define VRX_FIELD_RI_DEF                                    0x0
#define VRX_FIELD_RI_BIT_SIZE                               16

#define VRX_REG_REPEATER_0AH_DEF                            0x00
#define VRX_FIELD_PJ_DEF                                    0x0
#define VRX_FIELD_PJ_BIT_SIZE                               8

#define VRX_REG_REPEATER_10H_DEF                            0x00
#define VRX_REG_REPEATER_11H_DEF                            0x00
#define VRX_REG_REPEATER_12H_DEF                            0x00
#define VRX_REG_REPEATER_13H_DEF                            0x00
#define VRX_REG_REPEATER_14H_DEF                            0x00
#define VRX_FIELD_AKSV_BIT_SIZE                             40
#define VRX_FIELD_AKSV_BYTE_SIZE                            5

#define VRX_REG_REPEATER_15H_DEF                            0x00
#define VRX_FIELD_AINFO_DEF                                 0x0
#define VRX_FIELD_AINFO_BIT_SIZE                            8

#define VRX_REG_REPEATER_18H_DEF                            0x00
#define VRX_REG_REPEATER_19H_DEF                            0x00
#define VRX_REG_REPEATER_1AH_DEF                            0x00
#define VRX_REG_REPEATER_1BH_DEF                            0x00
#define VRX_REG_REPEATER_1CH_DEF                            0x00
#define VRX_REG_REPEATER_1DH_DEF                            0x00
#define VRX_REG_REPEATER_1EH_DEF                            0x00
#define VRX_REG_REPEATER_1FH_DEF                            0x00
#define VRX_FIELD_AN_BIT_SIZE                               64
#define VRX_FIELD_AN_BYTE_SIZE                              8

#define VRX_REG_REPEATER_20H_DEF                            0x00
#define VRX_REG_REPEATER_21H_DEF                            0x00
#define VRX_REG_REPEATER_22H_DEF                            0x00
#define VRX_REG_REPEATER_23H_DEF                            0x00
#define VRX_FIELD_SHA_A_DEF                                 0x0
#define VRX_FIELD_SHA_A_BIT_SIZE                            32

#define VRX_REG_REPEATER_24H_DEF                            0x00
#define VRX_REG_REPEATER_25H_DEF                            0x00
#define VRX_REG_REPEATER_26H_DEF                            0x00
#define VRX_REG_REPEATER_27H_DEF                            0x00
#define VRX_FIELD_SHA_B_DEF                                 0x0
#define VRX_FIELD_SHA_B_BIT_SIZE                            32

#define VRX_REG_REPEATER_28H_DEF                            0x00
#define VRX_REG_REPEATER_29H_DEF                            0x00
#define VRX_REG_REPEATER_2AH_DEF                            0x00
#define VRX_REG_REPEATER_2BH_DEF                            0x00
#define VRX_FIELD_SHA_C_DEF                                 0x0
#define VRX_FIELD_SHA_C_BIT_SIZE                            32

#define VRX_REG_REPEATER_2CH_DEF                            0x00
#define VRX_REG_REPEATER_2DH_DEF                            0x00
#define VRX_REG_REPEATER_2EH_DEF                            0x00
#define VRX_REG_REPEATER_2FH_DEF                            0x00
#define VRX_FIELD_SHA_D_DEF                                 0x0
#define VRX_FIELD_SHA_D_BIT_SIZE                            32

#define VRX_REG_REPEATER_30H_DEF                            0x00
#define VRX_REG_REPEATER_31H_DEF                            0x00
#define VRX_REG_REPEATER_32H_DEF                            0x00
#define VRX_REG_REPEATER_33H_DEF                            0x00
#define VRX_FIELD_SHA_E_DEF                                 0x0
#define VRX_FIELD_SHA_E_BIT_SIZE                            32

#define VRX_REG_REPEATER_40H_DEF                            0x83
#define VRX_FIELD_BCAPS_DEF                                 0x83
#define VRX_FIELD_BCAPS_BIT_SIZE                            8

#define VRX_REG_REPEATER_41H_DEF                            0x00
#define VRX_REG_REPEATER_42H_DEF                            0x00
#define VRX_FIELD_BSTATUS_DEF                               0x0
#define VRX_FIELD_BSTATUS_BIT_SIZE                          16

#define VRX_REG_REPEATER_72H_DEF                            0x00
#define VRX_REG_REPEATER_73H_DEF                            0x00
#define VRX_FIELD_SPA_PORT_A_DEF                            0x0
#define VRX_FIELD_SPA_PORT_A_BIT_SIZE                       16

#define VRX_REG_REPEATER_74H_DEF                            0x00
#define VRX_REG_REPEATER_75H_DEF                            0x00
#define VRX_FIELD_SPA_PORT_B_DEF                            0x0
#define VRX_FIELD_SPA_PORT_B_BIT_SIZE                       16

#define VRX_REG_REPEATER_76H_DEF                            0xC0
#define VRX_FIELD_SPA_LOCATION_DEF                          0xc0
#define VRX_FIELD_SPA_LOCATION_BIT_SIZE                     8

#define VRX_REG_REPEATER_77H_DEF                            0x00
#define VRX_FIELD_KSV_LIST_READY_DEF                        0x0
#define VRX_FIELD_KSV_LIST_READY_BIT_SIZE                   1

#define VRX_FIELD_SPA_LOCATION_MSB_DEF                      0x0
#define VRX_FIELD_SPA_LOCATION_MSB_BIT_SIZE                 1

#define VRX_FIELD_DISABLE_AUTO_EDID_DEF                     0x0
#define VRX_FIELD_DISABLE_AUTO_EDID_BIT_SIZE                1

#define VRX_FIELD_EDID_SEGMENT_POINTER_DEF                  0x0
#define VRX_FIELD_EDID_SEGMENT_POINTER_BIT_SIZE             1

#define VRX_FIELD_EDID_B_ENABLE_DEF                         0x0
#define VRX_FIELD_EDID_B_ENABLE_BIT_SIZE                    1

#define VRX_FIELD_EDID_A_ENABLE_DEF                         0x0
#define VRX_FIELD_EDID_A_ENABLE_BIT_SIZE                    1

#define VRX_REG_REPEATER_78H_DEF                            0x00
#define VRX_FIELD_EXT_EEPROM_TRI_DEF                        0x0
#define VRX_FIELD_EXT_EEPROM_TRI_BIT_SIZE                   1

#define VRX_REG_REPEATER_79H_DEF                            0x00
#define VRX_FIELD_VGA_EDID_ENABLE_CPU_DEF                   0x0
#define VRX_FIELD_VGA_EDID_ENABLE_CPU_BIT_SIZE              1

#define VRX_REG_REPEATER_7BH_DEF                            0x00
#define VRX_FIELD_PORT_A_CHECKSUM_DEF                       0x0
#define VRX_FIELD_PORT_A_CHECKSUM_BIT_SIZE                  8

#define VRX_REG_REPEATER_7CH_DEF                            0x00
#define VRX_FIELD_PORT_B_CHECKSUM_DEF                       0x0
#define VRX_FIELD_PORT_B_CHECKSUM_BIT_SIZE                  8

#define VRX_REG_REPEATER_7DH_DEF                            0x00
#define VRX_FIELD_EDID_B_ENABLE_CPU_DEF                     0x0
#define VRX_FIELD_EDID_B_ENABLE_CPU_BIT_SIZE                1

#define VRX_FIELD_EDID_A_ENABLE_CPU_DEF                     0x0
#define VRX_FIELD_EDID_A_ENABLE_CPU_BIT_SIZE                1

#define VRX_REG_REPEATER_7EH_DEF                            0x00
#define VRX_FIELD_KSV_LIST_READY_CLEAR_A_DEF                0x0
#define VRX_FIELD_KSV_LIST_READY_CLEAR_A_BIT_SIZE           1

#define VRX_FIELD_KSV_LIST_READY_CLEAR_B_DEF                0x0
#define VRX_FIELD_KSV_LIST_READY_CLEAR_B_BIT_SIZE           1

#define VRX_FIELD_KSV_LIST_READY_CLEAR_C_DEF                0x0
#define VRX_FIELD_KSV_LIST_READY_CLEAR_C_BIT_SIZE           1

#define VRX_FIELD_KSV_LIST_READY_CLEAR_D_DEF                0x0
#define VRX_FIELD_KSV_LIST_READY_CLEAR_D_BIT_SIZE           1

#define VRX_FIELD_LOAD_EDID_DEF                             0x0
#define VRX_FIELD_LOAD_EDID_BIT_SIZE                        1

#define VRX_FIELD_STORE_EDID_DEF                            0x0
#define VRX_FIELD_STORE_EDID_BIT_SIZE                       1

#define VRX_REG_REPEATER_7FH_DEF                            0x04
#define VRX_FIELD_VGA_EDID_ENABLE_DEF                       0x0
#define VRX_FIELD_VGA_EDID_ENABLE_BIT_SIZE                  1

#define VRX_FIELD_AUTO_HDCP_MAP_ENABLE_DEF                  0x1
#define VRX_FIELD_AUTO_HDCP_MAP_ENABLE_BIT_SIZE             1

#define VRX_FIELD_HDCP_MAP_SELECT_DEF                       0x0
#define VRX_FIELD_HDCP_MAP_SELECT_BIT_SIZE                  2

#define VRX_REG_REPEATER_80H_DEF                            0x00
#define VRX_REG_REPEATER_81H_DEF                            0x00
#define VRX_REG_REPEATER_82H_DEF                            0x00
#define VRX_REG_REPEATER_83H_DEF                            0x00
#define VRX_REG_REPEATER_84H_DEF                            0x00
#define VRX_FIELD_KSV_0_BIT_SIZE                            40
#define VRX_FIELD_KSV_0_BYTE_SIZE                           5

#define VRX_REG_REPEATER_85H_DEF                            0x00
#define VRX_REG_REPEATER_86H_DEF                            0x00
#define VRX_REG_REPEATER_87H_DEF                            0x00
#define VRX_REG_REPEATER_88H_DEF                            0x00
#define VRX_REG_REPEATER_89H_DEF                            0x00
#define VRX_FIELD_KSV_1_BIT_SIZE                            40
#define VRX_FIELD_KSV_1_BYTE_SIZE                           5

#define VRX_REG_REPEATER_8AH_DEF                            0x00
#define VRX_REG_REPEATER_8BH_DEF                            0x00
#define VRX_REG_REPEATER_8CH_DEF                            0x00
#define VRX_REG_REPEATER_8DH_DEF                            0x00
#define VRX_REG_REPEATER_8EH_DEF                            0x00
#define VRX_FIELD_KSV_2_BIT_SIZE                            40
#define VRX_FIELD_KSV_2_BYTE_SIZE                           5

#define VRX_REG_REPEATER_8FH_DEF                            0x00
#define VRX_REG_REPEATER_90H_DEF                            0x00
#define VRX_REG_REPEATER_91H_DEF                            0x00
#define VRX_REG_REPEATER_92H_DEF                            0x00
#define VRX_REG_REPEATER_93H_DEF                            0x00
#define VRX_FIELD_KSV_3_BIT_SIZE                            40
#define VRX_FIELD_KSV_3_BYTE_SIZE                           5

#define VRX_REG_REPEATER_94H_DEF                            0x00
#define VRX_REG_REPEATER_95H_DEF                            0x00
#define VRX_REG_REPEATER_96H_DEF                            0x00
#define VRX_REG_REPEATER_97H_DEF                            0x00
#define VRX_REG_REPEATER_98H_DEF                            0x00
#define VRX_FIELD_KSV_4_BIT_SIZE                            40
#define VRX_FIELD_KSV_4_BYTE_SIZE                           5

#define VRX_REG_REPEATER_99H_DEF                            0x00
#define VRX_REG_REPEATER_9AH_DEF                            0x00
#define VRX_REG_REPEATER_9BH_DEF                            0x00
#define VRX_REG_REPEATER_9CH_DEF                            0x00
#define VRX_REG_REPEATER_9DH_DEF                            0x00
#define VRX_FIELD_KSV_5_BIT_SIZE                            40
#define VRX_FIELD_KSV_5_BYTE_SIZE                           5

#define VRX_REG_REPEATER_9EH_DEF                            0x00
#define VRX_REG_REPEATER_9FH_DEF                            0x00
#define VRX_REG_REPEATER_A0H_DEF                            0x00
#define VRX_REG_REPEATER_A1H_DEF                            0x00
#define VRX_REG_REPEATER_A2H_DEF                            0x00
#define VRX_FIELD_KSV_6_BIT_SIZE                            40
#define VRX_FIELD_KSV_6_BYTE_SIZE                           5

#define VRX_REG_REPEATER_A3H_DEF                            0x00
#define VRX_REG_REPEATER_A4H_DEF                            0x00
#define VRX_REG_REPEATER_A5H_DEF                            0x00
#define VRX_REG_REPEATER_A6H_DEF                            0x00
#define VRX_REG_REPEATER_A7H_DEF                            0x00
#define VRX_FIELD_KSV_7_BIT_SIZE                            40
#define VRX_FIELD_KSV_7_BYTE_SIZE                           5

#define VRX_REG_REPEATER_A8H_DEF                            0x00
#define VRX_REG_REPEATER_A9H_DEF                            0x00
#define VRX_REG_REPEATER_AAH_DEF                            0x00
#define VRX_REG_REPEATER_ABH_DEF                            0x00
#define VRX_REG_REPEATER_ACH_DEF                            0x00
#define VRX_FIELD_KSV_8_BIT_SIZE                            40
#define VRX_FIELD_KSV_8_BYTE_SIZE                           5

#define VRX_REG_REPEATER_ADH_DEF                            0x00
#define VRX_REG_REPEATER_AEH_DEF                            0x00
#define VRX_REG_REPEATER_AFH_DEF                            0x00
#define VRX_REG_REPEATER_B0H_DEF                            0x00
#define VRX_REG_REPEATER_B1H_DEF                            0x00
#define VRX_FIELD_KSV_9_BIT_SIZE                            40
#define VRX_FIELD_KSV_9_BYTE_SIZE                           5

#define VRX_REG_REPEATER_B2H_DEF                            0x00
#define VRX_REG_REPEATER_B3H_DEF                            0x00
#define VRX_REG_REPEATER_B4H_DEF                            0x00
#define VRX_REG_REPEATER_B5H_DEF                            0x00
#define VRX_REG_REPEATER_B6H_DEF                            0x00
#define VRX_FIELD_KSV_10_BIT_SIZE                           40
#define VRX_FIELD_KSV_10_BYTE_SIZE                          5

#define VRX_REG_REPEATER_B7H_DEF                            0x00
#define VRX_REG_REPEATER_B8H_DEF                            0x00
#define VRX_REG_REPEATER_B9H_DEF                            0x00
#define VRX_REG_REPEATER_BAH_DEF                            0x00
#define VRX_REG_REPEATER_BBH_DEF                            0x00
#define VRX_FIELD_KSV_11_BIT_SIZE                           40
#define VRX_FIELD_KSV_11_BYTE_SIZE                          5

#define VRX_REG_REPEATER_BCH_DEF                            0x00
#define VRX_REG_REPEATER_BDH_DEF                            0x00
#define VRX_REG_REPEATER_BEH_DEF                            0x00
#define VRX_REG_REPEATER_BFH_DEF                            0x00
#define VRX_REG_REPEATER_C0H_DEF                            0x00
#define VRX_FIELD_KSV_12_BIT_SIZE                           40
#define VRX_FIELD_KSV_12_BYTE_SIZE                          5

#define VRX_REG_REPEATER_C1H_DEF                            0x00
#define VRX_REG_REPEATER_C2H_DEF                            0x00
#define VRX_REG_REPEATER_C3H_DEF                            0x00
#define VRX_REG_REPEATER_C4H_DEF                            0x00
#define VRX_REG_REPEATER_C5H_DEF                            0x00
#define VRX_FIELD_KSV_13_BIT_SIZE                           40
#define VRX_FIELD_KSV_13_BYTE_SIZE                          5

#define VRX_REG_REPEATER_C6H_DEF                            0x00
#define VRX_REG_REPEATER_C7H_DEF                            0x00
#define VRX_REG_REPEATER_C8H_DEF                            0x00
#define VRX_REG_REPEATER_C9H_DEF                            0x00
#define VRX_REG_REPEATER_CAH_DEF                            0x00
#define VRX_FIELD_KSV_14_BIT_SIZE                           40
#define VRX_FIELD_KSV_14_BYTE_SIZE                          5

#define VRX_REG_REPEATER_CBH_DEF                            0x00
#define VRX_REG_REPEATER_CCH_DEF                            0x00
#define VRX_REG_REPEATER_CDH_DEF                            0x00
#define VRX_REG_REPEATER_CEH_DEF                            0x00
#define VRX_REG_REPEATER_CFH_DEF                            0x00
#define VRX_FIELD_KSV_15_BIT_SIZE                           40
#define VRX_FIELD_KSV_15_BYTE_SIZE                          5

#define VRX_REG_REPEATER_D0H_DEF                            0x00
#define VRX_REG_REPEATER_D1H_DEF                            0x00
#define VRX_REG_REPEATER_D2H_DEF                            0x00
#define VRX_REG_REPEATER_D3H_DEF                            0x00
#define VRX_REG_REPEATER_D4H_DEF                            0x00
#define VRX_FIELD_KSV_16_BIT_SIZE                           40
#define VRX_FIELD_KSV_16_BYTE_SIZE                          5

#define VRX_REG_REPEATER_D5H_DEF                            0x00
#define VRX_REG_REPEATER_D6H_DEF                            0x00
#define VRX_REG_REPEATER_D7H_DEF                            0x00
#define VRX_REG_REPEATER_D8H_DEF                            0x00
#define VRX_REG_REPEATER_D9H_DEF                            0x00
#define VRX_FIELD_KSV_17_BIT_SIZE                           40
#define VRX_FIELD_KSV_17_BYTE_SIZE                          5

#define VRX_REG_REPEATER_DAH_DEF                            0x00
#define VRX_REG_REPEATER_DBH_DEF                            0x00
#define VRX_REG_REPEATER_DCH_DEF                            0x00
#define VRX_REG_REPEATER_DDH_DEF                            0x00
#define VRX_REG_REPEATER_DEH_DEF                            0x00
#define VRX_FIELD_KSV_18_BIT_SIZE                           40
#define VRX_FIELD_KSV_18_BYTE_SIZE                          5

#define VRX_REG_REPEATER_DFH_DEF                            0x00
#define VRX_REG_REPEATER_E0H_DEF                            0x00
#define VRX_REG_REPEATER_E1H_DEF                            0x00
#define VRX_REG_REPEATER_E2H_DEF                            0x00
#define VRX_REG_REPEATER_E3H_DEF                            0x00
#define VRX_FIELD_KSV_19_BIT_SIZE                           40
#define VRX_FIELD_KSV_19_BYTE_SIZE                          5

#define VRX_REG_REPEATER_E4H_DEF                            0x00
#define VRX_REG_REPEATER_E5H_DEF                            0x00
#define VRX_REG_REPEATER_E6H_DEF                            0x00
#define VRX_REG_REPEATER_E7H_DEF                            0x00
#define VRX_REG_REPEATER_E8H_DEF                            0x00
#define VRX_FIELD_KSV_20_BIT_SIZE                           40
#define VRX_FIELD_KSV_20_BYTE_SIZE                          5

#define VRX_REG_REPEATER_E9H_DEF                            0x00
#define VRX_REG_REPEATER_EAH_DEF                            0x00
#define VRX_REG_REPEATER_EBH_DEF                            0x00
#define VRX_REG_REPEATER_ECH_DEF                            0x00
#define VRX_REG_REPEATER_EDH_DEF                            0x00
#define VRX_FIELD_KSV_21_BIT_SIZE                           40
#define VRX_FIELD_KSV_21_BYTE_SIZE                          5

#define VRX_REG_REPEATER_EEH_DEF                            0x00
#define VRX_REG_REPEATER_EFH_DEF                            0x00
#define VRX_REG_REPEATER_F0H_DEF                            0x00
#define VRX_REG_REPEATER_F1H_DEF                            0x00
#define VRX_REG_REPEATER_F2H_DEF                            0x00
#define VRX_FIELD_KSV_22_BIT_SIZE                           40
#define VRX_FIELD_KSV_22_BYTE_SIZE                          5

#define VRX_REG_REPEATER_F3H_DEF                            0x00
#define VRX_REG_REPEATER_F4H_DEF                            0x00
#define VRX_REG_REPEATER_F5H_DEF                            0x00
#define VRX_REG_REPEATER_F6H_DEF                            0x00
#define VRX_REG_REPEATER_F7H_DEF                            0x00
#define VRX_FIELD_KSV_23_BIT_SIZE                           40
#define VRX_FIELD_KSV_23_BYTE_SIZE                          5

#endif
