{"vcs1":{"timestamp_begin":1740395412.354465276, "rt":4.11, "ut":3.87, "st":0.19}}
{"vcselab":{"timestamp_begin":1740395416.543209074, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1740395416.775355295, "rt":0.27, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740395412.069112371}
{"VCS_COMP_START_TIME": 1740395412.069112371}
{"VCS_COMP_END_TIME": 1740395417.111403309}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 284668}}
{"vcselab": {"peak_mem": 133968}}
