-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.1 (Build Build 350 03/24/2010)
-- Created on Sat Jan 29 21:30:12 2011

COMPONENT SPI
	PORT
	(
		A0		:	 IN STD_LOGIC;
		WR		:	 IN STD_LOGIC;
		CS		:	 IN STD_LOGIC;
		MISO		:	 IN STD_LOGIC;
		INSERT		:	 IN STD_LOGIC;
		CLK		:	 IN STD_LOGIC;
		DI0		:	 IN STD_LOGIC;
		DI1		:	 IN STD_LOGIC;
		DI2		:	 IN STD_LOGIC;
		DI3		:	 IN STD_LOGIC;
		DI4		:	 IN STD_LOGIC;
		DI5		:	 IN STD_LOGIC;
		DI6		:	 IN STD_LOGIC;
		DI7		:	 IN STD_LOGIC;
		RESET		:	 IN STD_LOGIC;
		RD		:	 IN STD_LOGIC;
		LED_RED		:	 OUT STD_LOGIC;
		LED_GREEN		:	 OUT STD_LOGIC;
		HI		:	 OUT STD_LOGIC;
		LO		:	 OUT STD_LOGIC;
		SD_CLK		:	 OUT STD_LOGIC;
		MOSI		:	 OUT STD_LOGIC;
		SD_CS		:	 OUT STD_LOGIC;
		DO0		:	 OUT STD_LOGIC;
		DO1		:	 OUT STD_LOGIC;
		DO2		:	 OUT STD_LOGIC;
		DO3		:	 OUT STD_LOGIC;
		DO4		:	 OUT STD_LOGIC;
		DO5		:	 OUT STD_LOGIC;
		DO6		:	 OUT STD_LOGIC;
		DO7		:	 OUT STD_LOGIC
	);
END COMPONENT;