{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 16:45:23 2019 " "Info: Processing started: Tue Mar 19 16:45:23 2019" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"clock\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "1 45 " "Info: No exact pin location assignment(s) for 1 pins of 45 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "clock.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/clock.bdf" { { 384 712 880 400 "pin_name" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } } { "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" Compiler "clock" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/" "" "" { pin_name } "NODE_NAME" } "" } } { "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/clock.fld" "" { Floorplan "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/clock.fld" "" "" { pin_name } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "pin_name Global clock in PIN 14 " "Info: Automatically promoted signal \"pin_name\" to use Global clock in PIN 14" {  } { { "clock.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/clock.bdf" { { 384 712 880 400 "pin_name" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "74193:ins10\|86 Global clock " "Info: Automatically promoted signal \"74193:ins10\|86\" to use Global clock" {  } { { "74193.bdf" "" { Schematic "c:/altera/quartus50/libraries/others/maxplus2/74193.bdf" { { 408 688 752 448 "86" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "74193:ins11\|88 Global clock " "Info: Automatically promoted signal \"74193:ins11\|88\" to use Global clock" {  } { { "74193.bdf" "" { Schematic "c:/altera/quartus50/libraries/others/maxplus2/74193.bdf" { { 888 688 752 928 "88" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "74193:ins6\|87 Global clock " "Info: Automatically promoted signal \"74193:ins6\|87\" to use Global clock" {  } { { "74193.bdf" "" { Schematic "c:/altera/quartus50/libraries/others/maxplus2/74193.bdf" { { 648 688 752 688 "87" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Info: Moving registers into LUTs to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "" "Info: Finished moving registers into LUTs" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "1 " "Warning: Node \"1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "1" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "12 " "Warning: Node \"12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "12" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "14 " "Warning: Node \"14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "14" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "15 " "Warning: Node \"15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "15" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "16 " "Warning: Node \"16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "16" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "17 " "Warning: Node \"17\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "17" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "1HZ " "Warning: Node \"1HZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "1HZ" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "62 " "Warning: Node \"62\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "62" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "64 " "Warning: Node \"64\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "64" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "75 " "Warning: Node \"75\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "75" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "76 " "Warning: Node \"76\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "76" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "77 " "Warning: Node \"77\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "77" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "78 " "Warning: Node \"78\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "78" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "79 " "Warning: Node \"79\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "79" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "80 " "Warning: Node \"80\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "80" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "81 " "Warning: Node \"81\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "81" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "89 " "Warning: Node \"89\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "89" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "96 " "Warning: Node \"96\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "96" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A2_K0_91 " "Warning: Node \"A2_K0_91\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "A2_K0_91" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B2_K1_92 " "Warning: Node \"B2_K1_92\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "B2_K1_92" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C2_K2_95 " "Warning: Node \"C2_K2_95\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "C2_K2_95" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D2_K3_96 " "Warning: Node \"D2_K3_96\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "D2_K3_96" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Timer_K10_3 " "Warning: Node \"Timer_K10_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Timer_K10_3" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Timer_K11_104 " "Warning: Node \"Timer_K11_104\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Timer_K11_104" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Timer_K11_4 " "Warning: Node \"Timer_K11_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Timer_K11_4" } } } }  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.715 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74193:ins11\|25 1 REG LAB_X5_Y4 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y4; Fanout = 12; REG Node = '74193:ins11\|25'" {  } { { "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" Compiler "clock" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/" "" "" { 74193:ins11|25 } "NODE_NAME" } "" } } { "74193.bdf" "" { Schematic "c:/altera/quartus50/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.200 ns) 1.815 ns 7448:inst4\|71 2 COMB LAB_X6_Y4 1 " "Info: 2: + IC(1.615 ns) + CELL(0.200 ns) = 1.815 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = '7448:inst4\|71'" {  } { { "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" Compiler "clock" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/" "" "1.815 ns" { 74193:ins11|25 7448:inst4|71 } "NODE_NAME" } "" } } { "7448.bdf" "" { Schematic "c:/altera/quartus50/libraries/others/maxplus2/7448.bdf" { { 736 688 752 776 "71" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(2.322 ns) 4.715 ns 84 3 PIN PIN_84 0 " "Info: 3: + IC(0.578 ns) + CELL(2.322 ns) = 4.715 ns; Loc. = PIN_84; Fanout = 0; PIN Node = '84'" {  } { { "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" Compiler "clock" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/" "" "2.900 ns" { 7448:inst4|71 84 } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/clock.bdf" { { -1104 512 688 -1088 "84" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns 53.49 % " "Info: Total cell delay = 2.522 ns ( 53.49 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.193 ns 46.51 % " "Info: Total interconnect delay = 2.193 ns ( 46.51 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock_cmp.qrpt" Compiler "clock" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/db/clock.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/CLOCK_BASE/clock/" "" "4.715 ns" { 74193:ins11|25 7448:inst4|71 84 } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and/or routability requirements required full optimization" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 16:45:25 2019 " "Info: Processing ended: Tue Mar 19 16:45:25 2019" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
