<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CM_WKUP" id="CM_WKUP">
  
  
  <register acronym="PRCM_CM_L3_AON_CLKSTCTRL" description="This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_L3_AON_CLKSTCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="13" id="RESERVED_1" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description=" This field indicates the state of the Debugss CLKC clock in the domain." end="12" id="CLKACTIVITY_DBG_CLKC" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description=" This field indicates the state of the Debugss CLKB clock in the domain." end="11" id="CLKACTIVITY_DBG_CLKB" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the Debugss CLKA clock in the domain." end="10" id="CLKACTIVITY_DBG_CLKA" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the L3_AON  clock in the domain." end="9" id="CLKACTIVITY_L3_AON_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the Debugss sysclk  clock in the domain." end="8" id="CLKACTIVITY_DBGSYSCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the l3 AON clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_DBGSS_CLKCTRL" description="This register manages the DEBUGSS clocks. [warm reset insensitive]" id="PRCM_CM_WKUP_DBGSS_CLKCTRL" offset="0x20" width="32">
    
  <bitfield begin="31" description=" Reserved" end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" STM Trace clock divider control" end="27" id="STM_PMD_CLKDIVSEL" rwaccess="RW" width="3">
    <bitenum description="Divide by 4" id="en_3_0x4" token="en_3_0x4" value="0x4"></bitenum>
    <bitenum description="Divide by 2" id="en_2_0x2" token="en_2_0x2" value="0x2"></bitenum>
    <bitenum description="Divide by 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="26" description=" TPIU trace clock divider control" end="24" id="TRC_PMD_CLKDIVSEL" rwaccess="RW" width="3">
    <bitenum description="Divide by 4" id="en_3_0x4" token="en_3_0x4" value="0x4"></bitenum>
    <bitenum description="Divide by 2" id="en_2_0x2" token="en_2_0x2" value="0x2"></bitenum>
    <bitenum description="Divide by 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" TPIU Trace clock select" end="22" id="TRC_PMD_CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Selects CLKC as TPIU trace clock" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Selects CLKB as TPIU trace clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Selects CLKA as TPIU trace clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects DGBSYSCLK as TPIU trace clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="21" description=" STM trace clock select" end="20" id="STM_PMD_CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Selects CLKC as STM trace clock" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Selects CLKB as STM trace clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Selects CLKA as STM trace clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects DGBSYSCLK as STM trace clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_3" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Controls Optional Functional Clock CLKC" end="11" id="OPTCLK_DBG_CLKC" rwaccess="RW" width="1">
    <bitenum description="Enable optional clock DEBUG_CLKC" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable optional clock DEBUG_CLKC" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Controls Optional Functional Clock CLKB" end="10" id="OPTCLK_DBG_CLKB" rwaccess="RW" width="1">
    <bitenum description="Enable optional clock DEBUG_CLKB" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable optional clock DEBUG_CLKB" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Optional functional clock control" end="9" id="OPTCLK_DBG_CLKA" rwaccess="RW" width="1">
    <bitenum description="Enable optional clock DEBUG_CLKA" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable optional clock DEBUG_CLKA" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_DBGSYSCLK" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_4" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_L3S_ADC0_CLKSTCTRL" description="This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_L3S_ADC0_CLKSTCTRL" offset="0x100" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the ADC0 FCLK clock in the domain." end="9" id="CLKACTIVITY_ADC0_FCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the L3S_ADC0 clock in the domain." end="8" id="CLKACTIVITY_L3S_ADC0_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the always on clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_ADC0_CLKCTRL" description="This register manages the ADC0 clocks." id="PRCM_CM_WKUP_ADC0_CLKCTRL" offset="0x120" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_L4_WKUP_AON_CLKSTCTRL" description="This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_L4_WKUP_AON_CLKSTCTRL" offset="0x200" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the USBPHY 32KHZ  clock in the domain." end="10" id="CLKACTIVITY_USBPHY_32KHZ_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the SYNCTIMER  clock in the domain." end="9" id="CLKACTIVITY_SYNCTIMER32K_GFCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the L4_WKUP  clock in the domain." end="8" id="CLKACTIVITY_L4_WKUP_AON_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the always on L4 clock domain." end="0" id="CLKTRCTRL" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_L4WKUP_CLKCTRL" description="This register manages the L4WKUP clocks." id="PRCM_CM_WKUP_L4WKUP_CLKCTRL" offset="0x220" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_PROC_CLKCTRL" description="This register manages the WKUP M3 clocks." id="PRCM_CM_WKUP_PROC_CLKCTRL" offset="0x228" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" " end="2" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_SYNCTIMER_CLKCTRL" description="This register manages the SYNCTIMER clocks." id="PRCM_CM_WKUP_SYNCTIMER_CLKCTRL" offset="0x230" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_FCLK32" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_CLKDIV32K_CLKCTRL" description="This register manages the CLKDIV32K clocks." id="PRCM_CM_WKUP_CLKDIV32K_CLKCTRL" offset="0x238" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_FCLK" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="0" id="RESERVED_2" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_USBPHY0_CLKCTRL" description="This register manages the USBPHY0 32KHz clocks." id="PRCM_CM_WKUP_USBPHY0_CLKCTRL" offset="0x240" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_CLK32K" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="0" id="RESERVED_2" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_USBPHY1_CLKCTRL" description="This register manages the USBPHY1 32KHz clocks." id="PRCM_CM_WKUP_USBPHY1_CLKCTRL" offset="0x248" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_CLK32K" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="0" id="RESERVED_2" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_CLKSTCTRL" description="This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_WKUP_CLKSTCTRL" offset="0x300" width="32">
    
  <bitfield begin="31" description=" " end="17" id="RESERVED_1" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description=" This field indicates the state of the TIMER1 clock in the domain." end="16" id="CLKACTIVITY_TIMER1_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" This field indicates the state of the UART0 clock in the domain." end="15" id="CLKACTIVITY_UART0_GFCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" This field indicates the state of the I2C0  clock in the domain." end="14" id="CLKACTIVITY_I2C0_GFCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" " end="12" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="11" description=" This field indicates the state of the WKUPGPIO_DBGICLK  clock in the domain." end="11" id="CLKACTIVITY_GPIO0_GDBCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the WDT1_GCLK  clock in the domain." end="10" id="CLKACTIVITY_WDT1_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the SMARTREFLEX SYSCLK  clock in the domain." end="9" id="CLKACTIVITY_SR_SYSCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the L4_WKUP  clock in the domain." end="8" id="CLKACTIVITY_L4_WKUP_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the always on clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_TIMER0_CLKCTRL" description="This register manages the TIMER0 clocks." id="PRCM_CM_WKUP_TIMER0_CLKCTRL" offset="0x320" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_TIMER1_CLKCTRL" description="This register manages the TIMER1 clocks." id="PRCM_CM_WKUP_TIMER1_CLKCTRL" offset="0x328" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_WDT1_CLKCTRL" description="This register manages the WDT1 clocks." id="PRCM_CM_WKUP_WDT1_CLKCTRL" offset="0x338" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_I2C0_CLKCTRL" description="This register manages the I2C0 clocks." id="PRCM_CM_WKUP_I2C0_CLKCTRL" offset="0x340" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_UART0_CLKCTRL" description="This register manages the UART0 clocks." id="PRCM_CM_WKUP_UART0_CLKCTRL" offset="0x348" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_SMARTREFLEX0_CLKCTRL" description="This register manages the SmartReflex0 clocks." id="PRCM_CM_WKUP_SMARTREFLEX0_CLKCTRL" offset="0x350" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_SMARTREFLEX1_CLKCTRL" description="This register manages the SmartReflex1 clocks." id="PRCM_CM_WKUP_SMARTREFLEX1_CLKCTRL" offset="0x358" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_CTRL_CLKCTRL" description="This register manages the Control Module clocks." id="PRCM_CM_WKUP_CTRL_CLKCTRL" offset="0x360" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_WKUP_GPIO0_CLKCTRL" description="This register manages the GPIO0 clocks." id="PRCM_CM_WKUP_GPIO0_CLKCTRL" offset="0x368" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_GPIO0_GDBCLK" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKMODE_DPLL_CORE" description="This register allows controlling the DPLL modes." id="PRCM_CM_CLKMODE_DPLL_CORE" offset="0x520" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Select between Triangular and SquareWave Spread Spectrum Clocking" end="15" id="DPLL_SSC_TYPE" rwaccess="RW" width="1">
    <bitenum description="Square Wave Spread Spectrum Clocking is selected (only available under proper licensing agreement)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Triangular Spread Spectrum Clocking is selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Control if only low frequency spread is required" end="14" id="DPLL_SSC_DOWNSPREAD" rwaccess="RW" width="1">
    <bitenum description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" end="13" id="DPLL_SSC_ACK" rwaccess="R" width="1">
    <bitenum description="SSC has been turned on on PLL o/ps" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC has been turned off on PLL o/ps" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Enable or disable Spread Spectrum Clocking" end="12" id="DPLL_SSC_EN" rwaccess="RW" width="1">
    <bitenum description="SSC enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Enable the REGM4XEN mode of the DPLL. [[br]]Please check the DPLL documentation to check when this mode can be enabled. " end="11" id="DPLL_REGM4XEN" rwaccess="R" width="1">
    <bitenum description="REGM4XEN mode of the DPLL is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Set the DPLL in Low Power mode. [[br]]Check the DPLL documentation to see when this can be enabled. " end="10" id="DPLL_LPMODE_EN" rwaccess="RW" width="1">
    <bitenum description="Low power mode of the DPLL is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Low power mode of the DPLL is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" If enabled, the clock ramping feature is used applied during the lock process, as well as the relock process. [[br]]If disabled, the clock ramping feature is used only during the first lock." end="9" id="DPLL_RELOCK_RAMP_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" This bit allows to enable or disable the automatic recalibration feature of the DPLL. [[br]]The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set. " end="8" id="DPLL_DRIFTGUARD_EN" rwaccess="RW" width="1">
    <bitenum description="DRIFTGUARD feature is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DRIFTGUARD feature is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Selects the time in terms of DPLL REFCLKs spent at each stage of the clock ramping process" end="5" id="DPLL_RAMP_RATE" rwaccess="RW" width="3">
    <bitenum description="512 REFCLKs" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="128 REFCLKs" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="64 REFCLKs" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="32 REFCLKs" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="16 REFCLKs" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="8 REFCLKs" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="4 REFCLKs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="2 REFCLKs" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" The DPLL provides an output clock frequency ramping feature when switching from bypass clock to normal clock during lock and re-lock. [[br]]The frequency ramping will happen in a maximum of 4 steps in frequency before the DPLL's frequency lock indicator is asserted. [[br]]This register is used to enable/disable the DPLL ramping feature. [[br]]If enabled, it is also used to select the algorithm used for clock ramping " end="3" id="DPLL_RAMP_LEVEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="CLKOUT => Bypass clk -> Fout/4 -> Fout/2 -> Fout/1.5 -> Fout CLKOUTX2 => Bypass clk -> Foutx2/4 -> Foutx2/2 -> Foutx2/1.5 -> Foutx2" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="CLKOUT => Bypass clk -> Fout/8 -> Fout/4 -> Fout/2 -> Fout CLKOUTX2 => Bypass clk -> Foutx2/8 -> Foutx2/4 -> Foutx2/2 -> Foutx2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CLKOUT => No ramping CLKOUTX2 => No ramping" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" DPLL control. [[br]]Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect MN Bypass mode. " end="0" id="DPLL_EN" rwaccess="RW" width="3">
    <bitenum description="Enables the DPLL in Lock mode" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Fast Relock mode." id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Low Power mode." id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Put the DPLL in MN Bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode." id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_IDLEST_DPLL_CORE" description="This register allows monitoring the master clock activity. This register is read only and automatically updated. [warm reset insensitive]" id="PRCM_CM_IDLEST_DPLL_CORE" offset="0x524" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" DPLL MN_BYPASS status" end="8" id="ST_MN_BYPASS" rwaccess="R" width="1">
    <bitenum description="DPLL is in MN_Bypass" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is not in MN_Bypass" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" DPLL clock activity" end="0" id="ST_DPLL_CLK" rwaccess="R" width="1">
    <bitenum description="DPLL is LOCKED" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is either in bypass mode or in stop mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL_DPLL_CORE" description="This register provides controls over the DPLL." id="PRCM_CM_CLKSEL_DPLL_CORE" offset="0x52C" width="32">
    
  <bitfield begin="31" description=" " end="23" id="RESERVED_1" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description=" " end="19" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="18" description=" DPLL multiplier factor (2 to 2047). [[br]]This register is automatically cleared to 0 when the DPLL_EN field in the *CLKMODE_DPLL* register is set to select MN Bypass mode. [[br]](equal to input M of DPLL[[br]] M=2 to [[br]]2047 => DPLL multiplies by M) " end="8" id="DPLL_MULT" rwaccess="RW" width="11">
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" DPLL divider factor (0 to 127) (equal to input N of DPLL[[br]] actual division factor is N+1)." end="0" id="DPLL_DIV" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DIV_M4_DPLL_CORE" description="This register provides controls over the CLKOUT1 o/p of the HSDIVIDER." id="PRCM_CM_DIV_M4_DPLL_CORE" offset="0x538" width="32">
    
  <bitfield begin="31" description=" " end="13" id="RESERVED_1" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description=" Power down for HSDIVIDER M4 divider and hence CLKOUT1 output" end="12" id="HSDIVIDER_CLKOUT1_PWDN" rwaccess="RW" width="1">
    <bitenum description="M4 divider is powered down" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="M4 divider active" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" HSDIVIDER CLKOUT1 status" end="9" id="ST_HSDIVIDER_CLKOUT1" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of HSDIVIDER CLKOUT1" end="8" id="HSDIVIDER_CLKOUT1_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Toggle on this status bit after changing HSDIVIDER_CLKOUT1_DIV indicates that the change in divider value has taken effect" end="5" id="HSDIVIDER_CLKOUT1_DIVCHACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" DPLL post-divider factor, M4, for internal clock generation. [[br]]Divide values from 1 to 31. " end="0" id="HSDIVIDER_CLKOUT1_DIV" rwaccess="RW" width="5">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DIV_M5_DPLL_CORE" description="This register provides controls over the CLKOUT2 o/p of the HSDIVIDER." id="PRCM_CM_DIV_M5_DPLL_CORE" offset="0x53C" width="32">
    
  <bitfield begin="31" description=" " end="13" id="RESERVED_1" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description=" PPower down for HSDIVIDER M5 divider and hence CLKOUT2 output" end="12" id="HSDIVIDER_CLKOUT2_PWDN" rwaccess="RW" width="1">
    <bitenum description="M5 divider is powered down" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="M5 divider is ACTIVE" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" HSDIVIDER CLKOUT2 status" end="9" id="ST_HSDIVIDER_CLKOUT2" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of HSDIVIDER CLKOUT2" end="8" id="HSDIVIDER_CLKOUT2_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Toggle on this status bit after changing HSDIVIDER_CLKOUT2_DIV indicates that the change in divider value has taken effect" end="5" id="HSDIVIDER_CLKOUT2_DIVCHACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" DPLL post-divider factor, M5, for internal clock generation. [[br]]Divide values from 1 to 31. " end="0" id="HSDIVIDER_CLKOUT2_DIV" rwaccess="RW" width="5">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DIV_M6_DPLL_CORE" description="This register provides controls over the CLKOUT3 o/p of the HSDIVIDER." id="PRCM_CM_DIV_M6_DPLL_CORE" offset="0x540" width="32">
    
  <bitfield begin="31" description=" " end="13" id="RESERVED_1" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description=" Power down for HSDIVIDER M6 divider and hence CLKOUT3 output" end="12" id="HSDIVIDER_CLKOUT3_PWDN" rwaccess="RW" width="1">
    <bitenum description="M6 divider is powered down" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="M6 divider is ACTIVE" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" HSDIVIDER CLKOUT3 status" end="9" id="ST_HSDIVIDER_CLKOUT3" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of HSDIVIDER CLKOUT3" end="8" id="HSDIVIDER_CLKOUT3_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Toggle on this status bit after changing HSDIVIDER_CLKOUT3_DIV indicates that the change in divider value has taken effect" end="5" id="HSDIVIDER_CLKOUT3_DIVCHACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" DPLL post-divider factor, M6, for internal clock generation. [[br]]Divide values from 1 to 31. " end="0" id="HSDIVIDER_CLKOUT3_DIV" rwaccess="RW" width="5">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_DELTAMSTEP_DPLL_CORE" description="Control the DeltaMStep parameter for Spread Spectrum Clocking technique DeltaMStep is split into fractional and integer part. [warm reset insensitive]" id="PRCM_CM_SSC_DELTAMSTEP_DPLL_CORE" offset="0x548" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Fractional setting for DeltaMStep parameter" end="0" id="DELTAMSTEP" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_MODFREQDIV_DPLL_CORE" description="Control the Modulation Frequency (Fm) for Spread Spectrum Clocking technique by defining it as a ratio of DPLL_REFCLK/4 Fm = [DPLL_REFCLK/4]/MODFREQDIV MODFREQDIV = MODFREQDIV_MANTISSA * 2^MODFREQDIV_EXPONENT [warm reset insensitive]" id="PRCM_CM_SSC_MODFREQDIV_DPLL_CORE" offset="0x54C" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Set the Exponent component of MODFREQDIV factor" end="8" id="MODFREQDIV_EXPONENT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Set the Mantissa component of MODFREQDIV factor" end="0" id="MODFREQDIV_MANTISSA" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKMODE_DPLL_MPU" description="This register allows controlling the DPLL modes." id="PRCM_CM_CLKMODE_DPLL_MPU" offset="0x560" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Select between Triangular and SquareWave Spread Spectrum Clocking" end="15" id="DPLL_SSC_TYPE" rwaccess="RW" width="1">
    <bitenum description="Square Wave Spread Spectrum Clocking is selected (only available under proper licensing agreement)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Triangular Spread Spectrum Clocking is selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Control if only low frequency spread is required" end="14" id="DPLL_SSC_DOWNSPREAD" rwaccess="RW" width="1">
    <bitenum description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" end="13" id="DPLL_SSC_ACK" rwaccess="R" width="1">
    <bitenum description="SSC has been turned on on PLL o/ps" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC has been turned off on PLL o/ps" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Enable or disable Spread Spectrum Clocking" end="12" id="DPLL_SSC_EN" rwaccess="RW" width="1">
    <bitenum description="SSC enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Enable the REGM4XEN mode of the DPLL. [[br]]Please check the DPLL documentation to check when this mode can be enabled. " end="11" id="DPLL_REGM4XEN" rwaccess="R" width="1">
    <bitenum description="REGM4XEN mode of the DPLL is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Set the DPLL in Low Power mode. [[br]]Check the DPLL documentation to see when this can be enabled. " end="10" id="DPLL_LPMODE_EN" rwaccess="RW" width="1">
    <bitenum description="Low power mode of the DPLL is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Low power mode of the DPLL is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" If enabled, the clock ramping feature is used applied during the lock process, as well as the relock process. [[br]]If disabled, the clock ramping feature is used only during the first lock." end="9" id="DPLL_RELOCK_RAMP_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" This bit allows to enable or disable the automatic recalibration feature of the DPLL. [[br]]The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set. " end="8" id="DPLL_DRIFTGUARD_EN" rwaccess="RW" width="1">
    <bitenum description="DRIFTGUARD feature is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DRIFTGUARD feature is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Selects the time in terms of DPLL REFCLKs spent at each stage of the clock ramping process" end="5" id="DPLL_RAMP_RATE" rwaccess="RW" width="3">
    <bitenum description="512 REFCLKs" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="128 REFCLKs" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="64 REFCLKs" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="32 REFCLKs" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="16 REFCLKs" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="8 REFCLKs" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="4 REFCLKs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="2 REFCLKs" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" The DPLL provides an output clock frequency ramping feature when switching from bypass clock to normal clock during lock and re-lock. [[br]]The frequency ramping will happen in a maximum of 4 steps in frequency before the DPLL's frequency lock indicator is asserted. [[br]]This register is used to enable/disable the DPLL ramping feature. [[br]]If enabled, it is also used to select the algorithm used for clock ramping " end="3" id="DPLL_RAMP_LEVEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="CLKOUT => Bypass clk -> Fout/4 -> Fout/2 -> Fout/1.5 -> Fout CLKOUTX2 => Bypass clk -> Foutx2/4 -> Foutx2/2 -> Foutx2/1.5 -> Foutx2" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="CLKOUT => Bypass clk -> Fout/8 -> Fout/4 -> Fout/2 -> Fout CLKOUTX2 => Bypass clk -> Foutx2/8 -> Foutx2/4 -> Foutx2/2 -> Foutx2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CLKOUT => No ramping CLKOUTX2 => No ramping" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" DPLL control. [[br]]Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect MN Bypass mode. " end="0" id="DPLL_EN" rwaccess="RW" width="3">
    <bitenum description="Enables the DPLL in Lock mode" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Fast Relock mode." id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Low Power mode." id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Put the DPLL in MN Bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode." id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_IDLEST_DPLL_MPU" description="This register allows monitoring the master clock activity. This register is read only and automatically updated.[warm reset insensitive]" id="PRCM_CM_IDLEST_DPLL_MPU" offset="0x564" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" DPLL MN_BYPASS status" end="8" id="ST_MN_BYPASS" rwaccess="R" width="1">
    <bitenum description="DPLL is in MN_Bypass" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is not in MN_Bypass" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" DPLL clock activity" end="0" id="ST_DPLL_CLK" rwaccess="R" width="1">
    <bitenum description="DPLL is LOCKED" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is either in bypass mode or in stop mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL_DPLL_MPU" description="This register provides controls over the DPLL." id="PRCM_CM_CLKSEL_DPLL_MPU" offset="0x56C" width="32">
    
  <bitfield begin="31" description=" The value &quot;NbCycles&quot; set in this field determines the duration of the clock ramp step during which output frequency is Fdpll/(2*M2). [[br]]The duration is computed as 32 x NbCycles of WKUP-L4 clock cycles (SYSCLK/~26MHz). [[br]]Duration should be > 1.5us to allow enough time for DCC to lock. [[br]]This bit-field is only relevant when DCC_EN=1." end="24" id="DCC_COUNT_MAX" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Selects CLKINP or CLKINPULOW as Bypass Clock" end="23" id="DPLL_BYP_CLKSEL" rwaccess="RW" width="1">
    <bitenum description="Selects CLKINPULOW as Bypass Clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects CLKINP Clock as BYPASS Clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" Enable or disable Duty Cycle Correction. [[br]]Must be enabled only for frequency > 1GHz. [[br]]When enabled, the CLKOUTHIF output of the DPLL is used after duty cycle correction instead of CLKOUT. [[br]]M3 divider is hard-wired to 1 so the lock frequency Fdpll is directly provided to MPU. " end="22" id="DCC_EN" rwaccess="RW" width="1">
    <bitenum description="DCC enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DCC disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="21" description=" " end="19" id="RESERVED_1" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="18" description=" DPLL multiplier factor (2 to 2047). [[br]]This register is automatically cleared to 0 when the DPLL_EN field in the *CLKMODE_DPLL* register is set to select MN Bypass mode. [[br]](equal to input M of DPLL[[br]] M=2 to [[br]]2047 => DPLL multiplies by M). " end="8" id="DPLL_MULT" rwaccess="RW" width="11">
    <bitenum description="1 : Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0 : Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" DPLL divider factor (0 to 127) (equal to input N of DPLL[[br]] actual division factor is N+1)." end="0" id="DPLL_DIV" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DIV_M2_DPLL_MPU" description="This register provides controls over the M2 divider of the DPLL." id="PRCM_CM_DIV_M2_DPLL_MPU" offset="0x570" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" DPLL CLKOUT status" end="9" id="ST_DPLL_CLKOUT" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of DPLL CLKOUT" end="8" id="DPLL_CLKOUT_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Toggle on this status bit after changing DPLL_CLKOUT_DIV indicates that the change in divider value has taken effect" end="5" id="DPLL_CLKOUT_DIVCHACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" DPLL M2 post-divider factor (1 to 31)." end="0" id="DPLL_CLKOUT_DIV" rwaccess="RW" width="5">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_DELTAMSTEP_DPLL_MPU" description="Control the DeltaMStep parameter for Spread Spectrum Clocking technique DeltaMStep is split into fractional and integer part. [warm reset insensitive]" id="PRCM_CM_SSC_DELTAMSTEP_DPLL_MPU" offset="0x588" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Fractional setting for DeltaMStep parameter" end="0" id="DELTAMSTEP" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_MODFREQDIV_DPLL_MPU" description="Control the Modulation Frequency (Fm) for Spread Spectrum Clocking technique by defining it as a ratio of DPLL_REFCLK/4 Fm = [DPLL_REFCLK/4]/MODFREQDIV MODFREQDIV = MODFREQDIV_MANTISSA * 2^MODFREQDIV_EXPONENT [warm reset insensitive]" id="PRCM_CM_SSC_MODFREQDIV_DPLL_MPU" offset="0x58C" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Set the Exponent component of MODFREQDIV factor" end="8" id="MODFREQDIV_EXPONENT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Set the Mantissa component of MODFREQDIV factor" end="0" id="MODFREQDIV_MANTISSA" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKMODE_DPLL_DDR" description="This register allows controlling the DPLL modes." id="PRCM_CM_CLKMODE_DPLL_DDR" offset="0x5A0" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Select between Triangular and SquareWave Spread Spectrum Clocking" end="15" id="DPLL_SSC_TYPE" rwaccess="RW" width="1">
    <bitenum description="Square Wave Spread Spectrum Clocking is selected (only available under proper licensing agreement)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Triangular Spread Spectrum Clocking is selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Control if only low frequency spread is required" end="14" id="DPLL_SSC_DOWNSPREAD" rwaccess="RW" width="1">
    <bitenum description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" end="13" id="DPLL_SSC_ACK" rwaccess="R" width="1">
    <bitenum description="SSC has been turned on on PLL o/ps" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC has been turned off on PLL o/ps" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Enable or disable Spread Spectrum Clocking" end="12" id="DPLL_SSC_EN" rwaccess="RW" width="1">
    <bitenum description="SSC enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Enable the REGM4XEN mode of the DPLL. [[br]]Please check the DPLL documentation to check when this mode can be enabled. " end="11" id="DPLL_REGM4XEN" rwaccess="R" width="1">
    <bitenum description="REGM4XEN mode of the DPLL is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Set the DPLL in Low Power mode. [[br]]Check the DPLL documentation to see when this can be enabled. " end="10" id="DPLL_LPMODE_EN" rwaccess="RW" width="1">
    <bitenum description="Low power mode of the DPLL is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Low power mode of the DPLL is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" If enabled, the clock ramping feature is used applied during the lock process, as well as the relock process. [[br]]If disabled, the clock ramping feature is used only during the first lock." end="9" id="DPLL_RELOCK_RAMP_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" This bit allows to enable or disable the automatic recalibration feature of the DPLL. [[br]]The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set. " end="8" id="DPLL_DRIFTGUARD_EN" rwaccess="RW" width="1">
    <bitenum description="DRIFTGUARD feature is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DRIFTGUARD feature is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Selects the time in terms of DPLL REFCLKs spent at each stage of the clock ramping process" end="5" id="DPLL_RAMP_RATE" rwaccess="RW" width="3">
    <bitenum description="512 REFCLKs" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="128 REFCLKs" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="64 REFCLKs" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="32 REFCLKs" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="16 REFCLKs" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="8 REFCLKs" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="4 REFCLKs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="2 REFCLKs" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" The DPLL provides an output clock frequency ramping feature when switching from bypass clock to normal clock during lock and re-lock. [[br]]The frequency ramping will happen in a maximum of 4 steps in frequency before the DPLL's frequency lock indicator is asserted. [[br]]This register is used to enable/disable the DPLL ramping feature. [[br]]If enabled, it is also used to select the algorithm used for clock ramping " end="3" id="DPLL_RAMP_LEVEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="CLKOUT => Bypass clk -> Fout/4 -> Fout/2 -> Fout/1.5 -> Fout CLKOUTX2 => Bypass clk -> Foutx2/4 -> Foutx2/2 -> Foutx2/1.5 -> Foutx2" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="CLKOUT => Bypass clk -> Fout/8 -> Fout/4 -> Fout/2 -> Fout CLKOUTX2 => Bypass clk -> Foutx2/8 -> Foutx2/4 -> Foutx2/2 -> Foutx2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CLKOUT => No ramping CLKOUTX2 => No ramping" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" DPLL control. [[br]]Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect MN Bypass mode. " end="0" id="DPLL_EN" rwaccess="RW" width="3">
    <bitenum description="Enables the DPLL in Lock mode" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Fast Relock mode." id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Low Power mode." id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Put the DPLL in MN Bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode." id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_IDLEST_DPLL_DDR" description="This register allows monitoring the master clock activity. This register is read only and automatically updated. [warm reset insensitive]" id="PRCM_CM_IDLEST_DPLL_DDR" offset="0x5A4" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" DPLL MN_BYPASS status" end="8" id="ST_MN_BYPASS" rwaccess="R" width="1">
    <bitenum description="DPLL is in MN_Bypass" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is not in MN_Bypass" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" DPLL clock activity" end="0" id="ST_DPLL_CLK" rwaccess="R" width="1">
    <bitenum description="DPLL is LOCKED" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is either in bypass mode or in stop mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL_DPLL_DDR" description="This register provides controls over the DPLL." id="PRCM_CM_CLKSEL_DPLL_DDR" offset="0x5AC" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Select CLKINP orr CLKINPULOW as bypass clock" end="23" id="DPLL_BYP_CLKSEL" rwaccess="RW" width="1">
    <bitenum description="Selects CLKINPULOW as Bypass Clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects CLKINP Clock as BYPASS Clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" " end="19" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="18" description=" DPLL multiplier factor (2 to 2047). [[br]]This register is automatically cleared to 0 when the DPLL_EN field in the *CLKMODE_DPLL* register is set to select MN Bypass mode. [[br]](equal to input M of DPLL[[br]] M=2 to [[br]]2047 => DPLL multiplies by M). " end="8" id="DPLL_MULT" rwaccess="RW" width="11">
    <bitenum description="1 : Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0 : Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" DPLL divider factor (0 to 127) (equal to input N of DPLL[[br]] actual division factor is N+1)." end="0" id="DPLL_DIV" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DIV_M2_DPLL_DDR" description="This register provides controls over the M2 divider of the DPLL." id="PRCM_CM_DIV_M2_DPLL_DDR" offset="0x5B0" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" DPLL CLKOUT status" end="9" id="ST_DPLL_CLKOUT" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of DPLL CLKOUT" end="8" id="DPLL_CLKOUT_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Toggle on this status bit after changing DPLL_CLKOUT_DIV indicates that the change in divider value has taken effect" end="5" id="DPLL_CLKOUT_DIVCHACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" DPLL M2 post-divider factor (1 to 31)." end="0" id="DPLL_CLKOUT_DIV" rwaccess="RW" width="5">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DIV_M4_DPLL_DDR" description="This register provides controls over the CLKOUT1 o/p of the DDR PLL HSDIVIDER." id="PRCM_CM_DIV_M4_DPLL_DDR" offset="0x5B8" width="32">
    
  <bitfield begin="31" description=" " end="13" id="RESERVED_1" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description=" Power down for HSDIVIDER M4 divider and hence CLKOUT1 output" end="12" id="HSDIVIDER_CLKOUT1_PWDN" rwaccess="RW" width="1">
    <bitenum description="M4 divider is powered down" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="M4 divider active" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" HSDIVIDER CLKOUT1 status" end="9" id="ST_HSDIVIDER_CLKOUT1" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of HSDIVIDER CLKOUT1" end="8" id="HSDIVIDER_CLKOUT1_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Toggle on this status bit after changing HSDIVIDER_CLKOUT1_DIV indicates that the change in divider value has taken effect" end="5" id="HSDIVIDER_CLKOUT1_DIVCHACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" DPLL post-divider factor, M4, for internal clock generation. [[br]]Divide values from 1 to 31. " end="0" id="HSDIVIDER_CLKOUT1_DIV" rwaccess="RW" width="5">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_DELTAMSTEP_DPLL_DDR" description="Control the DeltaMStep parameter for Spread Spectrum Clocking technique DeltaMStep is split into fractional and integer part. [warm reset insensitive]" id="PRCM_CM_SSC_DELTAMSTEP_DPLL_DDR" offset="0x5C8" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Fractional setting for DeltaMStep parameter" end="0" id="DELTAMSTEP" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_MODFREQDIV_DPLL_DDR" description="Control the Modulation Frequency (Fm) for Spread Spectrum Clocking technique by defining it as a ratio of DPLL_REFCLK/4 Fm = [DPLL_REFCLK/4]/MODFREQDIV MODFREQDIV = MODFREQDIV_MANTISSA * 2^MODFREQDIV_EXPONENT [warm reset insensitive]" id="PRCM_CM_SSC_MODFREQDIV_DPLL_DDR" offset="0x5CC" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Set the Exponent component of MODFREQDIV factor" end="8" id="MODFREQDIV_EXPONENT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Set the Mantissa component of MODFREQDIV factor" end="0" id="MODFREQDIV_MANTISSA" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKMODE_DPLL_PER" description="This register allows controlling the DPLL modes." id="PRCM_CM_CLKMODE_DPLL_PER" offset="0x5E0" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Select between Triangular and SquareWave Spread Spectrum Clocking" end="15" id="DPLL_SSC_TYPE" rwaccess="RW" width="1">
    <bitenum description="Square Wave Spread Spectrum Clocking is selected (only available under proper licensing agreement)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Triangular Spread Spectrum Clocking is selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Control if only low frequency spread is required" end="14" id="DPLL_SSC_DOWNSPREAD" rwaccess="RW" width="1">
    <bitenum description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" end="13" id="DPLL_SSC_ACK" rwaccess="R" width="1">
    <bitenum description="SSC has been turned on on PLL o/ps" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC has been turned off on PLL o/ps" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Enable or disable Spread Spectrum Clocking" end="12" id="DPLL_SSC_EN" rwaccess="RW" width="1">
    <bitenum description="SSC enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" " end="3" id="RESERVED_2" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="2" description=" DPLL control. [[br]]Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect DPLL Low Power Stop mode. " end="0" id="DPLL_EN" rwaccess="RW" width="3">
    <bitenum description="Enables the DPLL in Lock mode" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Reserved" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Low Power mode." id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Put the DPLL in MN Bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode." id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved2" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_IDLEST_DPLL_PER" description="This register allows monitoring the master clock activity. This register is read only and automatically updated. [warm reset insensitive]" id="PRCM_CM_IDLEST_DPLL_PER" offset="0x5E4" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" DPLL MN_BYPASS status" end="8" id="ST_MN_BYPASS" rwaccess="R" width="1">
    <bitenum description="DPLL is in MN_Bypass" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is not in MN_Bypass" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" DPLL clock activity" end="0" id="ST_DPLL_CLK" rwaccess="R" width="1">
    <bitenum description="DPLL is LOCKED" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is either in bypass mode or in stop mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL_DPLL_PER" description="This register provides controls over the DPLL." id="PRCM_CM_CLKSEL_DPLL_PER" offset="0x5EC" width="32">
    
  <bitfield begin="31" description=" Sigma-Delta divider select ([[br]]2-255). [[br]]This factor must be set by s/w to ensure optimum jitter performance. [[br]]DPLL_SD_DIV = CEILING ([DPLL_MULT/(DPLL_DIV+1)] * CLKINP / 250), where CLKINP is the input clock of the DPLL in MHz). [[br]]Must be set with M and N factors, and must not be changed once DPLL is locked. " end="24" id="DPLL_SD_DIV" rwaccess="RW" width="8">
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" " end="20" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="19" description=" DPLL multiplier factor (2 to 4095). [[br]]This register is automatically cleared to 0 when the DPLL_EN field in the *CLKMODE_DPLL* register is set to select MN Bypass mode. [[br]](equal to input M of DPLL[[br]] M=2 to [[br]]4095 => DPLL multiplies by M). " end="8" id="DPLL_MULT" rwaccess="RW" width="12">
    <bitenum description="1 : Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0 : Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" DPLL divider factor (0 to 255) (equal to input N of DPLL[[br]] actual division factor is N+1)." end="0" id="DPLL_DIV" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DIV_M2_DPLL_PER" description="This register provides controls over the M2 divider of the DPLL." id="PRCM_CM_DIV_M2_DPLL_PER" offset="0x5F0" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" DPLL CLKOUT status" end="9" id="ST_DPLL_CLKOUT" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of DPLL CLKOUT" end="8" id="DPLL_CLKOUT_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Toggle on this status bit after changing DPLL_CLKOUT_DIV indicates that the change in divider value has taken effect" end="7" id="DPLL_CLKOUT_DIVCHACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" DPLL M2 post-divider factor (1 to 31)." end="0" id="DPLL_CLKOUT_DIV" rwaccess="RW" width="7">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL2_DPLL_PER" description="This register provides DPLL fractional multiplier factor control and BandWidth Control for PER DPLL." id="PRCM_CM_CLKSEL2_DPLL_PER" offset="0x604" width="32">
    
  <bitfield begin="31" description=" RESERVED" end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" RESERVED" end="24" id="RESERVED_2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="23" description=" RESERVED" end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" RESERVED" end="22" id="RESERVED_4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description=" RESERVED" end="18" id="RESERVED_5" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="17" description=" DPLL fractional multiplier factor. [[br]]Setting to 0 keeps DPLL in integer mode. [[br]]This field should be used only for DEBUG purpose." end="0" id="DPLL_MULT_FRAC" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_DELTAMSTEP_DPLL_PER" description="Control the DeltaMStep parameter for Spread Spectrum Clocking technique DeltaMStep is split into fractional and integer part. [warm reset insensitive]" id="PRCM_CM_SSC_DELTAMSTEP_DPLL_PER" offset="0x608" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Fractional setting for DeltaMStep parameter" end="0" id="DELTAMSTEP" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_MODFREQDIV_DPLL_PER" description="Control the Modulation Frequency (Fm) for Spread Spectrum Clocking technique by defining it as a ratio of DPLL_REFCLK/4 Fm = [DPLL_REFCLK/4]/MODFREQDIV MODFREQDIV = MODFREQDIV_MANTISSA * 2^MODFREQDIV_EXPONENT [warm reset insensitive]" id="PRCM_CM_SSC_MODFREQDIV_DPLL_PER" offset="0x60C" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Set the Exponent component of MODFREQDIV factor" end="8" id="MODFREQDIV_EXPONENT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Set the Mantissa component of MODFREQDIV factor" end="0" id="MODFREQDIV_MANTISSA" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKDCOLDO_DPLL_PER" description="This register provides controls over the CLKDCOLDO output of the DPLL." id="PRCM_CM_CLKDCOLDO_DPLL_PER" offset="0x614" width="32">
    
  <bitfield begin="31" description=" " end="13" id="RESERVED_1" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description=" Software control for PWRDN on DCOLDO O/P" end="12" id="DPLL_CLKDCOLDO_PWDN" rwaccess="RW" width="1">
    <bitenum description="DCOLDO O/P is PWRDN" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DCOLDO O/P is ACTIVE" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" DPLL CLKDCOLDO status" end="9" id="ST_DPLL_CLKDCOLDO" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of DPLL CLKDCOLDO" end="8" id="DPLL_CLKDCOLDO_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="0" id="RESERVED_3" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKMODE_DPLL_DISP" description="This register allows controlling the DPLL modes." id="PRCM_CM_CLKMODE_DPLL_DISP" offset="0x620" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Select between Triangular and SquareWave Spread Spectrum Clocking" end="15" id="DPLL_SSC_TYPE" rwaccess="RW" width="1">
    <bitenum description="Square Wave Spread Spectrum Clocking is selected (only available under proper licensing agreement)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Triangular Spread Spectrum Clocking is selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Control if only low frequency spread is required" end="14" id="DPLL_SSC_DOWNSPREAD" rwaccess="RW" width="1">
    <bitenum description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" end="13" id="DPLL_SSC_ACK" rwaccess="R" width="1">
    <bitenum description="SSC has been turned on on PLL o/ps" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC has been turned off on PLL o/ps" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Enable or disable Spread Spectrum Clocking" end="12" id="DPLL_SSC_EN" rwaccess="RW" width="1">
    <bitenum description="SSC enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Enable the REGM4XEN mode of the DPLL. [[br]]Please check the DPLL documentation to check when this mode can be enabled. " end="11" id="DPLL_REGM4XEN" rwaccess="R" width="1">
    <bitenum description="REGM4XEN mode of the DPLL is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Set the DPLL in Low Power mode. [[br]]Check the DPLL documentation to see when this can be enabled. " end="10" id="DPLL_LPMODE_EN" rwaccess="RW" width="1">
    <bitenum description="Low power mode of the DPLL is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Low power mode of the DPLL is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" If enabled, the clock ramping feature is used applied during the lock process, as well as the relock process. [[br]]If disabled, the clock ramping feature is used only during the first lock." end="9" id="DPLL_RELOCK_RAMP_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" This bit allows to enable or disable the automatic recalibration feature of the DPLL. [[br]]The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set. " end="8" id="DPLL_DRIFTGUARD_EN" rwaccess="RW" width="1">
    <bitenum description="DRIFTGUARD feature is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DRIFTGUARD feature is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Selects the time in terms of DPLL REFCLKs spent at each stage of the clock ramping process" end="5" id="DPLL_RAMP_RATE" rwaccess="RW" width="3">
    <bitenum description="512 REFCLKs" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="128 REFCLKs" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="64 REFCLKs" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="32 REFCLKs" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="16 REFCLKs" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="8 REFCLKs" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="4 REFCLKs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="2 REFCLKs" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" The DPLL provides an output clock frequency ramping feature when switching from bypass clock to normal clock during lock and re-lock. [[br]]The frequency ramping will happen in a maximum of 4 steps in frequency before the DPLL's frequency lock indicator is asserted. [[br]]This register is used to enable/disable the DPLL ramping feature. [[br]]If enabled, it is also used to select the algorithm used for clock ramping " end="3" id="DPLL_RAMP_LEVEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="CLKOUT => Bypass clk -> Fout/4 -> Fout/2 -> Fout/1.5 -> Fout CLKOUTX2 => Bypass clk -> Foutx2/4 -> Foutx2/2 -> Foutx2/1.5 -> Foutx2" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="CLKOUT => Bypass clk -> Fout/8 -> Fout/4 -> Fout/2 -> Fout CLKOUTX2 => Bypass clk -> Foutx2/8 -> Foutx2/4 -> Foutx2/2 -> Foutx2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CLKOUT => No ramping CLKOUTX2 => No ramping" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" DPLL control. [[br]]Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect MN Bypass mode. " end="0" id="DPLL_EN" rwaccess="RW" width="3">
    <bitenum description="Enables the DPLL in Lock mode" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Fast Relock mode." id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Low Power mode." id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Put the DPLL in MN Bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode." id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_IDLEST_DPLL_DISP" description="This register allows monitoring the master clock activity. This register is read only and automatically updated. [warm reset insensitive]" id="PRCM_CM_IDLEST_DPLL_DISP" offset="0x624" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" DPLL MN_BYPASS status" end="8" id="ST_MN_BYPASS" rwaccess="R" width="1">
    <bitenum description="DPLL is in MN_Bypass" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is not in MN_Bypass" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" DPLL clock activity" end="0" id="ST_DPLL_CLK" rwaccess="R" width="1">
    <bitenum description="DPLL is LOCKED" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is either in bypass mode or in stop mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL_DPLL_DISP" description="This register provides controls over the DPLL." id="PRCM_CM_CLKSEL_DPLL_DISP" offset="0x62C" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Select CLKINP or CLKINPULOW as bypass clock" end="23" id="DPLL_BYP_CLKSEL" rwaccess="RW" width="1">
    <bitenum description="Selects CLKINPULOW as Bypass Clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects CLKINP Clock as BYPASS Clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" " end="19" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="18" description=" DPLL multiplier factor (2 to 2047). [[br]]This register is automatically cleared to 0 when the DPLL_EN field in the *CLKMODE_DPLL* register is set to select MN Bypass mode. [[br]](equal to input M of DPLL[[br]] M=2 to [[br]]2047 => DPLL multiplies by M). " end="8" id="DPLL_MULT" rwaccess="RW" width="11">
    <bitenum description="1 : Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0 : Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" DPLL divider factor (0 to 127) (equal to input N of DPLL[[br]] actual division factor is N+1)." end="0" id="DPLL_DIV" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DIV_M2_DPLL_DISP" description="This register provides controls over the M2 divider of the DPLL." id="PRCM_CM_DIV_M2_DPLL_DISP" offset="0x630" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" DPLL CLKOUT status" end="9" id="ST_DPLL_CLKOUT" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of DPLL CLKOUT" end="8" id="DPLL_CLKOUT_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Toggle on this status bit after changing DPLL_CLKOUT_DIV indicates that the change in divider value has taken effect" end="5" id="DPLL_CLKOUT_DIVCHACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" DPLL M2 post-divider factor (1 to 31)." end="0" id="DPLL_CLKOUT_DIV" rwaccess="RW" width="5">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_DELTAMSTEP_DPLL_DISP" description="Control the DeltaMStep parameter for Spread Spectrum Clocking technique DeltaMStep is split into fractional and integer part. [warm reset insensitive]" id="PRCM_CM_SSC_DELTAMSTEP_DPLL_DISP" offset="0x648" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Fractional setting for DeltaMStep parameter" end="0" id="DELTAMSTEP" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_MODFREQDIV_DPLL_DISP" description="Control the Modulation Frequency (Fm) for Spread Spectrum Clocking technique by defining it as a ratio of DPLL_REFCLK/4 Fm = [DPLL_REFCLK/4]/MODFREQDIV MODFREQDIV = MODFREQDIV_MANTISSA * 2^MODFREQDIV_EXPONENT [warm reset insensitive]" id="PRCM_CM_SSC_MODFREQDIV_DPLL_DISP" offset="0x64C" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Set the Exponent component of MODFREQDIV factor" end="8" id="MODFREQDIV_EXPONENT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Set the Mantissa component of MODFREQDIV factor" end="0" id="MODFREQDIV_MANTISSA" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKMODE_DPLL_EXTDEV" description="This register allows controlling the DPLL modes." id="PRCM_CM_CLKMODE_DPLL_EXTDEV" offset="0x660" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Select between Triangular and SquareWave Spread Spectrum Clocking" end="15" id="DPLL_SSC_TYPE" rwaccess="RW" width="1">
    <bitenum description="Square Wave Spread Spectrum Clocking is selected (only available under proper licensing agreement)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Triangular Spread Spectrum Clocking is selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Control if only low frequency spread is required" end="14" id="DPLL_SSC_DOWNSPREAD" rwaccess="RW" width="1">
    <bitenum description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" end="13" id="DPLL_SSC_ACK" rwaccess="R" width="1">
    <bitenum description="SSC has been turned on on PLL o/ps" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC has been turned off on PLL o/ps" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Enable or disable Spread Spectrum Clocking" end="12" id="DPLL_SSC_EN" rwaccess="RW" width="1">
    <bitenum description="SSC enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SSC disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" " end="3" id="RESERVED_2" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="2" description=" DPLL control. [[br]]Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect DPLL Low Power Stop mode. " end="0" id="DPLL_EN" rwaccess="RW" width="3">
    <bitenum description="Enables the DPLL in Lock mode" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Reserved" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Low Power mode." id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Put the DPLL in MN Bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode." id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved2" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_IDLEST_DPLL_EXTDEV" description="This register allows monitoring the master clock activity. This register is read only and automatically updated. [warm reset insensitive]" id="PRCM_CM_IDLEST_DPLL_EXTDEV" offset="0x664" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" DPLL MN_BYPASS status" end="8" id="ST_MN_BYPASS" rwaccess="R" width="1">
    <bitenum description="DPLL is in MN_Bypass" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is not in MN_Bypass" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" DPLL clock activity" end="0" id="ST_DPLL_CLK" rwaccess="R" width="1">
    <bitenum description="DPLL is LOCKED" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DPLL is either in bypass mode or in stop mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL_DPLL_EXTDEV" description="This register provides controls over the DPLL." id="PRCM_CM_CLKSEL_DPLL_EXTDEV" offset="0x66C" width="32">
    
  <bitfield begin="31" description=" Sigma-Delta divider select ([[br]]2-255). [[br]]This factor must be set by s/w to ensure optimum jitter performance. [[br]]DPLL_SD_DIV = CEILING ([DPLL_MULT/(DPLL_DIV+1)] * CLKINP / 250), where CLKINP is the input clock of the DPLL in MHz). [[br]]Must be set with M and N factors, and must not be changed once DPLL is locked. " end="24" id="DPLL_SD_DIV" rwaccess="RW" width="8">
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" " end="20" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="19" description=" DPLL multiplier factor (2 to 4095). [[br]]This register is automatically cleared to 0 when the DPLL_EN field in the *CLKMODE_DPLL* register is set to select MN Bypass mode. [[br]](equal to input M of DPLL[[br]] M=2 to [[br]]4095 => DPLL multiplies by M). " end="8" id="DPLL_MULT" rwaccess="RW" width="12">
    <bitenum description="1 : Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0 : Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" DPLL divider factor (0 to 255) (equal to input N of DPLL[[br]] actual division factor is N+1)." end="0" id="DPLL_DIV" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DIV_M2_DPLL_EXTDEV" description="This register provides controls over the M2 divider of the DPLL." id="PRCM_CM_DIV_M2_DPLL_EXTDEV" offset="0x670" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" DPLL CLKOUT status" end="9" id="ST_DPLL_CLKOUT" rwaccess="R" width="1">
    <bitenum description="The clock output is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The clock output is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Control gating of DPLL CLKOUT" end="8" id="DPLL_CLKOUT_GATE_CTRL" rwaccess="RW" width="1">
    <bitenum description="Force this clock to stay enabled even if there is no request" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Automatically gate this clock when there is no dependency for it" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Toggle on this status bit after changing DPLL_CLKOUT_DIV indicates that the change in divider value has taken effect" end="7" id="DPLL_CLKOUT_DIVCHACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" DPLL M2 post-divider factor (1 to 31)." end="0" id="DPLL_CLKOUT_DIV" rwaccess="RW" width="7">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL2_DPLL_EXTDEV" description="This register provides DPLL fractional multiplier factor control, SELFREQDCO control and BandWidth Control for EXTDEV DPLL." id="PRCM_CM_CLKSEL2_DPLL_EXTDEV" offset="0x684" width="32">
    
  <bitfield begin="31" description=" RESERVED" end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" RESERVED" end="24" id="RESERVED_2" rwaccess="RW" width="2">
  </bitfield>
    
  <bitfield begin="23" description=" RESERVED" end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" RESERVED" end="22" id="RESERVED_4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description=" RESERVED" end="21" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description=" Register for controlling the input 'freqseldco' for the DPLL_EXTDEV. [[br]]Legal values are '010'[if DCO clk is in the range [[br]]500-1000MHz] and '100'[if DCO clk is in the range [[br]]1000-2000MHz] " end="18" id="FREQSELDCO" rwaccess="RW" width="3">
    <bitenum description="RESERVED" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="RESERVED" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="RESERVED" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="This values needs to be selected in the DCO clk freq is in the range 1000-2000 MHz." id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="This values needs to be selected in the DCO clk freq is in the range 500-1000 MHz." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" DPLL fractional multiplier factor. [[br]]Setting to 0 keeps DPLL in integer mode." end="0" id="DPLL_MULT_FRAC" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_DELTAMSTEP_DPLL_EXTDEV" description="Control the DeltaMStep parameter for Spread Spectrum Clocking technique DeltaMStep is split into fractional and integer part. [warm reset insensitive]" id="PRCM_CM_SSC_DELTAMSTEP_DPLL_EXTDEV" offset="0x688" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Fractional setting for DeltaMStep parameter" end="0" id="DELTAMSTEP" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SSC_MODFREQDIV_DPLL_EXTDEV" description="Control the Modulation Frequency (Fm) for Spread Spectrum Clocking technique by defining it as a ratio of DPLL_REFCLK/4 Fm = [DPLL_REFCLK/4]/MODFREQDIV MODFREQDIV = MODFREQDIV_MANTISSA * 2^MODFREQDIV_EXPONENT [warm reset insensitive]" id="PRCM_CM_SSC_MODFREQDIV_DPLL_EXTDEV" offset="0x68C" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Set the Exponent component of MODFREQDIV factor" end="8" id="MODFREQDIV_EXPONENT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Set the Mantissa component of MODFREQDIV factor" end="0" id="MODFREQDIV_MANTISSA" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SHADOW_FREQ_CONFIG1" description="Shadow register to program new DPLL configuration affecting EMIF and GPMC (L3 clock) functional frequency during DVFS. The PRCM h/w automatically applies the new configuration after EMIF/GPMC have been put in idle state." id="PRCM_CM_SHADOW_FREQ_CONFIG1" offset="0x7A0" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RSVD5" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Shadow register for CM_DIV_M2_DPLL_DDR.DPLL_CLKOUT_DIV. [[br]]The main register is  loaded by WKUP-M3 with the shadow register value after EMIF IDLE if the FREQ_UPDATE field is set to '1'. [[br]]Divide value from 1 to 31. " end="11" id="DPLL_DDR_M2_DIV" rwaccess="RW" width="5">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Shadow register for CM_CLKMODE_DPLL_DDR.DPLL_EN. [[br]]The main register is loaded by WKUP-M3 with the shadow register value after EMIF IDLE if the FREQ_UPDATE field is set to '1'. " end="8" id="DPLL_DDR_EN" rwaccess="RW" width="3">
    <bitenum description="Enables the DPLL in Lock mode" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Fast Relock mode." id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Low Power mode." id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Put the DPLL in MN Bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode." id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="4" id="RSVD2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description=" Specify if DLL should be reset or not during the frequency change hardware sequence." end="3" id="DLL_RESET" rwaccess="RW" width="1">
    <bitenum description="DLL is reset automatically during the frequency change hardware sequence" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DLL is not reset during the frequency change hardware sequence" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Shadow register for CM_DLL_CTRL.DLL_OVERRIDE.The main register is automatically loaded with the shadow register value after EMIF IDLE if the FREQ_UPDATE field is set to '1'." end="2" id="DLL_OVERRIDE" rwaccess="RW" width="1">
    <bitenum description="Lock output is overriden to '1' and code output is overriden with a value coming from control module." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Lock and code outputs are not overriden" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Reserved" end="1" id="RSVD1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" Writing '1' indicates that a new configuration is available. [[br]]It is automatically cleared by h/w after the configuration has been applied." end="0" id="FREQ_UPDATE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_SHADOW_FREQ_CONFIG2" description="Shadow register to program new DPLL configuration affecting GPMC (L3 clock) functional frequency during DVFS. The PRCM h/w automatically applies the new configuration after EMIF/GPMC have been put in idle state." id="PRCM_CM_SHADOW_FREQ_CONFIG2" offset="0x7A4" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RSVD6" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Shadow register for CM_CLKMODE_DPLL_CORE.DPLL_EN." end="8" id="DPLL_CORE_EN" rwaccess="RW" width="3">
    <bitenum description="Enables the DPLL in Lock mode" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Fast Relock mode." id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Put the DPLL in Idle Bypass Low Power mode." id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Put the DPLL in MN Bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode." id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RSVD5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Shadow register for CM_DIV_M4_DPLL_CORE.DIV. [[br]]The main register is loaded by WKUP-M3 with the shadow register value after GPMC IDLE if the CM_SHADOW_FREQ_CONFIG1.FREQ_UPDATE field is set to '1' and GPMC_FREQ_UPDATE is set to '1'. [[br]]Divide value from 1 to 31. " end="2" id="DPLL_CORE_M4_DIV" rwaccess="RW" width="5">
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Reserved" end="1" id="RSVD1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" Controls whether or not GPMC has to be put automatically into idle during the frequency change operation." end="0" id="GPMC_FREQ_UPDATE" rwaccess="RW" width="1">
    <bitenum description="GPMC is put automatically into idle during frequency change operation." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="GPMC is not put automatically into idle during frequency change operation." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
