16:03:48 INFO  : Registering command handlers for SDK TCF services
16:03:50 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:03:52 INFO  : XSCT server has started successfully.
16:03:52 INFO  : Successfully done setting XSCT server connection channel  
16:03:52 INFO  : Successfully done setting SDK workspace  
16:03:52 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:05:14 INFO  : 'fpga -state' command is executed.
16:05:17 INFO  : Memory regions updated for context APU
16:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:26 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:05:26 INFO  : 'jtag frequency' command is executed.
16:05:26 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:26 INFO  : Context for 'APU' is selected.
16:05:26 INFO  : System reset is completed.
16:05:29 INFO  : 'after 3000' command is executed.
16:05:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:05:31 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:05:31 INFO  : Context for 'APU' is selected.
16:05:31 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:31 INFO  : Context for 'APU' is selected.
16:05:31 INFO  : 'ps7_init' command is executed.
16:05:31 INFO  : 'ps7_post_config' command is executed.
16:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:31 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:31 INFO  : Memory regions updated for context APU
16:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:31 INFO  : 'con' command is executed.
16:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:05:31 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:09:28 INFO  : Disconnected from the channel tcfchan#1.
16:16:15 INFO  : Registering command handlers for SDK TCF services
16:16:16 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:16:18 INFO  : XSCT server has started successfully.
16:16:18 INFO  : Successfully done setting XSCT server connection channel  
16:16:18 INFO  : Successfully done setting SDK workspace  
16:16:18 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:16:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:16:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557238456000,  Project:1557237769000
16:16:20 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:16:20 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:16:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:16:23 INFO  : 
16:16:24 INFO  : Updating hardware inferred compiler options for uart.
16:16:24 INFO  : Clearing existing target manager status.
16:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:42 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:16:42 INFO  : 'jtag frequency' command is executed.
16:16:42 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:42 INFO  : Context for 'APU' is selected.
16:16:42 INFO  : System reset is completed.
16:16:45 INFO  : 'after 3000' command is executed.
16:16:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:16:47 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:16:47 INFO  : Context for 'APU' is selected.
16:16:47 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:47 INFO  : Context for 'APU' is selected.
16:16:47 INFO  : 'ps7_init' command is executed.
16:16:47 INFO  : 'ps7_post_config' command is executed.
16:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:47 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:47 INFO  : Memory regions updated for context APU
16:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:47 INFO  : 'con' command is executed.
16:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:16:47 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:17:47 INFO  : Disconnected from the channel tcfchan#1.
16:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:48 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:17:48 INFO  : 'jtag frequency' command is executed.
16:17:48 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:48 INFO  : Context for 'APU' is selected.
16:17:48 INFO  : System reset is completed.
16:17:51 INFO  : 'after 3000' command is executed.
16:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:17:52 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:52 INFO  : Context for 'APU' is selected.
16:17:53 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:53 INFO  : Context for 'APU' is selected.
16:17:54 INFO  : 'ps7_init' command is executed.
16:17:54 INFO  : 'ps7_post_config' command is executed.
16:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:54 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:54 INFO  : Memory regions updated for context APU
16:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:54 INFO  : 'con' command is executed.
16:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:17:54 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:19:43 INFO  : Disconnected from the channel tcfchan#2.
16:19:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:51 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:19:51 INFO  : 'jtag frequency' command is executed.
16:19:51 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:51 INFO  : Context for 'APU' is selected.
16:19:51 INFO  : System reset is completed.
16:19:54 INFO  : 'after 3000' command is executed.
16:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:19:56 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:56 INFO  : Context for 'APU' is selected.
16:19:56 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:56 INFO  : Context for 'APU' is selected.
16:19:56 INFO  : 'ps7_init' command is executed.
16:19:56 INFO  : 'ps7_post_config' command is executed.
16:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:56 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:56 INFO  : Memory regions updated for context APU
16:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:56 INFO  : 'con' command is executed.
16:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:19:56 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:21:11 INFO  : Disconnected from the channel tcfchan#3.
16:29:05 INFO  : Registering command handlers for SDK TCF services
16:29:06 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:29:08 INFO  : XSCT server has started successfully.
16:29:08 INFO  : Successfully done setting XSCT server connection channel  
16:29:08 INFO  : Successfully done setting SDK workspace  
16:29:08 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:29:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:29:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557239313000,  Project:1557238456000
16:29:10 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:29:10 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:29:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:29:19 INFO  : 
16:29:20 INFO  : Updating hardware inferred compiler options for uart.
16:29:20 INFO  : Clearing existing target manager status.
16:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:52 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:29:52 INFO  : 'jtag frequency' command is executed.
16:29:52 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:52 INFO  : Context for 'APU' is selected.
16:29:52 INFO  : System reset is completed.
16:29:55 INFO  : 'after 3000' command is executed.
16:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:29:56 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : 'ps7_init' command is executed.
16:29:56 INFO  : 'ps7_post_config' command is executed.
16:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:56 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:56 INFO  : Memory regions updated for context APU
16:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:57 INFO  : 'con' command is executed.
16:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:29:57 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:31:06 INFO  : Disconnected from the channel tcfchan#1.
16:40:56 INFO  : Registering command handlers for SDK TCF services
16:40:57 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:40:59 INFO  : XSCT server has started successfully.
16:40:59 INFO  : Successfully done setting XSCT server connection channel  
16:40:59 INFO  : Successfully done setting SDK workspace  
16:40:59 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:40:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:41:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557239981000,  Project:1557239313000
16:41:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:41:01 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:41:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:41:04 INFO  : 
16:41:04 INFO  : Updating hardware inferred compiler options for uart.
16:41:04 INFO  : Clearing existing target manager status.
16:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:35 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:41:35 INFO  : 'jtag frequency' command is executed.
16:41:35 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:35 INFO  : Context for 'APU' is selected.
16:41:35 INFO  : System reset is completed.
16:41:38 INFO  : 'after 3000' command is executed.
16:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:41:39 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:39 INFO  : Context for 'APU' is selected.
16:41:39 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:39 INFO  : Context for 'APU' is selected.
16:41:40 INFO  : 'ps7_init' command is executed.
16:41:40 INFO  : 'ps7_post_config' command is executed.
16:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:40 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:40 INFO  : Memory regions updated for context APU
16:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:40 INFO  : 'con' command is executed.
16:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:41:40 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:44:42 INFO  : Disconnected from the channel tcfchan#1.
16:55:22 INFO  : Registering command handlers for SDK TCF services
16:55:23 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:55:25 INFO  : XSCT server has started successfully.
16:55:25 INFO  : Successfully done setting XSCT server connection channel  
16:55:25 INFO  : Successfully done setting SDK workspace  
16:55:25 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:55:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:55:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557240856000,  Project:1557239981000
16:55:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:55:28 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:55:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:55:37 INFO  : 
16:55:38 INFO  : Updating hardware inferred compiler options for uart.
16:55:38 INFO  : Clearing existing target manager status.
16:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:07 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:56:07 INFO  : 'jtag frequency' command is executed.
16:56:07 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:07 INFO  : Context for 'APU' is selected.
16:56:08 INFO  : System reset is completed.
16:56:11 INFO  : 'after 3000' command is executed.
16:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:56:12 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:56:12 INFO  : Context for 'APU' is selected.
16:56:12 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:12 INFO  : Context for 'APU' is selected.
16:56:12 INFO  : 'ps7_init' command is executed.
16:56:12 INFO  : 'ps7_post_config' command is executed.
16:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:12 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:12 INFO  : Memory regions updated for context APU
16:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:12 INFO  : 'con' command is executed.
16:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:56:12 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:59:14 INFO  : Disconnected from the channel tcfchan#1.
16:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:15 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:59:15 INFO  : 'jtag frequency' command is executed.
16:59:15 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:15 INFO  : Context for 'APU' is selected.
16:59:15 INFO  : System reset is completed.
16:59:18 INFO  : 'after 3000' command is executed.
16:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:59:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:19 INFO  : Context for 'APU' is selected.
16:59:21 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:21 INFO  : Context for 'APU' is selected.
16:59:21 INFO  : 'ps7_init' command is executed.
16:59:21 INFO  : 'ps7_post_config' command is executed.
16:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:21 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:21 INFO  : Memory regions updated for context APU
16:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:21 INFO  : 'con' command is executed.
16:59:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:59:21 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:01:54 INFO  : Disconnected from the channel tcfchan#2.
17:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:01:55 INFO  : 'jtag frequency' command is executed.
17:01:55 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:55 INFO  : Context for 'APU' is selected.
17:01:55 ERROR : AP transaction error, DAP status f0000021
17:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
----------------End of Script----------------

17:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:05 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:02:05 INFO  : 'jtag frequency' command is executed.
17:02:05 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:05 INFO  : Context for 'APU' is selected.
17:02:05 INFO  : System reset is completed.
17:02:08 INFO  : 'after 3000' command is executed.
17:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:02:09 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:09 INFO  : Context for 'APU' is selected.
17:02:09 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:09 INFO  : Context for 'APU' is selected.
17:02:10 INFO  : 'ps7_init' command is executed.
17:02:10 INFO  : 'ps7_post_config' command is executed.
17:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:10 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:10 INFO  : Memory regions updated for context APU
17:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:10 INFO  : 'con' command is executed.
17:02:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:02:10 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:03:23 INFO  : Disconnected from the channel tcfchan#3.
17:31:37 INFO  : Registering command handlers for SDK TCF services
17:31:38 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
17:31:40 INFO  : XSCT server has started successfully.
17:31:40 INFO  : Successfully done setting XSCT server connection channel  
17:31:40 INFO  : Successfully done setting SDK workspace  
17:31:40 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:31:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:31:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557242917000,  Project:1557240856000
17:31:42 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:31:42 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:31:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:31:45 INFO  : 
17:31:46 INFO  : Updating hardware inferred compiler options for uart.
17:31:46 INFO  : Clearing existing target manager status.
17:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:31:58 INFO  : 'jtag frequency' command is executed.
17:31:58 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:58 INFO  : Context for 'APU' is selected.
17:31:58 INFO  : System reset is completed.
17:32:01 INFO  : 'after 3000' command is executed.
17:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:32:03 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:03 INFO  : Context for 'APU' is selected.
17:32:03 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:03 INFO  : Context for 'APU' is selected.
17:32:03 INFO  : 'ps7_init' command is executed.
17:32:03 INFO  : 'ps7_post_config' command is executed.
17:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:03 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:03 INFO  : Memory regions updated for context APU
17:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:03 INFO  : 'con' command is executed.
17:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:32:03 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:33:14 INFO  : Disconnected from the channel tcfchan#1.
17:33:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:15 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:33:15 INFO  : 'jtag frequency' command is executed.
17:33:15 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:15 INFO  : Context for 'APU' is selected.
17:33:15 INFO  : System reset is completed.
17:33:18 INFO  : 'after 3000' command is executed.
17:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:33:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:33:19 INFO  : Context for 'APU' is selected.
17:33:20 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:20 INFO  : Context for 'APU' is selected.
17:33:21 INFO  : 'ps7_init' command is executed.
17:33:21 INFO  : 'ps7_post_config' command is executed.
17:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:21 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:21 INFO  : Memory regions updated for context APU
17:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:21 INFO  : 'con' command is executed.
17:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:33:21 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:35:28 INFO  : Disconnected from the channel tcfchan#2.
17:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:29 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:35:29 INFO  : 'jtag frequency' command is executed.
17:35:29 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:29 INFO  : Context for 'APU' is selected.
17:35:29 INFO  : System reset is completed.
17:35:32 INFO  : 'after 3000' command is executed.
17:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:35:33 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:35:33 INFO  : Context for 'APU' is selected.
17:35:33 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:33 INFO  : Context for 'APU' is selected.
17:35:33 INFO  : 'ps7_init' command is executed.
17:35:33 INFO  : 'ps7_post_config' command is executed.
17:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:33 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:33 INFO  : Memory regions updated for context APU
17:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:34 INFO  : 'con' command is executed.
17:35:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:35:34 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:37:13 INFO  : Disconnected from the channel tcfchan#3.
17:42:06 INFO  : Registering command handlers for SDK TCF services
17:42:07 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
17:42:09 INFO  : XSCT server has started successfully.
17:42:09 INFO  : Successfully done setting XSCT server connection channel  
17:42:09 INFO  : Successfully done setting SDK workspace  
17:42:09 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:42:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:42:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557243684000,  Project:1557242917000
17:42:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:42:11 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:42:19 ERROR : Interrupted exception while waiting for the completion of command '::hsi::utils::openhw /tmp/system3286295851489359888.hdf'
17:42:19 ERROR : Failed to openhw "/tmp/system3286295851489359888.hdf"
java.lang.InterruptedException
	at java.lang.Object.wait(Native Method)
	at java.lang.Object.wait(Object.java:502)
	at com.xilinx.sdk.xsdb.XsdbCommandWaitHandler.waitForCompletion(XsdbCommandWaitHandler.java:51)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:401)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:307)
	at com.xilinx.sdk.hw.internal.HwPlatform.openHw(HwPlatform.java:367)
	at com.xilinx.sdk.hw.internal.HwPlatform.<init>(HwPlatform.java:354)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:55)
	at com.xilinx.sdk.hw.sync.HwSpecChangeUtil.performChange(HwSpecChangeUtil.java:124)
	at com.xilinx.sdk.startup.InitSDK$16.run(InitSDK.java:544)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4528)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4146)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
17:42:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:27 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:42:27 INFO  : 'jtag frequency' command is executed.
17:42:27 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:27 INFO  : Context for 'APU' is selected.
17:42:27 INFO  : System reset is completed.
17:42:30 INFO  : 'after 3000' command is executed.
17:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:42:31 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:31 INFO  : Context for 'APU' is selected.
17:42:31 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:31 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : 'ps7_init' command is executed.
17:42:32 INFO  : 'ps7_post_config' command is executed.
17:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:32 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:32 INFO  : Memory regions updated for context APU
17:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:32 INFO  : 'con' command is executed.
17:42:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:42:32 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:43:51 INFO  : Disconnected from the channel tcfchan#1.
17:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:52 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:43:52 INFO  : 'jtag frequency' command is executed.
17:43:52 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:52 INFO  : Context for 'APU' is selected.
17:43:52 INFO  : System reset is completed.
17:43:55 INFO  : 'after 3000' command is executed.
17:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:43:56 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:56 INFO  : Context for 'APU' is selected.
17:43:58 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:58 INFO  : Context for 'APU' is selected.
17:43:58 INFO  : 'ps7_init' command is executed.
17:43:58 INFO  : 'ps7_post_config' command is executed.
17:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:58 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:58 INFO  : Memory regions updated for context APU
17:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:58 INFO  : 'con' command is executed.
17:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:43:58 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:45:07 INFO  : Disconnected from the channel tcfchan#2.
17:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:45:08 INFO  : 'jtag frequency' command is executed.
17:45:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:08 INFO  : Context for 'APU' is selected.
17:45:08 INFO  : System reset is completed.
17:45:11 INFO  : 'after 3000' command is executed.
17:45:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:45:12 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:45:12 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:12 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : 'ps7_init' command is executed.
17:45:12 INFO  : 'ps7_post_config' command is executed.
17:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:13 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:13 INFO  : Memory regions updated for context APU
17:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:13 INFO  : 'con' command is executed.
17:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:45:13 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:46:55 INFO  : Disconnected from the channel tcfchan#3.
17:46:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:57 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:46:57 INFO  : 'jtag frequency' command is executed.
17:46:57 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:57 INFO  : Context for 'APU' is selected.
17:46:57 INFO  : System reset is completed.
17:47:00 INFO  : 'after 3000' command is executed.
17:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:47:01 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:01 INFO  : Context for 'APU' is selected.
17:47:01 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:01 INFO  : Context for 'APU' is selected.
17:47:01 INFO  : 'ps7_init' command is executed.
17:47:01 INFO  : 'ps7_post_config' command is executed.
17:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:01 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:01 INFO  : Memory regions updated for context APU
17:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:01 INFO  : 'con' command is executed.
17:47:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:47:01 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:48:01 INFO  : Disconnected from the channel tcfchan#4.
18:04:37 INFO  : Registering command handlers for SDK TCF services
18:04:38 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:04:40 INFO  : XSCT server has started successfully.
18:04:40 INFO  : Successfully done setting XSCT server connection channel  
18:04:40 INFO  : Successfully done setting SDK workspace  
18:04:40 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:04:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:04:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557245034000,  Project:1557243684000
18:04:42 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:04:42 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:04:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:04:45 INFO  : 
18:04:46 INFO  : Updating hardware inferred compiler options for uart.
18:04:46 INFO  : Clearing existing target manager status.
18:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:59 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:04:59 INFO  : 'jtag frequency' command is executed.
18:04:59 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:59 INFO  : Context for 'APU' is selected.
18:04:59 INFO  : System reset is completed.
18:05:02 INFO  : 'after 3000' command is executed.
18:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:05:04 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:04 INFO  : Context for 'APU' is selected.
18:05:04 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:04 INFO  : Context for 'APU' is selected.
18:05:04 INFO  : 'ps7_init' command is executed.
18:05:04 INFO  : 'ps7_post_config' command is executed.
18:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:04 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:04 INFO  : Memory regions updated for context APU
18:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:04 INFO  : 'con' command is executed.
18:05:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:05:04 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:05:54 INFO  : Disconnected from the channel tcfchan#1.
18:21:01 INFO  : Registering command handlers for SDK TCF services
18:21:02 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:21:04 INFO  : XSCT server has started successfully.
18:21:04 INFO  : Successfully done setting XSCT server connection channel  
18:21:04 INFO  : Successfully done setting SDK workspace  
18:21:04 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:21:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:21:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557245985000,  Project:1557245034000
18:21:06 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:21:06 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:21:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:21:15 INFO  : 
18:21:16 INFO  : Updating hardware inferred compiler options for uart.
18:21:16 INFO  : Clearing existing target manager status.
18:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:24 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:21:24 INFO  : 'jtag frequency' command is executed.
18:21:24 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:24 INFO  : Context for 'APU' is selected.
18:21:24 INFO  : System reset is completed.
18:21:27 INFO  : 'after 3000' command is executed.
18:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:21:29 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:21:29 INFO  : Context for 'APU' is selected.
18:21:29 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:29 INFO  : Context for 'APU' is selected.
18:21:29 INFO  : 'ps7_init' command is executed.
18:21:29 INFO  : 'ps7_post_config' command is executed.
18:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:29 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:29 INFO  : Memory regions updated for context APU
18:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:29 INFO  : 'con' command is executed.
18:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:21:29 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:22:08 INFO  : Disconnected from the channel tcfchan#1.
18:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:09 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:22:09 INFO  : 'jtag frequency' command is executed.
18:22:09 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:09 INFO  : Context for 'APU' is selected.
18:22:09 INFO  : System reset is completed.
18:22:12 INFO  : 'after 3000' command is executed.
18:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:22:13 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:14 INFO  : Context for 'APU' is selected.
18:22:15 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:15 INFO  : Context for 'APU' is selected.
18:22:15 INFO  : 'ps7_init' command is executed.
18:22:15 INFO  : 'ps7_post_config' command is executed.
18:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:15 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:15 INFO  : Memory regions updated for context APU
18:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:15 INFO  : 'con' command is executed.
18:22:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:22:15 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:23:08 INFO  : Disconnected from the channel tcfchan#2.
18:28:21 INFO  : Registering command handlers for SDK TCF services
18:28:22 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:28:24 INFO  : XSCT server has started successfully.
18:28:24 INFO  : Successfully done setting XSCT server connection channel  
18:28:24 INFO  : Successfully done setting SDK workspace  
18:28:24 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:28:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:28:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557246373000,  Project:1557245985000
18:28:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:28:26 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:28:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:28:35 INFO  : 
18:28:35 INFO  : Updating hardware inferred compiler options for uart.
18:28:35 INFO  : Clearing existing target manager status.
18:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:52 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:28:52 INFO  : 'jtag frequency' command is executed.
18:28:52 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:52 INFO  : Context for 'APU' is selected.
18:28:52 INFO  : System reset is completed.
18:28:55 INFO  : 'after 3000' command is executed.
18:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:28:56 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:56 INFO  : Context for 'APU' is selected.
18:28:56 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:56 INFO  : Context for 'APU' is selected.
18:28:56 INFO  : 'ps7_init' command is executed.
18:28:56 INFO  : 'ps7_post_config' command is executed.
18:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:57 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:57 INFO  : Memory regions updated for context APU
18:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:57 INFO  : 'con' command is executed.
18:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:28:57 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:30:49 INFO  : Disconnected from the channel tcfchan#1.
23:10:46 INFO  : Registering command handlers for SDK TCF services
23:10:46 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
23:10:48 INFO  : XSCT server has started successfully.
23:10:48 INFO  : Successfully done setting XSCT server connection channel  
23:10:48 INFO  : Successfully done setting SDK workspace  
23:10:48 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:10:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:13:08 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin
23:13:08 INFO  : Creating new bif file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/fsbl.bif
23:13:09 INFO  : Bootgen command execution is done.
23:14:46 INFO  : Saving repository preferences.
23:14:46 INFO  : Reading in cores from local repositories: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
23:14:47 INFO  : Cleaning BSP projects in the workspace.
23:14:49 INFO  : Saving repository preferences.
23:41:49 INFO  : Registering command handlers for SDK TCF services
23:41:50 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
23:41:52 INFO  : XSCT server has started successfully.
23:41:52 INFO  : Successfully done setting XSCT server connection channel  
23:41:52 INFO  : Successfully done setting SDK workspace  
23:41:52 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
23:41:52 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:41:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:41:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557265240000,  Project:1557246373000
23:41:54 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:41:54 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:41:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:42:00 INFO  : 
23:42:01 INFO  : 
23:42:01 INFO  : 
23:42:03 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
23:42:04 INFO  : Updating hardware inferred compiler options for fsbl.
23:42:05 INFO  : Updating hardware inferred compiler options for uart.
23:42:05 INFO  : Clearing existing target manager status.
23:42:16 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
23:42:17 INFO  : Bootgen command execution is done.
17:27:44 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
17:27:49 INFO  : XSCT server has started successfully.
17:31:26 ERROR : (XSDB Server)Chiusura

17:32:34 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
17:32:36 INFO  : XSCT server has started successfully.
17:32:49 INFO  : Successfully done setting XSCT server connection channel  
17:32:49 INFO  : Successfully done setting SDK workspace  
17:32:52 INFO  : Registering command handlers for SDK TCF services
17:32:55 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
17:32:57 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:32:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:32:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557329052000,  Project:1557265240000
17:32:58 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:33:01 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
17:33:01 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:33:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:33:19 INFO  : 
17:33:25 INFO  : 
17:33:26 INFO  : 
17:33:28 INFO  : Updating hardware inferred compiler options for fsbl.
17:33:29 INFO  : Updating hardware inferred compiler options for uart.
17:33:29 INFO  : Clearing existing target manager status.
17:33:29 INFO  : Closing and re-opening the MSS file of ther project uart_bsp
17:33:55 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
17:33:57 INFO  : Bootgen command execution is done.
19:24:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557336240000,  Project:1557329052000
19:24:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:24:59 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:25:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:25:05 INFO  : 
19:25:05 INFO  : 
19:25:06 INFO  : 
19:25:07 INFO  : Updating hardware inferred compiler options for fsbl.
19:25:08 INFO  : Updating hardware inferred compiler options for uart.
19:25:08 INFO  : Clearing existing target manager status.
19:25:08 INFO  : Closing and re-opening the MSS file of ther project device_tree_bsp_0
19:25:08 INFO  : Closing and re-opening the MSS file of ther project uart_bsp
19:25:09 INFO  : Closing and re-opening the MSS file of ther project device_tree_bsp_0
19:25:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:25:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
