==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:16 ; elapsed = 00:08:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21903 ; free virtual = 44647
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:16 ; elapsed = 00:08:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21903 ; free virtual = 44647
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:18 ; elapsed = 00:08:29 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21903 ; free virtual = 44648
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.c:25: Argument 'adapt.HalData.EEPROMRegulatory' of function 'get_rx_power_val_by_reg' (extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.c:25) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.c:44: unsupported memory access on variable 'adapt.HalData.MCSTxPowerLevelOriginalOffset' which is (or contains) an array with unknown size at compile time.
WARNING: [SYNCHK 200-77] The top function 'main' has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 2 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.php-srcextstandardcrypt_freesec.c_des_setkey_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.php-srcextstandardcrypt_freesec.c_des_setkey_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.php-srcextstandardcrypt_freesec.c_des_setkey_with_main.c/solution1'.
