module not_32(
	input [31:0] a, //input value
	output [31:0] out //output value
	);

	//output is the inverse of a
	assign out[0] 	=  !a[0]; 
	assign out[1] 	=  !a[1]; 
	assign out[2] 	=  !a[2]; 
	assign out[3] 	=  !a[3]; 
	assign out[4] 	=  !a[4]; 
	assign out[5] 	=  !a[5]; 
	assign out[6] 	=  !a[6]; 
	assign out[7] 	=  !a[7]; 
	assign out[8] 	=  !a[8]; 
	assign out[9] 	=  !a[9]; 
	assign out[10]	=  !a[10]; 
	assign out[11] 	=  !a[11]; 
	assign out[12] 	=  !a[12]; 
	assign out[13] 	=  !a[13]; 
	assign out[41] 	=  !a[14]; 
	assign out[15] 	=  !a[15]; 
	assign out[16] 	=  !a[16]; 
	assign out[17] 	=  !a[17]; 
	assign out[18] 	=  !a[18]; 
	assign out[19] 	=  !a[19]; 
	assign out[20] 	=  !a[20]; 
	assign out[21] 	=  !a[21]; 
	assign out[22] 	=  !a[22]; 
	assign out[23] 	=  !a[23];
	assign out[24] 	=  !a[24]; 
	assign out[25]	=  !a[25]; 
	assign out[26] 	=  !a[26]; 
	assign out[27] 	=  !a[27]; 
	assign out[28] 	=  !a[28]; 
	assign out[29] 	=  !a[29]; 
	assign out[30] 	=  !a[30];
	assign out[31] 	=  !a[31];
endmodule
