Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 20 10:37:38 2024
| Host         : ALEXIVENSKY1668 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/cont/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/cont/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/cont/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/cont/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[26]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[27]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[28]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[29]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[30]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[31]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.299      -58.964                    104                 5677        0.066        0.000                      0                 5677        4.020        0.000                       0                  2294  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.299      -58.964                    104                 4387        0.066        0.000                      0                 4387        4.020        0.000                       0                  2294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.355        0.000                      0                 1290        0.485        0.000                      0                 1290  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          104  Failing Endpoints,  Worst Slack       -1.299ns,  Total Violation      -58.964ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.299ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 3.680ns (33.103%)  route 7.437ns (66.897%))
  Logic Levels:           26  (LUT3=1 LUT5=4 LUT6=21)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.843     3.137    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/clock
    SLICE_X43Y103        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDCE (Prop_fdce_C_Q)         0.456     3.593 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[0]/Q
                         net (fo=5, routed)           0.834     4.427    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[63]_0[0]
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.551 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[4]_i_2__0/O
                         net (fo=4, routed)           0.305     4.857    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_3
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[13]_i_6__2/O
                         net (fo=1, routed)           0.149     5.129    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__4
    SLICE_X41Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.253 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[13]_i_4__0/O
                         net (fo=2, routed)           0.312     5.566    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_8
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124     5.690 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[18]_i_6__2/O
                         net (fo=1, routed)           0.158     5.848    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__9
    SLICE_X40Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.972 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[18]_i_4__0/O
                         net (fo=2, routed)           0.293     6.265    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_13
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.389 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[23]_i_6__1/O
                         net (fo=1, routed)           0.151     6.540    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__14
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.664 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[23]_i_4__0/O
                         net (fo=2, routed)           0.309     6.973    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_18
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.097 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[28]_i_6__2/O
                         net (fo=1, routed)           0.149     7.246    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__19
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.370 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[28]_i_4__0/O
                         net (fo=2, routed)           0.308     7.678    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_23
    SLICE_X45Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.802 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.264     8.066    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__24
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.161     8.351    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_28
    SLICE_X45Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.289     8.764    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__29
    SLICE_X45Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.888 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.162     9.051    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_33
    SLICE_X45Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.175 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.154     9.328    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__34
    SLICE_X45Y103        LUT6 (Prop_lut6_I1_O)        0.124     9.452 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.296     9.749    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_38
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.873 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.264    10.137    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__39
    SLICE_X47Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.261 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.161    10.422    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_43
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.546 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.305    10.850    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__44
    SLICE_X46Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.974 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.309    11.283    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_48
    SLICE_X49Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.407 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[58]_i_6/O
                         net (fo=1, routed)           0.151    11.559    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__49
    SLICE_X49Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.683 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[58]_i_4/O
                         net (fo=2, routed)           0.315    11.997    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/C_53
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.121 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[58]_i_3/O
                         net (fo=1, routed)           0.264    12.386    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/adder/C_55
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.510 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[58]_i_2/O
                         net (fo=2, routed)           0.592    13.102    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/adder/C_57
    SLICE_X47Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.226 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[60]_i_2/O
                         net (fo=3, routed)           0.374    13.601    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/adder/C_59
    SLICE_X46Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.725 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[62]_i_2/O
                         net (fo=2, routed)           0.405    14.130    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/adder/C_61
    SLICE_X47Y105        LUT3 (Prop_lut3_I0_O)        0.124    14.254 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    14.254    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/ADDER_out[61]
    SLICE_X47Y105        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.652    12.831    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/clock
    SLICE_X47Y105        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[61]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X47Y105        FDCE (Setup_fdce_C_D)        0.031    12.955    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[61]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                 -1.299    

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.112ns  (logic 3.675ns (33.073%)  route 7.437ns (66.927%))
  Logic Levels:           26  (LUT5=5 LUT6=21)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.843     3.137    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/clock
    SLICE_X43Y103        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDCE (Prop_fdce_C_Q)         0.456     3.593 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[0]/Q
                         net (fo=5, routed)           0.834     4.427    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[63]_0[0]
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.551 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[4]_i_2__0/O
                         net (fo=4, routed)           0.305     4.857    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_3
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[13]_i_6__2/O
                         net (fo=1, routed)           0.149     5.129    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__4
    SLICE_X41Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.253 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[13]_i_4__0/O
                         net (fo=2, routed)           0.312     5.566    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_8
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124     5.690 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[18]_i_6__2/O
                         net (fo=1, routed)           0.158     5.848    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__9
    SLICE_X40Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.972 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[18]_i_4__0/O
                         net (fo=2, routed)           0.293     6.265    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_13
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.389 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[23]_i_6__1/O
                         net (fo=1, routed)           0.151     6.540    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__14
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.664 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[23]_i_4__0/O
                         net (fo=2, routed)           0.309     6.973    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_18
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.097 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[28]_i_6__2/O
                         net (fo=1, routed)           0.149     7.246    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__19
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.370 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[28]_i_4__0/O
                         net (fo=2, routed)           0.308     7.678    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_23
    SLICE_X45Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.802 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.264     8.066    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__24
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.161     8.351    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_28
    SLICE_X45Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.289     8.764    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__29
    SLICE_X45Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.888 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.162     9.051    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_33
    SLICE_X45Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.175 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.154     9.328    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__34
    SLICE_X45Y103        LUT6 (Prop_lut6_I1_O)        0.124     9.452 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.296     9.749    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_38
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.873 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.264    10.137    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__39
    SLICE_X47Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.261 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.161    10.422    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_43
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.546 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.305    10.850    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__44
    SLICE_X46Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.974 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.309    11.283    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/C_48
    SLICE_X49Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.407 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q[58]_i_6/O
                         net (fo=1, routed)           0.151    11.559    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/x3__49
    SLICE_X49Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.683 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[58]_i_4/O
                         net (fo=2, routed)           0.315    11.997    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/C_53
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.121 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[58]_i_3/O
                         net (fo=1, routed)           0.264    12.386    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/adder/C_55
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.510 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[58]_i_2/O
                         net (fo=2, routed)           0.592    13.102    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/adder/C_57
    SLICE_X47Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.226 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[60]_i_2/O
                         net (fo=3, routed)           0.374    13.601    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/adder/C_59
    SLICE_X46Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.725 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[62]_i_2/O
                         net (fo=2, routed)           0.405    14.130    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/adder/C_61
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.119    14.249 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q[62]_i_1__0/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/ADDER_out[62]
    SLICE_X47Y105        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.652    12.831    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/clock
    SLICE_X47Y105        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[62]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X47Y105        FDCE (Setup_fdce_C_D)        0.075    12.999    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/PROD/Q_reg[62]
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                 -1.250    

Slack (VIOLATED) :        -1.153ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[28][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 2.808ns (26.517%)  route 7.782ns (73.483%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.844     3.138    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clock
    SLICE_X35Y106        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/Q
                         net (fo=11, routed)          1.178     4.772    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[31]_0[28]
    SLICE_X38Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.896 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19/O
                         net (fo=5, routed)           0.475     5.371    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.495 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_12/O
                         net (fo=8, routed)           0.439     5.934    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c43__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.058 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_14/O
                         net (fo=6, routed)           0.310     6.368    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c33__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.492 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_18/O
                         net (fo=3, routed)           0.173     6.665    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c23__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_8/O
                         net (fo=6, routed)           0.448     7.237    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c13__0
    SLICE_X40Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.361 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_17/O
                         net (fo=2, routed)           0.430     7.791    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c3__0
    SLICE_X40Y105        LUT2 (Prop_lut2_I0_O)        0.119     7.910 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_13/O
                         net (fo=2, routed)           0.470     8.380    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c1__0
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.332     8.712 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9/O
                         net (fo=2, routed)           0.401     9.113    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.237 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5/O
                         net (fo=6, routed)           0.983    10.221    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5_n_0
    SLICE_X42Y105        LUT5 (Prop_lut5_I1_O)        0.124    10.345 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6/O
                         net (fo=2, routed)           0.308    10.653    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6_n_0
    SLICE_X43Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.777 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4/O
                         net (fo=2, routed)           0.579    11.356    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4_n_0
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.118    11.474 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4/O
                         net (fo=2, routed)           0.504    11.978    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I4_O)        0.326    12.304 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_4/O
                         net (fo=1, routed)           0.162    12.465    design_1_i/CPU_no_mem_0/U0/dflow/lo/ones[0]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.589 r  design_1_i/CPU_no_mem_0/U0/dflow/lo/registers[0][5]_i_3/O
                         net (fo=1, routed)           0.000    12.589    design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    12.806 r  design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_i_1/O
                         net (fo=32, routed)          0.921    13.728    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[0][31]_0[5]
    SLICE_X51Y108        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[28][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.639    12.818    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X51Y108        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[28][5]/C
                         clock pessimism              0.147    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X51Y108        FDCE (Setup_fdce_C_D)       -0.236    12.575    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[28][5]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -13.728    
  -------------------------------------------------------------------
                         slack                                 -1.153    

Slack (VIOLATED) :        -1.057ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[9][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.602ns  (logic 2.808ns (26.485%)  route 7.794ns (73.515%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.844     3.138    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clock
    SLICE_X35Y106        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/Q
                         net (fo=11, routed)          1.178     4.772    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[31]_0[28]
    SLICE_X38Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.896 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19/O
                         net (fo=5, routed)           0.475     5.371    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.495 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_12/O
                         net (fo=8, routed)           0.439     5.934    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c43__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.058 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_14/O
                         net (fo=6, routed)           0.310     6.368    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c33__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.492 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_18/O
                         net (fo=3, routed)           0.173     6.665    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c23__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_8/O
                         net (fo=6, routed)           0.448     7.237    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c13__0
    SLICE_X40Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.361 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_17/O
                         net (fo=2, routed)           0.430     7.791    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c3__0
    SLICE_X40Y105        LUT2 (Prop_lut2_I0_O)        0.119     7.910 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_13/O
                         net (fo=2, routed)           0.470     8.380    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c1__0
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.332     8.712 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9/O
                         net (fo=2, routed)           0.401     9.113    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.237 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5/O
                         net (fo=6, routed)           0.983    10.221    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5_n_0
    SLICE_X42Y105        LUT5 (Prop_lut5_I1_O)        0.124    10.345 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6/O
                         net (fo=2, routed)           0.308    10.653    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6_n_0
    SLICE_X43Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.777 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4/O
                         net (fo=2, routed)           0.579    11.356    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4_n_0
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.118    11.474 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4/O
                         net (fo=2, routed)           0.504    11.978    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I4_O)        0.326    12.304 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_4/O
                         net (fo=1, routed)           0.162    12.465    design_1_i/CPU_no_mem_0/U0/dflow/lo/ones[0]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.589 r  design_1_i/CPU_no_mem_0/U0/dflow/lo/registers[0][5]_i_3/O
                         net (fo=1, routed)           0.000    12.589    design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    12.806 r  design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_i_1/O
                         net (fo=32, routed)          0.934    13.740    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[0][31]_0[5]
    SLICE_X39Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.653    12.832    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X39Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[9][5]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X39Y104        FDCE (Setup_fdce_C_D)       -0.242    12.683    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[9][5]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                 -1.057    

Slack (VIOLATED) :        -1.041ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[24][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 2.808ns (26.482%)  route 7.795ns (73.518%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.844     3.138    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clock
    SLICE_X35Y106        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/Q
                         net (fo=11, routed)          1.178     4.772    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[31]_0[28]
    SLICE_X38Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.896 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19/O
                         net (fo=5, routed)           0.475     5.371    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.495 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_12/O
                         net (fo=8, routed)           0.439     5.934    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c43__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.058 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_14/O
                         net (fo=6, routed)           0.310     6.368    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c33__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.492 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_18/O
                         net (fo=3, routed)           0.173     6.665    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c23__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_8/O
                         net (fo=6, routed)           0.448     7.237    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c13__0
    SLICE_X40Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.361 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_17/O
                         net (fo=2, routed)           0.430     7.791    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c3__0
    SLICE_X40Y105        LUT2 (Prop_lut2_I0_O)        0.119     7.910 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_13/O
                         net (fo=2, routed)           0.470     8.380    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c1__0
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.332     8.712 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9/O
                         net (fo=2, routed)           0.401     9.113    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.237 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5/O
                         net (fo=6, routed)           0.983    10.221    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5_n_0
    SLICE_X42Y105        LUT5 (Prop_lut5_I1_O)        0.124    10.345 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6/O
                         net (fo=2, routed)           0.308    10.653    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6_n_0
    SLICE_X43Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.777 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4/O
                         net (fo=2, routed)           0.579    11.356    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4_n_0
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.118    11.474 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4/O
                         net (fo=2, routed)           0.504    11.978    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I4_O)        0.326    12.304 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_4/O
                         net (fo=1, routed)           0.162    12.465    design_1_i/CPU_no_mem_0/U0/dflow/lo/ones[0]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.589 r  design_1_i/CPU_no_mem_0/U0/dflow/lo/registers[0][5]_i_3/O
                         net (fo=1, routed)           0.000    12.589    design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    12.806 r  design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_i_1/O
                         net (fo=32, routed)          0.935    13.741    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[0][31]_0[5]
    SLICE_X40Y109        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[24][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.651    12.830    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X40Y109        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[24][5]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X40Y109        FDCE (Setup_fdce_C_D)       -0.222    12.701    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[24][5]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                 -1.041    

Slack (VIOLATED) :        -1.039ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.584ns  (logic 2.808ns (26.530%)  route 7.776ns (73.470%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.844     3.138    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clock
    SLICE_X35Y106        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/Q
                         net (fo=11, routed)          1.178     4.772    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[31]_0[28]
    SLICE_X38Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.896 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19/O
                         net (fo=5, routed)           0.475     5.371    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.495 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_12/O
                         net (fo=8, routed)           0.439     5.934    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c43__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.058 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_14/O
                         net (fo=6, routed)           0.310     6.368    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c33__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.492 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_18/O
                         net (fo=3, routed)           0.173     6.665    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c23__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_8/O
                         net (fo=6, routed)           0.448     7.237    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c13__0
    SLICE_X40Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.361 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_17/O
                         net (fo=2, routed)           0.430     7.791    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c3__0
    SLICE_X40Y105        LUT2 (Prop_lut2_I0_O)        0.119     7.910 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_13/O
                         net (fo=2, routed)           0.470     8.380    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c1__0
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.332     8.712 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9/O
                         net (fo=2, routed)           0.401     9.113    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.237 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5/O
                         net (fo=6, routed)           0.983    10.221    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5_n_0
    SLICE_X42Y105        LUT5 (Prop_lut5_I1_O)        0.124    10.345 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6/O
                         net (fo=2, routed)           0.308    10.653    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6_n_0
    SLICE_X43Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.777 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4/O
                         net (fo=2, routed)           0.579    11.356    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4_n_0
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.118    11.474 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4/O
                         net (fo=2, routed)           0.504    11.978    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I4_O)        0.326    12.304 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_4/O
                         net (fo=1, routed)           0.162    12.465    design_1_i/CPU_no_mem_0/U0/dflow/lo/ones[0]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.589 r  design_1_i/CPU_no_mem_0/U0/dflow/lo/registers[0][5]_i_3/O
                         net (fo=1, routed)           0.000    12.589    design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    12.806 r  design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_i_1/O
                         net (fo=32, routed)          0.916    13.722    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[0][31]_0[5]
    SLICE_X43Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.653    12.832    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X43Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][5]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)       -0.242    12.683    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][5]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                 -1.039    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[26][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.582ns  (logic 2.808ns (26.535%)  route 7.774ns (73.465%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.844     3.138    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clock
    SLICE_X35Y106        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/Q
                         net (fo=11, routed)          1.178     4.772    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[31]_0[28]
    SLICE_X38Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.896 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19/O
                         net (fo=5, routed)           0.475     5.371    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.495 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_12/O
                         net (fo=8, routed)           0.439     5.934    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c43__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.058 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_14/O
                         net (fo=6, routed)           0.310     6.368    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c33__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.492 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_18/O
                         net (fo=3, routed)           0.173     6.665    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c23__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_8/O
                         net (fo=6, routed)           0.448     7.237    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c13__0
    SLICE_X40Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.361 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_17/O
                         net (fo=2, routed)           0.430     7.791    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c3__0
    SLICE_X40Y105        LUT2 (Prop_lut2_I0_O)        0.119     7.910 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_13/O
                         net (fo=2, routed)           0.470     8.380    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c1__0
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.332     8.712 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9/O
                         net (fo=2, routed)           0.401     9.113    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.237 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5/O
                         net (fo=6, routed)           0.983    10.221    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5_n_0
    SLICE_X42Y105        LUT5 (Prop_lut5_I1_O)        0.124    10.345 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6/O
                         net (fo=2, routed)           0.308    10.653    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6_n_0
    SLICE_X43Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.777 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4/O
                         net (fo=2, routed)           0.579    11.356    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4_n_0
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.118    11.474 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4/O
                         net (fo=2, routed)           0.504    11.978    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I4_O)        0.326    12.304 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_4/O
                         net (fo=1, routed)           0.162    12.465    design_1_i/CPU_no_mem_0/U0/dflow/lo/ones[0]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.589 r  design_1_i/CPU_no_mem_0/U0/dflow/lo/registers[0][5]_i_3/O
                         net (fo=1, routed)           0.000    12.589    design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    12.806 r  design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_i_1/O
                         net (fo=32, routed)          0.914    13.720    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[0][31]_0[5]
    SLICE_X37Y105        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[26][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.653    12.832    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X37Y105        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[26][5]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X37Y105        FDCE (Setup_fdce_C_D)       -0.242    12.683    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[26][5]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[11][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.582ns  (logic 2.808ns (26.536%)  route 7.774ns (73.464%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.844     3.138    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clock
    SLICE_X35Y106        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/Q
                         net (fo=11, routed)          1.178     4.772    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[31]_0[28]
    SLICE_X38Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.896 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19/O
                         net (fo=5, routed)           0.475     5.371    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.495 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_12/O
                         net (fo=8, routed)           0.439     5.934    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c43__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.058 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_14/O
                         net (fo=6, routed)           0.310     6.368    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c33__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.492 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_18/O
                         net (fo=3, routed)           0.173     6.665    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c23__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_8/O
                         net (fo=6, routed)           0.448     7.237    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c13__0
    SLICE_X40Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.361 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_17/O
                         net (fo=2, routed)           0.430     7.791    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c3__0
    SLICE_X40Y105        LUT2 (Prop_lut2_I0_O)        0.119     7.910 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_13/O
                         net (fo=2, routed)           0.470     8.380    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c1__0
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.332     8.712 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9/O
                         net (fo=2, routed)           0.401     9.113    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.237 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5/O
                         net (fo=6, routed)           0.983    10.221    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5_n_0
    SLICE_X42Y105        LUT5 (Prop_lut5_I1_O)        0.124    10.345 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6/O
                         net (fo=2, routed)           0.308    10.653    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6_n_0
    SLICE_X43Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.777 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4/O
                         net (fo=2, routed)           0.579    11.356    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4_n_0
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.118    11.474 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4/O
                         net (fo=2, routed)           0.504    11.978    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I4_O)        0.326    12.304 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_4/O
                         net (fo=1, routed)           0.162    12.465    design_1_i/CPU_no_mem_0/U0/dflow/lo/ones[0]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.589 r  design_1_i/CPU_no_mem_0/U0/dflow/lo/registers[0][5]_i_3/O
                         net (fo=1, routed)           0.000    12.589    design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    12.806 r  design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_i_1/O
                         net (fo=32, routed)          0.914    13.720    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[0][31]_0[5]
    SLICE_X39Y103        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.653    12.832    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X39Y103        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[11][5]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X39Y103        FDCE (Setup_fdce_C_D)       -0.242    12.683    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[11][5]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.512ns  (logic 2.808ns (26.712%)  route 7.704ns (73.288%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.844     3.138    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clock
    SLICE_X35Y106        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/Q
                         net (fo=11, routed)          1.178     4.772    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[31]_0[28]
    SLICE_X38Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.896 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19/O
                         net (fo=5, routed)           0.475     5.371    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.495 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_12/O
                         net (fo=8, routed)           0.439     5.934    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c43__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.058 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_14/O
                         net (fo=6, routed)           0.310     6.368    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c33__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.492 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_18/O
                         net (fo=3, routed)           0.173     6.665    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c23__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_8/O
                         net (fo=6, routed)           0.448     7.237    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c13__0
    SLICE_X40Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.361 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_17/O
                         net (fo=2, routed)           0.430     7.791    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c3__0
    SLICE_X40Y105        LUT2 (Prop_lut2_I0_O)        0.119     7.910 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_13/O
                         net (fo=2, routed)           0.470     8.380    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c1__0
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.332     8.712 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9/O
                         net (fo=2, routed)           0.401     9.113    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.237 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5/O
                         net (fo=6, routed)           0.983    10.221    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5_n_0
    SLICE_X42Y105        LUT5 (Prop_lut5_I1_O)        0.124    10.345 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6/O
                         net (fo=2, routed)           0.308    10.653    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6_n_0
    SLICE_X43Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.777 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4/O
                         net (fo=2, routed)           0.579    11.356    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4_n_0
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.118    11.474 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4/O
                         net (fo=2, routed)           0.504    11.978    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I4_O)        0.326    12.304 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_4/O
                         net (fo=1, routed)           0.162    12.465    design_1_i/CPU_no_mem_0/U0/dflow/lo/ones[0]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.589 r  design_1_i/CPU_no_mem_0/U0/dflow/lo/registers[0][5]_i_3/O
                         net (fo=1, routed)           0.000    12.589    design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    12.806 r  design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_i_1/O
                         net (fo=32, routed)          0.844    13.650    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[0][31]_0[5]
    SLICE_X43Y108        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.652    12.831    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X43Y108        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[5][5]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X43Y108        FDCE (Setup_fdce_C_D)       -0.233    12.691    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[5][5]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -13.650    
  -------------------------------------------------------------------
                         slack                                 -0.959    

Slack (VIOLATED) :        -0.948ns  (required time - arrival time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[8][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 2.808ns (26.797%)  route 7.671ns (73.203%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.844     3.138    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clock
    SLICE_X35Y106        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[28]/Q
                         net (fo=11, routed)          1.178     4.772    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/Q_reg[31]_0[28]
    SLICE_X38Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.896 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19/O
                         net (fo=5, routed)           0.475     5.371    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_19_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.495 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_12/O
                         net (fo=8, routed)           0.439     5.934    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c43__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.058 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_14/O
                         net (fo=6, routed)           0.310     6.368    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c33__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.492 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_18/O
                         net (fo=3, routed)           0.173     6.665    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c23__0
    SLICE_X38Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_8/O
                         net (fo=6, routed)           0.448     7.237    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c13__0
    SLICE_X40Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.361 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][0]_i_17/O
                         net (fo=2, routed)           0.430     7.791    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c3__0
    SLICE_X40Y105        LUT2 (Prop_lut2_I0_O)        0.119     7.910 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_13/O
                         net (fo=2, routed)           0.470     8.380    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/clo_unit/c1__0
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.332     8.712 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9/O
                         net (fo=2, routed)           0.401     9.113    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_9_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.237 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5/O
                         net (fo=6, routed)           0.983    10.221    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_5_n_0
    SLICE_X42Y105        LUT5 (Prop_lut5_I1_O)        0.124    10.345 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6/O
                         net (fo=2, routed)           0.308    10.653    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][2]_i_6_n_0
    SLICE_X43Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.777 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4/O
                         net (fo=2, routed)           0.579    11.356    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][3]_i_4_n_0
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.118    11.474 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4/O
                         net (fo=2, routed)           0.504    11.978    design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][4]_i_4_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I4_O)        0.326    12.304 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_A/registers[0][5]_i_4/O
                         net (fo=1, routed)           0.162    12.465    design_1_i/CPU_no_mem_0/U0/dflow/lo/ones[0]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.589 r  design_1_i/CPU_no_mem_0/U0/dflow/lo/registers[0][5]_i_3/O
                         net (fo=1, routed)           0.000    12.589    design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    12.806 r  design_1_i/CPU_no_mem_0/U0/dflow/mem_data_reg/registers_reg[0][5]_i_1/O
                         net (fo=32, routed)          0.810    13.617    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[0][31]_0[5]
    SLICE_X40Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.653    12.832    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X40Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[8][5]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X40Y104        FDCE (Setup_fdce_C_D)       -0.256    12.669    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[8][5]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                 -0.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.164ns (28.003%)  route 0.422ns (71.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.638     0.974    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/clock
    SLICE_X32Y110        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.164     1.138 r  design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[7]/Q
                         net (fo=3, routed)           0.422     1.560    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.866     1.232    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.035     1.197    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.493    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.056     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.053    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.117     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.057    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/Q
                         net (fo=1, routed)           0.052     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[9]
    SLICE_X30Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.148 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.148    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0_n_0
    SLICE_X30Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.121     1.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.640     0.976    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/clock
    SLICE_X33Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/Q_reg[6]/Q
                         net (fo=1, routed)           0.052     1.169    design_1_i/CPU_no_mem_0/U0/dflow/mult/CONT/Q_reg[30][6]
    SLICE_X32Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.214 r  design_1_i/CPU_no_mem_0/U0/dflow/mult/CONT/Q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/Q_reg[31]_1[5]
    SLICE_X32Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/clock
    SLICE_X32Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/Q_reg[5]/C
                         clock pessimism             -0.288     0.989    
    SLICE_X32Y104        FDCE (Hold_fdce_C_D)         0.121     1.110    design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MULT/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.054     1.104    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.149 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.149    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X26Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.121     1.043    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.964%)  route 0.178ns (52.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.178     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[28]
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.052     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.092%)  route 0.170ns (50.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.170     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y102   design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q_reg[38]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y102   design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q_reg[39]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y102   design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y102   design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q_reg[40]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y101   design_1_i/CPU_no_mem_0/U0/dflow/mult/MULT/MCND/Q_reg[41]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[12][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 0.518ns (6.344%)  route 7.647ns (93.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.647    11.108    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/reset
    SLICE_X60Y105        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[12][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.714    12.893    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X60Y105        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[12][0]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X60Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.463    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[12][0]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[12][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 0.518ns (6.344%)  route 7.647ns (93.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.647    11.108    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/reset
    SLICE_X60Y105        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[12][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.714    12.893    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X60Y105        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[12][10]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X60Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.463    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[12][10]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 0.518ns (6.436%)  route 7.531ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.531    10.992    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/reset
    SLICE_X52Y109        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.638    12.817    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/clock
    SLICE_X52Y109        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[18]/C
                         clock pessimism              0.129    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.387    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 0.518ns (6.436%)  route 7.531ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.531    10.992    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/reset
    SLICE_X52Y109        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.638    12.817    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/clock
    SLICE_X52Y109        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[2]/C
                         clock pessimism              0.129    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.387    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 0.518ns (6.436%)  route 7.531ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.531    10.992    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/reset
    SLICE_X52Y109        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.638    12.817    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/clock
    SLICE_X52Y109        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[3]/C
                         clock pessimism              0.129    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.387    design_1_i/CPU_no_mem_0/U0/dflow/reg_B/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[25][18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.044ns  (logic 0.518ns (6.439%)  route 7.526ns (93.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.526    10.987    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/reset
    SLICE_X53Y109        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[25][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.638    12.817    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X53Y109        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[25][18]/C
                         clock pessimism              0.129    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X53Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.387    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[25][18]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[25][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.044ns  (logic 0.518ns (6.439%)  route 7.526ns (93.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.526    10.987    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/reset
    SLICE_X53Y109        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[25][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.638    12.817    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X53Y109        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[25][2]/C
                         clock pessimism              0.129    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X53Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.387    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[25][2]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[8][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.518ns (6.453%)  route 7.509ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.509    10.970    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/reset
    SLICE_X60Y104        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.714    12.893    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X60Y104        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[8][0]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X60Y104        FDCE (Recov_fdce_C_CLR)     -0.405    12.463    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[8][0]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 0.518ns (6.575%)  route 7.360ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.360    10.821    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/reset
    SLICE_X60Y103        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.714    12.893    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X60Y103        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][0]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X60Y103        FDCE (Recov_fdce_C_CLR)     -0.405    12.463    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][0]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 0.518ns (6.575%)  route 7.360ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.649     2.943    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        7.360    10.821    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/reset
    SLICE_X60Y103        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        1.714    12.893    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/clock
    SLICE_X60Y103        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][12]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X60Y103        FDCE (Recov_fdce_C_CLR)     -0.405    12.463    design_1_i/CPU_no_mem_0/U0/dflow/reg_file/registers_reg[13][12]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.351%)  route 0.604ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.604     1.660    design_1_i/CPU_no_mem_0/U0/dflow/PC/reset
    SLICE_X36Y100        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/PC/clock
    SLICE_X36Y100        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.351%)  route 0.604ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.604     1.660    design_1_i/CPU_no_mem_0/U0/dflow/PC/reset
    SLICE_X36Y100        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/PC/clock
    SLICE_X36Y100        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[15]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.351%)  route 0.604ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.604     1.660    design_1_i/CPU_no_mem_0/U0/dflow/PC/reset
    SLICE_X36Y100        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/PC/clock
    SLICE_X36Y100        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[17]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/CPU_no_mem_0/U0/dflow/PC/PC_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.351%)  route 0.604ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.604     1.660    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/reset
    SLICE_X37Y100        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/clock
    SLICE_X37Y100        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.351%)  route 0.604ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.604     1.660    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/reset
    SLICE_X37Y100        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/clock
    SLICE_X37Y100        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[15]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.931%)  route 0.659ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.659     1.714    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/reset
    SLICE_X36Y101        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/clock
    SLICE_X36Y101        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[17]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.931%)  route 0.659ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.659     1.714    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/reset
    SLICE_X36Y101        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/clock
    SLICE_X36Y101        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[21]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.931%)  route 0.659ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.659     1.714    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/reset
    SLICE_X36Y101        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/clock
    SLICE_X36Y101        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[22]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.931%)  route 0.659ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.659     1.714    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/reset
    SLICE_X36Y101        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/clock
    SLICE_X36Y101        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[25]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/CPU_no_mem_0/U0/dflow/alu_out_reg/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CPU_no_mem_0/U0/dflow/lo/Q_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.287%)  route 0.644ns (79.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y88         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1300, routed)        0.644     1.700    design_1_i/CPU_no_mem_0/U0/dflow/lo/reset
    SLICE_X41Y100        FDCE                                         f  design_1_i/CPU_no_mem_0/U0/dflow/lo/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2294, routed)        0.911     1.277    design_1_i/CPU_no_mem_0/U0/dflow/lo/clock
    SLICE_X41Y100        FDCE                                         r  design_1_i/CPU_no_mem_0/U0/dflow/lo/Q_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_1_i/CPU_no_mem_0/U0/dflow/lo/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.550    





