

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc15'
================================================================
* Date:           Thu Jan 27 10:53:54 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      298|      298| 2.980 us | 2.980 us |  298|  298|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                  |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |             Instance             |             Module            |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_LOOP_S_OUTER_U0  |dataflow_in_loop_LOOP_S_OUTER  |      176|      176| 1.760 us | 1.760 us |   60|   60| dataflow |
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_S_OUTER  |      297|      297|       178|          -|          -|     3|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      117|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       24|    40|     5989|     6320|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       64|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       24|    40|     6053|     6455|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     1|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+------+------+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_LOOP_S_OUTER_U0  |dataflow_in_loop_LOOP_S_OUTER  |       24|  40|  5989|  6320|    0|
    +----------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                             |                               |       24|  40|  5989|  6320|    0|
    +----------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|  39|          32|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|  39|          32|           1|
    |bound_minus_1               |     -    |   0|  0|  39|          32|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 117|          96|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+-----------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+----------------------+-----+------+------------+-----------------------------+--------------+
|param_L1_TILENUM_S    |  in |    32|   ap_none  |      param_L1_TILENUM_S     |    scalar    |
|param                 |  in |  1184|   ap_none  |            param            |    scalar    |
|param_ap_vld          |  in |     1|   ap_none  |            param            |    scalar    |
|ko_1                  |  in |    12|   ap_none  |             ko_1            |    scalar    |
|ko_1_ap_vld           |  in |     1|   ap_none  |             ko_1            |    scalar    |
|co                    |  in |    32|   ap_none  |              co             |    scalar    |
|co_ap_vld             |  in |     1|   ap_none  |              co             |    scalar    |
|ro                    |  in |    32|   ap_none  |              ro             |    scalar    |
|ro_ap_vld             |  in |     1|   ap_none  |              ro             |    scalar    |
|ho                    |  in |    11|   ap_none  |              ho             |    scalar    |
|ho_ap_vld             |  in |     1|   ap_none  |              ho             |    scalar    |
|wo                    |  in |    11|   ap_none  |              wo             |    scalar    |
|wo_ap_vld             |  in |     1|   ap_none  |              wo             |    scalar    |
|data_l2_0_address0    | out |    11|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_ce0         | out |     1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_d0          | out |     8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_q0          |  in |     8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_we0         | out |     1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_address1    | out |    11|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_ce1         | out |     1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_d1          | out |     8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_q1          |  in |     8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_we1         | out |     1|  ap_memory |          data_l2_0          |     array    |
|data_l2_1_address0    | out |    11|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_ce0         | out |     1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_d0          | out |     8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_q0          |  in |     8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_we0         | out |     1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_address1    | out |    11|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_ce1         | out |     1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_d1          | out |     8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_q1          |  in |     8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_we1         | out |     1|  ap_memory |          data_l2_1          |     array    |
|data_l2_2_address0    | out |    11|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_ce0         | out |     1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_d0          | out |     8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_q0          |  in |     8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_we0         | out |     1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_address1    | out |    11|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_ce1         | out |     1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_d1          | out |     8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_q1          |  in |     8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_we1         | out |     1|  ap_memory |          data_l2_2          |     array    |
|data_l2_3_address0    | out |    11|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_ce0         | out |     1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_d0          | out |     8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_q0          |  in |     8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_we0         | out |     1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_address1    | out |    11|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_ce1         | out |     1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_d1          | out |     8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_q1          |  in |     8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_we1         | out |     1|  ap_memory |          data_l2_3          |     array    |
|output_l2_0_address0  | out |    11|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_ce0       | out |     1|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_d0        | out |    32|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_q0        |  in |    32|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_we0       | out |     1|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_address1  | out |    11|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_ce1       | out |     1|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_d1        | out |    32|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_q1        |  in |    32|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_we1       | out |     1|  ap_memory |         output_l2_0         |     array    |
|output_l2_1_address0  | out |    11|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_ce0       | out |     1|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_d0        | out |    32|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_q0        |  in |    32|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_we0       | out |     1|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_address1  | out |    11|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_ce1       | out |     1|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_d1        | out |    32|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_q1        |  in |    32|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_we1       | out |     1|  ap_memory |         output_l2_1         |     array    |
|output_l2_2_address0  | out |    11|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_ce0       | out |     1|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_d0        | out |    32|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_q0        |  in |    32|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_we0       | out |     1|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_address1  | out |    11|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_ce1       | out |     1|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_d1        | out |    32|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_q1        |  in |    32|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_we1       | out |     1|  ap_memory |         output_l2_2         |     array    |
|output_l2_3_address0  | out |    11|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_ce0       | out |     1|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_d0        | out |    32|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_q0        |  in |    32|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_we0       | out |     1|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_address1  | out |    11|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_ce1       | out |     1|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_d1        | out |    32|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_q1        |  in |    32|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_we1       | out |     1|  ap_memory |         output_l2_3         |     array    |
|weight_l2_0_address0  | out |    12|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_ce0       | out |     1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_d0        | out |     8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_q0        |  in |     8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_we0       | out |     1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_address1  | out |    12|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_ce1       | out |     1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_d1        | out |     8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_q1        |  in |     8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_we1       | out |     1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_1_address0  | out |    12|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_ce0       | out |     1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_d0        | out |     8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_q0        |  in |     8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_we0       | out |     1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_address1  | out |    12|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_ce1       | out |     1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_d1        | out |     8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_q1        |  in |     8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_we1       | out |     1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_2_address0  | out |    12|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_ce0       | out |     1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_d0        | out |     8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_q0        |  in |     8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_we0       | out |     1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_address1  | out |    12|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_ce1       | out |     1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_d1        | out |     8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_q1        |  in |     8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_we1       | out |     1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_3_address0  | out |    12|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_ce0       | out |     1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_d0        | out |     8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_q0        |  in |     8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_we0       | out |     1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_address1  | out |    12|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_ce1       | out |     1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_d1        | out |     8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_q1        |  in |     8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_we1       | out |     1|  ap_memory |         weight_l2_3         |     array    |
|ap_clk                |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|ap_rst                |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|data_l2_0_empty_n     |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|data_l2_0_read        | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|data_l2_1_empty_n     |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|data_l2_1_read        | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|data_l2_2_empty_n     |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|data_l2_2_read        | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|data_l2_3_empty_n     |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|data_l2_3_read        | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|output_l2_0_full_n    |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|output_l2_0_write     | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|output_l2_1_full_n    |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|output_l2_1_write     | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|output_l2_2_full_n    |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|output_l2_2_write     | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|output_l2_3_full_n    |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|output_l2_3_write     | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|weight_l2_0_empty_n   |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|weight_l2_0_read      | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|weight_l2_1_empty_n   |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|weight_l2_1_read      | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|weight_l2_2_empty_n   |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|weight_l2_2_read      | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|weight_l2_3_empty_n   |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|weight_l2_3_read      | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|ap_start              |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|ap_done               | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|ap_ready              | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|ap_idle               | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
|ap_continue           |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc15 | return value |
+----------------------+-----+------+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%wo_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %wo"   --->   Operation 4 'read' 'wo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ho_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %ho"   --->   Operation 5 'read' 'ho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ro"   --->   Operation 6 'read' 'ro_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %co"   --->   Operation 7 'read' 'co_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ko_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ko_1"   --->   Operation 8 'read' 'ko_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param"   --->   Operation 9 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%param_L1_TILENUM_S_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %param_L1_TILENUM_S"   --->   Operation 10 'read' 'param_L1_TILENUM_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%so = phi i32, void %entry, i32 %so_1, void %.split97.i"   --->   Operation 12 'phi' 'so' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln365 = icmp_eq  i32 %so, i32 %param_L1_TILENUM_S_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 13 'icmp' 'icmp_ln365' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln365 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %so, i32 %param_L1_TILENUM_S" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 14 'specdataflowpipeline' 'specdataflowpipeline_ln365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%so_1 = add i32 %so, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 15 'add' 'so_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln365 = br i1 %icmp_ln365, void %.split97.i, void %dataflow_parent_loop_proc15.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 16 'br' 'br_ln365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln394 = call void @dataflow_in_loop_LOOP_S_OUTER, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i32 %ro_read, i32 %so, i11 %ho_read, i11 %wo_read, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 17 'call' 'call_ln394' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln365)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln365 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln365 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 20 'specloopname' 'specloopname_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln394 = call void @dataflow_in_loop_LOOP_S_OUTER, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i32 %ro_read, i32 %so, i11 %ho_read, i11 %wo_read, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 21 'call' 'call_ln394' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln365 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 22 'br' 'br_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ param_L1_TILENUM_S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ro]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wo_read                    (read                ) [ 0011]
ho_read                    (read                ) [ 0011]
ro_read                    (read                ) [ 0011]
co_read                    (read                ) [ 0011]
ko_1_read                  (read                ) [ 0011]
param_read                 (read                ) [ 0011]
param_L1_TILENUM_S_read    (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
so                         (phi                 ) [ 0011]
icmp_ln365                 (icmp                ) [ 0011]
specdataflowpipeline_ln365 (specdataflowpipeline) [ 0000]
so_1                       (add                 ) [ 0111]
br_ln365                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln365    (speclooptripcount   ) [ 0000]
specloopname_ln365         (specloopname        ) [ 0000]
call_ln394                 (call                ) [ 0000]
br_ln365                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="param_L1_TILENUM_S">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_L1_TILENUM_S"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="param">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ko_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="co">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ro">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ho">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_l2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_l2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_l2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l2_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_l2_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_l2_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_l2_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_l2_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_l2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_l2_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_l2_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_l2_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_l2_reduction_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l2_reduction_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l2_reduction_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l2_reduction_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1184"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_LOOP_S_OUTER"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="wo_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="11" slack="0"/>
<pin id="77" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ho_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="11" slack="0"/>
<pin id="83" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ro_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="co_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ko_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="0"/>
<pin id="101" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="param_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1184" slack="0"/>
<pin id="106" dir="0" index="1" bw="1184" slack="0"/>
<pin id="107" dir="1" index="2" bw="1184" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="param_L1_TILENUM_S_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_L1_TILENUM_S_read/1 "/>
</bind>
</comp>

<comp id="116" class="1005" name="so_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="so (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="so_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="so/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_dataflow_in_loop_LOOP_S_OUTER_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="1184" slack="1"/>
<pin id="131" dir="0" index="2" bw="12" slack="1"/>
<pin id="132" dir="0" index="3" bw="32" slack="1"/>
<pin id="133" dir="0" index="4" bw="32" slack="1"/>
<pin id="134" dir="0" index="5" bw="32" slack="0"/>
<pin id="135" dir="0" index="6" bw="11" slack="1"/>
<pin id="136" dir="0" index="7" bw="11" slack="1"/>
<pin id="137" dir="0" index="8" bw="8" slack="0"/>
<pin id="138" dir="0" index="9" bw="8" slack="0"/>
<pin id="139" dir="0" index="10" bw="8" slack="0"/>
<pin id="140" dir="0" index="11" bw="8" slack="0"/>
<pin id="141" dir="0" index="12" bw="32" slack="0"/>
<pin id="142" dir="0" index="13" bw="32" slack="0"/>
<pin id="143" dir="0" index="14" bw="32" slack="0"/>
<pin id="144" dir="0" index="15" bw="32" slack="0"/>
<pin id="145" dir="0" index="16" bw="8" slack="0"/>
<pin id="146" dir="0" index="17" bw="8" slack="0"/>
<pin id="147" dir="0" index="18" bw="8" slack="0"/>
<pin id="148" dir="0" index="19" bw="8" slack="0"/>
<pin id="149" dir="0" index="20" bw="32" slack="0"/>
<pin id="150" dir="0" index="21" bw="32" slack="0"/>
<pin id="151" dir="0" index="22" bw="32" slack="0"/>
<pin id="152" dir="0" index="23" bw="32" slack="0"/>
<pin id="153" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln394/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln365_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln365/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="so_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="so_1/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="wo_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="1"/>
<pin id="185" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="wo_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="ho_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ho_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="ro_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ro_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="co_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="co_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="ko_1_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="1"/>
<pin id="205" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ko_1_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="param_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1184" slack="1"/>
<pin id="210" dir="1" index="1" bw="1184" slack="1"/>
</pin_list>
<bind>
<opset="param_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="param_L1_TILENUM_S_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="param_L1_TILENUM_S_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="icmp_ln365_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln365 "/>
</bind>
</comp>

<comp id="222" class="1005" name="so_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="so_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="155"><net_src comp="120" pin="4"/><net_sink comp="128" pin=5"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="128" pin=9"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="128" pin=10"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="128" pin=11"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="128" pin=12"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="128" pin=13"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="128" pin=14"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="128" pin=15"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="128" pin=16"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="128" pin=17"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="128" pin=18"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="128" pin=19"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="128" pin=20"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="128" pin=21"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="128" pin=22"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="128" pin=23"/></net>

<net id="176"><net_src comp="120" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="120" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="74" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="128" pin=7"/></net>

<net id="191"><net_src comp="80" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="128" pin=6"/></net>

<net id="196"><net_src comp="86" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="201"><net_src comp="92" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="206"><net_src comp="98" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="211"><net_src comp="104" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="216"><net_src comp="110" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="221"><net_src comp="172" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="177" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="120" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_l2_0 | {}
	Port: data_l2_1 | {}
	Port: data_l2_2 | {}
	Port: data_l2_3 | {}
	Port: output_l2_0 | {2 3 }
	Port: output_l2_1 | {2 3 }
	Port: output_l2_2 | {2 3 }
	Port: output_l2_3 | {2 3 }
	Port: weight_l2_0 | {}
	Port: weight_l2_1 | {}
	Port: weight_l2_2 | {}
	Port: weight_l2_3 | {}
	Port: output_l2_reduction_0 | {2 3 }
	Port: output_l2_reduction_1 | {2 3 }
	Port: output_l2_reduction_2 | {2 3 }
	Port: output_l2_reduction_3 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc15 : param_L1_TILENUM_S | {1 }
	Port: dataflow_parent_loop_proc15 : param | {1 }
	Port: dataflow_parent_loop_proc15 : ko_1 | {1 }
	Port: dataflow_parent_loop_proc15 : co | {1 }
	Port: dataflow_parent_loop_proc15 : ro | {1 }
	Port: dataflow_parent_loop_proc15 : ho | {1 }
	Port: dataflow_parent_loop_proc15 : wo | {1 }
	Port: dataflow_parent_loop_proc15 : data_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc15 : data_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc15 : data_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc15 : data_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_0 | {}
	Port: dataflow_parent_loop_proc15 : output_l2_1 | {}
	Port: dataflow_parent_loop_proc15 : output_l2_2 | {}
	Port: dataflow_parent_loop_proc15 : output_l2_3 | {}
	Port: dataflow_parent_loop_proc15 : weight_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc15 : weight_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc15 : weight_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc15 : weight_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_0 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_1 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_2 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_3 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln365 : 1
		specdataflowpipeline_ln365 : 1
		so_1 : 1
		br_ln365 : 2
		call_ln394 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_LOOP_S_OUTER_fu_128 |    8    |    40   | 39.3375 |   8171  |   2960  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                so_1_fu_177               |    0    |    0    |    0    |    0    |    39   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |             icmp_ln365_fu_172            |    0    |    0    |    0    |    0    |    20   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |            wo_read_read_fu_74            |    0    |    0    |    0    |    0    |    0    |
|          |            ho_read_read_fu_80            |    0    |    0    |    0    |    0    |    0    |
|          |            ro_read_read_fu_86            |    0    |    0    |    0    |    0    |    0    |
|   read   |            co_read_read_fu_92            |    0    |    0    |    0    |    0    |    0    |
|          |           ko_1_read_read_fu_98           |    0    |    0    |    0    |    0    |    0    |
|          |          param_read_read_fu_104          |    0    |    0    |    0    |    0    |    0    |
|          |    param_L1_TILENUM_S_read_read_fu_110   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                          |    8    |    40   | 39.3375 |   8171  |   3019  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        co_read_reg_198        |   32   |
|        ho_read_reg_188        |   11   |
|       icmp_ln365_reg_218      |    1   |
|       ko_1_read_reg_203       |   12   |
|param_L1_TILENUM_S_read_reg_213|   32   |
|       param_read_reg_208      |  1184  |
|        ro_read_reg_193        |   32   |
|          so_1_reg_222         |   32   |
|           so_reg_116          |   32   |
|        wo_read_reg_183        |   11   |
+-------------------------------+--------+
|             Total             |  1379  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| so_reg_116 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.603  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   40   |   39   |  8171  |  3019  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  1379  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   40   |   39   |  9550  |  3028  |
+-----------+--------+--------+--------+--------+--------+
