Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec  3 23:27:36 2018
| Host         : LAPTOP-RD3QRI28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.808        0.000                      0                 1468        0.128        0.000                      0                 1468        4.500        0.000                       0                   721  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           0.808        0.000                      0                 1468        0.128        0.000                      0                 1468        4.500        0.000                       0                   721  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        0.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 4.280ns (46.532%)  route 4.918ns (53.467%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.622     7.646    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.569 r  Add/small_significand_shifted_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.569    Add/small_significand_shifted_reg[26]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.683 r  Add/small_significand_shifted_reg[26]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.683    Add/small_significand_shifted_reg[26]_i_75_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.797 r  Add/small_significand_shifted_reg[26]_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.797    Add/small_significand_shifted_reg[26]_i_53_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.911 r  Add/small_significand_shifted_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.911    Add/small_significand_shifted_reg[26]_i_54_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.224 f  Add/small_significand_shifted_reg[26]_i_73/O[3]
                         net (fo=1, routed)           0.824    10.047    Add/small_significand_shifted_reg[26]_i_73_n_4
    SLICE_X30Y23         LUT6 (Prop_lut6_I3_O)        0.306    10.353 r  Add/small_significand_shifted[26]_i_50/O
                         net (fo=2, routed)           0.504    10.858    Add/small_significand_shifted[26]_i_50_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.982 f  Add/small_significand_shifted[26]_i_29/O
                         net (fo=6, routed)           0.819    11.800    Add/small_significand_shifted[26]_i_29_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I2_O)        0.124    11.924 f  Add/small_significand_shifted[26]_i_12/O
                         net (fo=2, routed)           0.650    12.575    Add/small_significand_shifted[26]_i_12_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I2_O)        0.150    12.725 f  Add/small_significand_shifted[22]_i_4/O
                         net (fo=1, routed)           0.684    13.408    Add/small_significand_shifted[22]_i_4_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I2_O)        0.348    13.756 r  Add/small_significand_shifted[22]_i_1/O
                         net (fo=1, routed)           0.000    13.756    Add/small_significand_shifted[22]_i_1_n_0
    SLICE_X30Y13         FDRE                                         r  Add/small_significand_shifted_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.443    14.201    Add/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  Add/small_significand_shifted_reg[22]/C
                         clock pessimism              0.322    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)        0.077    14.564    Add/small_significand_shifted_reg[22]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 4.233ns (47.792%)  route 4.624ns (52.208%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.622     7.646    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.569 r  Add/small_significand_shifted_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.569    Add/small_significand_shifted_reg[26]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.683 r  Add/small_significand_shifted_reg[26]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.683    Add/small_significand_shifted_reg[26]_i_75_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.797 r  Add/small_significand_shifted_reg[26]_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.797    Add/small_significand_shifted_reg[26]_i_53_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.911 r  Add/small_significand_shifted_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.911    Add/small_significand_shifted_reg[26]_i_54_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.224 f  Add/small_significand_shifted_reg[26]_i_73/O[3]
                         net (fo=1, routed)           0.824    10.047    Add/small_significand_shifted_reg[26]_i_73_n_4
    SLICE_X30Y23         LUT6 (Prop_lut6_I3_O)        0.306    10.353 r  Add/small_significand_shifted[26]_i_50/O
                         net (fo=2, routed)           0.504    10.858    Add/small_significand_shifted[26]_i_50_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.982 f  Add/small_significand_shifted[26]_i_29/O
                         net (fo=6, routed)           0.796    11.777    Add/small_significand_shifted[26]_i_29_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.901 f  Add/small_significand_shifted[25]_i_14/O
                         net (fo=2, routed)           0.485    12.386    Add/small_significand_shifted[25]_i_14_n_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I4_O)        0.119    12.505 r  Add/small_significand_shifted[21]_i_3/O
                         net (fo=1, routed)           0.579    13.084    Add/small_significand_shifted[21]_i_3_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.332    13.416 r  Add/small_significand_shifted[21]_i_1/O
                         net (fo=1, routed)           0.000    13.416    Add/small_significand_shifted[21]_i_1_n_0
    SLICE_X31Y13         FDRE                                         r  Add/small_significand_shifted_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.443    14.201    Add/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  Add/small_significand_shifted_reg[21]/C
                         clock pessimism              0.322    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.029    14.516    Add/small_significand_shifted_reg[21]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 3.410ns (38.503%)  route 5.446ns (61.497%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.718     7.742    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906     8.648 r  Add/small_significand_shifted_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.648    Add/small_significand_shifted_reg[24]_i_27_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  Add/small_significand_shifted_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    Add/small_significand_shifted_reg[24]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 f  Add/small_significand_shifted_reg[24]_i_3/CO[3]
                         net (fo=44, routed)          1.016     9.899    Add/shifter21_in
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.023 f  Add/small_significand_shifted[26]_i_52/O
                         net (fo=2, routed)           0.789    10.812    Add/small_significand_shifted[26]_i_52_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.936 r  Add/small_significand_shifted[26]_i_25/O
                         net (fo=1, routed)           0.694    11.630    Add/small_significand_shifted[26]_i_25_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.754 r  Add/small_significand_shifted[26]_i_9/O
                         net (fo=29, routed)          0.818    12.572    Add/small_significand_shifted[26]_i_9_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.696 r  Add/small_significand_shifted[26]_i_3/O
                         net (fo=3, routed)           0.594    13.291    Add/small_significand_shifted[26]_i_3_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.415 r  Add/small_significand_shifted[18]_i_1/O
                         net (fo=1, routed)           0.000    13.415    Add/small_significand_shifted[18]_i_1_n_0
    SLICE_X32Y14         FDRE                                         r  Add/small_significand_shifted_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.443    14.201    Add/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  Add/small_significand_shifted_reg[18]/C
                         clock pessimism              0.322    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.031    14.518    Add/small_significand_shifted_reg[18]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 3.410ns (38.702%)  route 5.401ns (61.298%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.718     7.742    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906     8.648 r  Add/small_significand_shifted_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.648    Add/small_significand_shifted_reg[24]_i_27_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  Add/small_significand_shifted_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    Add/small_significand_shifted_reg[24]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 f  Add/small_significand_shifted_reg[24]_i_3/CO[3]
                         net (fo=44, routed)          1.016     9.899    Add/shifter21_in
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.023 f  Add/small_significand_shifted[26]_i_52/O
                         net (fo=2, routed)           0.789    10.812    Add/small_significand_shifted[26]_i_52_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.936 r  Add/small_significand_shifted[26]_i_25/O
                         net (fo=1, routed)           0.694    11.630    Add/small_significand_shifted[26]_i_25_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.754 r  Add/small_significand_shifted[26]_i_9/O
                         net (fo=29, routed)          0.818    12.572    Add/small_significand_shifted[26]_i_9_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.696 r  Add/small_significand_shifted[26]_i_3/O
                         net (fo=3, routed)           0.549    13.245    Add/small_significand_shifted[26]_i_3_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.369 r  Add/small_significand_shifted[10]_i_1/O
                         net (fo=1, routed)           0.000    13.369    Add/small_significand_shifted[10]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  Add/small_significand_shifted_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.443    14.201    Add/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  Add/small_significand_shifted_reg[10]/C
                         clock pessimism              0.322    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.031    14.518    Add/small_significand_shifted_reg[10]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.410ns (38.903%)  route 5.355ns (61.097%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.718     7.742    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906     8.648 r  Add/small_significand_shifted_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.648    Add/small_significand_shifted_reg[24]_i_27_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  Add/small_significand_shifted_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    Add/small_significand_shifted_reg[24]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 f  Add/small_significand_shifted_reg[24]_i_3/CO[3]
                         net (fo=44, routed)          1.016     9.899    Add/shifter21_in
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.023 f  Add/small_significand_shifted[26]_i_52/O
                         net (fo=2, routed)           0.789    10.812    Add/small_significand_shifted[26]_i_52_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.936 r  Add/small_significand_shifted[26]_i_25/O
                         net (fo=1, routed)           0.694    11.630    Add/small_significand_shifted[26]_i_25_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.754 r  Add/small_significand_shifted[26]_i_9/O
                         net (fo=29, routed)          0.703    12.457    Add/small_significand_shifted[26]_i_9_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.581 f  Add/small_significand_shifted[20]_i_4/O
                         net (fo=2, routed)           0.619    13.200    Add/small_significand_shifted[20]_i_4_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.324 r  Add/small_significand_shifted[12]_i_1/O
                         net (fo=1, routed)           0.000    13.324    Add/small_significand_shifted[12]_i_1_n_0
    SLICE_X28Y13         FDRE                                         r  Add/small_significand_shifted_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.445    14.203    Add/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  Add/small_significand_shifted_reg[12]/C
                         clock pessimism              0.322    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.029    14.518    Add/small_significand_shifted_reg[12]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 3.410ns (38.941%)  route 5.347ns (61.059%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.718     7.742    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906     8.648 r  Add/small_significand_shifted_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.648    Add/small_significand_shifted_reg[24]_i_27_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  Add/small_significand_shifted_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    Add/small_significand_shifted_reg[24]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 f  Add/small_significand_shifted_reg[24]_i_3/CO[3]
                         net (fo=44, routed)          1.016     9.899    Add/shifter21_in
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.023 f  Add/small_significand_shifted[26]_i_52/O
                         net (fo=2, routed)           0.789    10.812    Add/small_significand_shifted[26]_i_52_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.936 r  Add/small_significand_shifted[26]_i_25/O
                         net (fo=1, routed)           0.694    11.630    Add/small_significand_shifted[26]_i_25_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.754 r  Add/small_significand_shifted[26]_i_9/O
                         net (fo=29, routed)          0.669    12.423    Add/small_significand_shifted[26]_i_9_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.547 r  Add/small_significand_shifted[25]_i_6/O
                         net (fo=3, routed)           0.644    13.191    Add/small_significand_shifted[25]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I4_O)        0.124    13.315 r  Add/small_significand_shifted[25]_i_1/O
                         net (fo=1, routed)           0.000    13.315    Add/small_significand_shifted[25]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  Add/small_significand_shifted_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.443    14.201    Add/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  Add/small_significand_shifted_reg[25]/C
                         clock pessimism              0.322    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X31Y14         FDRE (Setup_fdre_C_D)        0.031    14.518    Add/small_significand_shifted_reg[25]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 3.410ns (38.955%)  route 5.344ns (61.045%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.718     7.742    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906     8.648 r  Add/small_significand_shifted_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.648    Add/small_significand_shifted_reg[24]_i_27_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  Add/small_significand_shifted_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    Add/small_significand_shifted_reg[24]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 r  Add/small_significand_shifted_reg[24]_i_3/CO[3]
                         net (fo=44, routed)          1.003     9.886    Add/shifter21_in
    SLICE_X33Y17         LUT3 (Prop_lut3_I1_O)        0.124    10.010 r  Add/small_significand_shifted[26]_i_14/O
                         net (fo=35, routed)          0.838    10.848    Add/small_significand_shifted[26]_i_14_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.972 f  Add/small_significand_shifted[19]_i_10/O
                         net (fo=3, routed)           0.829    11.801    Add/small_significand_shifted[19]_i_10_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  Add/small_significand_shifted[23]_i_8/O
                         net (fo=1, routed)           0.565    12.490    Add/small_significand_shifted[23]_i_8_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.614 r  Add/small_significand_shifted[23]_i_2/O
                         net (fo=1, routed)           0.574    13.188    Add/small_significand_shifted[23]_i_2_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.312 r  Add/small_significand_shifted[23]_i_1/O
                         net (fo=1, routed)           0.000    13.312    Add/small_significand_shifted[23]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  Add/small_significand_shifted_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.442    14.200    Add/clk_IBUF_BUFG
    SLICE_X33Y15         FDRE                                         r  Add/small_significand_shifted_reg[23]/C
                         clock pessimism              0.322    14.521    
                         clock uncertainty           -0.035    14.486    
    SLICE_X33Y15         FDRE (Setup_fdre_C_D)        0.029    14.515    Add/small_significand_shifted_reg[23]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -13.312    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 3.410ns (39.083%)  route 5.315ns (60.917%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.718     7.742    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906     8.648 r  Add/small_significand_shifted_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.648    Add/small_significand_shifted_reg[24]_i_27_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  Add/small_significand_shifted_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    Add/small_significand_shifted_reg[24]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 f  Add/small_significand_shifted_reg[24]_i_3/CO[3]
                         net (fo=44, routed)          1.016     9.899    Add/shifter21_in
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.023 f  Add/small_significand_shifted[26]_i_52/O
                         net (fo=2, routed)           0.789    10.812    Add/small_significand_shifted[26]_i_52_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.936 r  Add/small_significand_shifted[26]_i_25/O
                         net (fo=1, routed)           0.694    11.630    Add/small_significand_shifted[26]_i_25_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.754 r  Add/small_significand_shifted[26]_i_9/O
                         net (fo=29, routed)          0.818    12.572    Add/small_significand_shifted[26]_i_9_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.696 r  Add/small_significand_shifted[26]_i_3/O
                         net (fo=3, routed)           0.463    13.160    Add/small_significand_shifted[26]_i_3_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.284 r  Add/small_significand_shifted[26]_i_1/O
                         net (fo=1, routed)           0.000    13.284    Add/small_significand_shifted[26]_i_1_n_0
    SLICE_X32Y15         FDRE                                         r  Add/small_significand_shifted_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.442    14.200    Add/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  Add/small_significand_shifted_reg[26]/C
                         clock pessimism              0.322    14.521    
                         clock uncertainty           -0.035    14.486    
    SLICE_X32Y15         FDRE (Setup_fdre_C_D)        0.029    14.515    Add/small_significand_shifted_reg[26]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 3.410ns (39.110%)  route 5.309ns (60.890%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.718     7.742    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906     8.648 r  Add/small_significand_shifted_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.648    Add/small_significand_shifted_reg[24]_i_27_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  Add/small_significand_shifted_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    Add/small_significand_shifted_reg[24]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 f  Add/small_significand_shifted_reg[24]_i_3/CO[3]
                         net (fo=44, routed)          1.016     9.899    Add/shifter21_in
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.023 f  Add/small_significand_shifted[26]_i_52/O
                         net (fo=2, routed)           0.789    10.812    Add/small_significand_shifted[26]_i_52_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.936 r  Add/small_significand_shifted[26]_i_25/O
                         net (fo=1, routed)           0.694    11.630    Add/small_significand_shifted[26]_i_25_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.754 r  Add/small_significand_shifted[26]_i_9/O
                         net (fo=29, routed)          0.722    12.476    Add/small_significand_shifted[26]_i_9_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.600 f  Add/small_significand_shifted[21]_i_5/O
                         net (fo=2, routed)           0.553    13.154    Add/small_significand_shifted[21]_i_5_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.278 r  Add/small_significand_shifted[13]_i_1/O
                         net (fo=1, routed)           0.000    13.278    Add/small_significand_shifted[13]_i_1_n_0
    SLICE_X31Y12         FDRE                                         r  Add/small_significand_shifted_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.444    14.202    Add/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  Add/small_significand_shifted_reg[13]/C
                         clock pessimism              0.322    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X31Y12         FDRE (Setup_fdre_C_D)        0.029    14.517    Add/small_significand_shifted_reg[13]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 3.410ns (39.175%)  route 5.295ns (60.825%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.558     4.558    Add/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     4.977 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=72, routed)          0.815     5.793    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.089 r  Add/small_significand_shifted[1]_i_11/O
                         net (fo=1, routed)           0.000     6.089    Add/small_significand_shifted[1]_i_11_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  Add/small_significand_shifted_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.639    Add/small_significand_shifted_reg[1]_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  Add/small_significand_shifted_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.753    Add/small_significand_shifted_reg[24]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.024 r  Add/small_significand_shifted_reg[24]_i_14/CO[0]
                         net (fo=49, routed)          0.718     7.742    Add/small_significand_shifted_reg[24]_i_14_n_3
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906     8.648 r  Add/small_significand_shifted_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.648    Add/small_significand_shifted_reg[24]_i_27_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  Add/small_significand_shifted_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    Add/small_significand_shifted_reg[24]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 f  Add/small_significand_shifted_reg[24]_i_3/CO[3]
                         net (fo=44, routed)          1.016     9.899    Add/shifter21_in
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.023 f  Add/small_significand_shifted[26]_i_52/O
                         net (fo=2, routed)           0.789    10.812    Add/small_significand_shifted[26]_i_52_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.936 r  Add/small_significand_shifted[26]_i_25/O
                         net (fo=1, routed)           0.694    11.630    Add/small_significand_shifted[26]_i_25_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.754 r  Add/small_significand_shifted[26]_i_9/O
                         net (fo=29, routed)          0.669    12.423    Add/small_significand_shifted[26]_i_9_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.547 r  Add/small_significand_shifted[25]_i_6/O
                         net (fo=3, routed)           0.592    13.139    Add/small_significand_shifted[25]_i_6_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.263 r  Add/small_significand_shifted[17]_i_1/O
                         net (fo=1, routed)           0.000    13.263    Add/small_significand_shifted[17]_i_1_n_0
    SLICE_X32Y14         FDRE                                         r  Add/small_significand_shifted_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.443    14.201    Add/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  Add/small_significand_shifted_reg[17]/C
                         clock pessimism              0.322    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.029    14.516    Add/small_significand_shifted_reg[17]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Divide/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Divide/ans_man_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.891%)  route 0.076ns (29.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.591     1.414    Divide/clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  Divide/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  Divide/q_reg[15]/Q
                         net (fo=4, routed)           0.076     1.632    Divide/q[15]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.045     1.677 r  Divide/ans_man_2[15]_i_1/O
                         net (fo=1, routed)           0.000     1.677    Divide/ans_man_2[15]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  Divide/ans_man_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.861     1.930    Divide/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  Divide/ans_man_2_reg[15]/C
                         clock pessimism             -0.502     1.427    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.121     1.548    Divide/ans_man_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Add/large_significand_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/large_grs_significand_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.953%)  route 0.098ns (41.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.564     1.387    Add/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  Add/large_significand_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  Add/large_significand_reg[10]/Q
                         net (fo=1, routed)           0.098     1.627    Add/large_significand[10]
    SLICE_X14Y14         FDRE                                         r  Add/large_grs_significand_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.833     1.902    Add/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  Add/large_grs_significand_reg[13]/C
                         clock pessimism             -0.499     1.402    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.076     1.478    Add/large_grs_significand_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Norm/mant_reg_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Norm/mant_reg_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.565     1.388    Norm/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  Norm/mant_reg_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.552 r  Norm/mant_reg_1_reg[0]/Q
                         net (fo=1, routed)           0.051     1.603    Norm/data22[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.648 r  Norm/mant_reg_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.648    Norm/mant_reg_2[1]_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  Norm/mant_reg_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.834     1.903    Norm/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  Norm/mant_reg_2_reg[1]/C
                         clock pessimism             -0.501     1.401    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.091     1.492    Norm/mant_reg_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Divide/data2_man_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Divide/d_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.735%)  route 0.125ns (40.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.558     1.381    Divide/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  Divide/data2_man_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.522 r  Divide/data2_man_reg[16]/Q
                         net (fo=2, routed)           0.125     1.648    Divide/data2_man_reg_n_0_[16]
    SLICE_X10Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.693 r  Divide/d[40]_i_1/O
                         net (fo=1, routed)           0.000     1.693    Divide/d[40]
    SLICE_X10Y27         FDRE                                         r  Divide/d_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.825     1.894    Divide/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  Divide/d_reg[40]/C
                         clock pessimism             -0.479     1.414    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.120     1.534    Divide/d_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Divide/exp_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Norm/exp_reg_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.564     1.387    Divide/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  Divide/exp_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  Divide/exp_out_reg[9]/Q
                         net (fo=1, routed)           0.110     1.638    Norm/exp_out_reg[9][9]
    SLICE_X13Y36         FDRE                                         r  Norm/exp_reg_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.833     1.902    Norm/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Norm/exp_reg_1_reg[9]/C
                         clock pessimism             -0.499     1.402    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.076     1.478    Norm/exp_reg_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Divide/exp_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Norm/exp_reg_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.564     1.387    Divide/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  Divide/exp_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  Divide/exp_out_reg[7]/Q
                         net (fo=1, routed)           0.110     1.638    Norm/exp_out_reg[9][7]
    SLICE_X13Y36         FDRE                                         r  Norm/exp_reg_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.833     1.902    Norm/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Norm/exp_reg_1_reg[7]/C
                         clock pessimism             -0.499     1.402    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.075     1.477    Norm/exp_reg_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Add/large_significand_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/large_grs_significand_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.564     1.387    Add/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  Add/large_significand_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  Add/large_significand_reg[5]/Q
                         net (fo=1, routed)           0.101     1.629    Add/large_significand[5]
    SLICE_X14Y14         FDRE                                         r  Add/large_grs_significand_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.833     1.902    Add/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  Add/large_grs_significand_reg[8]/C
                         clock pessimism             -0.499     1.402    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.064     1.466    Add/large_grs_significand_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Divide/ans_man_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Divide/mant_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.592     1.415    Divide/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  Divide/ans_man_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Divide/ans_man_2_reg[4]/Q
                         net (fo=1, routed)           0.112     1.668    Divide/ans_man_2_reg_n_0_[4]
    SLICE_X3Y34          FDRE                                         r  Divide/mant_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.862     1.931    Divide/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  Divide/mant_out_reg[4]/C
                         clock pessimism             -0.500     1.430    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.070     1.500    Divide/mant_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Add/fraction_final_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/end_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.774%)  route 0.137ns (49.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.389    Add/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Add/fraction_final_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.530 r  Add/fraction_final_reg[24]/Q
                         net (fo=4, routed)           0.137     1.667    Add/p_1_in
    SLICE_X11Y12         FDRE                                         r  Add/end_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.834     1.903    Add/clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  Add/end_ctrl_reg/C
                         clock pessimism             -0.479     1.423    
    SLICE_X11Y12         FDRE (Hold_fdre_C_D)         0.075     1.498    Add/end_ctrl_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Add/fraction_final_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.061%)  route 0.148ns (43.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.389    Add/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  Add/fraction_final_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.530 r  Add/fraction_final_reg[6]/Q
                         net (fo=1, routed)           0.148     1.679    Add/fraction_final__0[6]
    SLICE_X10Y10         LUT3 (Prop_lut3_I0_O)        0.048     1.727 r  Add/sum[9]_i_1/O
                         net (fo=1, routed)           0.000     1.727    Add/sum[9]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  Add/sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     1.905    Add/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  Add/sum_reg[9]/C
                         clock pessimism             -0.479     1.425    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.131     1.556    Add/sum_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y19    Add/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y16    Add/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y19    Add/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y19    Add/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y20    Add/addsub_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10    Add/initial_sum_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y12    Add/initial_sum_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y12    Add/initial_sum_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y13    Add/initial_sum_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13    Add/initial_sum_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13    Add/initial_sum_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13    Add/initial_sum_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y30     Divide/data2_man_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13    Add/initial_sum_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14    Add/initial_sum_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14    Add/initial_sum_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14    Add/initial_sum_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14    Add/initial_sum_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40    Norm/sign_reg_2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12    Add/initial_sum_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12    Add/initial_sum_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28     Divide/data2_man_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28     Divide/data2_man_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28     Divide/data2_man_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37    Norm/mant_reg_1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37    Norm/mant_reg_1_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37    Norm/mant_reg_1_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y28    Divide/ans_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y28    Divide/data2_sig_reg/C



