;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* UART */
UART_rx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_rx__0__PORT EQU 7
UART_rx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT7_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT7_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_rx__PORT EQU 7
UART_rx__PS EQU CYREG_GPIO_PRT7_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB3_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB3_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
UART_SCBCLK__DIV_ID EQU 0x00000043
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__0__PORT EQU 7
UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__PORT EQU 7
UART_tx__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__SHIFT EQU 1

/* Clock */
Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock__DIV_ID EQU 0x00000044
Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clock__PA_DIV_ID EQU 0x000000FF

/* EZI2C */
EZI2C_SCB__CTRL EQU CYREG_SCB0_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB0_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x100
EZI2C_SCB_IRQ__INTC_NUMBER EQU 8
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
EZI2C_SCBCLK__DIV_ID EQU 0x00000042
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_scl__0__HSIOM_GPIO EQU 0
EZI2C_scl__0__HSIOM_I2C EQU 14
EZI2C_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__HSIOM_SPI EQU 15
EZI2C_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_scl__0__HSIOM_UART EQU 9
EZI2C_scl__0__HSIOM_UART_RX EQU 9
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__0__PORT EQU 4
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__PORT EQU 4
EZI2C_scl__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__SHIFT EQU 0
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_sda__0__HSIOM_GPIO EQU 0
EZI2C_sda__0__HSIOM_I2C EQU 14
EZI2C_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__HSIOM_SPI EQU 15
EZI2C_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_sda__0__HSIOM_UART EQU 9
EZI2C_sda__0__HSIOM_UART_TX EQU 9
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__0__PORT EQU 4
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__PORT EQU 4
EZI2C_sda__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__SHIFT EQU 1

/* Timer */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* CAP_INT */
CAP_INT__0__DR EQU CYREG_GPIO_PRT0_DR
CAP_INT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CAP_INT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CAP_INT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CAP_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CAP_INT__0__HSIOM_MASK EQU 0x0F000000
CAP_INT__0__HSIOM_SHIFT EQU 24
CAP_INT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAP_INT__0__INTR EQU CYREG_GPIO_PRT0_INTR
CAP_INT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAP_INT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CAP_INT__0__MASK EQU 0x40
CAP_INT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CAP_INT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CAP_INT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CAP_INT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CAP_INT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CAP_INT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CAP_INT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CAP_INT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CAP_INT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CAP_INT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CAP_INT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CAP_INT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CAP_INT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CAP_INT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CAP_INT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CAP_INT__0__PC EQU CYREG_GPIO_PRT0_PC
CAP_INT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CAP_INT__0__PORT EQU 0
CAP_INT__0__PS EQU CYREG_GPIO_PRT0_PS
CAP_INT__0__SHIFT EQU 6
CAP_INT__DR EQU CYREG_GPIO_PRT0_DR
CAP_INT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CAP_INT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CAP_INT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CAP_INT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAP_INT__INTR EQU CYREG_GPIO_PRT0_INTR
CAP_INT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAP_INT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CAP_INT__MASK EQU 0x40
CAP_INT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CAP_INT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CAP_INT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CAP_INT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CAP_INT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CAP_INT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CAP_INT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CAP_INT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CAP_INT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CAP_INT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CAP_INT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CAP_INT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CAP_INT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CAP_INT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CAP_INT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CAP_INT__PC EQU CYREG_GPIO_PRT0_PC
CAP_INT__PC2 EQU CYREG_GPIO_PRT0_PC2
CAP_INT__PORT EQU 0
CAP_INT__PS EQU CYREG_GPIO_PRT0_PS
CAP_INT__SHIFT EQU 6

/* CapSense */
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 2
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD0_CONFIG
CapSense_CSD__CSD_COUNTER EQU CYREG_CSD0_COUNTER
CapSense_CSD__CSD_ID EQU CYREG_CSD0_ID
CapSense_CSD__CSD_INTR EQU CYREG_CSD0_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD0_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_PWM EQU CYREG_CSD0_PWM
CapSense_CSD__CSD_STATUS EQU CYREG_CSD0_STATUS
CapSense_IDACComp_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDACComp_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT EQU 17
CapSense_IDACMod_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDACMod_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT EQU 16
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x20000
CapSense_ISR__INTC_NUMBER EQU 17
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_Shield__0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Shield__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Shield__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Shield__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Shield__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Shield__0__HSIOM_MASK EQU 0x00000F00
CapSense_Shield__0__HSIOM_SHIFT EQU 8
CapSense_Shield__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__0__MASK EQU 0x04
CapSense_Shield__0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Shield__0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Shield__0__PORT EQU 6
CapSense_Shield__0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Shield__0__SHIFT EQU 2
CapSense_Shield__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Shield__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Shield__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Shield__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Shield__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__MASK EQU 0x04
CapSense_Shield__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Shield__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Shield__PORT EQU 6
CapSense_Shield__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Shield__Shield__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Shield__Shield__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Shield__Shield__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Shield__Shield__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Shield__Shield__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__Shield__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__Shield__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__Shield__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__Shield__MASK EQU 0x04
CapSense_Shield__Shield__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Shield__Shield__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Shield__Shield__PORT EQU 6
CapSense_Shield__Shield__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Shield__Shield__SHIFT EQU 2
CapSense_Shield__SHIFT EQU 2
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__0__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__0__HSIOM_SHIFT EQU 20
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__0__MASK EQU 0x20
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__0__PORT EQU 4
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__0__SHIFT EQU 5
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__1__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__1__HSIOM_SHIFT EQU 16
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__1__MASK EQU 0x10
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__1__PORT EQU 3
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__1__SHIFT EQU 4
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__2__HSIOM_MASK EQU 0x0F000000
CapSense_Sns__2__HSIOM_SHIFT EQU 24
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__2__MASK EQU 0x40
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__2__PORT EQU 4
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__2__SHIFT EQU 6
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__3__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__3__HSIOM_SHIFT EQU 20
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__MASK EQU 0x20
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__3__PORT EQU 3
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__3__SHIFT EQU 5
CapSense_Sns__DOWN_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__DOWN_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__DOWN_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__DOWN_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__DOWN_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__DOWN_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__DOWN_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__DOWN_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__DOWN_Sns0__MASK EQU 0x10
CapSense_Sns__DOWN_Sns0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__DOWN_Sns0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__DOWN_Sns0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__DOWN_Sns0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__DOWN_Sns0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__DOWN_Sns0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__DOWN_Sns0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__DOWN_Sns0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__DOWN_Sns0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__DOWN_Sns0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__DOWN_Sns0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__DOWN_Sns0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__DOWN_Sns0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__DOWN_Sns0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__DOWN_Sns0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__DOWN_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__DOWN_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__DOWN_Sns0__PORT EQU 3
CapSense_Sns__DOWN_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__DOWN_Sns0__SHIFT EQU 4
CapSense_Sns__LEFT_Sns0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__LEFT_Sns0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__LEFT_Sns0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__LEFT_Sns0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__LEFT_Sns0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__LEFT_Sns0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__LEFT_Sns0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__LEFT_Sns0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__LEFT_Sns0__MASK EQU 0x40
CapSense_Sns__LEFT_Sns0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__LEFT_Sns0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__LEFT_Sns0__PORT EQU 4
CapSense_Sns__LEFT_Sns0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__LEFT_Sns0__SHIFT EQU 6
CapSense_Sns__RIGHT_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__RIGHT_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__RIGHT_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__RIGHT_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__RIGHT_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__RIGHT_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__RIGHT_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__RIGHT_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__RIGHT_Sns0__MASK EQU 0x20
CapSense_Sns__RIGHT_Sns0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__RIGHT_Sns0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__RIGHT_Sns0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__RIGHT_Sns0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__RIGHT_Sns0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__RIGHT_Sns0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__RIGHT_Sns0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__RIGHT_Sns0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__RIGHT_Sns0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__RIGHT_Sns0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__RIGHT_Sns0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__RIGHT_Sns0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__RIGHT_Sns0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__RIGHT_Sns0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__RIGHT_Sns0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__RIGHT_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__RIGHT_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__RIGHT_Sns0__PORT EQU 3
CapSense_Sns__RIGHT_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__RIGHT_Sns0__SHIFT EQU 5
CapSense_Sns__UP_Sns0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__UP_Sns0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__UP_Sns0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__UP_Sns0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__UP_Sns0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__UP_Sns0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__UP_Sns0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__UP_Sns0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__UP_Sns0__MASK EQU 0x20
CapSense_Sns__UP_Sns0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__UP_Sns0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__UP_Sns0__PORT EQU 4
CapSense_Sns__UP_Sns0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__UP_Sns0__SHIFT EQU 5
CapSense_SnsClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
CapSense_SnsClk__DIV_ID EQU 0x00000041
CapSense_SnsClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SnsClk__PA_DIV_ID EQU 0x000000FF

/* TC_Interrupt */
TC_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TC_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TC_Interrupt__INTC_MASK EQU 0x80000
TC_Interrupt__INTC_NUMBER EQU 19
TC_Interrupt__INTC_PRIOR_MASK EQU 0xC0000000
TC_Interrupt__INTC_PRIOR_NUM EQU 3
TC_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
TC_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TC_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
