{"sha": "e6cf8d65b5839c8964588deb807eda6314a07640", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTZjZjhkNjViNTgzOWM4OTY0NTg4ZGViODA3ZWRhNjMxNGEwNzY0MA==", "commit": {"author": {"name": "Richard Sandiford", "email": "richard.sandiford@arm.com", "date": "2015-09-25T11:54:22Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2015-09-25T11:54:22Z"}, "message": "[AArch64] Force __builtin_aarch64_fp[sc]r argument into a REG\n\nThe testcase triggered an ICE because the builtin expansion\ncode passed the output of expand_normal directly to the SET_FP[SC]R\ngenerator, without forcing it into a register first.\n\ngcc/\n\t* config/aarch64/aarch64-builtins.c (aarch64_expand_builtin): Force\n\t__builtin_aarch64_fp[sc]r arguments into a register.\n\ngcc/testsuite/\n\t* gcc.target/aarch64/fpcr_fpsr_1.c: New file.\n\nFrom-SVN: r228116", "tree": {"sha": "fb1e10e7a1da69a790d20a6e1ded81fbfd66b4aa", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fb1e10e7a1da69a790d20a6e1ded81fbfd66b4aa"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e6cf8d65b5839c8964588deb807eda6314a07640", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e6cf8d65b5839c8964588deb807eda6314a07640", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e6cf8d65b5839c8964588deb807eda6314a07640", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e6cf8d65b5839c8964588deb807eda6314a07640/comments", "author": {"login": "rsandifo-arm", "id": 28043039, "node_id": "MDQ6VXNlcjI4MDQzMDM5", "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rsandifo-arm", "html_url": "https://github.com/rsandifo-arm", "followers_url": "https://api.github.com/users/rsandifo-arm/followers", "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}", "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions", "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs", "repos_url": "https://api.github.com/users/rsandifo-arm/repos", "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "2d6b2e283126b5daa50ec9cc67a55378c165a73f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2d6b2e283126b5daa50ec9cc67a55378c165a73f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2d6b2e283126b5daa50ec9cc67a55378c165a73f"}], "stats": {"total": 37, "additions": 36, "deletions": 1}, "files": [{"sha": "97b6cdc4fe779b1bf31e2784a231e82fab7784c6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6cf8d65b5839c8964588deb807eda6314a07640/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6cf8d65b5839c8964588deb807eda6314a07640/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e6cf8d65b5839c8964588deb807eda6314a07640", "patch": "@@ -1,3 +1,8 @@\n+2015-09-25  Richard Sandiford  <richard.sandiford@arm.com>\n+\n+\t* config/aarch64/aarch64-builtins.c (aarch64_expand_builtin): Force\n+\t__builtin_aarch64_fp[sc]r arguments into a register.\n+\n 2015-09-25  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* config.gcc (x86_archs): Replace lakemount with lakemont."}, {"sha": "80916a9fca230a88f56a4dc615cb82b0bff31afa", "filename": "gcc/config/aarch64/aarch64-builtins.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6cf8d65b5839c8964588deb807eda6314a07640/gcc%2Fconfig%2Faarch64%2Faarch64-builtins.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6cf8d65b5839c8964588deb807eda6314a07640/gcc%2Fconfig%2Faarch64%2Faarch64-builtins.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-builtins.c?ref=e6cf8d65b5839c8964588deb807eda6314a07640", "patch": "@@ -1171,7 +1171,7 @@ aarch64_expand_builtin (tree exp,\n \t  icode = (fcode == AARCH64_BUILTIN_SET_FPSR) ?\n \t    CODE_FOR_set_fpsr : CODE_FOR_set_fpcr;\n \t  arg0 = CALL_EXPR_ARG (exp, 0);\n-\t  op0 = expand_normal (arg0);\n+\t  op0 = force_reg (SImode, expand_normal (arg0));\n \t  pat = GEN_FCN (icode) (op0);\n \t}\n       emit_insn (pat);"}, {"sha": "07858088f7db8c3625a96740f22418d15d389371", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6cf8d65b5839c8964588deb807eda6314a07640/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6cf8d65b5839c8964588deb807eda6314a07640/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=e6cf8d65b5839c8964588deb807eda6314a07640", "patch": "@@ -1,3 +1,7 @@\n+2015-09-25  Richard Sandiford  <richard.sandiford@arm.com>\n+\n+\t* gcc.target/aarch64/fpcr_fpsr_1.c: New file.\n+\n 2015-09-25  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* gcc.target/i386/pr66749.c (dg-options): Replace"}, {"sha": "29aa1f4cc960ee63d88e570bc14e05a6fc0b74e7", "filename": "gcc/testsuite/gcc.target/aarch64/fpcr_fpsr_1.c", "status": "added", "additions": 26, "deletions": 0, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6cf8d65b5839c8964588deb807eda6314a07640/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffpcr_fpsr_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6cf8d65b5839c8964588deb807eda6314a07640/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffpcr_fpsr_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffpcr_fpsr_1.c?ref=e6cf8d65b5839c8964588deb807eda6314a07640", "patch": "@@ -0,0 +1,26 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-O2\" } */\n+\n+void\n+f1 (int *x)\n+{\n+  __builtin_aarch64_set_fpsr (*x);\n+}\n+\n+void\n+f2 (int *x)\n+{\n+  __builtin_aarch64_set_fpcr (*x);\n+}\n+\n+void\n+f3 (int *x)\n+{\n+  *x = __builtin_aarch64_get_fpsr ();\n+}\n+\n+void\n+f4 (int *x)\n+{\n+  *x = __builtin_aarch64_get_fpcr ();\n+}"}]}