{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575188402278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575188402283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:20:02 2019 " "Processing started: Sun Dec 01 17:20:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575188402283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188402283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188402283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575188402893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575188402893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411106 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411106 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411106 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411106 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411106 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411110 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(154) " "Verilog HDL warning at uart_b_dp.v(154): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(157) " "Verilog HDL warning at uart_b_dp.v(157): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(159) " "Verilog HDL warning at uart_b_dp.v(159): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_dp " "Found entity 1: uart_b_dp" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411112 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(19) " "Verilog HDL warning at uart_b_cp.v(19): extended using \"x\" or \"z\"" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411113 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(21) " "Verilog HDL warning at uart_b_cp.v(21): extended using \"x\" or \"z\"" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_b_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_b_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_cp " "Found entity 1: uart_b_cp" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411114 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(16) " "Verilog HDL warning at tx_dp.v(16): extended using \"x\" or \"z\"" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411115 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(18) " "Verilog HDL warning at tx_dp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_dp " "Found entity 1: tx_dp" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411116 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(23) " "Verilog HDL warning at tx_cp.v(23): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(25) " "Verilog HDL warning at tx_cp.v(25): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(27) " "Verilog HDL warning at tx_cp.v(27): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(29) " "Verilog HDL warning at tx_cp.v(29): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_cp " "Found entity 1: tx_cp" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_tx " "Found entity 1: tb_uart_tx" {  } { { "tb_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_rx " "Found entity 1: tb_uart_rx" {  } { { "tb_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411121 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(37) " "Verilog HDL warning at sg_uart_tx.v(37): extended using \"x\" or \"z\"" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411122 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(41) " "Verilog HDL warning at sg_uart_tx.v(41): extended using \"x\" or \"z\"" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411122 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(45) " "Verilog HDL warning at sg_uart_tx.v(45): extended using \"x\" or \"z\"" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411122 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(49) " "Verilog HDL warning at sg_uart_tx.v(49): extended using \"x\" or \"z\"" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sg_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file sg_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_uart_tx " "Found entity 1: sg_uart_tx" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(45) " "Verilog HDL warning at sg_uart_rx.v(45): extended using \"x\" or \"z\"" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411124 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(49) " "Verilog HDL warning at sg_uart_rx.v(49): extended using \"x\" or \"z\"" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411124 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(53) " "Verilog HDL warning at sg_uart_rx.v(53): extended using \"x\" or \"z\"" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411124 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(58) " "Verilog HDL warning at sg_uart_rx.v(58): extended using \"x\" or \"z\"" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sg_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file sg_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_uart_rx " "Found entity 1: sg_uart_rx" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411125 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(25) " "Verilog HDL warning at rx_dp.v(25): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(27) " "Verilog HDL warning at rx_dp.v(27): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(29) " "Verilog HDL warning at rx_dp.v(29): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_dp.v(23) " "Verilog HDL information at rx_dp.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575188411126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_dp " "Found entity 1: rx_dp" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(22) " "Verilog HDL warning at rx_cp.v(22): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(24) " "Verilog HDL warning at rx_cp.v(24): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(26) " "Verilog HDL warning at rx_cp.v(26): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(28) " "Verilog HDL warning at rx_cp.v(28): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188411128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cp " "Found entity 1: rx_cp" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmsdk_clkreset.v 1 1 " "Found 1 design units, including 1 entities, in source file cmsdk_clkreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_clkreset " "Found entity 1: cmsdk_clkreset" {  } { { "cmsdk_clkreset.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_clkreset.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188411137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmsdk_apb_uart " "Elaborating entity \"cmsdk_apb_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575188411165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_cp uart_b_cp:uart_cp " "Elaborating entity \"uart_b_cp\" for hierarchy \"uart_b_cp:uart_cp\"" {  } { { "cmsdk_apb_uart.v" "uart_cp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411167 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_b_cp.v(17) " "Verilog HDL Case Statement warning at uart_b_cp.v(17): incomplete case statement has no default case item" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_tr uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_tr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_ctrl uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_baud uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready uart_b_cp.v(17) " "Inferred latch for \"ready\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_baud uart_b_cp.v(17) " "Inferred latch for \"sel_baud\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl uart_b_cp.v(17) " "Inferred latch for \"sel_ctrl\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_tr uart_b_cp.v(17) " "Inferred latch for \"sel_tr\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_dp uart_b_dp:uart_dp " "Elaborating entity \"uart_b_dp\" for hierarchy \"uart_b_dp:uart_dp\"" {  } { { "cmsdk_apb_uart.v" "uart_dp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411168 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_t uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_t\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411169 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_r uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_r\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tr_ctrl uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"tr_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baud uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[0\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[0\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[1\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[1\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[2\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[2\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[3\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[3\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[4\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[4\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[5\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[5\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[6\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[6\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_r uart_b_dp.v(154) " "Inferred latch for \"sel_r\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_t uart_b_dp.v(154) " "Inferred latch for \"sel_t\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[0\] uart_b_dp.v(58) " "Inferred latch for \"baud\[0\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[1\] uart_b_dp.v(58) " "Inferred latch for \"baud\[1\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[2\] uart_b_dp.v(58) " "Inferred latch for \"baud\[2\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[3\] uart_b_dp.v(58) " "Inferred latch for \"baud\[3\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[4\] uart_b_dp.v(58) " "Inferred latch for \"baud\[4\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[5\] uart_b_dp.v(58) " "Inferred latch for \"baud\[5\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[6\] uart_b_dp.v(58) " "Inferred latch for \"baud\[6\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[7\] uart_b_dp.v(58) " "Inferred latch for \"baud\[7\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[8\] uart_b_dp.v(58) " "Inferred latch for \"baud\[8\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[9\] uart_b_dp.v(58) " "Inferred latch for \"baud\[9\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[10\] uart_b_dp.v(58) " "Inferred latch for \"baud\[10\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[11\] uart_b_dp.v(58) " "Inferred latch for \"baud\[11\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[12\] uart_b_dp.v(58) " "Inferred latch for \"baud\[12\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[13\] uart_b_dp.v(58) " "Inferred latch for \"baud\[13\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[14\] uart_b_dp.v(58) " "Inferred latch for \"baud\[14\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[15\] uart_b_dp.v(58) " "Inferred latch for \"baud\[15\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[16\] uart_b_dp.v(58) " "Inferred latch for \"baud\[16\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[17\] uart_b_dp.v(58) " "Inferred latch for \"baud\[17\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[18\] uart_b_dp.v(58) " "Inferred latch for \"baud\[18\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411170 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[19\] uart_b_dp.v(58) " "Inferred latch for \"baud\[19\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[0\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[1\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[2\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[3\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[4\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[5\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[6\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[7\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[8\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[9\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[10\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[11\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[12\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[13\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[14\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[15\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[16\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[16\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[17\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[17\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[18\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[18\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[19\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[19\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[20\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[20\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[21\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[21\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[22\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[22\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[23\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[23\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[24\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[24\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[25\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[25\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[26\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[26\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[27\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[27\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[28\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[28\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[29\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[29\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[30\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[30\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[31\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[31\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] uart_b_dp.v(58) " "Inferred latch for \"din\[0\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] uart_b_dp.v(58) " "Inferred latch for \"din\[1\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] uart_b_dp.v(58) " "Inferred latch for \"din\[2\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] uart_b_dp.v(58) " "Inferred latch for \"din\[3\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[4\] uart_b_dp.v(58) " "Inferred latch for \"din\[4\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[5\] uart_b_dp.v(58) " "Inferred latch for \"din\[5\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[6\] uart_b_dp.v(58) " "Inferred latch for \"din\[6\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[7\] uart_b_dp.v(58) " "Inferred latch for \"din\[7\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411171 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_b_dp:uart_dp\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\"" {  } { { "uart_b_dp.v" "uart_tx" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cp uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp " "Elaborating entity \"tx_cp\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\"" {  } { { "uart_tx.v" "tx_cp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411173 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_cp.v(21) " "Verilog HDL Case Statement warning at tx_cp.v(21): incomplete case statement has no default case item" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en tx_cp.v(21) " "Verilog HDL Always Construct warning at tx_cp.v(21): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn tx_cp.v(21) " "Verilog HDL Always Construct warning at tx_cp.v(21): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[0\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[1\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[2\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[3\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[4\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[5\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[6\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[7\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[8\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[9\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en tx_cp.v(21) " "Inferred latch for \"tx_en\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411174 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_dp uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp " "Elaborating entity \"tx_dp\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\"" {  } { { "uart_tx.v" "tx_dp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411175 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_dp.v(14) " "Verilog HDL Case Statement warning at tx_dp.v(14): incomplete case statement has no default case item" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411175 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out tx_dp.v(14) " "Verilog HDL Always Construct warning at tx_dp.v(14): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411176 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out tx_dp.v(14) " "Inferred latch for \"tx_out\" at tx_dp.v(14)" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411176 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter\"" {  } { { "uart_tx.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575188411177 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt\"" {  } { { "uart_tx.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt\"" {  } { { "uart_tx.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_b_dp:uart_dp\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\"" {  } { { "uart_b_dp.v" "uart_rx" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cp uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp " "Elaborating entity \"rx_cp\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\"" {  } { { "uart_rx.v" "rx_cp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411184 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_cp.v(20) " "Verilog HDL Case Statement warning at rx_cp.v(20): incomplete case statement has no default case item" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn rx_cp.v(20) " "Verilog HDL Always Construct warning at rx_cp.v(20): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[0\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[1\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[2\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[3\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[4\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[5\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[6\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[7\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[8\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[9\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188411185 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dp uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp " "Elaborating entity \"rx_dp\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp\"" {  } { { "uart_rx.v" "rx_dp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188411186 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "rx_dp.v(27) " "Verilog HDL Casex/Casez warning at rx_dp.v(27): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 27 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(29) " "Verilog HDL Case Statement warning at rx_dp.v(29): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(31) " "Verilog HDL Case Statement warning at rx_dp.v(31): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(32) " "Verilog HDL Case Statement warning at rx_dp.v(32): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(33) " "Verilog HDL Case Statement warning at rx_dp.v(33): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 33 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(34) " "Verilog HDL Case Statement warning at rx_dp.v(34): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(35) " "Verilog HDL Case Statement warning at rx_dp.v(35): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(36) " "Verilog HDL Case Statement warning at rx_dp.v(36): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 36 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(37) " "Verilog HDL Case Statement warning at rx_dp.v(37): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(38) " "Verilog HDL Case Statement warning at rx_dp.v(38): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(39) " "Verilog HDL Case Statement warning at rx_dp.v(39): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 39 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "rx_dp.v(23) " "Verilog HDL warning at rx_dp.v(23): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 23 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_dp.v(23) " "Verilog HDL Case Statement warning at rx_dp.v(23): incomplete case statement has no default case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188411187 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|ready " "Latch uart_b_cp:uart_cp\|ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_cp:uart_cp\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal uart_b_cp:uart_cp\|WideNor0" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411740 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\|tx_out " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\|tx_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411740 ""}  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|tx_en " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411740 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|sel_t " "Latch uart_b_dp:uart_dp\|sel_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|tr_ctrl\[0\]" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411740 ""}  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[0\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411740 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[2\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411740 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[3\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411740 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[1\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411741 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_tr " "Latch uart_b_cp:uart_cp\|sel_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411741 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_baud " "Latch uart_b_cp:uart_cp\|sel_baud has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411741 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_ctrl " "Latch uart_b_cp:uart_cp\|sel_ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188411741 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188411741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[0\] GND " "Pin \"PRDATA\[0\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[1\] GND " "Pin \"PRDATA\[1\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[2\] GND " "Pin \"PRDATA\[2\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[3\] GND " "Pin \"PRDATA\[3\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[4\] GND " "Pin \"PRDATA\[4\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[5\] GND " "Pin \"PRDATA\[5\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[6\] GND " "Pin \"PRDATA\[6\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[7\] GND " "Pin \"PRDATA\[7\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[8\] GND " "Pin \"PRDATA\[8\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[9\] GND " "Pin \"PRDATA\[9\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[10\] GND " "Pin \"PRDATA\[10\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[11\] GND " "Pin \"PRDATA\[11\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[12\] GND " "Pin \"PRDATA\[12\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[13\] GND " "Pin \"PRDATA\[13\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[14\] GND " "Pin \"PRDATA\[14\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[15\] GND " "Pin \"PRDATA\[15\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[16\] GND " "Pin \"PRDATA\[16\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[17\] GND " "Pin \"PRDATA\[17\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[18\] GND " "Pin \"PRDATA\[18\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[19\] GND " "Pin \"PRDATA\[19\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[20\] GND " "Pin \"PRDATA\[20\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[21\] GND " "Pin \"PRDATA\[21\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[22\] GND " "Pin \"PRDATA\[22\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[23\] GND " "Pin \"PRDATA\[23\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[24\] GND " "Pin \"PRDATA\[24\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[25\] GND " "Pin \"PRDATA\[25\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[26\] GND " "Pin \"PRDATA\[26\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[27\] GND " "Pin \"PRDATA\[27\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[28\] GND " "Pin \"PRDATA\[28\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[29\] GND " "Pin \"PRDATA\[29\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[30\] GND " "Pin \"PRDATA\[30\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[31\] GND " "Pin \"PRDATA\[31\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188411770 "|cmsdk_apb_uart|PRDATA[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575188411770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575188411844 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575188412009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/output_files/cmsdk_apb_uart.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/output_files/cmsdk_apb_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188412036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575188412105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188412105 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWRITE " "No output dependent on input pin \"PWRITE\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWRITE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[20\] " "No output dependent on input pin \"PWDATA\[20\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[21\] " "No output dependent on input pin \"PWDATA\[21\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[22\] " "No output dependent on input pin \"PWDATA\[22\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[23\] " "No output dependent on input pin \"PWDATA\[23\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[24\] " "No output dependent on input pin \"PWDATA\[24\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[25\] " "No output dependent on input pin \"PWDATA\[25\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[26\] " "No output dependent on input pin \"PWDATA\[26\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[27\] " "No output dependent on input pin \"PWDATA\[27\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[28\] " "No output dependent on input pin \"PWDATA\[28\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[29\] " "No output dependent on input pin \"PWDATA\[29\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[30\] " "No output dependent on input pin \"PWDATA\[30\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[31\] " "No output dependent on input pin \"PWDATA\[31\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|PWDATA[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXD " "No output dependent on input pin \"RXD\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188412130 "|cmsdk_apb_uart|RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575188412130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575188412131 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575188412131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575188412131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575188412131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575188412148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:20:12 2019 " "Processing ended: Sun Dec 01 17:20:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575188412148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575188412148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575188412148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188412148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575188413244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575188413251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:20:12 2019 " "Processing started: Sun Dec 01 17:20:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575188413251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575188413251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575188413251 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575188413366 ""}
{ "Info" "0" "" "Project  = cmsdk_apb_uart" {  } {  } 0 0 "Project  = cmsdk_apb_uart" 0 0 "Fitter" 0 0 1575188413367 ""}
{ "Info" "0" "" "Revision = cmsdk_apb_uart" {  } {  } 0 0 "Revision = cmsdk_apb_uart" 0 0 "Fitter" 0 0 1575188413367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575188413589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575188413589 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmsdk_apb_uart 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"cmsdk_apb_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575188413596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575188413638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575188413638 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575188414008 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575188414031 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575188414220 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "83 83 " "No exact pin location assignment(s) for 83 pins of 83 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575188414428 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1575188424329 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PCLK~inputCLKENA0 4 global CLKCTRL_G10 " "PCLK~inputCLKENA0 with 4 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575188424645 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1575188424645 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575188424645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575188424647 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575188424648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575188424648 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575188424648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575188424649 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575188424649 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575188424649 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575188424649 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575188424649 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575188424691 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "The Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1575188430265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmsdk_apb_uart.sdc " "Synopsys Design Constraints File file not found: 'cmsdk_apb_uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575188430266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575188430266 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575188430268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575188430268 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575188430269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575188430277 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1575188430405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575188444808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575188453065 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575188456099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575188456100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575188457129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575188460483 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575188460483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575188463110 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575188463110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575188463118 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575188464805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575188464846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575188465204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575188465204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575188465559 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575188468939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/output_files/cmsdk_apb_uart.fit.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/output_files/cmsdk_apb_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575188469220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6843 " "Peak virtual memory: 6843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575188469722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:21:09 2019 " "Processing ended: Sun Dec 01 17:21:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575188469722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575188469722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575188469722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575188469722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575188470711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575188470717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:21:10 2019 " "Processing started: Sun Dec 01 17:21:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575188470717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575188470717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575188470717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575188471578 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575188476607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575188476971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:21:16 2019 " "Processing ended: Sun Dec 01 17:21:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575188476971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575188476971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575188476971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575188476971 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575188477586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575188478112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575188478118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:21:17 2019 " "Processing started: Sun Dec 01 17:21:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575188478118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575188478118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cmsdk_apb_uart -c cmsdk_apb_uart " "Command: quartus_sta cmsdk_apb_uart -c cmsdk_apb_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575188478118 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575188478239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575188479080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575188479080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188479130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188479130 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "The Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575188479620 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmsdk_apb_uart.sdc " "Synopsys Design Constraints File file not found: 'cmsdk_apb_uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575188479638 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188479638 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCLK PCLK " "create_clock -period 1.000 -name PCLK PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575188479639 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PENABLE PENABLE " "create_clock -period 1.000 -name PENABLE PENABLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575188479639 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PADDR\[10\] PADDR\[10\] " "create_clock -period 1.000 -name PADDR\[10\] PADDR\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575188479639 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PRESETn PRESETn " "create_clock -period 1.000 -name PRESETn PRESETn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575188479639 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575188479639 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575188479640 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575188479641 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575188479642 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575188479650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575188479676 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575188479676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.274 " "Worst-case setup slack is -7.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.274             -57.135 PRESETn  " "   -7.274             -57.135 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.191             -35.662 PENABLE  " "   -7.191             -35.662 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.551             -17.466 PADDR\[10\]  " "   -4.551             -17.466 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205              -8.810 PCLK  " "   -2.205              -8.810 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188479678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.608 " "Worst-case hold slack is -0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608              -1.808 PCLK  " "   -0.608              -1.808 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 PRESETn  " "    1.175               0.000 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318               0.000 PADDR\[10\]  " "    1.318               0.000 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.499               0.000 PENABLE  " "    1.499               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188479685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.238 " "Worst-case recovery slack is -3.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.238             -24.714 PENABLE  " "   -3.238             -24.714 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188479690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.429 " "Worst-case removal slack is 1.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 PENABLE  " "    1.429               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188479696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.096 PCLK  " "   -0.394              -2.096 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 PENABLE  " "    0.028               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 PRESETn  " "    0.215               0.000 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 PADDR\[10\]  " "    0.324               0.000 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188479697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188479697 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575188479712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575188479744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575188480546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575188480586 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575188480599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575188480599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.141 " "Worst-case setup slack is -7.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.141             -56.028 PRESETn  " "   -7.141             -56.028 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.081             -35.041 PENABLE  " "   -7.081             -35.041 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.476             -17.034 PADDR\[10\]  " "   -4.476             -17.034 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.003              -8.002 PCLK  " "   -2.003              -8.002 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188480600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.772 " "Worst-case hold slack is -0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772              -2.297 PCLK  " "   -0.772              -2.297 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 PADDR\[10\]  " "    1.056               0.000 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 PRESETn  " "    1.188               0.000 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.474               0.000 PENABLE  " "    1.474               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188480605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.121 " "Worst-case recovery slack is -3.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121             -23.630 PENABLE  " "   -3.121             -23.630 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188480609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.396 " "Worst-case removal slack is 1.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 PENABLE  " "    1.396               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188480612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.266 PCLK  " "   -0.394              -2.266 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 PENABLE  " "    0.036               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 PRESETn  " "    0.239               0.000 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 PADDR\[10\]  " "    0.312               0.000 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188480613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188480613 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575188480627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575188480767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575188481412 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575188481453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575188481459 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575188481459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.583 " "Worst-case setup slack is -4.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.583             -37.303 PRESETn  " "   -4.583             -37.303 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.521             -22.234 PENABLE  " "   -4.521             -22.234 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.156             -12.430 PADDR\[10\]  " "   -3.156             -12.430 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.681              -6.722 PCLK  " "   -1.681              -6.722 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.424 " "Worst-case hold slack is -0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -1.248 PCLK  " "   -0.424              -1.248 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 PRESETn  " "    0.622               0.000 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 PENABLE  " "    0.753               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 PADDR\[10\]  " "    0.895               0.000 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.753 " "Worst-case recovery slack is -1.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.753             -13.167 PENABLE  " "   -1.753             -13.167 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.778 " "Worst-case removal slack is 0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 PENABLE  " "    0.778               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.188 " "Worst-case minimum pulse width slack is -0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -5.778 PENABLE  " "   -0.188              -5.778 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.322 PCLK  " "   -0.081              -0.322 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.189 PRESETn  " "   -0.046              -0.189 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 PADDR\[10\]  " "    0.048               0.000 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481476 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575188481488 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575188481626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575188481631 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575188481631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.143 " "Worst-case setup slack is -4.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.143             -33.709 PRESETn  " "   -4.143             -33.709 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.099             -20.096 PENABLE  " "   -4.099             -20.096 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.842             -11.158 PADDR\[10\]  " "   -2.842             -11.158 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476              -5.902 PCLK  " "   -1.476              -5.902 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.472 " "Worst-case hold slack is -0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.472              -1.395 PCLK  " "   -0.472              -1.395 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 PRESETn  " "    0.576               0.000 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 PENABLE  " "    0.703               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 PADDR\[10\]  " "    0.721               0.000 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.491 " "Worst-case recovery slack is -1.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491             -11.187 PENABLE  " "   -1.491             -11.187 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.645 " "Worst-case removal slack is 0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 PENABLE  " "    0.645               0.000 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.153 " "Worst-case minimum pulse width slack is -0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -4.614 PENABLE  " "   -0.153              -4.614 PENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.324 PCLK  " "   -0.082              -0.324 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.043 PRESETn  " "   -0.026              -0.043 PRESETn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 PADDR\[10\]  " "    0.034               0.000 PADDR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575188481646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575188481646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575188483100 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575188483100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5181 " "Peak virtual memory: 5181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575188483184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:21:23 2019 " "Processing ended: Sun Dec 01 17:21:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575188483184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575188483184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575188483184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575188483184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1575188484154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575188484159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:21:24 2019 " "Processing started: Sun Dec 01 17:21:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575188484159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575188484159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575188484159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575188485204 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1575188485233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmsdk_apb_uart.vo D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/simulation/modelsim/ simulation " "Generated file cmsdk_apb_uart.vo in folder \"D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575188485347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575188485391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:21:25 2019 " "Processing ended: Sun Dec 01 17:21:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575188485391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575188485391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575188485391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575188485391 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575188485992 ""}
