/*
 * Copyright (c) 2025 Seeed Technology Co., Ltd.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* This file is common to the secure and non-secure domain */

#include <nordic/nrf54lm20a_enga_cpuapp.dtsi>
#include "xiao_nrf54lm20a_nrf54lm20a-common.dtsi"

/ {
	rfsw_ctl: rfsw-ctl {
		compatible = "regulator-fixed";
		regulator-name = "rfsw-ctl";
		enable-gpios = <&gpio1 28 GPIO_ACTIVE_LOW>;
		regulator-boot-on;
	};

	rfsw_pwr: rfsw-pwr {
		compatible = "regulator-fixed";
		regulator-name = "rfsw-pwr";
		enable-gpios = <&gpio1 27 GPIO_ACTIVE_HIGH>;
		regulator-boot-on;
	};

	power_en: power_en {
		compatible = "regulator-fixed";
		regulator-name = "power_en";
		enable-gpios = <&gpio1 12 GPIO_ACTIVE_HIGH>;
		regulator-boot-on;
	};
	
	chosen {
		zephyr,console = &uart20;
		zephyr,shell-uart = &uart20;
		zephyr,uart-mcumgr = &uart20;
		zephyr,bt-mon-uart = &uart20;
		zephyr,bt-c2h-uart = &uart20;
		zephyr,flash-controller = &rram_controller;
		zephyr,flash = &cpuapp_rram;
		zephyr,bt-hci = &bt_hci_sdc;
		zephyr,ieee802154 = &ieee802154;
	};
};

&cpuapp_sram {
	status = "okay";
};

&hfpll {
	clock-frequency = <DT_FREQ_M(128)>;
};

&lfxo {
	load-capacitors = "internal";
	load-capacitance-femtofarad = <17000>;
};

&hfxo {
	load-capacitors = "internal";
	load-capacitance-femtofarad = <15000>;
};

&vregmain {
	status = "okay";
	regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};

&grtc {
	owned-channels = <0 1 2 3 4 5 6 7 8 9 10 11>;
	/* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
	child-owned-channels = <3 4 7 8 9 10 11>;
	status = "okay";
};

&cpuapp_rram {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x0 DT_SIZE_K(64)>;
		};

		slot0_partition: partition@10000 {
			label = "image-0";
			reg = <0x10000 DT_SIZE_K(449)>;
		};

		slot0_ns_partition: partition@80400 {
			label = "image-0-nonsecure";
			reg = <0x80400 DT_SIZE_K(449)>;
		};

		slot1_partition: partition@f0800 {
			label = "image-1";
			reg = <0xf0800 DT_SIZE_K(449)>;
		};

		slot1_ns_partition: partition@160c00 {
			label = "image-1-nonsecure";
			reg = <0x160c00 DT_SIZE_K(449)>;
		};

		storage_partition: partition@1d1000 {
			label = "storage";
			reg = <0x1d1000 DT_SIZE_K(36)>;
		};
	};
};

&uart20 {
	status = "okay";
};

&nfct {
	status = "okay";
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&gpiote20 {
	status = "okay";
};

&gpiote30 {
	status = "okay";
};

&radio {
	status = "okay";
};

&temp {
	status = "okay";
};

&clock {
	status = "okay";
};

&bt_hci_controller {
	status = "okay";
};

&ieee802154 {
	status = "okay";
};

zephyr_udc0: &usbhs {
	status = "okay";
};

&spi00 {
	status = "okay";

	cs-gpios = <&gpio2 5 GPIO_ACTIVE_LOW>;
	pinctrl-0 = <&spi00_default>;
	pinctrl-1 = <&spi00_sleep>;
	pinctrl-names = "default", "sleep";

	py25q64: py25q64ha@0 {
		compatible = "jedec,spi-nor";
		status = "disabled";
		reg = <0>;
		spi-max-frequency = <133000000>;
		jedec-id = [85 20 17];
		sfdp-bfp = [
			e5 20 f9 ff /* DW0: 4KB Erase, Read Support */
			ff ff ff 03 /* DW1: Density 64Mbit */
			44 eb 08 6b /* DW2: 1-4-4 & 1-1-4 Fast Read Parameters */
			08 3b 80 bb /* DW3: 1-1-2 & 1-2-2 Fast Read Parameters */
			fe ff ff ff /* DW4: Read Support (4-4-4) */
			ff ff 00 ff /* DW5: Unused / 2-2-2 Parameters */
			ff ff 44 eb /* DW6: 4-4-4 Fast Read Parameters */
			0c 20 0f 52 /* DW7: Sector Type 1 (4KB, 20H), Type 2 (32KB, 52H) */
			10 d8 00 81 /* DW8: Sector Type 3 (64KB, D8H), Type 4 (00H, 81H) */
		];
		size = <0x8000000>;
		has-dpd;
		t-enter-dpd = <3000>;
		t-exit-dpd = <30000>;
		requires-ulbpr;
		use-fast-read;
		wp-gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
	};
};

&spi23 {
	status = "okay";
};

&uart21 {
	status = "okay";
};

&i2c22 {
	status = "okay";
};

&i2c30 {
	status = "okay";

	lsm6ds3tr_c: lsm6ds3tr-c@6a {
		compatible = "st,lsm6dsl";
		reg = <0x6a>;
		irq-gpios = <&gpio0 6 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};
};

&adc {
	status = "okay";
};

&adc {
	#address-cells = <1>;
	#size-cells = <0>;

	channel@0 {
		reg = <0>;
		zephyr,gain = "ADC_GAIN_1_4";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN0>;
		zephyr,resolution = <12>;
		zephyr,oversampling = <8>;
	};

	channel@1 {
		reg = <1>;
		zephyr,gain = "ADC_GAIN_1_4";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN1>;
		zephyr,resolution = <12>;
		zephyr,oversampling = <8>;
	};

	channel@2 {
		reg = <2>;
		zephyr,gain = "ADC_GAIN_1_4";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN2>;
		zephyr,resolution = <12>;
		zephyr,oversampling = <8>;
	};

	channel@3 {
		reg = <3>;
		zephyr,gain = "ADC_GAIN_1_4";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN3>;
		zephyr,resolution = <12>;
		zephyr,oversampling = <8>;
	};

	channel@4 {
		reg = <4>;
		zephyr,gain = "ADC_GAIN_1_4";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN4>;
		zephyr,resolution = <12>;
		zephyr,oversampling = <8>;
	};

	channel@5 {
		reg = <5>;
		zephyr,gain = "ADC_GAIN_1_4";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN5>;
		zephyr,resolution = <12>;
		zephyr,oversampling = <8>;
	};

	channel@6 {
		reg = <6>;
		zephyr,gain = "ADC_GAIN_1_4";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN6>;
		zephyr,resolution = <12>;
		zephyr,oversampling = <8>;
	};

	channel@7 {
		reg = <7>;
		zephyr,gain = "ADC_GAIN_1_4";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN7>;
		zephyr,resolution = <12>;
		zephyr,oversampling = <8>;
	};
};
