; this is DDR3-1333 
[dram_structure]
protocol = DDR3
bankgroups = 1
banks = 8
rows = 16384
columns = 1024
device_width = 16
BL=8

; timing units in tCK unless otherwise specified
[timing]
tCK = 1.5  ; nano sectons
AL = 0
CL = 10
CWL = 7
tRCD = 10
tRP = 10
tRAS = 24
; tRC = tRP + tRAS
tRFC = 74
tREFI = 5200  ; 7800 nano seconds
tRPRE = 1 
tWPRE = 1
tRRD_L = 4  ; for DDR3, there's no bankgroup, so just having a tXX_L would be sufficient, same applies for tWTR, tCCD
tWTR_L = 5 
tFAW = 20
tWR = 10
tCCD_L = 4
tRTP = 5
tXP = 4
tCKE = 4
tRTRS = 1
tCMD = 1

activation_window_depth = 4

[system]
channel_size = 1024  ; there will be 1 rank
channels = 1
bus_width = 64  ; some bus will be 128b
address_mapping = chrobabgraco
queue_structure = PER_BANK
queue_size = 16
req_buffering_enabled = true


[other]
validation_output =  ddr3_verification.log
epoch_period = 10000 ;aggregate output per this many cycles, set 0 to mute output

