VHDL projects:

from Logtel and Xilinx, Final project