{
  "Top": "yuv_filter",
  "RtlTop": "yuv_filter",
  "RtlPrefix": "",
  "RtlSubPrefix": "yuv_filter_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "58982432",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "58982432",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        }
      ]
    },
    "Y_scale": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Y_scale",
          "usage": "data",
          "direction": "in"
        }]
    },
    "U_scale": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "U_scale",
          "usage": "data",
          "direction": "in"
        }]
    },
    "V_scale": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "V_scale",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_csim -code_analyzer=0",
      "config_export -format=xo"
    ],
    "DirectiveTcl": [
      "set_directive_pipeline rgb2yuv\/RGB2YUV_LOOP_Y",
      "set_directive_pipeline yuv_scale\/YUV_SCALE_LOOP_Y",
      "set_directive_pipeline yuv2rgb\/YUV2RGB_LOOP_Y"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "yuv_filter"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "120228 ~ 17203513",
    "Latency": "120227"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "yuv_filter",
    "Version": "1.0",
    "DisplayName": "Yuv_filter",
    "Revision": "2113977593",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_yuv_filter_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/yuv_filter.c"],
    "TestBench": [
      "..\/..\/..\/..\/image_aux.c",
      "..\/..\/..\/..\/yuv_filter_test.c",
      "..\/..\/..\/..\/test_data"
    ],
    "Vhdl": [
      "impl\/vhdl\/yuv_filter_control_s_axi.vhd",
      "impl\/vhdl\/yuv_filter_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/yuv_filter_gmem_m_axi.vhd",
      "impl\/vhdl\/yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1.vhd",
      "impl\/vhdl\/yuv_filter_mac_muladd_8ns_7ns_16ns_16_4_1.vhd",
      "impl\/vhdl\/yuv_filter_mac_muladd_8ns_7s_16s_16_4_1.vhd",
      "impl\/vhdl\/yuv_filter_mac_muladd_8s_8s_18s_18_4_1.vhd",
      "impl\/vhdl\/yuv_filter_mac_muladd_9ns_8s_18s_18_4_1.vhd",
      "impl\/vhdl\/yuv_filter_mac_muladd_9s_8s_18s_18_4_1.vhd",
      "impl\/vhdl\/yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1.vhd",
      "impl\/vhdl\/yuv_filter_mul_8ns_8ns_15_1_1.vhd",
      "impl\/vhdl\/yuv_filter_mul_8ns_8s_16_1_1.vhd",
      "impl\/vhdl\/yuv_filter_mul_16ns_16ns_32_1_1.vhd",
      "impl\/vhdl\/yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/yuv_filter_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.vhd",
      "impl\/vhdl\/yuv_filter_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.vhd",
      "impl\/vhdl\/yuv_filter_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.vhd",
      "impl\/vhdl\/yuv_filter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/yuv_filter_control_s_axi.v",
      "impl\/verilog\/yuv_filter_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/yuv_filter_gmem_m_axi.v",
      "impl\/verilog\/yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1.v",
      "impl\/verilog\/yuv_filter_mac_muladd_8ns_7ns_16ns_16_4_1.v",
      "impl\/verilog\/yuv_filter_mac_muladd_8ns_7s_16s_16_4_1.v",
      "impl\/verilog\/yuv_filter_mac_muladd_8s_8s_18s_18_4_1.v",
      "impl\/verilog\/yuv_filter_mac_muladd_9ns_8s_18s_18_4_1.v",
      "impl\/verilog\/yuv_filter_mac_muladd_9s_8s_18s_18_4_1.v",
      "impl\/verilog\/yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1.v",
      "impl\/verilog\/yuv_filter_mul_8ns_8ns_15_1_1.v",
      "impl\/verilog\/yuv_filter_mul_8ns_8s_16_1_1.v",
      "impl\/verilog\/yuv_filter_mul_16ns_16ns_32_1_1.v",
      "impl\/verilog\/yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/yuv_filter_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.v",
      "impl\/verilog\/yuv_filter_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.v",
      "impl\/verilog\/yuv_filter_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.v",
      "impl\/verilog\/yuv_filter.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/yuv_filter_v1_0\/data\/yuv_filter.mdd",
      "impl\/misc\/drivers\/yuv_filter_v1_0\/data\/yuv_filter.tcl",
      "impl\/misc\/drivers\/yuv_filter_v1_0\/data\/yuv_filter.yaml",
      "impl\/misc\/drivers\/yuv_filter_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/yuv_filter_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/yuv_filter_v1_0\/src\/xyuv_filter.c",
      "impl\/misc\/drivers\/yuv_filter_v1_0\/src\/xyuv_filter.h",
      "impl\/misc\/drivers\/yuv_filter_v1_0\/src\/xyuv_filter_hw.h",
      "impl\/misc\/drivers\/yuv_filter_v1_0\/src\/xyuv_filter_linux.c",
      "impl\/misc\/drivers\/yuv_filter_v1_0\/src\/xyuv_filter_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/yuv_filter.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/yuv_filter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_channels_ch1_1",
          "access": "W",
          "description": "Data signal of in_channels_ch1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_channels_ch1",
              "access": "W",
              "description": "Bit 31 to 0 of in_channels_ch1"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_channels_ch1_2",
          "access": "W",
          "description": "Data signal of in_channels_ch1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_channels_ch1",
              "access": "W",
              "description": "Bit 63 to 32 of in_channels_ch1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in_channels_ch2_1",
          "access": "W",
          "description": "Data signal of in_channels_ch2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_channels_ch2",
              "access": "W",
              "description": "Bit 31 to 0 of in_channels_ch2"
            }]
        },
        {
          "offset": "0x20",
          "name": "in_channels_ch2_2",
          "access": "W",
          "description": "Data signal of in_channels_ch2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_channels_ch2",
              "access": "W",
              "description": "Bit 63 to 32 of in_channels_ch2"
            }]
        },
        {
          "offset": "0x28",
          "name": "in_channels_ch3_1",
          "access": "W",
          "description": "Data signal of in_channels_ch3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_channels_ch3",
              "access": "W",
              "description": "Bit 31 to 0 of in_channels_ch3"
            }]
        },
        {
          "offset": "0x2c",
          "name": "in_channels_ch3_2",
          "access": "W",
          "description": "Data signal of in_channels_ch3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_channels_ch3",
              "access": "W",
              "description": "Bit 63 to 32 of in_channels_ch3"
            }]
        },
        {
          "offset": "0x34",
          "name": "in_width_1",
          "access": "W",
          "description": "Data signal of in_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_width",
              "access": "W",
              "description": "Bit 31 to 0 of in_width"
            }]
        },
        {
          "offset": "0x38",
          "name": "in_width_2",
          "access": "W",
          "description": "Data signal of in_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_width",
              "access": "W",
              "description": "Bit 63 to 32 of in_width"
            }]
        },
        {
          "offset": "0x40",
          "name": "in_height_1",
          "access": "W",
          "description": "Data signal of in_height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_height",
              "access": "W",
              "description": "Bit 31 to 0 of in_height"
            }]
        },
        {
          "offset": "0x44",
          "name": "in_height_2",
          "access": "W",
          "description": "Data signal of in_height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_height",
              "access": "W",
              "description": "Bit 63 to 32 of in_height"
            }]
        },
        {
          "offset": "0x4c",
          "name": "out_channels_ch1_1",
          "access": "W",
          "description": "Data signal of out_channels_ch1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_channels_ch1",
              "access": "W",
              "description": "Bit 31 to 0 of out_channels_ch1"
            }]
        },
        {
          "offset": "0x50",
          "name": "out_channels_ch1_2",
          "access": "W",
          "description": "Data signal of out_channels_ch1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_channels_ch1",
              "access": "W",
              "description": "Bit 63 to 32 of out_channels_ch1"
            }]
        },
        {
          "offset": "0x58",
          "name": "out_channels_ch2_1",
          "access": "W",
          "description": "Data signal of out_channels_ch2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_channels_ch2",
              "access": "W",
              "description": "Bit 31 to 0 of out_channels_ch2"
            }]
        },
        {
          "offset": "0x5c",
          "name": "out_channels_ch2_2",
          "access": "W",
          "description": "Data signal of out_channels_ch2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_channels_ch2",
              "access": "W",
              "description": "Bit 63 to 32 of out_channels_ch2"
            }]
        },
        {
          "offset": "0x64",
          "name": "out_channels_ch3_1",
          "access": "W",
          "description": "Data signal of out_channels_ch3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_channels_ch3",
              "access": "W",
              "description": "Bit 31 to 0 of out_channels_ch3"
            }]
        },
        {
          "offset": "0x68",
          "name": "out_channels_ch3_2",
          "access": "W",
          "description": "Data signal of out_channels_ch3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_channels_ch3",
              "access": "W",
              "description": "Bit 63 to 32 of out_channels_ch3"
            }]
        },
        {
          "offset": "0x70",
          "name": "out_width_1",
          "access": "W",
          "description": "Data signal of out_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_width",
              "access": "W",
              "description": "Bit 31 to 0 of out_width"
            }]
        },
        {
          "offset": "0x74",
          "name": "out_width_2",
          "access": "W",
          "description": "Data signal of out_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_width",
              "access": "W",
              "description": "Bit 63 to 32 of out_width"
            }]
        },
        {
          "offset": "0x7c",
          "name": "out_height_1",
          "access": "W",
          "description": "Data signal of out_height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_height",
              "access": "W",
              "description": "Bit 31 to 0 of out_height"
            }]
        },
        {
          "offset": "0x80",
          "name": "out_height_2",
          "access": "W",
          "description": "Data signal of out_height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_height",
              "access": "W",
              "description": "Bit 63 to 32 of out_height"
            }]
        },
        {
          "offset": "0x88",
          "name": "Y_scale",
          "access": "W",
          "description": "Data signal of Y_scale",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Y_scale",
              "access": "W",
              "description": "Bit 7 to 0 of Y_scale"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x90",
          "name": "U_scale",
          "access": "W",
          "description": "Data signal of U_scale",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "U_scale",
              "access": "W",
              "description": "Bit 7 to 0 of U_scale"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x98",
          "name": "V_scale",
          "access": "W",
          "description": "Data signal of V_scale",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "V_scale",
              "access": "W",
              "description": "Bit 7 to 0 of V_scale"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "124",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "136",
          "argName": "Y_scale"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "144",
          "argName": "U_scale"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "152",
          "argName": "V_scale"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "16",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "16",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "16",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "yuv_filter",
      "BindInstances": "p_yuv_channels_ch1_U p_yuv_channels_ch2_U p_yuv_channels_ch3_U p_scale_channels_ch1_U p_scale_channels_ch2_U p_scale_channels_ch3_U icmp_ln75_fu_430_p2 mul_16ns_16ns_32_1_1_U51 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y",
          "InstanceName": "grp_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_315",
          "BindInstances": "icmp_ln75_fu_275_p2 add_ln75_1_fu_280_p2 add_ln75_fu_292_p2 icmp_ln78_fu_298_p2 select_ln60_fu_303_p3 select_ln75_fu_311_p3 add_ln86_1_fu_343_p2 add_ln86_fu_372_p2 lshr_ln80_fu_503_p2 lshr_ln81_fu_527_p2 lshr_ln82_fu_547_p2 add_ln83_3_fu_580_p2 mac_muladd_8ns_5ns_8ns_13_4_1_U5 add_ln83_4_fu_745_p2 mac_muladd_8ns_5ns_8ns_13_4_1_U5 Y_fu_792_p2 mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_7s_16s_16_4_1_U3 mac_muladd_8ns_7s_16s_16_4_1_U3 mac_muladd_8ns_7s_16s_16_4_1_U3 add_ln84_2_fu_619_p2 xor_ln84_fu_684_p2 mul_8ns_8s_16_1_1_U2 sub_ln85_fu_651_p2 mac_muladd_8ns_7ns_16ns_16_4_1_U4 mac_muladd_8ns_7ns_16ns_16_4_1_U4 mac_muladd_8ns_7ns_16ns_16_4_1_U4 add_ln85_2_fu_700_p2 xor_ln85_fu_779_p2 add_ln78_fu_482_p2"
        },
        {
          "ModuleName": "yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y",
          "InstanceName": "grp_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_329",
          "BindInstances": "icmp_ln155_fu_220_p2 add_ln155_1_fu_226_p2 add_ln155_fu_243_p2 icmp_ln158_fu_249_p2 select_ln144_fu_254_p3 select_ln155_fu_262_p3 mul_8ns_8ns_15_1_1_U19 mul_8ns_8ns_15_1_1_U20 mul_8ns_8ns_15_1_1_U21 add_ln158_fu_310_p2"
        },
        {
          "ModuleName": "yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y",
          "InstanceName": "grp_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_344",
          "BindInstances": "icmp_ln115_fu_286_p2 add_ln115_1_fu_291_p2 add_ln115_fu_303_p2 icmp_ln118_fu_309_p2 select_ln98_fu_314_p3 select_ln115_fu_322_p3 add_ln120_1_fu_354_p2 add_ln120_fu_377_p2 C_fu_403_p2 xor_ln124_fu_463_p2 xor_ln125_fu_437_p2 mac_muladd_9s_9ns_8ns_18_4_1_U34 mac_muladd_9s_9ns_8ns_18_4_1_U34 mac_muladd_9ns_8s_18s_18_4_1_U35 mac_muladd_9ns_8s_18s_18_4_1_U35 icmp_ln126_fu_652_p2 select_ln126_fu_674_p3 or_ln126_fu_682_p2 R_fu_688_p3 mac_muladd_9s_8s_18s_18_4_1_U36 mac_muladd_9s_8s_18s_18_4_1_U36 mac_muladd_8s_8s_18s_18_4_1_U37 mac_muladd_8s_8s_18s_18_4_1_U37 mac_muladd_9s_8s_18s_18_4_1_U36 mac_muladd_8s_8s_18s_18_4_1_U37 icmp_ln127_fu_731_p2 select_ln127_fu_762_p3 or_ln127_fu_769_p2 G_fu_774_p3 icmp_ln128_fu_696_p2 select_ln128_fu_828_p3 or_ln128_fu_835_p2 B_fu_840_p3 shl_ln129_fu_498_p2 shl_ln129_2_fu_716_p2 shl_ln130_fu_740_p2 shl_ln130_2_fu_797_p2 shl_ln131_fu_806_p2 shl_ln131_2_fu_863_p2 add_ln118_fu_389_p2"
        }
      ]
    },
    "Info": {
      "yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "yuv_filter": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y": {
        "Latency": {
          "LatencyBest": "120079",
          "LatencyAvg": "2353279",
          "LatencyWorst": "7372879",
          "PipelineIIMin": "120003",
          "PipelineIIMax": "7372803",
          "PipelineII": "120003 ~ 7372803",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y",
            "TripCount": "",
            "LatencyMin": "120077",
            "LatencyMax": "7372877",
            "Latency": "120077 ~ 7372877",
            "PipelineII": "3",
            "PipelineDepth": "81"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "887",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1567",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y": {
        "Latency": {
          "LatencyBest": "40006",
          "LatencyAvg": "784406",
          "LatencyWorst": "2457606",
          "PipelineIIMin": "40001",
          "PipelineIIMax": "2457601",
          "PipelineII": "40001 ~ 2457601",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.960"
        },
        "Loops": [{
            "Name": "YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y",
            "TripCount": "",
            "LatencyMin": "40004",
            "LatencyMax": "2457604",
            "Latency": "40004 ~ 2457604",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "255",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "434",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y": {
        "Latency": {
          "LatencyBest": "120078",
          "LatencyAvg": "2353278",
          "LatencyWorst": "7372878",
          "PipelineIIMin": "120003",
          "PipelineIIMax": "7372803",
          "PipelineII": "120003 ~ 7372803",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y",
            "TripCount": "",
            "LatencyMin": "120076",
            "LatencyMax": "7372876",
            "Latency": "120076 ~ 7372876",
            "PipelineII": "3",
            "PipelineDepth": "80"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "669",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "yuv_filter": {
        "Latency": {
          "LatencyBest": "120227",
          "LatencyAvg": "3922270",
          "LatencyWorst": "17203512",
          "PipelineIIMin": "120228",
          "PipelineIIMax": "17203513",
          "PipelineII": "120228 ~ 17203513",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "12291",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4389",
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "4525",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "6994",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-02 09:53:39 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
