

================================================================
== Vivado HLS Report for 'main'
================================================================
* Date:           Fri Dec 13 12:54:22 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fractale_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.165|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  401|    2|  401|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_convergence_fu_102  |convergence  |    1|  400|    1|  400|   none  |
        |grp_dimage_fu_124       |dimage       |    1|    2|    1|    2|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|       5|     18|
|Instance         |        0|      -|     445|   1994|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     450|   2012|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF |  LUT |
    +------------------------+-------------+---------+-------+-----+------+
    |grp_convergence_fu_102  |convergence  |        0|      0|  419|  1960|
    |grp_dimage_fu_124       |dimage       |        0|      0|   26|    34|
    +------------------------+-------------+---------+-------+-----+------+
    |Total                   |             |        0|      0|  445|  1994|
    +------------------------+-------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+---+----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+------+-----+---------+
    |sc_fifo_chn_1_fifo_U  |        0|  5|  18|     1|    8|        8|
    +----------------------+---------+---+----+------+-----+---------+
    |Total                 |        0|  5|  18|     1|    8|        8|
    +----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|clk       |  in |    1| ap_ctrl_hs |  main::main  | return value |
|reset     |  in |    1| ap_ctrl_hs |  main::main  | return value |
|x         | out |   10|   ap_vld   |       x      |    pointer   |
|y         | out |    9|   ap_vld   |       y      |    pointer   |
|couleur   | out |   12|   ap_vld   |    couleur   |    pointer   |
|zoom      |  in |   32|   ap_none  |     zoom     |    pointer   |
|offset_X  |  in |   32|   ap_none  |   offset_X   |    pointer   |
|offset_Y  |  in |   32|   ap_none  |   offset_Y   |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call void @"convergence::convergence.1"(i1* %clk_form, i1* %reset_form, float* %zoom_form, float* %offset_X_form, float* %offset_Y_form, i8* %sc_fifo_chn_1_form3, i10* %x_form, i9* %y_form)" [fractale_hls/src/convergence.h:23->fractale_hls/src/main.cpp:22]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "call void @"dimage::dimage.1"(i1* %clk_form1, i1* %reset_form2, i8* %sc_fifo_chn_1_form, i12* %couleur_form)" [fractale_hls/src/image.h:19->fractale_hls/src/main.cpp:22]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sc_fifo_chn_1_form, [8 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str23, [1 x i8]* @p_str23, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str23)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sc_fifo_chn_1_form3, [8 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str23, [1 x i8]* @p_str23, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str23)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !168"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !172"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %x), !map !176"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y), !map !180"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %couleur), !map !184"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sc_fifo_chn_1), !map !188"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %zoom), !map !192"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %offset_X), !map !196"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %offset_Y), !map !200"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form), !map !204"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form), !map !208"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %zoom_form), !map !212"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %offset_X_form), !map !216"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %offset_Y_form), !map !220"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sc_fifo_chn_1_form3), !map !224"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %x_form), !map !228"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_form), !map !232"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form1), !map !236"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form2), !map !240"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sc_fifo_chn_1_form), !map !244"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %couleur_form), !map !248"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str23, i32 1, [1 x i8]* @p_str23, [12 x i8]* @p_str24, i32 1, i32 1, i8* %sc_fifo_chn_1, i8* %sc_fifo_chn_1) nounwind" [fractale_hls/src/main.cpp:22]   --->   Operation 28 'specchannel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sc_fifo_chn_1, [8 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str23, [1 x i8]* @p_str23, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str23) nounwind" [fractale_hls/src/main.cpp:22]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call void @"convergence::convergence.1"(i1* %clk_form, i1* %reset_form, float* %zoom_form, float* %offset_X_form, float* %offset_Y_form, i8* %sc_fifo_chn_1_form3, i10* %x_form, i9* %y_form)" [fractale_hls/src/convergence.h:23->fractale_hls/src/main.cpp:22]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "call void @"dimage::dimage.1"(i1* %clk_form1, i1* %reset_form2, i8* %sc_fifo_chn_1_form, i12* %couleur_form)" [fractale_hls/src/image.h:19->fractale_hls/src/main.cpp:22]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @p_str6, [5 x i8]* @p_str6) nounwind" [fractale_hls/src/main.cpp:23]   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str6, i32 0, [7 x i8]* @p_str7, [4 x i8]* @p_str8, i32 0, i32 0, i1* %clk) nounwind" [fractale_hls/src/main.cpp:24]   --->   Operation 33 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str6, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str9, i32 0, i32 0, i1* %reset) nounwind" [fractale_hls/src/main.cpp:25]   --->   Operation 34 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str6, i32 1, [14 x i8]* @p_str10, [2 x i8]* @p_str11, i32 0, i32 0, i10* %x) nounwind" [fractale_hls/src/main.cpp:26]   --->   Operation 35 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str6, i32 1, [13 x i8]* @p_str12, [2 x i8]* @p_str13, i32 0, i32 0, i9* %y) nounwind" [fractale_hls/src/main.cpp:27]   --->   Operation 36 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str6, i32 1, [14 x i8]* @p_str14, [8 x i8]* @p_str15, i32 0, i32 0, i12* %couleur) nounwind" [fractale_hls/src/main.cpp:28]   --->   Operation 37 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str6, i32 0, [8 x i8]* @p_str16, [5 x i8]* @p_str17, i32 0, i32 0, float* %zoom) nounwind" [fractale_hls/src/main.cpp:29]   --->   Operation 38 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str6, i32 0, [8 x i8]* @p_str16, [9 x i8]* @p_str18, i32 0, i32 0, float* %offset_X) nounwind" [fractale_hls/src/main.cpp:30]   --->   Operation 39 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str6, i32 0, [8 x i8]* @p_str16, [9 x i8]* @p_str19, i32 0, i32 0, float* %offset_Y) nounwind" [fractale_hls/src/main.cpp:31]   --->   Operation 40 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form, i1* %clk) nounwind" [fractale_hls/src/main.cpp:32]   --->   Operation 41 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form1, i1* %clk) nounwind" [fractale_hls/src/main.cpp:33]   --->   Operation 42 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form, i1* %reset) nounwind" [fractale_hls/src/main.cpp:34]   --->   Operation 43 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form2, i1* %reset) nounwind" [fractale_hls/src/main.cpp:35]   --->   Operation 44 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %sc_fifo_chn_1_form, i8* %sc_fifo_chn_1) nounwind" [fractale_hls/src/main.cpp:36]   --->   Operation 45 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i12* %couleur_form, i12* %couleur) nounwind" [fractale_hls/src/main.cpp:37]   --->   Operation 46 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %zoom_form, float* %zoom) nounwind" [fractale_hls/src/main.cpp:38]   --->   Operation 47 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %offset_X_form, float* %offset_X) nounwind" [fractale_hls/src/main.cpp:39]   --->   Operation 48 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %offset_Y_form, float* %offset_Y) nounwind" [fractale_hls/src/main.cpp:40]   --->   Operation 49 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %sc_fifo_chn_1_form3, i8* %sc_fifo_chn_1) nounwind" [fractale_hls/src/main.cpp:41]   --->   Operation 50 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i10* %x_form, i10* %x) nounwind" [fractale_hls/src/main.cpp:42]   --->   Operation 51 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i9* %y_form, i9* %y) nounwind" [fractale_hls/src/main.cpp:43]   --->   Operation 52 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [fractale_hls/src/main.cpp:40]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ couleur]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sc_fifo_chn_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ zoom]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset_X]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset_Y]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clk_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zoom_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset_X_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset_Y_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sc_fifo_chn_1_form3]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ clk_form1]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form2]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sc_fifo_chn_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ couleur_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ convergence_ssdm_thread_M_do_convergence]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dimage_ssdm_thread_M_do_image]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ color]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5  (specinterface) [ 000]
StgValue_6  (specinterface) [ 000]
StgValue_7  (specbitsmap  ) [ 000]
StgValue_8  (specbitsmap  ) [ 000]
StgValue_9  (specbitsmap  ) [ 000]
StgValue_10 (specbitsmap  ) [ 000]
StgValue_11 (specbitsmap  ) [ 000]
StgValue_12 (specbitsmap  ) [ 000]
StgValue_13 (specbitsmap  ) [ 000]
StgValue_14 (specbitsmap  ) [ 000]
StgValue_15 (specbitsmap  ) [ 000]
StgValue_16 (specbitsmap  ) [ 000]
StgValue_17 (specbitsmap  ) [ 000]
StgValue_18 (specbitsmap  ) [ 000]
StgValue_19 (specbitsmap  ) [ 000]
StgValue_20 (specbitsmap  ) [ 000]
StgValue_21 (specbitsmap  ) [ 000]
StgValue_22 (specbitsmap  ) [ 000]
StgValue_23 (specbitsmap  ) [ 000]
StgValue_24 (specbitsmap  ) [ 000]
StgValue_25 (specbitsmap  ) [ 000]
StgValue_26 (specbitsmap  ) [ 000]
StgValue_27 (specbitsmap  ) [ 000]
StgValue_28 (specchannel  ) [ 000]
StgValue_29 (specinterface) [ 000]
StgValue_30 (call         ) [ 000]
StgValue_31 (call         ) [ 000]
StgValue_32 (spectopmodule) [ 000]
StgValue_33 (specport     ) [ 000]
StgValue_34 (specport     ) [ 000]
StgValue_35 (specport     ) [ 000]
StgValue_36 (specport     ) [ 000]
StgValue_37 (specport     ) [ 000]
StgValue_38 (specport     ) [ 000]
StgValue_39 (specport     ) [ 000]
StgValue_40 (specport     ) [ 000]
StgValue_41 (specportmap  ) [ 000]
StgValue_42 (specportmap  ) [ 000]
StgValue_43 (specportmap  ) [ 000]
StgValue_44 (specportmap  ) [ 000]
StgValue_45 (specportmap  ) [ 000]
StgValue_46 (specportmap  ) [ 000]
StgValue_47 (specportmap  ) [ 000]
StgValue_48 (specportmap  ) [ 000]
StgValue_49 (specportmap  ) [ 000]
StgValue_50 (specportmap  ) [ 000]
StgValue_51 (specportmap  ) [ 000]
StgValue_52 (specportmap  ) [ 000]
StgValue_53 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="couleur">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="couleur"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sc_fifo_chn_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_fifo_chn_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zoom">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="zoom"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="offset_X">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_X"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="offset_Y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_Y"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="clk_form">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_form"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reset_form">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="zoom_form">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zoom_form"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="offset_X_form">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_X_form"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="offset_Y_form">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_Y_form"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sc_fifo_chn_1_form3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_fifo_chn_1_form3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_form">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_form"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="y_form">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_form"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="clk_form1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_form1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="reset_form2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sc_fifo_chn_1_form">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_fifo_chn_1_form"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="couleur_form">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="couleur_form"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="convergence_ssdm_thread_M_do_convergence">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convergence_ssdm_thread_M_do_convergence"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dimage_ssdm_thread_M_do_image">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dimage_ssdm_thread_M_do_image"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="color">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convergence::convergence.1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dimage::dimage.1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPortMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="grp_convergence_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="32" slack="0"/>
<pin id="107" dir="0" index="4" bw="32" slack="0"/>
<pin id="108" dir="0" index="5" bw="32" slack="0"/>
<pin id="109" dir="0" index="6" bw="8" slack="0"/>
<pin id="110" dir="0" index="7" bw="10" slack="0"/>
<pin id="111" dir="0" index="8" bw="9" slack="0"/>
<pin id="112" dir="0" index="9" bw="1" slack="0"/>
<pin id="113" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_dimage_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="8" slack="0"/>
<pin id="129" dir="0" index="4" bw="12" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="12" slack="0"/>
<pin id="132" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="102" pin=8"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="102" pin=9"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="124" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sc_fifo_chn_1_form3 | {1 2 }
	Port: x_form | {1 2 }
	Port: y_form | {1 2 }
	Port: couleur_form | {1 2 }
 - Input state : 
	Port: main::main : zoom_form | {1 2 }
	Port: main::main : offset_X_form | {1 2 }
	Port: main::main : offset_Y_form | {1 2 }
	Port: main::main : sc_fifo_chn_1_form | {1 2 }
	Port: main::main : convergence_ssdm_thread_M_do_convergence | {1 2 }
	Port: main::main : dimage_ssdm_thread_M_do_image | {1 2 }
	Port: main::main : color | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   | grp_convergence_fu_102 |    0    |  4.471  |    1    |    76   |
|          |    grp_dimage_fu_124   |    0    |  1.664  |    19   |    19   |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    0    |  6.135  |    20   |    95   |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|color|    0   |   12   |   10   |
+-----+--------+--------+--------+
|Total|    0   |   12   |   10   |
+-----+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    6   |   20   |   95   |
|   Memory  |    0   |    -   |   12   |   10   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   32   |   105  |
+-----------+--------+--------+--------+--------+
