Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr 11 18:32:42 2021
| Host         : AERO-15X running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAController_control_sets_placed.rpt
| Design       : VGAController
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           20 |
| No           | No                    | Yes                    |              19 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              49 |           16 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------------+------------------+------------------+----------------+--------------+
|  yCoord0_BUFG   |                               |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | myInterface/n_reg             |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  |                               | keyReset_reg_n_0 |                2 |              9 |         4.50 |
|  yCoord0_BUFG   | myInterface/E[0]              |                  |                3 |              9 |         3.00 |
|  clk25          |                               | reset_IBUF       |                4 |             10 |         2.50 |
|  clk25          | Display/vPos                  | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG  | myInterface/d_reg[10]_i_1_n_0 | keyReset_reg_n_0 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG  |                               |                  |                7 |             11 |         1.57 |
|  coordToUseY__0 |                               |                  |               12 |             18 |         1.50 |
|  yCoord0_BUFG   | myInterface/d_reg_reg[5]_0[0] |                  |               12 |             36 |         3.00 |
+-----------------+-------------------------------+------------------+------------------+----------------+--------------+


