Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 13 18:55:16 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.350        0.000                      0                  358        0.177        0.000                      0                  358        3.000        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       21.350        0.000                      0                  358        0.177        0.000                      0                  358       19.363        0.000                       0                   238  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.350ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.227ns  (logic 10.022ns (54.984%)  route 8.205ns (45.016%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.095 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.751    -1.001    graph_inst/ball_inst/clk_out1
    SLICE_X21Y7          FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.545 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=9, routed)           0.922     0.377    graph_inst/ball_inst/ba_bb3__4_0[0]
    SLICE_X16Y8          LUT2 (Prop_lut2_I0_O)        0.124     0.501 r  graph_inst/ball_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.501    graph_inst/ball_inst/i__carry_i_4__3_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.014 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.014    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.131 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.131    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.370 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.970     2.340    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213     6.553 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.555    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.073 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.512     9.585    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.709 r  graph_inst/ball_inst/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.709    graph_inst/ball_inst/i__carry_i_3__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.242 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.242    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.461 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.697    11.158    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.295    11.453 r  graph_inst/ball_inst/ba_bb2_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.453    graph_inst/ball_inst/ba_bb2_carry__4_i_4_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.985 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.985    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.224 f  graph_inst/ball_inst/ba_bb2_carry__5/O[2]
                         net (fo=1, routed)           0.794    13.017    graph_inst/ball_inst/ba_bb2[26]
    SLICE_X15Y16         LUT4 (Prop_lut4_I2_O)        0.302    13.319 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.814    14.133    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.146    14.279 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.623    14.903    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.328    15.231 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.872    17.102    graph_inst/ball_inst/collision_reg_1
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.124    17.226 r  graph_inst/ball_inst/dax1[1]_i_1/O
                         net (fo=1, routed)           0.000    17.226    graph_inst/ball_inst/dax1[1]_i_1_n_0
    SLICE_X14Y9          FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.575    38.095    graph_inst/ball_inst/clk_out1
    SLICE_X14Y9          FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/C
                         clock pessimism              0.569    38.663    
                         clock uncertainty           -0.164    38.500    
    SLICE_X14Y9          FDCE (Setup_fdce_C_D)        0.077    38.577    graph_inst/ball_inst/dax1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                         -17.226    
  -------------------------------------------------------------------
                         slack                                 21.350    

Slack (MET) :             21.740ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.839ns  (logic 10.022ns (56.181%)  route 7.817ns (43.819%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.096 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.751    -1.001    graph_inst/ball_inst/clk_out1
    SLICE_X21Y7          FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.545 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=9, routed)           0.922     0.377    graph_inst/ball_inst/ba_bb3__4_0[0]
    SLICE_X16Y8          LUT2 (Prop_lut2_I0_O)        0.124     0.501 r  graph_inst/ball_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.501    graph_inst/ball_inst/i__carry_i_4__3_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.014 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.014    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.131 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.131    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.370 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.970     2.340    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213     6.553 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.555    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.073 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.512     9.585    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.709 r  graph_inst/ball_inst/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.709    graph_inst/ball_inst/i__carry_i_3__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.242 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.242    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.461 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.697    11.158    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.295    11.453 r  graph_inst/ball_inst/ba_bb2_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.453    graph_inst/ball_inst/ba_bb2_carry__4_i_4_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.985 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.985    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.224 f  graph_inst/ball_inst/ba_bb2_carry__5/O[2]
                         net (fo=1, routed)           0.794    13.017    graph_inst/ball_inst/ba_bb2[26]
    SLICE_X15Y16         LUT4 (Prop_lut4_I2_O)        0.302    13.319 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.814    14.133    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.146    14.279 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.623    14.903    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.328    15.231 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.484    16.714    graph_inst/ball_inst/collision_reg_1
    SLICE_X14Y8          LUT6 (Prop_lut6_I1_O)        0.124    16.838 r  graph_inst/ball_inst/dax1[0]_i_1/O
                         net (fo=1, routed)           0.000    16.838    graph_inst/ball_inst/dax1[0]_i_1_n_0
    SLICE_X14Y8          FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.576    38.096    graph_inst/ball_inst/clk_out1
    SLICE_X14Y8          FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/C
                         clock pessimism              0.569    38.664    
                         clock uncertainty           -0.164    38.501    
    SLICE_X14Y8          FDCE (Setup_fdce_C_D)        0.077    38.578    graph_inst/ball_inst/dax1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                         -16.838    
  -------------------------------------------------------------------
                         slack                                 21.740    

Slack (MET) :             22.076ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dbx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.500ns  (logic 10.022ns (57.268%)  route 7.478ns (42.732%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.094 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.751    -1.001    graph_inst/ball_inst/clk_out1
    SLICE_X21Y7          FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.545 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=9, routed)           0.922     0.377    graph_inst/ball_inst/ba_bb3__4_0[0]
    SLICE_X16Y8          LUT2 (Prop_lut2_I0_O)        0.124     0.501 r  graph_inst/ball_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.501    graph_inst/ball_inst/i__carry_i_4__3_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.014 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.014    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.131 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.131    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.370 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.970     2.340    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213     6.553 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.555    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.073 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.512     9.585    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.709 r  graph_inst/ball_inst/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.709    graph_inst/ball_inst/i__carry_i_3__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.242 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.242    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.461 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.697    11.158    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.295    11.453 r  graph_inst/ball_inst/ba_bb2_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.453    graph_inst/ball_inst/ba_bb2_carry__4_i_4_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.985 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.985    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.224 f  graph_inst/ball_inst/ba_bb2_carry__5/O[2]
                         net (fo=1, routed)           0.794    13.017    graph_inst/ball_inst/ba_bb2[26]
    SLICE_X15Y16         LUT4 (Prop_lut4_I2_O)        0.302    13.319 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.814    14.133    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.146    14.279 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.623    14.903    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.328    15.231 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.145    16.376    graph_inst/ball_inst/collision_reg_1
    SLICE_X22Y8          LUT5 (Prop_lut5_I2_O)        0.124    16.500 r  graph_inst/ball_inst/dbx[1]_i_1/O
                         net (fo=1, routed)           0.000    16.500    graph_inst/ball_inst/dbx[1]_i_1_n_0
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/dbx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.574    38.094    graph_inst/ball_inst/clk_out1
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/dbx_reg[1]/C
                         clock pessimism              0.569    38.662    
                         clock uncertainty           -0.164    38.499    
    SLICE_X22Y8          FDCE (Setup_fdce_C_D)        0.077    38.576    graph_inst/ball_inst/dbx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                         -16.500    
  -------------------------------------------------------------------
                         slack                                 22.076    

Slack (MET) :             22.100ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dby_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.474ns  (logic 10.022ns (57.354%)  route 7.452ns (42.646%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.092 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.751    -1.001    graph_inst/ball_inst/clk_out1
    SLICE_X21Y7          FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.545 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=9, routed)           0.922     0.377    graph_inst/ball_inst/ba_bb3__4_0[0]
    SLICE_X16Y8          LUT2 (Prop_lut2_I0_O)        0.124     0.501 r  graph_inst/ball_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.501    graph_inst/ball_inst/i__carry_i_4__3_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.014 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.014    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.131 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.131    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.370 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.970     2.340    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213     6.553 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.555    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.073 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.512     9.585    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.709 r  graph_inst/ball_inst/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.709    graph_inst/ball_inst/i__carry_i_3__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.242 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.242    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.461 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.697    11.158    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.295    11.453 r  graph_inst/ball_inst/ba_bb2_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.453    graph_inst/ball_inst/ba_bb2_carry__4_i_4_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.985 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.985    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.224 f  graph_inst/ball_inst/ba_bb2_carry__5/O[2]
                         net (fo=1, routed)           0.794    13.017    graph_inst/ball_inst/ba_bb2[26]
    SLICE_X15Y16         LUT4 (Prop_lut4_I2_O)        0.302    13.319 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.814    14.133    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.146    14.279 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.623    14.903    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.328    15.231 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.119    16.349    graph_inst/ball_inst/collision_reg_1
    SLICE_X22Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.473 r  graph_inst/ball_inst/dby[1]_i_1/O
                         net (fo=1, routed)           0.000    16.473    graph_inst/ball_inst/dby[1]_i_1_n_0
    SLICE_X22Y11         FDPE                                         r  graph_inst/ball_inst/dby_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.572    38.092    graph_inst/ball_inst/clk_out1
    SLICE_X22Y11         FDPE                                         r  graph_inst/ball_inst/dby_reg[1]/C
                         clock pessimism              0.569    38.660    
                         clock uncertainty           -0.164    38.497    
    SLICE_X22Y11         FDPE (Setup_fdpe_C_D)        0.077    38.574    graph_inst/ball_inst/dby_reg[1]
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                         -16.473    
  -------------------------------------------------------------------
                         slack                                 22.100    

Slack (MET) :             22.712ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.863ns  (logic 10.022ns (59.431%)  route 6.841ns (40.569%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 38.093 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.751    -1.001    graph_inst/ball_inst/clk_out1
    SLICE_X21Y7          FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.545 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=9, routed)           0.922     0.377    graph_inst/ball_inst/ba_bb3__4_0[0]
    SLICE_X16Y8          LUT2 (Prop_lut2_I0_O)        0.124     0.501 r  graph_inst/ball_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.501    graph_inst/ball_inst/i__carry_i_4__3_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.014 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.014    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.131 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.131    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.370 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.970     2.340    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213     6.553 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.555    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.073 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.512     9.585    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.709 r  graph_inst/ball_inst/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.709    graph_inst/ball_inst/i__carry_i_3__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.242 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.242    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.461 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.697    11.158    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.295    11.453 r  graph_inst/ball_inst/ba_bb2_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.453    graph_inst/ball_inst/ba_bb2_carry__4_i_4_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.985 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.985    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.224 f  graph_inst/ball_inst/ba_bb2_carry__5/O[2]
                         net (fo=1, routed)           0.794    13.017    graph_inst/ball_inst/ba_bb2[26]
    SLICE_X15Y16         LUT4 (Prop_lut4_I2_O)        0.302    13.319 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.814    14.133    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.146    14.279 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.623    14.903    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.328    15.231 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.508    15.739    graph_inst/ball_inst/collision_reg_1
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.863 r  graph_inst/ball_inst/day1[0]_i_1/O
                         net (fo=1, routed)           0.000    15.863    graph_inst/ball_inst/day1[0]_i_1_n_0
    SLICE_X16Y12         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.573    38.093    graph_inst/ball_inst/clk_out1
    SLICE_X16Y12         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/C
                         clock pessimism              0.569    38.661    
                         clock uncertainty           -0.164    38.498    
    SLICE_X16Y12         FDCE (Setup_fdce_C_D)        0.077    38.575    graph_inst/ball_inst/day1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                 22.712    

Slack (MET) :             22.719ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 10.022ns (59.442%)  route 6.838ns (40.558%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 38.093 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.751    -1.001    graph_inst/ball_inst/clk_out1
    SLICE_X21Y7          FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.545 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=9, routed)           0.922     0.377    graph_inst/ball_inst/ba_bb3__4_0[0]
    SLICE_X16Y8          LUT2 (Prop_lut2_I0_O)        0.124     0.501 r  graph_inst/ball_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.501    graph_inst/ball_inst/i__carry_i_4__3_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.014 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.014    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.131 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.131    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.370 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.970     2.340    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213     6.553 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.555    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.073 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.512     9.585    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.709 r  graph_inst/ball_inst/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.709    graph_inst/ball_inst/i__carry_i_3__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.242 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.242    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.461 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.697    11.158    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.295    11.453 r  graph_inst/ball_inst/ba_bb2_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.453    graph_inst/ball_inst/ba_bb2_carry__4_i_4_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.985 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.985    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.224 f  graph_inst/ball_inst/ba_bb2_carry__5/O[2]
                         net (fo=1, routed)           0.794    13.017    graph_inst/ball_inst/ba_bb2[26]
    SLICE_X15Y16         LUT4 (Prop_lut4_I2_O)        0.302    13.319 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.814    14.133    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.146    14.279 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.623    14.903    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.328    15.231 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.505    15.736    graph_inst/ball_inst/collision_reg_1
    SLICE_X16Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.860 r  graph_inst/ball_inst/day1[1]_i_1/O
                         net (fo=1, routed)           0.000    15.860    graph_inst/ball_inst/day1[1]_i_1_n_0
    SLICE_X16Y12         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.573    38.093    graph_inst/ball_inst/clk_out1
    SLICE_X16Y12         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/C
                         clock pessimism              0.569    38.661    
                         clock uncertainty           -0.164    38.498    
    SLICE_X16Y12         FDCE (Setup_fdce_C_D)        0.081    38.579    graph_inst/ball_inst/day1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 22.719    

Slack (MET) :             22.845ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/collision_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.681ns  (logic 10.022ns (60.080%)  route 6.659ns (39.920%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.092 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.751    -1.001    graph_inst/ball_inst/clk_out1
    SLICE_X21Y7          FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.545 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=9, routed)           0.922     0.377    graph_inst/ball_inst/ba_bb3__4_0[0]
    SLICE_X16Y8          LUT2 (Prop_lut2_I0_O)        0.124     0.501 r  graph_inst/ball_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.501    graph_inst/ball_inst/i__carry_i_4__3_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.014 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.014    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.131 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.131    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.370 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.970     2.340    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213     6.553 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.555    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.073 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.512     9.585    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.709 r  graph_inst/ball_inst/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.709    graph_inst/ball_inst/i__carry_i_3__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.242 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.242    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.461 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.697    11.158    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.295    11.453 r  graph_inst/ball_inst/ba_bb2_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.453    graph_inst/ball_inst/ba_bb2_carry__4_i_4_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.985 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.985    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.224 f  graph_inst/ball_inst/ba_bb2_carry__5/O[2]
                         net (fo=1, routed)           0.794    13.017    graph_inst/ball_inst/ba_bb2[26]
    SLICE_X15Y16         LUT4 (Prop_lut4_I2_O)        0.302    13.319 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.814    14.133    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.146    14.279 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.623    14.903    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.328    15.231 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.326    15.556    graph_inst/ball_inst/collision_reg_1
    SLICE_X15Y13         LUT5 (Prop_lut5_I1_O)        0.124    15.680 r  graph_inst/ball_inst/collision_i_1/O
                         net (fo=1, routed)           0.000    15.680    graph_inst/ball_inst/collision_i_1_n_0
    SLICE_X15Y13         FDCE                                         r  graph_inst/ball_inst/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.572    38.092    graph_inst/ball_inst/clk_out1
    SLICE_X15Y13         FDCE                                         r  graph_inst/ball_inst/collision_reg/C
                         clock pessimism              0.569    38.660    
                         clock uncertainty           -0.164    38.497    
    SLICE_X15Y13         FDCE (Setup_fdce_C_D)        0.029    38.526    graph_inst/ball_inst/collision_reg
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 22.845    

Slack (MET) :             28.981ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 1.492ns (14.795%)  route 8.592ns (85.205%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.175 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.742    -1.010    sync_inst/clk_out1
    SLICE_X26Y12         FDRE                                         r  sync_inst/c_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.492 f  sync_inst/c_v_reg[6]/Q
                         net (fo=30, routed)          1.480     0.988    sync_inst/c_v_reg_n_0_[6]
    SLICE_X25Y11         LUT5 (Prop_lut5_I2_O)        0.152     1.140 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.609     1.750    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I4_O)        0.326     2.076 r  sync_inst/cay[9]_i_2/O
                         net (fo=2, routed)           0.998     3.074    sync_inst/cay[9]_i_2_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.198 r  sync_inst/cay[9]_i_1/O
                         net (fo=57, routed)          3.356     6.554    sync_inst/refr_tick1
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.678 r  sync_inst/cnt2[6]_i_1/O
                         net (fo=9, routed)           0.316     6.994    debounce_inst/c_h_reg[6][0]
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.118 r  debounce_inst/cnt1[5]_i_2/O
                         net (fo=10, routed)          1.077     8.195    graph_inst/ball_inst/cnt1
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     8.319 r  graph_inst/ball_inst/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.756     9.075    graph_inst/ball_inst/cnt1[5]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  graph_inst/ball_inst/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.655    38.175    graph_inst/ball_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  graph_inst/ball_inst/cnt1_reg[0]/C
                         clock pessimism              0.569    38.743    
                         clock uncertainty           -0.164    38.580    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.524    38.056    graph_inst/ball_inst/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.056    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 28.981    

Slack (MET) :             28.981ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 1.492ns (14.795%)  route 8.592ns (85.205%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.175 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.742    -1.010    sync_inst/clk_out1
    SLICE_X26Y12         FDRE                                         r  sync_inst/c_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.492 f  sync_inst/c_v_reg[6]/Q
                         net (fo=30, routed)          1.480     0.988    sync_inst/c_v_reg_n_0_[6]
    SLICE_X25Y11         LUT5 (Prop_lut5_I2_O)        0.152     1.140 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.609     1.750    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I4_O)        0.326     2.076 r  sync_inst/cay[9]_i_2/O
                         net (fo=2, routed)           0.998     3.074    sync_inst/cay[9]_i_2_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.198 r  sync_inst/cay[9]_i_1/O
                         net (fo=57, routed)          3.356     6.554    sync_inst/refr_tick1
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.678 r  sync_inst/cnt2[6]_i_1/O
                         net (fo=9, routed)           0.316     6.994    debounce_inst/c_h_reg[6][0]
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.118 r  debounce_inst/cnt1[5]_i_2/O
                         net (fo=10, routed)          1.077     8.195    graph_inst/ball_inst/cnt1
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     8.319 r  graph_inst/ball_inst/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.756     9.075    graph_inst/ball_inst/cnt1[5]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  graph_inst/ball_inst/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.655    38.175    graph_inst/ball_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  graph_inst/ball_inst/cnt1_reg[1]/C
                         clock pessimism              0.569    38.743    
                         clock uncertainty           -0.164    38.580    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.524    38.056    graph_inst/ball_inst/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.056    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 28.981    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 1.492ns (14.795%)  route 8.592ns (85.205%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.175 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.742    -1.010    sync_inst/clk_out1
    SLICE_X26Y12         FDRE                                         r  sync_inst/c_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.492 f  sync_inst/c_v_reg[6]/Q
                         net (fo=30, routed)          1.480     0.988    sync_inst/c_v_reg_n_0_[6]
    SLICE_X25Y11         LUT5 (Prop_lut5_I2_O)        0.152     1.140 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.609     1.750    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I4_O)        0.326     2.076 r  sync_inst/cay[9]_i_2/O
                         net (fo=2, routed)           0.998     3.074    sync_inst/cay[9]_i_2_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.198 r  sync_inst/cay[9]_i_1/O
                         net (fo=57, routed)          3.356     6.554    sync_inst/refr_tick1
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.678 r  sync_inst/cnt2[6]_i_1/O
                         net (fo=9, routed)           0.316     6.994    debounce_inst/c_h_reg[6][0]
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.118 r  debounce_inst/cnt1[5]_i_2/O
                         net (fo=10, routed)          1.077     8.195    graph_inst/ball_inst/cnt1
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     8.319 r  graph_inst/ball_inst/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.756     9.075    graph_inst/ball_inst/cnt1[5]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  graph_inst/ball_inst/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.655    38.175    graph_inst/ball_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  graph_inst/ball_inst/cnt1_reg[2]/C
                         clock pessimism              0.569    38.743    
                         clock uncertainty           -0.164    38.580    
    SLICE_X5Y6           FDRE (Setup_fdre_C_R)       -0.429    38.151    graph_inst/ball_inst/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.151    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 29.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.623    -0.387    graph_inst/ball_inst/clk_out1
    SLICE_X7Y5           FDRE                                         r  graph_inst/ball_inst/cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.246 r  graph_inst/ball_inst/cnt2_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.114    graph_inst/ball_inst/cnt2_reg__0[0]
    SLICE_X6Y5           LUT4 (Prop_lut4_I1_O)        0.048    -0.066 r  graph_inst/ball_inst/cnt2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    graph_inst/ball_inst/p_0_in__0[3]
    SLICE_X6Y5           FDRE                                         r  graph_inst/ball_inst/cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.892    -0.484    graph_inst/ball_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  graph_inst/ball_inst/cnt2_reg[3]/C
                         clock pessimism              0.110    -0.374    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.131    -0.243    graph_inst/ball_inst/cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.781%)  route 0.126ns (47.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.622    -0.388    debounce_inst/clk_out1
    SLICE_X5Y9           FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.247 r  debounce_inst/btn_in_d_reg[2][2]/Q
                         net (fo=2, routed)           0.126    -0.121    debounce_inst/btn_in_d_reg[2][2]
    SLICE_X5Y7           FDCE                                         r  debounce_inst/btn_in_d_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.891    -0.485    debounce_inst/clk_out1
    SLICE_X5Y7           FDCE                                         r  debounce_inst/btn_in_d_reg[3][2]/C
                         clock pessimism              0.113    -0.372    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.070    -0.302    debounce_inst/btn_in_d_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.623    -0.387    graph_inst/ball_inst/clk_out1
    SLICE_X7Y5           FDRE                                         r  graph_inst/ball_inst/cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.246 r  graph_inst/ball_inst/cnt2_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.114    graph_inst/ball_inst/cnt2_reg__0[0]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.045    -0.069 r  graph_inst/ball_inst/cnt2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    graph_inst/ball_inst/p_0_in__0[2]
    SLICE_X6Y5           FDRE                                         r  graph_inst/ball_inst/cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.892    -0.484    graph_inst/ball_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  graph_inst/ball_inst/cnt2_reg[2]/C
                         clock pessimism              0.110    -0.374    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.120    -0.254    graph_inst/ball_inst/cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.622    -0.388    debounce_inst/clk_out1
    SLICE_X5Y9           FDCE                                         r  debounce_inst/btn_in_d_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.247 r  debounce_inst/btn_in_d_reg[2][1]/Q
                         net (fo=2, routed)           0.127    -0.119    debounce_inst/btn_in_d_reg[2][1]
    SLICE_X5Y7           FDCE                                         r  debounce_inst/btn_in_d_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.891    -0.485    debounce_inst/clk_out1
    SLICE_X5Y7           FDCE                                         r  debounce_inst/btn_in_d_reg[3][1]/C
                         clock pessimism              0.113    -0.372    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.066    -0.306    debounce_inst/btn_in_d_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.623    -0.387    graph_inst/ball_inst/clk_out1
    SLICE_X7Y5           FDRE                                         r  graph_inst/ball_inst/cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.246 r  graph_inst/ball_inst/cnt2_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.110    graph_inst/ball_inst/cnt2_reg__0[0]
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.045    -0.065 r  graph_inst/ball_inst/cnt2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    graph_inst/ball_inst/p_0_in__0[5]
    SLICE_X6Y5           FDRE                                         r  graph_inst/ball_inst/cnt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.892    -0.484    graph_inst/ball_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  graph_inst/ball_inst/cnt2_reg[5]/C
                         clock pessimism              0.110    -0.374    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.121    -0.253    graph_inst/ball_inst/cnt2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vbx_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.824%)  route 0.174ns (55.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.418    graph_inst/ball_inst/clk_out1
    SLICE_X19Y8          FDCE                                         r  graph_inst/ball_inst/vbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  graph_inst/ball_inst/vbx_reg[0]/Q
                         net (fo=11, routed)          0.174    -0.103    graph_inst/ball_inst/vbx[0]
    SLICE_X20Y8          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.515    graph_inst/ball_inst/clk_out1
    SLICE_X20Y8          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[0]/C
                         clock pessimism              0.133    -0.382    
    SLICE_X20Y8          FDCE (Hold_fdce_C_D)         0.085    -0.297    graph_inst/ball_inst/vbx_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/day1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vay_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.420    graph_inst/ball_inst/clk_out1
    SLICE_X16Y12         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.256 r  graph_inst/ball_inst/day1_reg[0]/Q
                         net (fo=6, routed)           0.105    -0.150    graph_inst/ball_inst/day1[0]
    SLICE_X17Y12         LUT5 (Prop_lut5_I4_O)        0.048    -0.102 r  graph_inst/ball_inst/vay_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    graph_inst/ball_inst/vay_reg[2]_i_1_n_0
    SLICE_X17Y12         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.517    graph_inst/ball_inst/clk_out1
    SLICE_X17Y12         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[2]/C
                         clock pessimism              0.110    -0.407    
    SLICE_X17Y12         FDCE (Hold_fdce_C_D)         0.107    -0.300    graph_inst/ball_inst/vay_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/day1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vay_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.420    graph_inst/ball_inst/clk_out1
    SLICE_X16Y12         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.256 r  graph_inst/ball_inst/day1_reg[1]/Q
                         net (fo=6, routed)           0.094    -0.162    graph_inst/ball_inst/day1[1]
    SLICE_X17Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.117 r  graph_inst/ball_inst/vay_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    graph_inst/ball_inst/vay_reg0[4]
    SLICE_X17Y12         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.517    graph_inst/ball_inst/clk_out1
    SLICE_X17Y12         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[4]/C
                         clock pessimism              0.110    -0.407    
    SLICE_X17Y12         FDCE (Hold_fdce_C_D)         0.092    -0.315    graph_inst/ball_inst/vay_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/day1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vay_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.408%)  route 0.097ns (31.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.420    graph_inst/ball_inst/clk_out1
    SLICE_X16Y12         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.256 r  graph_inst/ball_inst/day1_reg[1]/Q
                         net (fo=6, routed)           0.097    -0.159    graph_inst/ball_inst/day1[1]
    SLICE_X17Y12         LUT5 (Prop_lut5_I1_O)        0.045    -0.114 r  graph_inst/ball_inst/vay_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    graph_inst/ball_inst/vay_reg[9]_i_1_n_0
    SLICE_X17Y12         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.517    graph_inst/ball_inst/clk_out1
    SLICE_X17Y12         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[9]/C
                         clock pessimism              0.110    -0.407    
    SLICE_X17Y12         FDCE (Hold_fdce_C_D)         0.092    -0.315    graph_inst/ball_inst/vay_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vay_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cay_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.252ns (71.556%)  route 0.100ns (28.444%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.420    graph_inst/ball_inst/clk_out1
    SLICE_X17Y12         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.279 r  graph_inst/ball_inst/vay_reg_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.178    graph_inst/ball_inst/vay_reg_reg_n_0_[1]
    SLICE_X18Y12         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  graph_inst/ball_inst/cay0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.133    graph_inst/ball_inst/cay0_carry_i_3_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.067 r  graph_inst/ball_inst/cay0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.067    graph_inst/ball_inst/cay0[1]
    SLICE_X18Y12         FDCE                                         r  graph_inst/ball_inst/cay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.517    graph_inst/ball_inst/clk_out1
    SLICE_X18Y12         FDCE                                         r  graph_inst/ball_inst/cay_reg[1]/C
                         clock pessimism              0.112    -0.405    
    SLICE_X18Y12         FDCE (Hold_fdce_C_D)         0.134    -0.271    graph_inst/ball_inst/cay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y10      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y10      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y9       debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y9       debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y9       debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y12      debounce_inst/btn_in_d_reg[2][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y12      debounce_inst/o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y12      debounce_inst/o_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y12      debounce_inst/o_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y12      debounce_inst/o_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      keypad_inst/sclk_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      keypad_inst/sclk_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      keypad_inst/sclk_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y10      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y10      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y9       debounce_inst/btn_in_d_reg[2][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y9       debounce_inst/btn_in_d_reg[2][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



