Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 19:15:01 2025
| Host         : CHRIS-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_datapath_timing_summary_routed.rpt -pb fpga_datapath_timing_summary_routed.pb -rpx fpga_datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_datapath
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (207)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (207)
--------------------------------------------------
 There are 207 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  223          inf        0.000                      0                  223           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           223 Endpoints
Min Delay           223 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.829ns  (logic 5.072ns (30.139%)  route 11.757ns (69.861%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.542     1.699    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.823 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_3/O
                         net (fo=226, routed)         1.851     3.674    datapath_inst/rf_inst/RM_reg_0_15_2_2/A0
    SLICE_X2Y26          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.798 r  datapath_inst/rf_inst/RM_reg_0_15_2_2/SP/O
                         net (fo=11, routed)          1.641     5.439    datapath_inst/rf_inst/out_before_write[2]
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.152     5.591 r  datapath_inst/rf_inst/leds_OBUF[13]_inst_i_5/O
                         net (fo=2, routed)           1.173     6.763    datapath_inst/rf_inst/leds_OBUF[13]_inst_i_5_n_0
    SLICE_X6Y31          LUT3 (Prop_lut3_I0_O)        0.326     7.089 r  datapath_inst/rf_inst/leds_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.802     7.891    datapath_inst/rf_inst/leds_OBUF[13]_inst_i_4_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  datapath_inst/rf_inst/leds_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.584     8.599    datapath_inst/rf_inst/leds_OBUF[12]_inst_i_3_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.124     8.723 r  datapath_inst/rf_inst/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.588    13.311    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.829 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.829    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.639ns  (logic 5.998ns (36.050%)  route 10.641ns (63.950%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=2 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.540     1.697    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.821 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.866     3.687    datapath_inst/rf_inst/RM_reg_0_15_1_1/DPRA0
    SLICE_X2Y30          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.811 r  datapath_inst/rf_inst/RM_reg_0_15_1_1/DP/O
                         net (fo=24, routed)          1.404     5.215    datapath_inst/rf_inst/pc_out_reg[4][1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.339 r  datapath_inst/rf_inst/ALURes0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.339    datapath_inst/alu_inst/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.889 r  datapath_inst/alu_inst/ALURes0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.889    datapath_inst/alu_inst/ALURes0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  datapath_inst/alu_inst/ALURes0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.003    datapath_inst/alu_inst/ALURes0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.117 r  datapath_inst/alu_inst/ALURes0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.117    datapath_inst/alu_inst/ALURes0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.451 r  datapath_inst/alu_inst/ALURes0_carry__2/O[1]
                         net (fo=1, routed)           0.824     7.275    datapath_inst/rf_inst/data0[13]
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.303     7.578 r  datapath_inst/rf_inst/leds_OBUF[13]_inst_i_3/O
                         net (fo=2, routed)           0.818     8.396    datapath_inst/rf_inst/leds_OBUF[13]_inst_i_3_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I3_O)        0.124     8.520 r  datapath_inst/rf_inst/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.612    13.132    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    16.639 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.639    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.279ns  (logic 5.309ns (32.615%)  route 10.970ns (67.385%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.542     1.699    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.823 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_3/O
                         net (fo=226, routed)         1.449     3.272    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA2
    SLICE_X2Y26          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.425 r  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=27, routed)          1.686     5.111    datapath_inst/rf_inst/pc_out_reg[4][3]
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.331     5.442 r  datapath_inst/rf_inst/leds_OBUF[15]_inst_i_11/O
                         net (fo=1, routed)           0.661     6.103    datapath_inst/rf_inst/leds_OBUF[15]_inst_i_11_n_0
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.148     6.251 r  datapath_inst/rf_inst/leds_OBUF[15]_inst_i_7/O
                         net (fo=3, routed)           0.976     7.227    datapath_inst/rf_inst/leds_OBUF[15]_inst_i_7_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.328     7.555 r  datapath_inst/rf_inst/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.988    datapath_inst/rf_inst/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.124     8.112 r  datapath_inst/rf_inst/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.645    12.758    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.279 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.279    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.151ns  (logic 5.307ns (32.862%)  route 10.843ns (67.138%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.542     1.699    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.823 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_3/O
                         net (fo=226, routed)         1.851     3.674    datapath_inst/rf_inst/RM_reg_0_15_2_2/A0
    SLICE_X2Y26          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.798 r  datapath_inst/rf_inst/RM_reg_0_15_2_2/SP/O
                         net (fo=11, routed)          1.641     5.439    datapath_inst/rf_inst/out_before_write[2]
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.152     5.591 r  datapath_inst/rf_inst/leds_OBUF[13]_inst_i_5/O
                         net (fo=2, routed)           0.725     6.316    datapath_inst/rf_inst/leds_OBUF[13]_inst_i_5_n_0
    SLICE_X5Y31          LUT3 (Prop_lut3_I2_O)        0.352     6.668 r  datapath_inst/rf_inst/leds_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           1.123     7.791    datapath_inst/rf_inst/leds_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.326     8.117 r  datapath_inst/rf_inst/leds_OBUF[10]_inst_i_3/O
                         net (fo=2, routed)           0.882     8.999    datapath_inst/rf_inst/leds_OBUF[10]_inst_i_3_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I3_O)        0.124     9.123 r  datapath_inst/rf_inst/leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.503    12.625    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.151 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.151    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.872ns  (logic 5.743ns (36.185%)  route 10.129ns (63.815%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.540     1.697    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.821 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.866     3.687    datapath_inst/rf_inst/RM_reg_0_15_1_1/DPRA0
    SLICE_X2Y30          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.811 r  datapath_inst/rf_inst/RM_reg_0_15_1_1/DP/O
                         net (fo=24, routed)          1.648     5.459    datapath_inst/alu_inst/rd2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.966 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.966    datapath_inst/alu_inst/ALURes0_inferred__0/i__carry_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.080 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.080    datapath_inst/alu_inst/ALURes0_inferred__0/i__carry__0_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.194 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.194    datapath_inst/alu_inst/ALURes0_inferred__0/i__carry__1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.433 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.871     7.305    datapath_inst/rf_inst/data1[14]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.302     7.607 r  datapath_inst/rf_inst/leds_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.282     7.889    datapath_inst/rf_inst/leds_OBUF[14]_inst_i_2_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.124     8.013 r  datapath_inst/rf_inst/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.344    12.357    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    15.872 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.872    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.841ns  (logic 5.286ns (33.366%)  route 10.556ns (66.634%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.542     1.699    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.823 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_3/O
                         net (fo=226, routed)         1.851     3.674    datapath_inst/rf_inst/RM_reg_0_15_2_2/A0
    SLICE_X2Y26          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.798 r  datapath_inst/rf_inst/RM_reg_0_15_2_2/SP/O
                         net (fo=11, routed)          1.641     5.439    datapath_inst/rf_inst/out_before_write[2]
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.152     5.591 r  datapath_inst/rf_inst/leds_OBUF[13]_inst_i_5/O
                         net (fo=2, routed)           0.725     6.316    datapath_inst/rf_inst/leds_OBUF[13]_inst_i_5_n_0
    SLICE_X5Y31          LUT3 (Prop_lut3_I2_O)        0.352     6.668 r  datapath_inst/rf_inst/leds_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.811     7.479    datapath_inst/rf_inst/leds_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I3_O)        0.326     7.805 r  datapath_inst/rf_inst/leds_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.945     8.750    datapath_inst/rf_inst/leds_OBUF[11]_inst_i_3_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.874 r  datapath_inst/rf_inst/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.464    12.338    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    15.841 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.841    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.451ns  (logic 5.885ns (38.089%)  route 9.566ns (61.911%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.540     1.697    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.821 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.866     3.687    datapath_inst/rf_inst/RM_reg_0_15_1_1/DPRA0
    SLICE_X2Y30          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.811 r  datapath_inst/rf_inst/RM_reg_0_15_1_1/DP/O
                         net (fo=24, routed)          1.404     5.215    datapath_inst/rf_inst/pc_out_reg[4][1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.339 r  datapath_inst/rf_inst/ALURes0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.339    datapath_inst/alu_inst/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.889 r  datapath_inst/alu_inst/ALURes0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.889    datapath_inst/alu_inst/ALURes0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  datapath_inst/alu_inst/ALURes0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.003    datapath_inst/alu_inst/ALURes0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  datapath_inst/alu_inst/ALURes0_carry__1/O[1]
                         net (fo=1, routed)           0.986     7.324    datapath_inst/rf_inst/data0[9]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.303     7.627 r  datapath_inst/rf_inst/leds_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.666     8.292    datapath_inst/rf_inst/leds_OBUF[9]_inst_i_3_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.124     8.416 r  datapath_inst/rf_inst/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.527    11.943    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    15.451 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.451    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.759ns  (logic 5.057ns (34.261%)  route 9.703ns (65.739%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.542     1.699    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.823 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_3/O
                         net (fo=226, routed)         1.453     3.276    datapath_inst/rf_inst/RM_reg_0_15_4_4/DPRA2
    SLICE_X2Y26          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.424 f  datapath_inst/rf_inst/RM_reg_0_15_4_4/DP/O
                         net (fo=7, routed)           1.224     4.648    datapath_inst/rf_inst/pc_out_reg[4][4]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.328     4.976 f  datapath_inst/rf_inst/leds_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.948     5.924    datapath_inst/rf_inst/leds_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.048 r  datapath_inst/rf_inst/leds_OBUF[15]_inst_i_5/O
                         net (fo=17, routed)          1.607     7.655    datapath_inst/rf_inst/leds_OBUF[15]_inst_i_5_n_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.779 r  datapath_inst/rf_inst/leds_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.819     8.598    datapath_inst/rf_inst/leds_OBUF[0]_inst_i_3_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.722 r  datapath_inst/rf_inst/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.533    11.255    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.759 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.759    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.554ns  (logic 5.058ns (34.755%)  route 9.496ns (65.245%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.542     1.699    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.823 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_3/O
                         net (fo=226, routed)         1.453     3.276    datapath_inst/rf_inst/RM_reg_0_15_4_4/DPRA2
    SLICE_X2Y26          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.424 f  datapath_inst/rf_inst/RM_reg_0_15_4_4/DP/O
                         net (fo=7, routed)           1.224     4.648    datapath_inst/rf_inst/pc_out_reg[4][4]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.328     4.976 f  datapath_inst/rf_inst/leds_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.948     5.924    datapath_inst/rf_inst/leds_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.048 r  datapath_inst/rf_inst/leds_OBUF[15]_inst_i_5/O
                         net (fo=17, routed)          1.139     7.187    datapath_inst/rf_inst/leds_OBUF[15]_inst_i_5_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.311 r  datapath_inst/rf_inst/leds_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           1.041     8.352    datapath_inst/rf_inst/leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.124     8.476 r  datapath_inst/rf_inst/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.572    11.048    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.554 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.554    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.544ns  (logic 5.765ns (39.639%)  route 8.779ns (60.361%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[6]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  datapath_inst/pc_inst/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.577     1.033    datapath_inst/pc_inst/pc_out[6]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.157 f  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.540     1.697    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.821 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.866     3.687    datapath_inst/rf_inst/RM_reg_0_15_1_1/DPRA0
    SLICE_X2Y30          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.811 r  datapath_inst/rf_inst/RM_reg_0_15_1_1/DP/O
                         net (fo=24, routed)          1.404     5.215    datapath_inst/rf_inst/pc_out_reg[4][1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.339 r  datapath_inst/rf_inst/ALURes0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.339    datapath_inst/alu_inst/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.889 r  datapath_inst/alu_inst/ALURes0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.889    datapath_inst/alu_inst/ALURes0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  datapath_inst/alu_inst/ALURes0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.003    datapath_inst/alu_inst/ALURes0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.225 r  datapath_inst/alu_inst/ALURes0_carry__1/O[0]
                         net (fo=1, routed)           1.017     7.243    datapath_inst/rf_inst/data0[8]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.299     7.542 r  datapath_inst/rf_inst/leds_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.807     8.348    datapath_inst/rf_inst/leds_OBUF[8]_inst_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I3_O)        0.124     8.472 r  datapath_inst/rf_inst/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.568    11.040    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.544 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.544    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_started_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            start_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.232ns (81.003%)  route 0.054ns (18.997%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  has_started_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.133     0.133 f  has_started_reg/Q
                         net (fo=1, routed)           0.054     0.187    has_started
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.099     0.286 r  start_reg_i_1/O
                         net (fo=1, routed)           0.000     0.286    start_reg_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  start_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.146ns (33.395%)  route 0.291ns (66.605%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.291     0.437    datapath_inst/pc_inst/SR[0]
    SLICE_X5Y24          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.146ns (33.395%)  route 0.291ns (66.605%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.291     0.437    datapath_inst/pc_inst/SR[0]
    SLICE_X5Y24          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.146ns (33.395%)  route 0.291ns (66.605%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.291     0.437    datapath_inst/pc_inst/SR[0]
    SLICE_X5Y24          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.146ns (28.194%)  route 0.372ns (71.806%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.372     0.518    datapath_inst/pc_inst/SR[0]
    SLICE_X5Y25          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.146ns (28.194%)  route 0.372ns (71.806%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.372     0.518    datapath_inst/pc_inst/SR[0]
    SLICE_X5Y25          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.146ns (28.194%)  route 0.372ns (71.806%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.372     0.518    datapath_inst/pc_inst/SR[0]
    SLICE_X5Y25          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.146ns (28.194%)  route 0.372ns (71.806%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.372     0.518    datapath_inst/pc_inst/SR[0]
    SLICE_X5Y25          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/rf_inst/RM_reg_0_15_4_4/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.231ns (35.536%)  route 0.419ns (64.464%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[4]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  datapath_inst/pc_inst/pc_out_reg[4]/Q
                         net (fo=6, routed)           0.137     0.278    datapath_inst/pc_inst/pc_out[4]
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          0.163     0.487    datapath_inst/rf_inst/ALUOp[1]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.045     0.532 r  datapath_inst/rf_inst/RM_reg_0_15_4_4_i_1/O
                         net (fo=2, routed)           0.119     0.650    datapath_inst/rf_inst/RM_reg_0_15_4_4/D
    SLICE_X2Y26          RAMD32                                       r  datapath_inst/rf_inst/RM_reg_0_15_4_4/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/rf_inst/RM_reg_0_15_4_4/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.231ns (35.536%)  route 0.419ns (64.464%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[4]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  datapath_inst/pc_inst/pc_out_reg[4]/Q
                         net (fo=6, routed)           0.137     0.278    datapath_inst/pc_inst/pc_out[4]
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          0.163     0.487    datapath_inst/rf_inst/ALUOp[1]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.045     0.532 r  datapath_inst/rf_inst/RM_reg_0_15_4_4_i_1/O
                         net (fo=2, routed)           0.119     0.650    datapath_inst/rf_inst/RM_reg_0_15_4_4/D
    SLICE_X2Y26          RAMD32                                       r  datapath_inst/rf_inst/RM_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------





