\hypertarget{classhwlib_1_1port__oc__from__pins}{}\section{hwlib\+:\+:port\+\_\+oc\+\_\+from\+\_\+pins Class Reference}
\label{classhwlib_1_1port__oc__from__pins}\index{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins@{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins}}


opne\+\_\+collector port from open\+\_\+collector pins  




{\ttfamily \#include $<$hwlib-\/port.\+hpp$>$}

Inheritance diagram for hwlib\+:\+:port\+\_\+oc\+\_\+from\+\_\+pins\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classhwlib_1_1port__oc__from__pins}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classhwlib_1_1port__oc__from__pins_a39e109f1ef3098baa00de94c34d90703}{port\+\_\+oc\+\_\+from\+\_\+pins} (\hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} \&p0=pin\+\_\+oc\+\_\+dummy, \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} \&p1=pin\+\_\+oc\+\_\+dummy, \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} \&p2=pin\+\_\+oc\+\_\+dummy, \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} \&p3=pin\+\_\+oc\+\_\+dummy, \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} \&p4=pin\+\_\+oc\+\_\+dummy, \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} \&p5=pin\+\_\+oc\+\_\+dummy, \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} \&p6=pin\+\_\+oc\+\_\+dummy, \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} \&p7=pin\+\_\+oc\+\_\+dummy)
\begin{DoxyCompactList}\small\item\em construct a \hyperlink{classhwlib_1_1port__oc}{port\+\_\+oc} from up to 8 \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} \end{DoxyCompactList}\item 
uint\+\_\+fast8\+\_\+t \hyperlink{classhwlib_1_1port__oc__from__pins_af5b1708778a9fca66d0d46b5a56797ef}{number\+\_\+of\+\_\+pins} () override
\begin{DoxyCompactList}\small\item\em get number of pins \end{DoxyCompactList}\item 
uint\+\_\+fast8\+\_\+t \hyperlink{classhwlib_1_1port__oc__from__pins_a89a18f8d370a872e1018275177be7649}{get} () override
\begin{DoxyCompactList}\small\item\em read from the port \end{DoxyCompactList}\item 
void \hyperlink{classhwlib_1_1port__oc__from__pins_a8f1a2fecaf1f5d8433ea4fc8d07a5efb}{set} (uint\+\_\+fast8\+\_\+t x) override
\begin{DoxyCompactList}\small\item\em write to the port \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
opne\+\_\+collector port from open\+\_\+collector pins 

This class implements an open\+\_\+collector port made from port up to 8 pins. 

\subsection{Constructor \& Destructor Documentation}
\index{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins@{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins}!port\+\_\+oc\+\_\+from\+\_\+pins@{port\+\_\+oc\+\_\+from\+\_\+pins}}
\index{port\+\_\+oc\+\_\+from\+\_\+pins@{port\+\_\+oc\+\_\+from\+\_\+pins}!hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins@{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins}}
\subsubsection[{\texorpdfstring{port\+\_\+oc\+\_\+from\+\_\+pins(pin\+\_\+oc \&p0=pin\+\_\+oc\+\_\+dummy, pin\+\_\+oc \&p1=pin\+\_\+oc\+\_\+dummy, pin\+\_\+oc \&p2=pin\+\_\+oc\+\_\+dummy, pin\+\_\+oc \&p3=pin\+\_\+oc\+\_\+dummy, pin\+\_\+oc \&p4=pin\+\_\+oc\+\_\+dummy, pin\+\_\+oc \&p5=pin\+\_\+oc\+\_\+dummy, pin\+\_\+oc \&p6=pin\+\_\+oc\+\_\+dummy, pin\+\_\+oc \&p7=pin\+\_\+oc\+\_\+dummy)}{port_oc_from_pins(pin_oc &p0=pin_oc_dummy, pin_oc &p1=pin_oc_dummy, pin_oc &p2=pin_oc_dummy, pin_oc &p3=pin_oc_dummy, pin_oc &p4=pin_oc_dummy, pin_oc &p5=pin_oc_dummy, pin_oc &p6=pin_oc_dummy, pin_oc &p7=pin_oc_dummy)}}]{\setlength{\rightskip}{0pt plus 5cm}hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins\+::port\+\_\+oc\+\_\+from\+\_\+pins (
\begin{DoxyParamCaption}
\item[{{\bf pin\+\_\+oc} \&}]{p0 = {\ttfamily pin\+\_\+oc\+\_\+dummy}, }
\item[{{\bf pin\+\_\+oc} \&}]{p1 = {\ttfamily pin\+\_\+oc\+\_\+dummy}, }
\item[{{\bf pin\+\_\+oc} \&}]{p2 = {\ttfamily pin\+\_\+oc\+\_\+dummy}, }
\item[{{\bf pin\+\_\+oc} \&}]{p3 = {\ttfamily pin\+\_\+oc\+\_\+dummy}, }
\item[{{\bf pin\+\_\+oc} \&}]{p4 = {\ttfamily pin\+\_\+oc\+\_\+dummy}, }
\item[{{\bf pin\+\_\+oc} \&}]{p5 = {\ttfamily pin\+\_\+oc\+\_\+dummy}, }
\item[{{\bf pin\+\_\+oc} \&}]{p6 = {\ttfamily pin\+\_\+oc\+\_\+dummy}, }
\item[{{\bf pin\+\_\+oc} \&}]{p7 = {\ttfamily pin\+\_\+oc\+\_\+dummy}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}\hypertarget{classhwlib_1_1port__oc__from__pins_a39e109f1ef3098baa00de94c34d90703}{}\label{classhwlib_1_1port__oc__from__pins_a39e109f1ef3098baa00de94c34d90703}


construct a \hyperlink{classhwlib_1_1port__oc}{port\+\_\+oc} from up to 8 \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} 

This constructor creates a \hyperlink{classhwlib_1_1port__oc}{port\+\_\+oc} from up to 8 \hyperlink{classhwlib_1_1pin__oc}{pin\+\_\+oc} pins. The first pin is the lowest pin in the port, etc. 

\subsection{Member Function Documentation}
\index{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins@{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins}!get@{get}}
\index{get@{get}!hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins@{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins}}
\subsubsection[{\texorpdfstring{get() override}{get() override}}]{\setlength{\rightskip}{0pt plus 5cm}uint\+\_\+fast8\+\_\+t hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins\+::get (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}\hypertarget{classhwlib_1_1port__oc__from__pins_a89a18f8d370a872e1018275177be7649}{}\label{classhwlib_1_1port__oc__from__pins_a89a18f8d370a872e1018275177be7649}


read from the port 

This function reads and returns the pins that are part of the port. The lowest bit of the result reflects the first pin of the port, etc.

Pins that have been written as 0 will very likley read as 0 too. To read the external input to a pin, the pin must first be written as 1. 

Implements \hyperlink{classhwlib_1_1port__oc_a49f8413dcdc6d9a172c2d9669a2e906e}{hwlib\+::port\+\_\+oc}.

\index{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins@{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins}!number\+\_\+of\+\_\+pins@{number\+\_\+of\+\_\+pins}}
\index{number\+\_\+of\+\_\+pins@{number\+\_\+of\+\_\+pins}!hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins@{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins}}
\subsubsection[{\texorpdfstring{number\+\_\+of\+\_\+pins() override}{number_of_pins() override}}]{\setlength{\rightskip}{0pt plus 5cm}uint\+\_\+fast8\+\_\+t hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins\+::number\+\_\+of\+\_\+pins (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}\hypertarget{classhwlib_1_1port__oc__from__pins_af5b1708778a9fca66d0d46b5a56797ef}{}\label{classhwlib_1_1port__oc__from__pins_af5b1708778a9fca66d0d46b5a56797ef}


get number of pins 

This function returns the number of pins in the port. 

Implements \hyperlink{classhwlib_1_1port__oc_a44d0dbfde290ad17237ad70c09a4c402}{hwlib\+::port\+\_\+oc}.

\index{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins@{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins}!set@{set}}
\index{set@{set}!hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins@{hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins}}
\subsubsection[{\texorpdfstring{set(uint\+\_\+fast8\+\_\+t x) override}{set(uint_fast8_t x) override}}]{\setlength{\rightskip}{0pt plus 5cm}void hwlib\+::port\+\_\+oc\+\_\+from\+\_\+pins\+::set (
\begin{DoxyParamCaption}
\item[{uint\+\_\+fast8\+\_\+t}]{x}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}\hypertarget{classhwlib_1_1port__oc__from__pins_a8f1a2fecaf1f5d8433ea4fc8d07a5efb}{}\label{classhwlib_1_1port__oc__from__pins_a8f1a2fecaf1f5d8433ea4fc8d07a5efb}


write to the port 

This function writes to the pins that are part of the port. The lowest bit is written to the first pin of the port, etc. 

Implements \hyperlink{classhwlib_1_1port__oc_aefb3d093331e5a87cf2dbe8226dc94ef}{hwlib\+::port\+\_\+oc}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{hwlib-port_8hpp}{hwlib-\/port.\+hpp}\end{DoxyCompactItemize}
