vlib work
vdel -all -lib work
vlib work
vlog -f compile_verilog
vsim -gui -L altera_mf_ver work.tb_top

add wave -position end sim:/tb_top/riscV/clk
add wave -position end sim:/tb_top/riscV/reset
add wave -position end sim:/tb_top/riscV/dp/instr_mem/rd
add wave -position end sim:/tb_top/riscV/dp/PC
add wave -position end sim:/tb_top/riscV/dp/A.Curr_Pc
add wave -position end sim:/tb_top/riscV/dp/rf/register_file
add wave -position end sim:/tb_top/riscV/dp/B.Curr_Pc
add wave -position end sim:/tb_top/riscV/dp/ALUResult
add wave -position end sim:/tb_top/riscV/dp/FBmux_Result
add wave -position end sim:/tb_top/riscV/dp/C.Curr_Pc
add wave -position end sim:/tb_top/riscV/dp/C.RD_Two
add wave -position end sim:/tb_top/riscV/dp/data_mem/a
add wave -position end sim:/tb_top/riscV/dp/data_mem/MemRead
add wave -position end sim:/tb_top/riscV/dp/data_mem/rd
add wave -position end sim:/tb_top/riscV/dp/data_mem/MemWrite
add wave -position end sim:/tb_top/riscV/dp/data_mem/wd
add wave -position end sim:/tb_top/riscV/dp/D.Curr_Pc
add wave -position end sim:/tb_top/riscV/dp/D.rd

radix signal sim:/tb_top/riscV/dp/A.Curr_Pc unsigned
radix signal sim:/tb_top/riscV/dp/B.Curr_Pc unsigned
radix signal sim:/tb_top/riscV/dp/C.Curr_Pc unsigned
radix signal sim:/tb_top/riscV/dp/D.Curr_Pc unsigned
radix signal sim:/tb_top/riscV/dp/rf/register_file[31] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[30] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[29] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[28] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[27] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[26] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[25] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[24] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[23] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[22] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[21] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[20] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[19] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[18] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[17] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[16] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[15] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[14] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[13] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[12] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[11] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[10] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[9] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[8] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[7] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[6] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[5] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[4] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[3] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[2] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[1] decimal
radix signal sim:/tb_top/riscV/dp/rf/register_file[0] decimal

run -all