#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 29 17:27:19 2021
# Process ID: 19815
# Current directory: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1
# Command line: vivado -log double_iq_pid_vco_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source double_iq_pid_vco_wrapper.tcl -notrace
# Log file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper.vdi
# Journal file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source double_iq_pid_vco_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top double_iq_pid_vco_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_adc1_offset_0/double_iq_pid_vco_adc1_offset_0.dcp' for cell 'double_iq_pid_vco_i/adc1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_adc2_offset_0/double_iq_pid_vco_adc2_offset_0.dcp' for cell 'double_iq_pid_vco_i/adc2_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_convertComplexToReal_0_0/double_iq_pid_vco_convertComplexToReal_0_0.dcp' for cell 'double_iq_pid_vco_i/convertComplexToReal_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_convertComplexToReal_1_0/double_iq_pid_vco_convertComplexToReal_1_0.dcp' for cell 'double_iq_pid_vco_i/convertComplexToReal_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_convertComplexToReal_4_0/double_iq_pid_vco_convertComplexToReal_4_0.dcp' for cell 'double_iq_pid_vco_i/convertComplexToReal_4'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_convertComplexToReal_5_0/double_iq_pid_vco_convertComplexToReal_5_0.dcp' for cell 'double_iq_pid_vco_i/convertComplexToReal_5'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/double_iq_pid_vco_dataReal_to_ram_fast_0.dcp' for cell 'double_iq_pid_vco_i/dataReal_to_ram_fast'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_slow_0/double_iq_pid_vco_dataReal_to_ram_slow_0.dcp' for cell 'double_iq_pid_vco_i/dataReal_to_ram_slow'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds1_f0_0/double_iq_pid_vco_dds1_f0_0.dcp' for cell 'double_iq_pid_vco_i/dds1_f0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds1_nco_0/double_iq_pid_vco_dds1_nco_0.dcp' for cell 'double_iq_pid_vco_i/dds1_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds1_offset_0/double_iq_pid_vco_dds1_offset_0.dcp' for cell 'double_iq_pid_vco_i/dds1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds2_f0_0/double_iq_pid_vco_dds2_f0_0.dcp' for cell 'double_iq_pid_vco_i/dds2_f0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds2_nco_0/double_iq_pid_vco_dds2_nco_0.dcp' for cell 'double_iq_pid_vco_i/dds2_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds2_offset_0/double_iq_pid_vco_dds2_offset_0.dcp' for cell 'double_iq_pid_vco_i/dds2_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_ampl_0/double_iq_pid_vco_dds_ampl_0.dcp' for cell 'double_iq_pid_vco_i/dds_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/double_iq_pid_vco_dds_range_0.dcp' for cell 'double_iq_pid_vco_i/dds_range'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_demod1_nco_0/double_iq_pid_vco_demod1_nco_0.dcp' for cell 'double_iq_pid_vco_i/demod1_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_demod2_nco_0/double_iq_pid_vco_demod2_nco_0.dcp' for cell 'double_iq_pid_vco_i/demod2_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dupplReal_1_to_2_1_0/double_iq_pid_vco_dupplReal_1_to_2_1_0.dcp' for cell 'double_iq_pid_vco_i/dupplReal_1_to_2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dupplReal_1_to_2_2_0/double_iq_pid_vco_dupplReal_1_to_2_2_0.dcp' for cell 'double_iq_pid_vco_i/dupplReal_1_to_2_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dupplReal_1_to_2_3_0/double_iq_pid_vco_dupplReal_1_to_2_3_0.dcp' for cell 'double_iq_pid_vco_i/dupplReal_1_to_2_3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dupplReal_1_to_2_4_0/double_iq_pid_vco_dupplReal_1_to_2_4_0.dcp' for cell 'double_iq_pid_vco_i/dupplReal_1_to_2_4'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_expanderReal_2_0/double_iq_pid_vco_expanderReal_2_0.dcp' for cell 'double_iq_pid_vco_i/expanderReal_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_expanderReal_3_0/double_iq_pid_vco_expanderReal_3_0.dcp' for cell 'double_iq_pid_vco_i/expanderReal_3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_firReal_0_0/double_iq_pid_vco_firReal_0_0.dcp' for cell 'double_iq_pid_vco_i/firReal_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_firReal_1_0/double_iq_pid_vco_firReal_1_0.dcp' for cell 'double_iq_pid_vco_i/firReal_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_meanReal_0_0/double_iq_pid_vco_meanReal_0_0.dcp' for cell 'double_iq_pid_vco_i/meanReal_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_meanReal_1_0/double_iq_pid_vco_meanReal_1_0.dcp' for cell 'double_iq_pid_vco_i/meanReal_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_meanReal_2_0/double_iq_pid_vco_meanReal_2_0.dcp' for cell 'double_iq_pid_vco_i/meanReal_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_meanReal_3_0/double_iq_pid_vco_meanReal_3_0.dcp' for cell 'double_iq_pid_vco_i/meanReal_3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_mixer_sin_0_0/double_iq_pid_vco_mixer_sin_0_0.dcp' for cell 'double_iq_pid_vco_i/mixer_sin_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_mixer_sin_1_0/double_iq_pid_vco_mixer_sin_1_0.dcp' for cell 'double_iq_pid_vco_i/mixer_sin_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_mixer_sin_2_0/double_iq_pid_vco_mixer_sin_2_0.dcp' for cell 'double_iq_pid_vco_i/mixer_sin_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_mixer_sin_3_0/double_iq_pid_vco_mixer_sin_3_0.dcp' for cell 'double_iq_pid_vco_i/mixer_sin_3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_mixer_sin_4_0/double_iq_pid_vco_mixer_sin_4_0.dcp' for cell 'double_iq_pid_vco_i/mixer_sin_4'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_mixer_sin_5_0/double_iq_pid_vco_mixer_sin_5_0.dcp' for cell 'double_iq_pid_vco_i/mixer_sin_5'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/double_iq_pid_vco_pidv3_axi_0_0.dcp' for cell 'double_iq_pid_vco_i/pidv3_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_1_0/double_iq_pid_vco_pidv3_axi_1_0.dcp' for cell 'double_iq_pid_vco_i/pidv3_axi_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_ps7_0/double_iq_pid_vco_ps7_0.dcp' for cell 'double_iq_pid_vco_i/ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_ps7_rst_0/double_iq_pid_vco_ps7_rst_0.dcp' for cell 'double_iq_pid_vco_i/ps7_rst'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_redpitaya_converters_0_0/double_iq_pid_vco_redpitaya_converters_0_0.dcp' for cell 'double_iq_pid_vco_i/redpitaya_converters_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_2_0/double_iq_pid_vco_shifterReal_2_0.dcp' for cell 'double_iq_pid_vco_i/shifterReal_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_3_0/double_iq_pid_vco_shifterReal_3_0.dcp' for cell 'double_iq_pid_vco_i/shifterReal_3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_0_0/double_iq_pid_vco_shifterReal_dyn_0_0.dcp' for cell 'double_iq_pid_vco_i/shifterReal_dyn_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_1_0/double_iq_pid_vco_shifterReal_dyn_1_0.dcp' for cell 'double_iq_pid_vco_i/shifterReal_dyn_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_tier2_xbar_0_0/double_iq_pid_vco_tier2_xbar_0_0.dcp' for cell 'double_iq_pid_vco_i/ps7_axi/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_tier2_xbar_1_0/double_iq_pid_vco_tier2_xbar_1_0.dcp' for cell 'double_iq_pid_vco_i/ps7_axi/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_tier2_xbar_2_0/double_iq_pid_vco_tier2_xbar_2_0.dcp' for cell 'double_iq_pid_vco_i/ps7_axi/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_xbar_0/double_iq_pid_vco_xbar_0.dcp' for cell 'double_iq_pid_vco_i/ps7_axi/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_auto_pc_0/double_iq_pid_vco_auto_pc_0.dcp' for cell 'double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1739.406 ; gain = 2.000 ; free physical = 3140 ; free virtual = 29073
INFO: [Netlist 29-17] Analyzing 550 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_ps7_0/double_iq_pid_vco_ps7_0.xdc] for cell 'double_iq_pid_vco_i/ps7/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_ps7_0/double_iq_pid_vco_ps7_0.xdc] for cell 'double_iq_pid_vco_i/ps7/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_ps7_rst_0/double_iq_pid_vco_ps7_rst_0_board.xdc] for cell 'double_iq_pid_vco_i/ps7_rst/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_ps7_rst_0/double_iq_pid_vco_ps7_rst_0_board.xdc] for cell 'double_iq_pid_vco_i/ps7_rst/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_ps7_rst_0/double_iq_pid_vco_ps7_rst_0.xdc] for cell 'double_iq_pid_vco_i/ps7_rst/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_ps7_rst_0/double_iq_pid_vco_ps7_rst_0.xdc] for cell 'double_iq_pid_vco_i/ps7_rst/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_adc1_offset_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/adc1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_adc1_offset_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/adc1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_adc2_offset_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/adc2_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_adc2_offset_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/adc2_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds1_f0_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/dds1_f0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds1_f0_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/dds1_f0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds1_offset_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/dds1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds1_offset_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/dds1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds2_f0_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/dds2_f0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds2_f0_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/dds2_f0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds2_offset_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/dds2_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds2_offset_0/add_constReal.xdc] for cell 'double_iq_pid_vco_i/dds2_offset/U0'
Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc]
Finished Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc]
Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc]
Finished Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc] for cell 'double_iq_pid_vco_i/redpitaya_converters_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2396.605 ; gain = 505.812 ; free physical = 2577 ; free virtual = 28510
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc] for cell 'double_iq_pid_vco_i/redpitaya_converters_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc] for cell 'double_iq_pid_vco_i/dataReal_to_ram_fast/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc] for cell 'double_iq_pid_vco_i/dataReal_to_ram_fast/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_slow_0/dataReal_to_ram.xdc] for cell 'double_iq_pid_vco_i/dataReal_to_ram_slow/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_slow_0/dataReal_to_ram.xdc] for cell 'double_iq_pid_vco_i/dataReal_to_ram_slow/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds1_nco_0/nco_counter.xdc] for cell 'double_iq_pid_vco_i/dds1_nco/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds1_nco_0/nco_counter.xdc] for cell 'double_iq_pid_vco_i/dds1_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds2_nco_0/nco_counter.xdc] for cell 'double_iq_pid_vco_i/dds2_nco/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds2_nco_0/nco_counter.xdc] for cell 'double_iq_pid_vco_i/dds2_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_ampl_0/axi_to_dac.xdc] for cell 'double_iq_pid_vco_i/dds_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_ampl_0/axi_to_dac.xdc] for cell 'double_iq_pid_vco_i/dds_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc] for cell 'double_iq_pid_vco_i/dds_range/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc] for cell 'double_iq_pid_vco_i/dds_range/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_demod1_nco_0/nco_counter.xdc] for cell 'double_iq_pid_vco_i/demod1_nco/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_demod1_nco_0/nco_counter.xdc] for cell 'double_iq_pid_vco_i/demod1_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_demod2_nco_0/nco_counter.xdc] for cell 'double_iq_pid_vco_i/demod2_nco/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_demod2_nco_0/nco_counter.xdc] for cell 'double_iq_pid_vco_i/demod2_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc] for cell 'double_iq_pid_vco_i/pidv3_axi_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc] for cell 'double_iq_pid_vco_i/pidv3_axi_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_1_0/pidv3_axi.xdc] for cell 'double_iq_pid_vco_i/pidv3_axi_1/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_1_0/pidv3_axi.xdc] for cell 'double_iq_pid_vco_i/pidv3_axi_1/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_0_0/shifterReal_dyn.xdc] for cell 'double_iq_pid_vco_i/shifterReal_dyn_0/inst'
WARNING: [Vivado 12-180] No cells matched 'flipflops*_reg[0]'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_0_0/shifterReal_dyn.xdc:1]
WARNING: [Vivado 12-180] No cells matched 'flipflops*_reg[1]'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_0_0/shifterReal_dyn.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_0_0/shifterReal_dyn.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'sync_stage0_*_reg'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_0_0/shifterReal_dyn.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'flipflops*_reg[0]'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_0_0/shifterReal_dyn.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hier sync_stage0_*_reg -filter IS_SEQUENTIAL]'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_0_0/shifterReal_dyn.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_0_0/shifterReal_dyn.xdc] for cell 'double_iq_pid_vco_i/shifterReal_dyn_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_1_0/shifterReal_dyn.xdc] for cell 'double_iq_pid_vco_i/shifterReal_dyn_1/inst'
WARNING: [Vivado 12-180] No cells matched 'flipflops*_reg[0]'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_1_0/shifterReal_dyn.xdc:1]
WARNING: [Vivado 12-180] No cells matched 'flipflops*_reg[1]'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_1_0/shifterReal_dyn.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_1_0/shifterReal_dyn.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'sync_stage0_*_reg'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_1_0/shifterReal_dyn.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'flipflops*_reg[0]'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_1_0/shifterReal_dyn.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hier sync_stage0_*_reg -filter IS_SEQUENTIAL]'. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_1_0/shifterReal_dyn.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_shifterReal_dyn_1_0/shifterReal_dyn.xdc] for cell 'double_iq_pid_vco_i/shifterReal_dyn_1/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.641 ; gain = 0.000 ; free physical = 2608 ; free virtual = 28554
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

62 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2412.641 ; gain = 968.391 ; free physical = 2608 ; free virtual = 28554
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2428.621 ; gain = 15.980 ; free physical = 2611 ; free virtual = 28548

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 177c10250

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2447.434 ; gain = 18.812 ; free physical = 2583 ; free virtual = 28531

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a62c5aef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2591.434 ; gain = 0.000 ; free physical = 2437 ; free virtual = 28385
INFO: [Opt 31-389] Phase Retarget created 501 cells and removed 729 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17d828b2e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2591.434 ; gain = 0.000 ; free physical = 2437 ; free virtual = 28386
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 32 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b20150ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2591.434 ; gain = 0.000 ; free physical = 2433 ; free virtual = 28385
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1556 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1b20150ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2591.434 ; gain = 0.000 ; free physical = 2433 ; free virtual = 28385
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b20150ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2591.434 ; gain = 0.000 ; free physical = 2433 ; free virtual = 28385
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b20150ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2591.434 ; gain = 0.000 ; free physical = 2433 ; free virtual = 28385
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             501  |             729  |                                              0  |
|  Constant propagation         |               4  |              32  |                                              0  |
|  Sweep                        |               0  |            1556  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2591.434 ; gain = 0.000 ; free physical = 2448 ; free virtual = 28386
Ending Logic Optimization Task | Checksum: 1acbebcb8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2591.434 ; gain = 0.000 ; free physical = 2448 ; free virtual = 28386

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.378 | TNS=-36.336 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 207391733

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2828.117 ; gain = 0.000 ; free physical = 2395 ; free virtual = 28348
Ending Power Optimization Task | Checksum: 207391733

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2828.117 ; gain = 236.684 ; free physical = 2405 ; free virtual = 28358

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 207391733

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.117 ; gain = 0.000 ; free physical = 2405 ; free virtual = 28358

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.117 ; gain = 0.000 ; free physical = 2405 ; free virtual = 28358
Ending Netlist Obfuscation Task | Checksum: 17671b611

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.117 ; gain = 0.000 ; free physical = 2405 ; free virtual = 28358
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2828.117 ; gain = 415.477 ; free physical = 2405 ; free virtual = 28358
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.117 ; gain = 0.000 ; free physical = 2405 ; free virtual = 28358
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2828.117 ; gain = 0.000 ; free physical = 2395 ; free virtual = 28351
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2828.117 ; gain = 0.000 ; free physical = 2401 ; free virtual = 28359
INFO: [runtcl-4] Executing : report_drc -file double_iq_pid_vco_wrapper_drc_opted.rpt -pb double_iq_pid_vco_wrapper_drc_opted.pb -rpx double_iq_pid_vco_wrapper_drc_opted.rpx
Command: report_drc -file double_iq_pid_vco_wrapper_drc_opted.rpt -pb double_iq_pid_vco_wrapper_drc_opted.pb -rpx double_iq_pid_vco_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2405 ; free virtual = 28354
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16678af7d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2405 ; free virtual = 28354
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2405 ; free virtual = 28354

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1562fc8eb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2376 ; free virtual = 28341

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fcc5a8e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2353 ; free virtual = 28320

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fcc5a8e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2353 ; free virtual = 28320
Phase 1 Placer Initialization | Checksum: 1fcc5a8e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2353 ; free virtual = 28320

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 244ec4e8e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2345 ; free virtual = 28313

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 214 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 103 nets or cells. Created 9 new cells, deleted 94 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s. 33 registers were pushed out.
INFO: [Physopt 32-665] Processed cell double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s. 33 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 66 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2347 ; free virtual = 28305
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2347 ; free virtual = 28305

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |             94  |                   103  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           66  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           75  |             94  |                   105  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 19def6611

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2334 ; free virtual = 28306
Phase 2.2 Global Placement Core | Checksum: 2117a25ef

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2333 ; free virtual = 28305
Phase 2 Global Placement | Checksum: 2117a25ef

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2338 ; free virtual = 28309

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18cadf7d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2337 ; free virtual = 28308

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 132d90129

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2335 ; free virtual = 28307

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9355c1b1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2335 ; free virtual = 28307

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1097d0953

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2335 ; free virtual = 28307

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c2622be3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2332 ; free virtual = 28307

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 744049a2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:33 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2328 ; free virtual = 28301

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 780547f9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2329 ; free virtual = 28301

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 122276c36

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2329 ; free virtual = 28301
Phase 3 Detail Placement | Checksum: 122276c36

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2329 ; free virtual = 28301

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17f8bb642

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/value[2]_3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net double_iq_pid_vco_i/ps7_rst/U0/peripheral_reset[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17f8bb642

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2324 ; free virtual = 28300
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 151b066d3

Time (s): cpu = 00:01:42 ; elapsed = 00:00:54 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2342 ; free virtual = 28300
Phase 4.1 Post Commit Optimization | Checksum: 151b066d3

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2342 ; free virtual = 28300

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 151b066d3

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2342 ; free virtual = 28300

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 151b066d3

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2341 ; free virtual = 28299

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2341 ; free virtual = 28299
Phase 4.4 Final Placement Cleanup | Checksum: 1778715a9

Time (s): cpu = 00:01:43 ; elapsed = 00:00:55 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2341 ; free virtual = 28299
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1778715a9

Time (s): cpu = 00:01:43 ; elapsed = 00:00:55 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2341 ; free virtual = 28299
Ending Placer Task | Checksum: f9f38e8e

Time (s): cpu = 00:01:43 ; elapsed = 00:00:55 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2341 ; free virtual = 28299
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:50 ; elapsed = 00:00:59 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2348 ; free virtual = 28306
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2348 ; free virtual = 28306
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2304 ; free virtual = 28296
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2337 ; free virtual = 28305
INFO: [runtcl-4] Executing : report_io -file double_iq_pid_vco_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2331 ; free virtual = 28296
INFO: [runtcl-4] Executing : report_utilization -file double_iq_pid_vco_wrapper_utilization_placed.rpt -pb double_iq_pid_vco_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file double_iq_pid_vco_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2341 ; free virtual = 28306
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2296 ; free virtual = 28275
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2259 ; free virtual = 28257
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2300 ; free virtual = 28274
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2749965a ConstDB: 0 ShapeSum: d2a9f834 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e25132b8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2221 ; free virtual = 28192
Post Restoration Checksum: NetGraph: 493cc139 NumContArr: 9914717f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e25132b8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2207 ; free virtual = 28194

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e25132b8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2190 ; free virtual = 28177

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e25132b8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2189 ; free virtual = 28176
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bd04298c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2153 ; free virtual = 28142
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.386  | TNS=0.000  | WHS=-0.396 | THS=-155.076|

Phase 2 Router Initialization | Checksum: f049fece

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2151 ; free virtual = 28139

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14456
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14456
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d5d10ccb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2146 ; free virtual = 28134

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1099
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.083  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e0718704

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2142 ; free virtual = 28134
Phase 4 Rip-up And Reroute | Checksum: 1e0718704

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2142 ; free virtual = 28134

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2ae427421

Time (s): cpu = 00:01:11 ; elapsed = 00:00:36 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2160 ; free virtual = 28138
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.083  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2ae427421

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2160 ; free virtual = 28138

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2ae427421

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2160 ; free virtual = 28138
Phase 5 Delay and Skew Optimization | Checksum: 2ae427421

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2160 ; free virtual = 28138

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ed4c8295

Time (s): cpu = 00:01:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2160 ; free virtual = 28138
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.083  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1da65cefe

Time (s): cpu = 00:01:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2163 ; free virtual = 28138
Phase 6 Post Hold Fix | Checksum: 1da65cefe

Time (s): cpu = 00:01:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2163 ; free virtual = 28138

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.82953 %
  Global Horizontal Routing Utilization  = 8.86098 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2439e18ba

Time (s): cpu = 00:01:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2163 ; free virtual = 28138

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2439e18ba

Time (s): cpu = 00:01:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2160 ; free virtual = 28135

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d47878d9

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2160 ; free virtual = 28135

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.083  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d47878d9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2163 ; free virtual = 28138
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2184 ; free virtual = 28158

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2184 ; free virtual = 28158
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2184 ; free virtual = 28158
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2133 ; free virtual = 28145
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2161 ; free virtual = 28159
INFO: [runtcl-4] Executing : report_drc -file double_iq_pid_vco_wrapper_drc_routed.rpt -pb double_iq_pid_vco_wrapper_drc_routed.pb -rpx double_iq_pid_vco_wrapper_drc_routed.rpx
Command: report_drc -file double_iq_pid_vco_wrapper_drc_routed.rpt -pb double_iq_pid_vco_wrapper_drc_routed.pb -rpx double_iq_pid_vco_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2154 ; free virtual = 28149
INFO: [runtcl-4] Executing : report_methodology -file double_iq_pid_vco_wrapper_methodology_drc_routed.rpt -pb double_iq_pid_vco_wrapper_methodology_drc_routed.pb -rpx double_iq_pid_vco_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file double_iq_pid_vco_wrapper_methodology_drc_routed.rpt -pb double_iq_pid_vco_wrapper_methodology_drc_routed.pb -rpx double_iq_pid_vco_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2836.121 ; gain = 0.000 ; free physical = 2147 ; free virtual = 28142
INFO: [runtcl-4] Executing : report_power -file double_iq_pid_vco_wrapper_power_routed.rpt -pb double_iq_pid_vco_wrapper_power_summary_routed.pb -rpx double_iq_pid_vco_wrapper_power_routed.rpx
Command: report_power -file double_iq_pid_vco_wrapper_power_routed.rpt -pb double_iq_pid_vco_wrapper_power_summary_routed.pb -rpx double_iq_pid_vco_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
162 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2864.719 ; gain = 28.598 ; free physical = 2127 ; free virtual = 28118
INFO: [runtcl-4] Executing : report_route_status -file double_iq_pid_vco_wrapper_route_status.rpt -pb double_iq_pid_vco_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file double_iq_pid_vco_wrapper_timing_summary_routed.rpt -pb double_iq_pid_vco_wrapper_timing_summary_routed.pb -rpx double_iq_pid_vco_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file double_iq_pid_vco_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file double_iq_pid_vco_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file double_iq_pid_vco_wrapper_bus_skew_routed.rpt -pb double_iq_pid_vco_wrapper_bus_skew_routed.pb -rpx double_iq_pid_vco_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 17:31:14 2021...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 29 17:31:23 2021
# Process ID: 22867
# Current directory: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1
# Command line: vivado -log double_iq_pid_vco_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source double_iq_pid_vco_wrapper.tcl -notrace
# Log file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper.vdi
# Journal file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source double_iq_pid_vco_wrapper.tcl -notrace
Command: open_checkpoint double_iq_pid_vco_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1440.109 ; gain = 0.000 ; free physical = 3527 ; free virtual = 29516
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1643.539 ; gain = 0.000 ; free physical = 3184 ; free virtual = 29191
INFO: [Netlist 29-17] Analyzing 524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2272.719 ; gain = 5.938 ; free physical = 2591 ; free virtual = 28585
Restored from archive | CPU: 1.520000 secs | Memory: 15.852463 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2272.719 ; gain = 5.938 ; free physical = 2591 ; free virtual = 28585
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.719 ; gain = 0.000 ; free physical = 2593 ; free virtual = 28587
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 2272.719 ; gain = 832.609 ; free physical = 2593 ; free virtual = 28587
Command: write_bitstream -force double_iq_pid_vco_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s input double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s input double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/mixer_sin_2/U0/data_s input double_iq_pid_vco_i/mixer_sin_2/U0/data_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/mixer_sin_3/U0/data_s input double_iq_pid_vco_i/mixer_sin_3/U0/data_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s input double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s input double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s input double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s input double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/P_temp_s input double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/P_temp_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s input double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s input double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/P_temp_s input double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/P_temp_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s output double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s output double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s output double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s output double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s output double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s output double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s output double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s output double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s output double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s output double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s output double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s output double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s output double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s output double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg multiplier stage double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s multiplier stage double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s multiplier stage double_iq_pid_vco_i/mixer_sin_0/U0/res_i_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s multiplier stage double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s multiplier stage double_iq_pid_vco_i/mixer_sin_1/U0/res_i_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_2/U0/data_s multiplier stage double_iq_pid_vco_i/mixer_sin_2/U0/data_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_2/U0/data_s multiplier stage double_iq_pid_vco_i/mixer_sin_2/U0/data_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_3/U0/data_s multiplier stage double_iq_pid_vco_i/mixer_sin_3/U0/data_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_3/U0/data_s multiplier stage double_iq_pid_vco_i/mixer_sin_3/U0/data_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s multiplier stage double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s multiplier stage double_iq_pid_vco_i/mixer_sin_4/U0/res_i_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s multiplier stage double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s multiplier stage double_iq_pid_vco_i/mixer_sin_5/U0/res_i_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s multiplier stage double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s/PATTERNBDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s multiplier stage double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s multiplier stage double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/P_temp_s multiplier stage double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/P_temp_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s multiplier stage double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s/PATTERNBDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s multiplier stage double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s multiplier stage double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/P_temp_s multiplier stage double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/P_temp_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: double_iq_pid_vco_i/pidv3_axi_0/U0/pidv3_axiLogic/I_sum_s: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/I_sum_s: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 96 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./double_iq_pid_vco_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan 29 17:32:41 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 2712.133 ; gain = 439.414 ; free physical = 2485 ; free virtual = 28504
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 17:32:42 2021...
