INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/Assign_test/Assign_test.srcs/sources_1/new/add_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_assign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/Assign_test/Assign_test.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
