

================================================================
== Vitis HLS Report for 'gammacorrection_9_9_1080_1920_1_Pipeline_colLoop'
================================================================
* Date:           Wed Sep  4 19:39:29 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.371 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1925|     1925|  6.352 us|  6.352 us|  1925|  1925|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- colLoop  |     1923|     1923|         5|          1|          1|  1920|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|      87|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_V_4_fu_134_p2            |         +|   0|  0|  18|          11|           1|
    |icmp_ln75_fu_128_p2        |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  33|          24|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |aecin_data245_blk_n      |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_V_3   |   9|          2|   11|         22|
    |j_V_fu_58                |   9|          2|   11|         22|
    |p_dst_data244_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |j_V_fu_58                         |  11|   0|   11|          0|
    |outval1_1_reg_235                 |   8|   0|    8|          0|
    |outval1_2_reg_240                 |   8|   0|    8|          0|
    |outval1_reg_230                   |   8|   0|    8|          0|
    |val1_1_reg_205                    |   8|   0|    8|          0|
    |val1_2_reg_210                    |   8|   0|    8|          0|
    |val1_reg_200                      |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|   68|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|aecin_data245_dout            |   in|   24|     ap_fifo|                                          aecin_data245|       pointer|
|aecin_data245_num_data_valid  |   in|    2|     ap_fifo|                                          aecin_data245|       pointer|
|aecin_data245_fifo_cap        |   in|    2|     ap_fifo|                                          aecin_data245|       pointer|
|aecin_data245_empty_n         |   in|    1|     ap_fifo|                                          aecin_data245|       pointer|
|aecin_data245_read            |  out|    1|     ap_fifo|                                          aecin_data245|       pointer|
|p_dst_data244_din             |  out|   24|     ap_fifo|                                          p_dst_data244|       pointer|
|p_dst_data244_num_data_valid  |   in|    2|     ap_fifo|                                          p_dst_data244|       pointer|
|p_dst_data244_fifo_cap        |   in|    2|     ap_fifo|                                          p_dst_data244|       pointer|
|p_dst_data244_full_n          |   in|    1|     ap_fifo|                                          p_dst_data244|       pointer|
|p_dst_data244_write           |  out|    1|     ap_fifo|                                          p_dst_data244|       pointer|
|p_read1                       |   in|   11|     ap_none|                                                p_read1|        scalar|
|lut_p_address0                |  out|    8|   ap_memory|                                                  lut_p|         array|
|lut_p_ce0                     |  out|    1|   ap_memory|                                                  lut_p|         array|
|lut_p_q0                      |   in|    8|   ap_memory|                                                  lut_p|         array|
|lut_p_1_address0              |  out|    8|   ap_memory|                                                lut_p_1|         array|
|lut_p_1_ce0                   |  out|    1|   ap_memory|                                                lut_p_1|         array|
|lut_p_1_q0                    |   in|    8|   ap_memory|                                                lut_p_1|         array|
|lut_p_2_address0              |  out|    8|   ap_memory|                                                lut_p_2|         array|
|lut_p_2_ce0                   |  out|    1|   ap_memory|                                                lut_p_2|         array|
|lut_p_2_q0                    |   in|    8|   ap_memory|                                                lut_p_2|         array|
+------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

