Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Wed Nov  8 12:25:34 2023
| Host              : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_5 -file /home/ubuntu/Desktop/timimg_rpt.txt
| Design            : user_proj_example
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (154)
5. checking no_input_delay (52)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: wb_clk_i (HIGH)

delay_cnt_reg[0]/C
delay_cnt_reg[1]/C
delay_cnt_reg[2]/C
delay_cnt_reg[3]/C
user_bram/RAM_reg_0/CLKARDCLK
user_bram/RAM_reg_0/CLKBWRCLK
user_bram/RAM_reg_1/CLKARDCLK
user_bram/RAM_reg_1/CLKBWRCLK
user_bram/RAM_reg_2/CLKARDCLK
user_bram/RAM_reg_2/CLKBWRCLK
user_bram/RAM_reg_3/CLKARDCLK
user_bram/RAM_reg_3/CLKBWRCLK
wbs_ack_o_reg/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (154)
--------------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

delay_cnt_reg[0]/CE
delay_cnt_reg[0]/D
delay_cnt_reg[0]/R
delay_cnt_reg[1]/CE
delay_cnt_reg[1]/D
delay_cnt_reg[1]/R
delay_cnt_reg[2]/CE
delay_cnt_reg[2]/D
delay_cnt_reg[2]/R
delay_cnt_reg[3]/CE
delay_cnt_reg[3]/D
delay_cnt_reg[3]/R
user_bram/RAM_reg_0/ADDRARDADDR[10]
user_bram/RAM_reg_0/ADDRARDADDR[11]
user_bram/RAM_reg_0/ADDRARDADDR[12]
user_bram/RAM_reg_0/ADDRARDADDR[13]
user_bram/RAM_reg_0/ADDRARDADDR[14]
user_bram/RAM_reg_0/ADDRARDADDR[3]
user_bram/RAM_reg_0/ADDRARDADDR[4]
user_bram/RAM_reg_0/ADDRARDADDR[5]
user_bram/RAM_reg_0/ADDRARDADDR[6]
user_bram/RAM_reg_0/ADDRARDADDR[7]
user_bram/RAM_reg_0/ADDRARDADDR[8]
user_bram/RAM_reg_0/ADDRARDADDR[9]
user_bram/RAM_reg_0/ADDRBWRADDR[10]
user_bram/RAM_reg_0/ADDRBWRADDR[11]
user_bram/RAM_reg_0/ADDRBWRADDR[12]
user_bram/RAM_reg_0/ADDRBWRADDR[13]
user_bram/RAM_reg_0/ADDRBWRADDR[14]
user_bram/RAM_reg_0/ADDRBWRADDR[3]
user_bram/RAM_reg_0/ADDRBWRADDR[4]
user_bram/RAM_reg_0/ADDRBWRADDR[5]
user_bram/RAM_reg_0/ADDRBWRADDR[6]
user_bram/RAM_reg_0/ADDRBWRADDR[7]
user_bram/RAM_reg_0/ADDRBWRADDR[8]
user_bram/RAM_reg_0/ADDRBWRADDR[9]
user_bram/RAM_reg_0/DINADIN[0]
user_bram/RAM_reg_0/DINADIN[1]
user_bram/RAM_reg_0/DINADIN[2]
user_bram/RAM_reg_0/DINADIN[3]
user_bram/RAM_reg_0/DINADIN[4]
user_bram/RAM_reg_0/DINADIN[5]
user_bram/RAM_reg_0/DINADIN[6]
user_bram/RAM_reg_0/DINADIN[7]
user_bram/RAM_reg_0/ENARDEN
user_bram/RAM_reg_0/RSTRAMB
user_bram/RAM_reg_0/WEA[0]
user_bram/RAM_reg_1/ADDRARDADDR[10]
user_bram/RAM_reg_1/ADDRARDADDR[11]
user_bram/RAM_reg_1/ADDRARDADDR[12]
user_bram/RAM_reg_1/ADDRARDADDR[13]
user_bram/RAM_reg_1/ADDRARDADDR[14]
user_bram/RAM_reg_1/ADDRARDADDR[3]
user_bram/RAM_reg_1/ADDRARDADDR[4]
user_bram/RAM_reg_1/ADDRARDADDR[5]
user_bram/RAM_reg_1/ADDRARDADDR[6]
user_bram/RAM_reg_1/ADDRARDADDR[7]
user_bram/RAM_reg_1/ADDRARDADDR[8]
user_bram/RAM_reg_1/ADDRARDADDR[9]
user_bram/RAM_reg_1/ADDRBWRADDR[10]
user_bram/RAM_reg_1/ADDRBWRADDR[11]
user_bram/RAM_reg_1/ADDRBWRADDR[12]
user_bram/RAM_reg_1/ADDRBWRADDR[13]
user_bram/RAM_reg_1/ADDRBWRADDR[14]
user_bram/RAM_reg_1/ADDRBWRADDR[3]
user_bram/RAM_reg_1/ADDRBWRADDR[4]
user_bram/RAM_reg_1/ADDRBWRADDR[5]
user_bram/RAM_reg_1/ADDRBWRADDR[6]
user_bram/RAM_reg_1/ADDRBWRADDR[7]
user_bram/RAM_reg_1/ADDRBWRADDR[8]
user_bram/RAM_reg_1/ADDRBWRADDR[9]
user_bram/RAM_reg_1/DINADIN[0]
user_bram/RAM_reg_1/DINADIN[1]
user_bram/RAM_reg_1/DINADIN[2]
user_bram/RAM_reg_1/DINADIN[3]
user_bram/RAM_reg_1/DINADIN[4]
user_bram/RAM_reg_1/DINADIN[5]
user_bram/RAM_reg_1/DINADIN[6]
user_bram/RAM_reg_1/DINADIN[7]
user_bram/RAM_reg_1/ENARDEN
user_bram/RAM_reg_1/RSTRAMB
user_bram/RAM_reg_1/WEA[0]
user_bram/RAM_reg_2/ADDRARDADDR[10]
user_bram/RAM_reg_2/ADDRARDADDR[11]
user_bram/RAM_reg_2/ADDRARDADDR[12]
user_bram/RAM_reg_2/ADDRARDADDR[13]
user_bram/RAM_reg_2/ADDRARDADDR[14]
user_bram/RAM_reg_2/ADDRARDADDR[3]
user_bram/RAM_reg_2/ADDRARDADDR[4]
user_bram/RAM_reg_2/ADDRARDADDR[5]
user_bram/RAM_reg_2/ADDRARDADDR[6]
user_bram/RAM_reg_2/ADDRARDADDR[7]
user_bram/RAM_reg_2/ADDRARDADDR[8]
user_bram/RAM_reg_2/ADDRARDADDR[9]
user_bram/RAM_reg_2/ADDRBWRADDR[10]
user_bram/RAM_reg_2/ADDRBWRADDR[11]
user_bram/RAM_reg_2/ADDRBWRADDR[12]
user_bram/RAM_reg_2/ADDRBWRADDR[13]
user_bram/RAM_reg_2/ADDRBWRADDR[14]
user_bram/RAM_reg_2/ADDRBWRADDR[3]
user_bram/RAM_reg_2/ADDRBWRADDR[4]
user_bram/RAM_reg_2/ADDRBWRADDR[5]
user_bram/RAM_reg_2/ADDRBWRADDR[6]
user_bram/RAM_reg_2/ADDRBWRADDR[7]
user_bram/RAM_reg_2/ADDRBWRADDR[8]
user_bram/RAM_reg_2/ADDRBWRADDR[9]
user_bram/RAM_reg_2/DINADIN[0]
user_bram/RAM_reg_2/DINADIN[1]
user_bram/RAM_reg_2/DINADIN[2]
user_bram/RAM_reg_2/DINADIN[3]
user_bram/RAM_reg_2/DINADIN[4]
user_bram/RAM_reg_2/DINADIN[5]
user_bram/RAM_reg_2/DINADIN[6]
user_bram/RAM_reg_2/DINADIN[7]
user_bram/RAM_reg_2/ENARDEN
user_bram/RAM_reg_2/RSTRAMB
user_bram/RAM_reg_2/WEA[0]
user_bram/RAM_reg_3/ADDRARDADDR[10]
user_bram/RAM_reg_3/ADDRARDADDR[11]
user_bram/RAM_reg_3/ADDRARDADDR[12]
user_bram/RAM_reg_3/ADDRARDADDR[13]
user_bram/RAM_reg_3/ADDRARDADDR[14]
user_bram/RAM_reg_3/ADDRARDADDR[3]
user_bram/RAM_reg_3/ADDRARDADDR[4]
user_bram/RAM_reg_3/ADDRARDADDR[5]
user_bram/RAM_reg_3/ADDRARDADDR[6]
user_bram/RAM_reg_3/ADDRARDADDR[7]
user_bram/RAM_reg_3/ADDRARDADDR[8]
user_bram/RAM_reg_3/ADDRARDADDR[9]
user_bram/RAM_reg_3/ADDRBWRADDR[10]
user_bram/RAM_reg_3/ADDRBWRADDR[11]
user_bram/RAM_reg_3/ADDRBWRADDR[12]
user_bram/RAM_reg_3/ADDRBWRADDR[13]
user_bram/RAM_reg_3/ADDRBWRADDR[14]
user_bram/RAM_reg_3/ADDRBWRADDR[3]
user_bram/RAM_reg_3/ADDRBWRADDR[4]
user_bram/RAM_reg_3/ADDRBWRADDR[5]
user_bram/RAM_reg_3/ADDRBWRADDR[6]
user_bram/RAM_reg_3/ADDRBWRADDR[7]
user_bram/RAM_reg_3/ADDRBWRADDR[8]
user_bram/RAM_reg_3/ADDRBWRADDR[9]
user_bram/RAM_reg_3/DINADIN[0]
user_bram/RAM_reg_3/DINADIN[1]
user_bram/RAM_reg_3/DINADIN[2]
user_bram/RAM_reg_3/DINADIN[3]
user_bram/RAM_reg_3/DINADIN[4]
user_bram/RAM_reg_3/DINADIN[5]
user_bram/RAM_reg_3/DINADIN[6]
user_bram/RAM_reg_3/DINADIN[7]
user_bram/RAM_reg_3/ENARDEN
user_bram/RAM_reg_3/RSTRAMB
user_bram/RAM_reg_3/WEA[0]
wbs_ack_o_reg/D
wbs_ack_o_reg/R

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (52)
-------------------------------
 There are 52 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[2]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  187          inf        0.000                      0                  187           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 4.091ns (70.752%)  route 1.691ns (29.248%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_2/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.387     1.387 r  user_bram/RAM_reg_2/DOUTBDOUT[1]
                         net (fo=1, unplaced)         1.691     3.078    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.782 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.782    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 4.091ns (70.752%)  route 1.691ns (29.248%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.387     1.387 r  user_bram/RAM_reg_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         1.691     3.078    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.782 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.782    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 4.091ns (70.752%)  route 1.691ns (29.248%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_3/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.387     1.387 r  user_bram/RAM_reg_3/DOUTBDOUT[1]
                         net (fo=1, unplaced)         1.691     3.078    wbs_dat_o_OBUF[25]
                                                                      r  wbs_dat_o_OBUF[25]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.782 r  wbs_dat_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     5.782    wbs_dat_o[25]
                                                                      r  wbs_dat_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 4.091ns (70.752%)  route 1.691ns (29.248%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_1/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.387     1.387 r  user_bram/RAM_reg_1/DOUTBDOUT[1]
                         net (fo=1, unplaced)         1.691     3.078    wbs_dat_o_OBUF[9]
                                                                      r  wbs_dat_o_OBUF[9]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.782 r  wbs_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.782    wbs_dat_o[9]
                                                                      r  wbs_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.777ns  (logic 4.048ns (70.068%)  route 1.729ns (29.932%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_1/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.344     1.344 r  user_bram/RAM_reg_1/DOUTBDOUT[2]
                         net (fo=1, unplaced)         1.729     3.073    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.777 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.777    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.777ns  (logic 4.048ns (70.068%)  route 1.729ns (29.932%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_2/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.344     1.344 r  user_bram/RAM_reg_2/DOUTBDOUT[2]
                         net (fo=1, unplaced)         1.729     3.073    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.777 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.777    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.777ns  (logic 4.048ns (70.068%)  route 1.729ns (29.932%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_3/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.344     1.344 r  user_bram/RAM_reg_3/DOUTBDOUT[2]
                         net (fo=1, unplaced)         1.729     3.073    wbs_dat_o_OBUF[26]
                                                                      r  wbs_dat_o_OBUF[26]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.777 r  wbs_dat_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000     5.777    wbs_dat_o[26]
                                                                      r  wbs_dat_o[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.777ns  (logic 4.048ns (70.068%)  route 1.729ns (29.932%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.344     1.344 r  user_bram/RAM_reg_0/DOUTBDOUT[2]
                         net (fo=1, unplaced)         1.729     3.073    wbs_dat_o_OBUF[2]
                                                                      r  wbs_dat_o_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.777 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.777    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.759ns  (logic 4.067ns (70.617%)  route 1.692ns (29.383%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_1/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.363     1.363 r  user_bram/RAM_reg_1/DOUTBDOUT[3]
                         net (fo=1, unplaced)         1.692     3.055    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.759 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.759    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2)
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.759ns  (logic 4.067ns (70.617%)  route 1.692ns (29.383%))
  Logic Levels:           2  (OBUF=1 RAMB36E2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E2                     0.000     0.000 r  user_bram/RAM_reg_2/CLKBWRCLK
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.363     1.363 r  user_bram/RAM_reg_2/DOUTBDOUT[3]
                         net (fo=1, unplaced)         1.692     3.055    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.759 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     5.759    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delay_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.120ns (63.492%)  route 0.069ns (36.508%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  delay_cnt_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.084     0.084 r  delay_cnt_reg[1]/Q
                         net (fo=5, unplaced)         0.051     0.135    delay_cnt[1]
                                                                      r  delay_cnt[2]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.036     0.171 r  delay_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.018     0.189    delay_cnt[2]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delay_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.120ns (63.492%)  route 0.069ns (36.508%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  delay_cnt_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.084     0.084 r  delay_cnt_reg[1]/Q
                         net (fo=5, unplaced)         0.051     0.135    delay_cnt[1]
                                                                      r  delay_cnt[3]_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.036     0.171 r  delay_cnt[3]_i_2/O
                         net (fo=1, unplaced)         0.018     0.189    delay_cnt[3]_i_2_n_0
                         FDRE                                         r  delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delay_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.121ns (63.684%)  route 0.069ns (36.316%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  delay_cnt_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.084     0.084 f  delay_cnt_reg[1]/Q
                         net (fo=5, unplaced)         0.051     0.135    delay_cnt[1]
                                                                      f  delay_cnt[0]_i_1/I2
                         LUT4 (Prop_LUT4_I2_O)        0.037     0.172 r  delay_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.018     0.190    delay_cnt[0]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delay_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.121ns (63.684%)  route 0.069ns (36.316%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  delay_cnt_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.084     0.084 r  delay_cnt_reg[1]/Q
                         net (fo=5, unplaced)         0.051     0.135    delay_cnt[1]
                                                                      r  delay_cnt[1]_i_1/I2
                         LUT4 (Prop_LUT4_I2_O)        0.037     0.172 r  delay_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.018     0.190    delay_cnt[1]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wbs_ack_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.121ns (63.684%)  route 0.069ns (36.316%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  delay_cnt_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.084     0.084 f  delay_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.051     0.135    delay_cnt[0]
                                                                      f  wbs_ack_o_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     0.172 r  wbs_ack_o_i_1/O
                         net (fo=1, unplaced)         0.018     0.190    wbs_ack_o2_out
                         FDRE                                         r  wbs_ack_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.449ns (57.883%)  route 0.327ns (42.117%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i_IBUF_inst/I
                                                                      r  wb_rst_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  wb_rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    wb_rst_i_IBUF_inst/OUT
                                                                      r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, unplaced)         0.327     0.776    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.449ns (57.883%)  route 0.327ns (42.117%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i_IBUF_inst/I
                                                                      r  wb_rst_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  wb_rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    wb_rst_i_IBUF_inst/OUT
                                                                      r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, unplaced)         0.327     0.776    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.449ns (57.883%)  route 0.327ns (42.117%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i_IBUF_inst/I
                                                                      r  wb_rst_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  wb_rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    wb_rst_i_IBUF_inst/OUT
                                                                      r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, unplaced)         0.327     0.776    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.449ns (57.883%)  route 0.327ns (42.117%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i_IBUF_inst/I
                                                                      r  wb_rst_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  wb_rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    wb_rst_i_IBUF_inst/OUT
                                                                      r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, unplaced)         0.327     0.776    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            wbs_ack_o_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.449ns (57.883%)  route 0.327ns (42.117%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i_IBUF_inst/I
                                                                      r  wb_rst_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  wb_rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    wb_rst_i_IBUF_inst/OUT
                                                                      r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  wb_rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, unplaced)         0.327     0.776    wb_rst_i_IBUF
                         FDRE                                         r  wbs_ack_o_reg/R
  -------------------------------------------------------------------    -------------------





