
---------- Begin Simulation Statistics ----------
final_tick                                14306140500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102313                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661264                       # Number of bytes of host memory used
host_op_rate                                   203959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   110.35                       # Real time elapsed on the host
host_tick_rate                              129639117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014306                       # Number of seconds simulated
sim_ticks                                 14306140500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8125446                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6521920                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.534174                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.534174                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617328                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9567989                       # number of floating regfile writes
system.cpu.idleCycles                           36203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28863                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625314                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.169896                       # Inst execution rate
system.cpu.iew.exec_refs                     15655908                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26760                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6883720                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4864370                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4082                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27450                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22846365                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              15629148                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             51822                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              33473382                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  72019                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4349803                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25414                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4518742                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1460                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27403                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23446238                       # num instructions consuming a value
system.cpu.iew.wb_count                      22630639                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.721409                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16914338                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.790941                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22631822                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 42691171                       # number of integer regfile reads
system.cpu.int_regfile_writes                11386308                       # number of integer regfile writes
system.cpu.ipc                               0.394606                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.394606                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               785      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11488952     34.27%     34.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     34.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     34.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203852      9.56%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  210      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594373      4.76%     48.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     48.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     48.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     48.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     48.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569798      4.68%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5510782     16.44%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1731      0.01%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        10129312     30.21%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25112      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               33525204                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                18608181                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            35191567                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9592647                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9840657                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3991811                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.119069                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  100875      2.53%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            12353      0.31%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1855128     46.47%     49.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    19      0.00%     49.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           2023415     50.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18908049                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           64457772                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13037992                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13344498                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22846362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  33525204                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          338774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             31041                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       488141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28576079                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.173191                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.931161                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18188859     63.65%     63.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3064297     10.72%     74.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1128564      3.95%     78.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1234407      4.32%     82.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2300854      8.05%     90.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1415346      4.95%     95.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              680530      2.38%     98.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              368544      1.29%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              194678      0.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28576079                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.171707                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               981                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              945                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4864370                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27450                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18915437                       # number of misc regfile reads
system.cpu.numCycles                         28612282                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       170684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        374871                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1700339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        91309                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3402158                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          91309                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1692309                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1691071                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1664962                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1664201                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954293                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             286                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              267                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          342671                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25380                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     28520399                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.789175                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.075345                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23645856     82.91%     82.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          583797      2.05%     84.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          548548      1.92%     86.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1696708      5.95%     92.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           19934      0.07%     92.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          123023      0.43%     93.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           37281      0.13%     93.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          103985      0.36%     93.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1761267      6.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     28520399                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1761267                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1251918                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1251918                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1251918                       # number of overall hits
system.cpu.dcache.overall_hits::total         1251918                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3670665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3670665                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3670665                       # number of overall misses
system.cpu.dcache.overall_misses::total       3670665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 177827367904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 177827367904                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 177827367904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 177827367904                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4922583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4922583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4922583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4922583                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.745679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.745679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.745679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.745679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48445.545400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48445.545400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48445.545400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48445.545400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9410146                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1336245                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.042231                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1765                       # number of writebacks
system.cpu.dcache.writebacks::total              1765                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1969319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1969319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1969319                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1969319                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1701346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1701346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1701346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1701346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37370424904                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37370424904                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37370424904                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37370424904                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.345621                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.345621                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.345621                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.345621                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21965.211605                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21965.211605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21965.211605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21965.211605                       # average overall mshr miss latency
system.cpu.dcache.replacements                1700322                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1225977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1225977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3670431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3670431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 177816766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 177816766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4896408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4896408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.749617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.749617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48445.745472                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48445.745472                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1969317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1969317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1701114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1701114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  37360159000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  37360159000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.347421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.347421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21962.172435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21962.172435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10601904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10601904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45307.282051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45307.282051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          232                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          232                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10265904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10265904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44249.586207                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44249.586207                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.537786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2953264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1701346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.735840                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.537786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80462674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80462674                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1049980                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              24202205                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1862391                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1436089                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25414                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1626742                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   217                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23115360                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   891                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4927960                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26763                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127249                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            20                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3351956                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11848925                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1692309                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1664519                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      25197419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51248                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  153                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           892                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3332524                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7525                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           28576079                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.826838                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.094423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 23339803     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1461874      5.12%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   198937      0.70%     87.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   220420      0.77%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   218047      0.76%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1522147      5.33%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    89140      0.31%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   116665      0.41%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1409046      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             28576079                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059146                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.414120                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3331910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3331910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3331910                       # number of overall hits
system.cpu.icache.overall_hits::total         3331910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          614                       # number of overall misses
system.cpu.icache.overall_misses::total           614                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47485999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47485999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47485999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47485999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3332524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3332524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3332524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3332524                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77338.760586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77338.760586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77338.760586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77338.760586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          470                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          473                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          473                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38535499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38535499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38535499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38535499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81470.399577                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81470.399577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81470.399577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81470.399577                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3331910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3331910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           614                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47485999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47485999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3332524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3332524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77338.760586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77338.760586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38535499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38535499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81470.399577                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81470.399577                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.490017                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3332382                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               472                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7060.131356                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.490017                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.406729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.406729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.444336                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6665520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6665520                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3332682                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           200                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         188                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   79918                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  17                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1276                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1318224                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14306140500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25414                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1607369                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12523856                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2678023                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11741383                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22942802                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 73378                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3337507                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9838468                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6947                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27828793                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47551541                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21351894                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9771623                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   511322                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7840163                       # count of insts added to the skid buffer
system.cpu.rob.reads                         49609141                       # The number of ROB reads
system.cpu.rob.writes                        45756215                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1497628                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1497631                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1497628                       # number of overall hits
system.l2.overall_hits::total                 1497631                       # number of overall hits
system.l2.demand_misses::.cpu.inst                470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             203718                       # number of demand (read+write) misses
system.l2.demand_misses::total                 204188                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               470                       # number of overall misses
system.l2.overall_misses::.cpu.data            203718                       # number of overall misses
system.l2.overall_misses::total                204188                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37791500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18599978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18637770000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37791500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18599978500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18637770000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              473                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1701346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1701819                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             473                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1701346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1701819                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993658                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.119739                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.119982                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993658                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.119739                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.119982                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80407.446809                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91302.577583                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91277.499167                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80407.446809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91302.577583                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91277.499167                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1312                       # number of writebacks
system.l2.writebacks::total                      1312                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        203718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            204188                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       203718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           204188                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33101500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16562798500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16595900000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33101500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16562798500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16595900000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.119739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.119739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119982                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70428.723404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81302.577583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81277.548142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70428.723404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81302.577583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81277.548142                       # average overall mshr miss latency
system.l2.replacements                         171695                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1765                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1765                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           17                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               17                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           17                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           17                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        90298                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         90298                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   123                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.469828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.469828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.469828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.469828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37791500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37791500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80407.446809                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80407.446809                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33101500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33101500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993658                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993658                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70428.723404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70428.723404                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1497505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1497505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       203609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          203609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18591513500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18591513500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1701114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1701114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91309.880703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91309.880703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       203609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       203609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16555423500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16555423500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.119692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81309.880703                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81309.880703                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28662.753984                       # Cycle average of tags in use
system.l2.tags.total_refs                     3311859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    204463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.197840                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.673089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.629789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28653.451106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.874434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.874718                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54638991                       # Number of tag accesses
system.l2.tags.data_accesses                 54638991                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    203718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005823334500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           79                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           79                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              404069                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1214                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      204187                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1312                       # Number of write requests accepted
system.mem_ctrls.readBursts                    204187                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1312                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                204187                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  110468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   89937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           79                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2553.645570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1127.114501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3385.971860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           33     41.77%     41.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      7.59%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      3.80%     53.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           33     41.77%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            2      2.53%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            2      2.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            79                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           79                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.367089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.349379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.787355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64     81.01%     81.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.53%     83.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     15.19%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            79                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13067968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                83968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    913.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14306035000                       # Total gap between requests
system.mem_ctrls.avgGap                      69616.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13037952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        82752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2098120.034540412948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 911353554.789986848831                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5784369.306312908418                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          469                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       203718                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1312                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13805250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8178191500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 333805738000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29435.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40144.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 254425105.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13037952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13067968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        83968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        83968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          469                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       203718                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         204187                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1312                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1312                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2098120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    911353555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        913451675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2098120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2098120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5869368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5869368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5869368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2098120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    911353555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       919321043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               204187                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1293                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4363490500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1020935000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8191996750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21370.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40120.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              113293                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1127                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        91049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   144.414546                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.309809                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.334553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        63281     69.50%     69.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20141     22.12%     91.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          734      0.81%     92.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          474      0.52%     92.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          425      0.47%     93.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          421      0.46%     93.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          428      0.47%     94.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          444      0.49%     94.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4701      5.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        91049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13067968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              82752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              913.451675                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.784369                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       329718060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       175226535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      732064200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3314700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1129093680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4897893150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1369016640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8636326965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   603.679725                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3267008250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    477620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10561512250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       320450340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       170304420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      725830980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3434760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1129093680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4226405220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1934480160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8509999560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   594.849433                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4690086000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    477620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9138434500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             204078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1312                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169372                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        204078                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       579058                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       579058                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 579058                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13151936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13151936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13151936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            204187                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  204187    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              204187                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           431970000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1101121500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1701586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           17                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1868940                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             232                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           473                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1701114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          962                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5103014                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5103976                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    108999104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              109030400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          171695                       # Total snoops (count)
system.tol2bus.snoopTraffic                     83968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1873514                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048737                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.215317                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1782205     95.13%     95.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  91309      4.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1873514                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14306140500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1702861000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            708499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2552019000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
