

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_321_1'
================================================================
* Date:           Sun May  5 21:31:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.277 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_321_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      197|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      8|      346|      106|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      326|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      8|      672|      371|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_34ns_65_2_1_U337  |mul_32ns_34ns_65_2_1  |        0|   4|  173|  53|    0|
    |mul_32ns_34ns_65_2_1_U338  |mul_32ns_34ns_65_2_1  |        0|   4|  173|  53|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |Total                      |                      |        0|   8|  346| 106|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln321_fu_163_p2    |         +|   0|  0|  39|          32|           1|
    |add_ln324_1_fu_187_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln324_fu_181_p2    |         +|   0|  0|  39|          32|           2|
    |mul_i_fu_175_p2        |         -|   0|  0|  39|          32|          32|
    |icmp_ln321_fu_157_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 197|         161|          70|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|   32|         64|
    |i_fu_46                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln324_1_reg_299               |  32|   0|   32|          0|
    |add_ln324_reg_294                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_7_reg_280                       |  32|   0|   32|          0|
    |i_fu_46                           |  32|   0|   32|          0|
    |mul_i_reg_289                     |  32|   0|   32|          0|
    |tmp_8_reg_324                     |  31|   0|   31|          0|
    |tmp_9_reg_329                     |  31|   0|   31|          0|
    |tmp_reg_319                       |  31|   0|   31|          0|
    |i_7_reg_280                       |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 326|  32|  294|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|grp_fu_447_p_din0            |  out|   32|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|grp_fu_447_p_din1            |  out|   34|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|grp_fu_447_p_dout0           |   in|   65|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|grp_fu_447_p_ce              |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|rows                         |   in|   32|     ap_none|                           rows|        scalar|
|outputComponents_2_address0  |  out|    4|   ap_memory|             outputComponents_2|         array|
|outputComponents_2_ce0       |  out|    1|   ap_memory|             outputComponents_2|         array|
|outputComponents_2_we0       |  out|    1|   ap_memory|             outputComponents_2|         array|
|outputComponents_2_d0        |  out|   64|   ap_memory|             outputComponents_2|         array|
|outputComponents_1_address0  |  out|    4|   ap_memory|             outputComponents_1|         array|
|outputComponents_1_ce0       |  out|    1|   ap_memory|             outputComponents_1|         array|
|outputComponents_1_we0       |  out|    1|   ap_memory|             outputComponents_1|         array|
|outputComponents_1_d0        |  out|   64|   ap_memory|             outputComponents_1|         array|
|outputComponents_0_address0  |  out|    4|   ap_memory|             outputComponents_0|         array|
|outputComponents_0_ce0       |  out|    1|   ap_memory|             outputComponents_0|         array|
|outputComponents_0_we0       |  out|    1|   ap_memory|             outputComponents_0|         array|
|outputComponents_0_d0        |  out|   64|   ap_memory|             outputComponents_0|         array|
|pca_m_pcVecs_address0        |  out|    5|   ap_memory|                   pca_m_pcVecs|         array|
|pca_m_pcVecs_ce0             |  out|    1|   ap_memory|                   pca_m_pcVecs|         array|
|pca_m_pcVecs_q0              |   in|   64|   ap_memory|                   pca_m_pcVecs|         array|
|pca_m_pcVecs_3_address0      |  out|    5|   ap_memory|                 pca_m_pcVecs_3|         array|
|pca_m_pcVecs_3_ce0           |  out|    1|   ap_memory|                 pca_m_pcVecs_3|         array|
|pca_m_pcVecs_3_q0            |   in|   64|   ap_memory|                 pca_m_pcVecs_3|         array|
|pca_m_pcVecs_4_address0      |  out|    5|   ap_memory|                 pca_m_pcVecs_4|         array|
|pca_m_pcVecs_4_ce0           |  out|    1|   ap_memory|                 pca_m_pcVecs_4|         array|
|pca_m_pcVecs_4_q0            |   in|   64|   ap_memory|                 pca_m_pcVecs_4|         array|
+-----------------------------+-----+-----+------------+-------------------------------+--------------+

