// Seed: 4177733779
module module_0 #(
    parameter id_3 = 32'd36
) ();
  logic id_1;
  logic id_2;
  assign id_1 = -1'b0;
  wire _id_3;
  logic [7:0] id_4;
  bit [1 : id_3] id_5;
  always @(*) begin : LABEL_0
    do id_5 = -1; while (-1);
  end
  assign #id_6 id_4[id_3] = -1'b0;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd62,
    parameter id_2 = 32'd27,
    parameter id_3 = 32'd90
) (
    input supply1 _id_0,
    input supply0 id_1,
    output wor _id_2,
    input wire _id_3,
    output wand id_4
);
  wire id_6 = id_0;
  logic [id_0 : {  id_3  ,  id_2  }] id_7;
  ;
  module_0 modCall_1 ();
  logic id_8;
  assign id_7 = 1;
endmodule
