<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jul 04 21:02:24 2025


Command Line:  synthesis -f SPI_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = spi_master.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/RTL_FPGA/SD3/VERILOG/aula57_SPI (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/impl1 (searchpath added)
-p D:/RTL_FPGA/SD3/VERILOG/aula57_SPI (searchpath added)
Verilog design file = D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_master.v
NGD file = SPI_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): spi_master
INFO - synthesis: d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v(3): compiling module spi_master. VERI-1018
WARNING - synthesis: d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v(100): if-condition does not match any sensitivity list edge. VERI-1167
WARNING - synthesis: d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v(101): bit_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v(103): assignment under multiple single edges is not supported for synthesis. VERI-1466
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = spi_master.
INFO - synthesis: Extracted state machine for register 'current_state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 000 -> 0001

 001 -> 0010

 010 -> 0100

 011 -> 1000




Combinational loop found : 1

	Net bit_cnt[0] 

	Instance bit_cnt_3__I_2_i1 

	Net bit_cnt_3__N_152[0] 

	Instance i294 

Combinational loop found : 2

	Net bit_cnt[1] 

	Instance bit_cnt_3__I_2_i2 

Combinational loop found : 3

	Net bit_cnt[2] 

	Instance bit_cnt_3__I_2_i3 

	Net bit_cnt_3__N_152[2] 

	Instance i303 

Combinational loop found : 4

	Net bit_cnt[3] 

	Instance bit_cnt_3__I_2_i4 

	Net \equal_205/n4 

	Instance i324 

	Net bit_cnt_3__N_152[3] 

	Instance i310 

Optimized async. reset : reset_c on data cone feeding flop : 


 rx_reg_i0_i1


 rx_reg_i0_i0


 rx_reg_i0_i2


 rx_reg_i0_i3


 rx_reg_i0_i4


 rx_reg_i0_i5


 rx_reg_i0_i6


 rx_reg_i0_i7


Optimized async. reset : reset_c on data cone feeding flop : 


 data_out_i0_i2


 data_out_i0_i1


 data_out_i0_i3


 data_out_i0_i4


 data_out_i0_i5


 data_out_i0_i6


 data_out_i0_i7


 data_out_i0_i8


GSR instance connected to net n508.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: Mapping latch i461 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch i468 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch i457 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch i472 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch i476 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch i480 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch i484 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch i488 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch i492 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in spi_master_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file SPI_impl1.ngd.

################### Begin Area Report (spi_master)######################
Number of register bits => 73 of 44439 (0 % )
CCU2C => 17
FD1P3AX => 17
FD1S3AX => 2
FD1S3BX => 10
FD1S3DX => 10
FD1S3IX => 33
FD1S3JX => 1
GSR => 1
IB => 14
LUT4 => 84
OB => 12
PFUMX => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk_c, loads : 48
  Net : shift, loads : 24
  Net : sample, loads : 1
Clock Enable Nets
Number of Clock Enables: 3
Top 3 highest fanout Clock Enables:
  Net : next_state_2__N_12, loads : 9
  Net : shift_enable_8, loads : 8
  Net : sample_enable_1, loads : 5
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_c, loads : 41
  Net : n505, loads : 32
  Net : n1406, loads : 24
  Net : next_state_2__N_11, loads : 15
  Net : next_state_2__N_12, loads : 9
  Net : shift_enable_8, loads : 8
  Net : next_state_2__N_10, loads : 8
  Net : CPHA_c, loads : 7
  Net : n1419, loads : 7
  Net : CPOL_c, loads : 6
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets sample]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |  200.000 MHz|   99.404 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets shift]                   |  200.000 MHz|  252.653 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 92.563  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.766  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
