 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 16:01:01 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0069    0.0029     0.5029 f                   
  tdi (net)                      3                 0.0000     0.5029 f                   
  U544/Z (BUFFD1BWP16P90CPD)             0.0198    0.0221 *   0.5250 f                   0.80
  n451 (net)                     5                 0.0000     0.5250 f                   
  U531/Z (BUFFD2BWP16P90CPD)             0.1920    0.1337 *   0.6587 f                   0.80
  dbg_dat_si[0] (net)            1                 0.0000     0.6587 f                   
  dbg_dat_si[0] (out)                    0.1920    0.0078 *   0.6666 f                   
  data arrival time                                           0.6666                     

  clock clock (rise edge)                          1.2600     1.2600                     
  clock network delay (ideal)                      0.0000     1.2600                     
  clock uncertainty                               -0.0700     1.1900                     
  output external delay                           -0.5000     0.6900                     
  data required time                                          0.6900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6900                     
  data arrival time                                          -0.6666                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0234                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0052    0.0011     0.5011 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5011 f                   
  U341/ZN (CKND2D1BWP16P90CPDLVT)                       0.0098    0.0092 *   0.5103 r                   0.80
  n144 (net)                                    1                 0.0000     0.5103 r                   
  U281/ZN (AOI31D1BWP16P90CPDULVT)                      0.0142    0.0123 *   0.5226 f                   0.80
  n147 (net)                                    1                 0.0000     0.5226 f                   
  U284/ZN (IOAI21D1BWP16P90CPD)                         0.0162    0.0164 *   0.5390 r                   0.80
  n149 (net)                                    1                 0.0000     0.5390 r                   
  U285/ZN (OAI21D2BWP16P90CPD)                          0.0091    0.0113 *   0.5503 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5503 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0091    0.0001 *   0.5504 f                   0.80
  data arrival time                                                          0.5504                     

  clock clock (fall edge)                                         0.6300     0.6300                     
  clock network delay (ideal)                                     0.0000     0.6300                     
  clock uncertainty                                              -0.0700     0.5600                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5600 f                   
  library setup time                                             -0.0093     0.5507                     
  data required time                                                         0.5507                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5507                     
  data arrival time                                                         -0.5504                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0003                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6300     0.6300                     
  clock network delay (ideal)                                     0.0000     0.6300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000    0.6300 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0062    0.0389     0.6689 r                   0.80
  n405 (net)                                    1                 0.0000     0.6689 r                   
  U297/Z (CKBD14BWP16P90CPDULVT)                        0.0215    0.0218 *   0.6907 r                   0.80
  tdo (net)                                     1                 0.0000     0.6907 r                   
  tdo (out)                                             0.0225    0.0061 *   0.6968 r                   
  data arrival time                                                          0.6968                     

  clock clock (rise edge)                                         1.2600     1.2600                     
  clock network delay (ideal)                                     0.0000     1.2600                     
  clock uncertainty                                              -0.0700     1.1900                     
  output external delay                                          -0.5000     0.6900                     
  data required time                                                         0.6900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6900                     
  data arrival time                                                         -0.6968                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0068                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0332   0.0843   0.0843 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0843 r                  
  U305/ZN (INVD1BWP16P90CPD)                            0.0339    0.0352 *   0.1195 f                   0.80
  n394 (net)                                    8                 0.0000     0.1195 f                   
  U252/ZN (NR2D1BWP16P90CPD)                            0.0195    0.0228 *   0.1423 r                   0.80
  n220 (net)                                    3                 0.0000     0.1423 r                   
  U253/ZN (IND2D1BWP16P90CPD)                           0.0488    0.0397 *   0.1820 f                   0.80
  n218 (net)                                    6                 0.0000     0.1820 f                   
  U282/ZN (INVD1BWP16P90CPD)                            0.0184    0.0210 *   0.2030 r                   0.80
  n215 (net)                                    3                 0.0000     0.2030 r                   
  U283/ZN (INVD1BWP16P90CPD)                            0.0076    0.0105 *   0.2135 f                   0.80
  n146 (net)                                    1                 0.0000     0.2135 f                   
  U284/ZN (IOAI21D1BWP16P90CPD)                         0.0162    0.0092 *   0.2227 r                   0.80
  n149 (net)                                    1                 0.0000     0.2227 r                   
  U285/ZN (OAI21D2BWP16P90CPD)                          0.0091    0.0113 *   0.2340 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.2340 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0091    0.0001 *   0.2341 f                   0.80
  data arrival time                                                          0.2341                     

  clock clock (fall edge)                                         0.6300     0.6300                     
  clock network delay (ideal)                                     0.0000     0.6300                     
  clock uncertainty                                              -0.0700     0.5600                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5600 f                   
  library setup time                                             -0.0093     0.5507                     
  data required time                                                         0.5507                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5507                     
  data arrival time                                                         -0.2341                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3166                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0050    0.0022     0.5022 f                   
  tdi (net)                      3                 0.0000     0.5022 f                   
  U544/Z (BUFFD1BWP16P90CPD)             0.0138    0.0170 *   0.5193 f                   0.88
  n451 (net)                     5                 0.0000     0.5193 f                   
  U531/Z (BUFFD2BWP16P90CPD)             0.1350    0.0997 *   0.6190 f                   0.88
  dbg_dat_si[0] (net)            1                 0.0000     0.6190 f                   
  dbg_dat_si[0] (out)                    0.1350    0.0029 *   0.6218 f                   
  data arrival time                                           0.6218                     

  clock clock (rise edge)                          1.2600     1.2600                     
  clock network delay (ideal)                      0.0000     1.2600                     
  clock uncertainty                               -0.0100     1.2500                     
  output external delay                           -0.5000     0.7500                     
  data required time                                          0.7500                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7500                     
  data arrival time                                          -0.6218                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1282                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0038    0.0008     0.5008 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5008 f                   
  U341/ZN (CKND2D1BWP16P90CPDLVT)                       0.0079    0.0077 *   0.5085 r                   0.88
  n144 (net)                                    1                 0.0000     0.5085 r                   
  U281/ZN (AOI31D1BWP16P90CPDULVT)                      0.0094    0.0088 *   0.5174 f                   0.88
  n147 (net)                                    1                 0.0000     0.5174 f                   
  U284/ZN (IOAI21D1BWP16P90CPD)                         0.0120    0.0128 *   0.5302 r                   0.88
  n149 (net)                                    1                 0.0000     0.5302 r                   
  U285/ZN (OAI21D2BWP16P90CPD)                          0.0062    0.0079 *   0.5381 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5381 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0062    0.0001 *   0.5382 f                   0.88
  data arrival time                                                          0.5382                     

  clock clock (fall edge)                                         0.6300     0.6300                     
  clock network delay (ideal)                                     0.0000     0.6300                     
  clock uncertainty                                              -0.0100     0.6200                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6200 f                   
  library setup time                                             -0.0079     0.6121                     
  data required time                                                         0.6121                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6121                     
  data arrival time                                                         -0.5382                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0739                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6300     0.6300                     
  clock network delay (ideal)                                     0.0000     0.6300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000    0.6300 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0046    0.0324     0.6624 r                   0.88
  n405 (net)                                    1                 0.0000     0.6624 r                   
  U297/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0181 *   0.6805 r                   0.88
  tdo (net)                                     1                 0.0000     0.6805 r                   
  tdo (out)                                             0.0176    0.0018 *   0.6823 r                   
  data arrival time                                                          0.6823                     

  clock clock (rise edge)                                         1.2600     1.2600                     
  clock network delay (ideal)                                     0.0000     1.2600                     
  clock uncertainty                                              -0.0100     1.2500                     
  output external delay                                          -0.5000     0.7500                     
  data required time                                                         0.7500                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7500                     
  data arrival time                                                         -0.6823                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0677                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0254   0.0694   0.0694 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0694 r                  
  U305/ZN (INVD1BWP16P90CPD)                            0.0234    0.0252 *   0.0945 f                   0.88
  n394 (net)                                    8                 0.0000     0.0945 f                   
  U252/ZN (NR2D1BWP16P90CPD)                            0.0141    0.0184 *   0.1129 r                   0.88
  n220 (net)                                    3                 0.0000     0.1129 r                   
  U253/ZN (IND2D1BWP16P90CPD)                           0.0314    0.0269 *   0.1398 f                   0.88
  n218 (net)                                    6                 0.0000     0.1398 f                   
  U282/ZN (INVD1BWP16P90CPD)                            0.0127    0.0162 *   0.1560 r                   0.88
  n215 (net)                                    3                 0.0000     0.1560 r                   
  U283/ZN (INVD1BWP16P90CPD)                            0.0052    0.0071 *   0.1630 f                   0.88
  n146 (net)                                    1                 0.0000     0.1630 f                   
  U284/ZN (IOAI21D1BWP16P90CPD)                         0.0120    0.0077 *   0.1707 r                   0.88
  n149 (net)                                    1                 0.0000     0.1707 r                   
  U285/ZN (OAI21D2BWP16P90CPD)                          0.0062    0.0079 *   0.1787 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.1787 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0062    0.0001 *   0.1787 f                   0.88
  data arrival time                                                          0.1787                     

  clock clock (fall edge)                                         0.6300     0.6300                     
  clock network delay (ideal)                                     0.0000     0.6300                     
  clock uncertainty                                              -0.0100     0.6200                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6200 f                   
  library setup time                                             -0.0079     0.6121                     
  data required time                                                         0.6121                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6121                     
  data arrival time                                                         -0.1787                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.4334                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0096    0.0041     0.5041 f                   
  tdi (net)                      3                 0.0000     0.5041 f                   
  U544/Z (BUFFD1BWP16P90CPD)             0.0277    0.0319 *   0.5360 f                   0.72
  n451 (net)                     5                 0.0000     0.5360 f                   
  U531/Z (BUFFD2BWP16P90CPD)             0.2626    0.1854 *   0.7215 f                   0.72
  dbg_dat_si[0] (net)            1                 0.0000     0.7215 f                   
  dbg_dat_si[0] (out)                    0.2626    0.0143 *   0.7358 f                   
  data arrival time                                           0.7358                     

  clock clock (rise edge)                          1.2600     1.2600                     
  clock network delay (ideal)                      0.0000     1.2600                     
  clock uncertainty                               -0.0100     1.2500                     
  output external delay                           -0.5000     0.7500                     
  data required time                                          0.7500                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7500                     
  data arrival time                                          -0.7358                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0142                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0074    0.0015     0.5015 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5015 f                   
  U341/ZN (CKND2D1BWP16P90CPDLVT)                       0.0132    0.0128 *   0.5143 r                   0.72
  n144 (net)                                    1                 0.0000     0.5143 r                   
  U281/ZN (AOI31D1BWP16P90CPDULVT)                      0.0184    0.0166 *   0.5309 f                   0.72
  n147 (net)                                    1                 0.0000     0.5309 f                   
  U284/ZN (IOAI21D1BWP16P90CPD)                         0.0235    0.0243 *   0.5552 r                   0.72
  n149 (net)                                    1                 0.0000     0.5552 r                   
  U285/ZN (OAI21D2BWP16P90CPD)                          0.0125    0.0175 *   0.5726 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5726 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0125    0.0002 *   0.5728 f                   0.72
  data arrival time                                                          0.5728                     

  clock clock (fall edge)                                         0.6300     0.6300                     
  clock network delay (ideal)                                     0.0000     0.6300                     
  clock uncertainty                                              -0.0100     0.6200                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6200 f                   
  library setup time                                             -0.0125     0.6075                     
  data required time                                                         0.6075                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6075                     
  data arrival time                                                         -0.5728                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0347                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6300     0.6300                     
  clock network delay (ideal)                                     0.0000     0.6300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0700   0.0000    0.6300 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0079    0.0533     0.6833 r                   0.72
  n405 (net)                                    1                 0.0000     0.6833 r                   
  U297/Z (CKBD14BWP16P90CPDULVT)                        0.0261    0.0271 *   0.7104 r                   0.72
  tdo (net)                                     1                 0.0000     0.7104 r                   
  tdo (out)                                             0.0292    0.0120 *   0.7224 r                   
  data arrival time                                                          0.7224                     

  clock clock (rise edge)                                         1.2600     1.2600                     
  clock network delay (ideal)                                     0.0000     1.2600                     
  clock uncertainty                                              -0.0100     1.2500                     
  output external delay                                          -0.5000     0.7500                     
  data required time                                                         0.7500                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7500                     
  data arrival time                                                         -0.7224                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0276                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0470   0.1353   0.1353 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1353 r                  
  U305/ZN (INVD1BWP16P90CPD)                            0.0483    0.0527 *   0.1880 f                   0.72
  n394 (net)                                    8                 0.0000     0.1880 f                   
  U252/ZN (NR2D1BWP16P90CPD)                            0.0280    0.0354 *   0.2233 r                   0.72
  n220 (net)                                    3                 0.0000     0.2233 r                   
  U253/ZN (IND2D1BWP16P90CPD)                           0.0719    0.0601 *   0.2834 f                   0.72
  n218 (net)                                    6                 0.0000     0.2834 f                   
  U282/ZN (INVD1BWP16P90CPD)                            0.0265    0.0334 *   0.3167 r                   0.72
  n215 (net)                                    3                 0.0000     0.3167 r                   
  U283/ZN (INVD1BWP16P90CPD)                            0.0110    0.0172 *   0.3340 f                   0.72
  n146 (net)                                    1                 0.0000     0.3340 f                   
  U284/ZN (IOAI21D1BWP16P90CPD)                         0.0235    0.0135 *   0.3475 r                   0.72
  n149 (net)                                    1                 0.0000     0.3475 r                   
  U285/ZN (OAI21D2BWP16P90CPD)                          0.0125    0.0175 *   0.3649 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.3649 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0125    0.0002 *   0.3651 f                   0.72
  data arrival time                                                          0.3651                     

  clock clock (fall edge)                                         0.6300     0.6300                     
  clock network delay (ideal)                                     0.0000     0.6300                     
  clock uncertainty                                              -0.0100     0.6200                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6200 f                   
  library setup time                                             -0.0125     0.6075                     
  data required time                                                         0.6075                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6075                     
  data arrival time                                                         -0.3651                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2424                     


1
