#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 20 18:25:10 2022
# Process ID: 14324
# Current directory: D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1
# Command line: vivado.exe -log design_1_v_tpg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl
# Log file: D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.vds
# Journal file: D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_v_tpg_0_0.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user '84975' on host 'desktop-abltd3q' (Windows NT_amd64 version 6.2) on Wed Jul 20 18:25:27 +0700 2022
INFO: [HLS 200-10] In directory 'D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1'
Sourcing Tcl script 'D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-10] Creating and opening project 'D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file 'd:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'd:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 6.734ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'd:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 178.051 ; gain = 88.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 178.051 ; gain = 88.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 205.828 ; gain = 116.641
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:944: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 237.773 ; gain = 148.586
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1066).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1218).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1023).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1642).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1527).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1625).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1159).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:898) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1067) in function 'tpgPatternTemporalRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1220) in function 'tpgPatternRainbow' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1028) in function 'tpgPatternHorizontalRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1667) in function 'tpgPatternDPColorSquare' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1629) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1170) in function 'tpgPatternColorBars' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:932) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:934) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1527) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:845) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' , detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1215:46) to (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1263:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1684:9) to (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1712:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1524:43) to (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1619:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1187:9) to (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1192:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1196:7) to (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1209:6) in function 'tpgPatternColorBars'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:929:13) to (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:898:53) in function 'MultiPixStream2AXIvideo'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1215)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:08 . Memory (MB): peak = 289.074 ; gain = 199.887
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1070:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1025:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1652:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1535:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1631:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:180:53)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:14 . Memory (MB): peak = 614.875 ; gain = 525.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_stable' on port 'fid' changing to the default 'ap_vld' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.853 seconds; current allocated memory: 541.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.862 seconds; current allocated memory: 541.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.298 seconds; current allocated memory: 541.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 541.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 541.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 542.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 542.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 542.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 542.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 543.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.011 seconds; current allocated memory: 543.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 543.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('select_ln1225', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1225)
   b  constant -21
   c  'mul' operation ('mul_ln1239', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1239)
  DSP Expression: add_ln1239 = -21 * zext_ln1237_2 + mul_ln1239
WARNING: [SYN 201-303] Root Node mul_ln1239 mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('select_ln1223', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1223)
   b  constant -43
   c  'add' operation ('add_ln1238', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1238)
  DSP Expression: add_ln1238_1 = -43 * zext_ln1237 + add_ln1238
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant -85
   b  'select' operation ('select_ln1224', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1224)
   c  constant -32640
  DSP Expression: add_ln1238 = -32640 + -85 * zext_ln1237_1
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('select_ln1225', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1225)
   b  constant 29
   c  'add' operation ('add_ln1237_1', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1237)
  DSP Expression: add_ln1237_2 = zext_ln1237_5 + 29 * zext_ln1237_2
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 150
   b  'select' operation ('select_ln1224', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1224)
   c  'add' operation ('add_ln1237', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1237)
  DSP Expression: add_ln1237_1 = zext_ln1237_4 + 150 * zext_ln1237_1
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('select_ln1223', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1223)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1237 = 4224 + 77 * zext_ln1237
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation of DSP[65] ('add_ln1239', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1239)
   b  constant 32896
   c  'bitconcatenate' operation ('shl_ln1', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1239)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 543.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 544.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.783 seconds; current allocated memory: 544.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 544.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 544.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 544.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 545.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 545.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.096 seconds; current allocated memory: 545.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 545.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('tpgSinTableArray_loa', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1299) on array 'tpgSinTableArray'
   b  constant 221
  DSP Expression: mul_ln1299 = 221 * sext_ln1299
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1293) to 'reg<int>'
   c  'add' operation ('add_ln1297_1', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1297)
  DSP Expression: add_ln1297 = add_ln1297_1 + Zplate_Hor_Control_D_1 * trunc_ln1293
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1279) with incoming values : ('zonePlateVAddr_load', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1288) ('add_ln1288', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1288) ('shl_ln', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1279)
  DSP Expression: add_ln1297_1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
WARNING: [SYN 201-303] Root Node mul_ln1293_1 mapped to expression  {mul {add d a} b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'add' operation ('add_ln1293', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1293)
   b  wire read on port 'x'
  DSP Expression: mul_ln1293_1 = sext_ln1293 * zext_ln1293
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 545.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.375 seconds; current allocated memory: 545.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1177) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1168)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 11	0	8	80	18	2.2	3	2.2	3	11	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 546.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.503 seconds; current allocated memory: 546.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.844 seconds; current allocated memory: 546.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 546.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 546.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 546.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 546.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 546.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 547.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 547.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 547.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 547.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 547.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 547.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 547.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 547.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 547.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 547.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	183	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.052 seconds; current allocated memory: 548.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 551.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.019 seconds; current allocated memory: 552.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 552.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 552.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 552.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 552.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 552.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 552.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 554.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.123 seconds; current allocated memory: 554.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 554.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	3	59	7	2.3	3	2.3	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 554.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.141 seconds; current allocated memory: 555.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	26	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 555.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 556.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 2.634 seconds; current allocated memory: 557.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 2.115 seconds; current allocated memory: 558.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 558.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 559.085 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r354' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y352' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g356' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v348' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u350' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b358' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 559.804 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 560.025 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_2_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8s_8ns_16s_16_2_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_9ns_8ns_15ns_16_2_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_7s_8ns_16s_16_2_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6s_8ns_16ns_16_2_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6ns_8ns_16ns_17_2_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 560.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 561.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 561.840 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r353' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y351' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g355' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v347' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u349' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b357' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 1.094 seconds; current allocated memory: 562.554 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 562.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16ns_16_2_1' to 'v_tpg_mac_muladd_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_17s_16ns_32_3_1' to 'v_tpg_mul_mul_17sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_2_1' to 'v_tpg_mac_muladd_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_3_1' to 'v_tpg_mul_mul_9nsPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_17sNgs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 563.409 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u' to 'tpgPatternColorBaUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b' to 'tpgPatternColorBaVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 564.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 1.534 seconds; current allocated memory: 564.486 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 564.846 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 565.143 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 565.442 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidRe0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 565.731 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 565.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 566.139 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 566.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 568.808 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 1.809 seconds; current allocated memory: 569.421 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 569.762 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 570.018 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 570.883 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 571.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 571.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' and 'return' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'start_for_tpgForeground_U0' to 'start_for_tpgFore2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_MultiPixStream2AXIvi_U0' to 'start_for_MultiPi3i2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 2.611 seconds; current allocated memory: 572.526 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_0_V_U(design_1_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_1_V_U(design_1_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_2_V_U(design_1_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_0_V_U(design_1_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_1_V_U(design_1_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_2_V_U(design_1_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgFore2iS_U(design_1_v_tpg_0_0_start_for_tpgFore2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPi3i2_U(design_1_v_tpg_0_0_start_for_MultiPi3i2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:02:56 . Memory (MB): peak = 660.230 ; gain = 571.043
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 476.016 ; gain = 149.914
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 501.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 18:29:26 2022...
INFO: [HLS 200-112] Total elapsed time: 249.818 seconds; peak allocated memory: 572.526 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jul 20 18:29:35 2022...
compile_c: Time (s): cpu = 00:00:01 ; elapsed = 00:04:19 . Memory (MB): peak = 504.863 ; gain = 4.230
Command: synth_design -top design_1_v_tpg_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.059 ; gain = 233.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:352]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' (1#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbow' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:44]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:67]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:25]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:28]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:29]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' (2#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy' (3#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:67]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' (4#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI' (5#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' (6#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS' (7#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' (8#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2' (9#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' (10#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec' (11#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' (12#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem' (13#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' (14#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew' (15#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:755]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbow' (16#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternColorBars' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:50]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorcud_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' (17#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud' (18#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' (19#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK' (20#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColordEe_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' (21#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe' (22#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckersc4_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' (23#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4' (24#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckertde_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' (25#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde' (26#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' (27#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg' (28#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:630]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternColorBars' (29#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom' (30#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8' (31#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_int_s' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_int_s' (32#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi_DSP48_6' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi_DSP48_6' (33#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi' (34#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_17sNgs' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_17sNgs.v:29]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_17sNgs_DSP48_7' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_17sNgs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_17sNgs_DSP48_7' (35#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_17sNgs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_17sNgs' (36#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_17sNgs.v:29]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' (37#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC' (38#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:29]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' (39#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' (40#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:29]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSqu' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:50]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' (42#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb' (43#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' (44#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi' (45#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' (46#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j' (47#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' (48#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi' (49#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColoribs_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' (50#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs' (51#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' (52#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC' (53#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' (54#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM' (55#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' (56#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW' (57#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColormb6_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' (58#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6' (59#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorncg_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' (60#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg' (61#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:812]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSqu' (62#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerocq_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' (63#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq' (64#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom' (66#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0' (67#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom' (69#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG' (70#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' (71#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ' (72#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' (73#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorRam' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:181]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorRam' (75#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom' (78#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie' (79#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom' (81#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio' (82#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom' (84#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy' (85#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternHorizontal' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:127]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternHorizontal' (90#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTemporalRa' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTemporalRa.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTemporalRa.v:40]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTemporalRa' (91#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTemporalRa.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPBlackWhi' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPBlackWhi.v:36]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPBlackWhi' (92#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom.dat' is read successfully [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom' (95#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI' (96#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:93]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' (100#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (101#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf' (102#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (103#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (103#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (103#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (103#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (103#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (103#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (103#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:765]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' (104#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_A' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_A_shiftReg' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_A_shiftReg' (105#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_A' (106#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_tpgFore2iS' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgFore2iS.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_tpgFore2iS_shiftReg' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgFore2iS.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_tpgFore2iS_shiftReg' (107#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgFore2iS.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_tpgFore2iS' (108#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgFore2iS.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPi3i2' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPi3i2.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPi3i2_shiftReg' [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPi3i2.v:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPi3i2_shiftReg' (109#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPi3i2.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPi3i2' (110#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPi3i2.v:42]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_v_tpg_0_0_v_tpg' has 32 connections declared, but only 31 given [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:161]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0' (112#1) [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCrossHa1iI has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port color[0]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port color[0]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCrossHaDeQ has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCrossHaCeG has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidRe0iy has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1136.320 ; gain = 347.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1142.613 ; gain = 354.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1142.613 ; gain = 354.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1142.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1251.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1265.469 ; gain = 13.832
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1265.469 ; gain = 476.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1265.469 ; gain = 476.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1265.469 ; gain = 476.969
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1237_2_reg_731_reg' and it is trimmed from '17' to '16' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:431]
WARNING: [Synth 8-3936] Found unconnected internal register 'tpgSinTableArray_9bi_2_reg_638_reg' and it is trimmed from '9' to '8' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:474]
WARNING: [Synth 8-3936] Found unconnected internal register 'tpgSinTableArray_9bi_4_reg_648_reg' and it is trimmed from '9' to '8' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:475]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_605_pp0_iter5_reg_reg' and it is trimmed from '16' to '1' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:465]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_605_pp0_iter4_reg_reg' and it is trimmed from '16' to '1' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:464]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_605_pp0_iter3_reg_reg' and it is trimmed from '16' to '1' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:463]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_605_pp0_iter2_reg_reg' and it is trimmed from '16' to '1' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:462]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_605_pp0_iter1_reg_reg' and it is trimmed from '16' to '1' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:417]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_605_reg' and it is trimmed from '16' to '1' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:416]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.469 ; gain = 476.969
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized1) to 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_257/ap_return_int_reg_reg' and it is trimmed from '31' to '16' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_257/ap_return_int_reg' and it is trimmed from '31' to '16' bits. [d:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:40]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[3]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[4]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[5]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[6]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[7]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[8]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[9]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[10]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[11]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[12]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[13]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[14]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[15]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[16]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[17]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[18]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[19]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[20]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[21]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[22]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[23]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[24]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[25]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[26]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[27]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[28]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[29]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[30]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[31]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[1]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[2]' (FDRE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter1_s_new_4_reg_209_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[8]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[9]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[10]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[11]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[12]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[13]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[14]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[15]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[16]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[17]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[18]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[19]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[20]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[21]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[22]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[23]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[24]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[25]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[26]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[27]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[28]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[29]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[30]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[31]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_330_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_330_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_330_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_330_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_330_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_330_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_330_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternBox_fu_352/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_330_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[25]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[24]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[22]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[21]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[20]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[19]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[23]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[8]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[9]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[10]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[11]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[12]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[13]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[14]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[15]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[16]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[17]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_477_reg[18]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_483_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternSolidBlack_fu_704/blkYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternSolidGreen_fu_677/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_546/tpgBarSelYuv_v348_U/design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_546/tpgBarSelYuv_v348_U/design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\call_ret15_tpgPRBS_fu_713/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\outpix_val_0_V_4_reg_1599_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\outpix_val_0_V_6_reg_1569_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\outpix_val_2_V_6_reg_1564_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\outpix_val_2_V_5_reg_1579_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\outpix_val_2_V_7_reg_1554_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\outpix_val_2_V_4_reg_1594_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/\regslice_both_AXI_video_strm_V_id_V_U/ibuf_inst/ireg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/\regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_tpg_CTRL_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternColorBars_fu_450/ap_phi_reg_pp0_iter2_s_new_4_reg_209_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter3_tmp_val_0_V_reg_330_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_601_u_2_reg_830_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_601_v_2_reg_835_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\outpix_val_1_V_7_reg_1559_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter4_tmp_val_0_V_reg_330_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter5_tmp_val_0_V_reg_330_reg[7] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1265.469 ; gain = 476.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 1282.613 ; gain = 494.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 1392.074 ; gain = 603.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[7] )
INFO: [Synth 8-7053] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:15 . Memory (MB): peak = 1393.152 ; gain = 604.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:20 . Memory (MB): peak = 1393.152 ; gain = 604.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:20 . Memory (MB): peak = 1393.152 ; gain = 604.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:20 . Memory (MB): peak = 1393.152 ; gain = 604.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 1393.152 ; gain = 604.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 1393.152 ; gain = 604.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 1393.152 ; gain = 604.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   218|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_2  |     1|
|6     |DSP48E1_4  |     2|
|7     |DSP48E1_5  |     1|
|8     |DSP48E1_7  |     1|
|9     |DSP48E1_8  |     1|
|10    |DSP48E1_9  |     1|
|11    |LUT1       |   137|
|12    |LUT2       |   262|
|13    |LUT3       |   703|
|14    |LUT4       |   417|
|15    |LUT5       |   470|
|16    |LUT6       |   782|
|17    |RAMB18E1   |     1|
|18    |RAMB18E1_2 |     1|
|19    |RAMB18E1_3 |     1|
|20    |RAMB36E1_1 |     1|
|21    |SRL16E     |    64|
|22    |SRLC32E    |     3|
|23    |FDRE       |  2333|
|24    |FDSE       |    62|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 1393.152 ; gain = 604.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1393.152 ; gain = 481.797
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 1393.152 ; gain = 604.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1405.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1405.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
517 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:37 . Memory (MB): peak = 1405.023 ; gain = 900.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1405.023 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_tpg_0_0, cache-ID = a7416bbea7af0400
INFO: [Coretcl 2-1174] Renamed 130 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1405.023 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_tpg_0_0_utilization_synth.rpt -pb design_1_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 18:31:20 2022...
