// Seed: 3447192018
module module_0 (
    input  wand id_0,
    output wire id_1,
    output tri0 id_2,
    output tri0 id_3
);
  assign id_2 = 1;
  assign module_2.id_5 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input  tri1 id_0,
    output wire id_1,
    inout  tri1 id_2,
    output tri  module_1
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1
  );
  tri1 id_5 = 1;
  logic [-1 : 1] id_6 = -1;
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    input uwire id_3,
    output wor id_4,
    output supply1 id_5
);
  wire  id_7 = id_0;
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5
  );
endmodule
