m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
valtera_reset_controller
Z0 !s110 1591017513
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
Ie_RMkZ0jZ8Dff^mhlizz20
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Z3 w1591017494
8./../disenyo_qsys_tb/simulation/submodules/altera_reset_controller.v
F./../disenyo_qsys_tb/simulation/submodules/altera_reset_controller.v
L0 42
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1591017513.000000
!s107 ./../disenyo_qsys_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z6 o-work rst_controller
Z7 tCvgOpt 0
valtera_reset_synchronizer
R0
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IBBQ^f;JX5oOfPJK<T:bg20
R1
R2
R3
8./../disenyo_qsys_tb/simulation/submodules/altera_reset_synchronizer.v
F./../disenyo_qsys_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R5
!s107 ./../disenyo_qsys_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R6
R7
