
electroclave.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002010  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002010  80002010  00002410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000f0e4  80002010  80002010  00002410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80011200  80011200  00011600  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000007d8  80011400  80011400  00011800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         000005b0  00000008  80011bd8  00012008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006e8  000005b8  000005b8  00000000  2**2
                  ALLOC
  8 .heap         0000e360  00000ca0  00000ca0  00000000  2**0
                  ALLOC
  9 .comment      00000030  00000000  00000000  000125b8  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001170  00000000  00000000  000125e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00002765  00000000  00000000  00013758  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   0002dec5  00000000  00000000  00015ebd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000561c  00000000  00000000  00043d82  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011081  00000000  00000000  0004939e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003198  00000000  00000000  0005a420  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006c12  00000000  00000000  0005d5b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000ac61  00000000  00000000  000641ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 0103292a  00000000  00000000  0006ee2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 20 .flash_nvram0 00000100  8007ff00  80012188  00012700  2**2
                  ALLOC
 21 .flash_nvram1 00000100  8007fe00  80080000  00012600  2**2
                  ALLOC
 22 .flash_nvram2 00000600  8007f800  8007ff00  00012800  2**2
                  ALLOC
 23 .flash_nvram3 00003a00  8007be00  8007fe00  00012600  2**2
                  ALLOC
 24 .debug_ranges 000011f0  00000000  00000000  010a1758  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	48 1f       	lddpc	pc,80000004 <_start+0x4>
80000002:	00 00       	add	r0,r0
80000004:	80 00       	ld.sh	r0,r0[0x0]
80000006:	59 28       	cp.w	r8,18

80000008 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000008:	e0 8f 10 00 	bral	80002008 <program_start>
	...

80002008 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002008:	48 1f       	lddpc	pc,8000200c <program_start+0x4>
8000200a:	00 00       	add	r0,r0
8000200c:	80 00       	ld.sh	r0,r0[0x0]
8000200e:	59 28       	cp.w	r8,18

Disassembly of section .text:

80002010 <io_pin>:

#define EC_ONE_MICROSECOND 8

unsigned char io_pin(unsigned char idx);
unsigned char io_pin(unsigned char idx)
{
80002010:	eb cd 40 80 	pushm	r7,lr
80002014:	1a 97       	mov	r7,sp
80002016:	20 1d       	sub	sp,4
80002018:	18 98       	mov	r8,r12
8000201a:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (idx)
8000201e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80002022:	58 28       	cp.w	r8,2
80002024:	c1 10       	breq	80002046 <io_pin+0x36>
80002026:	e0 89 00 07 	brgt	80002034 <io_pin+0x24>
8000202a:	58 08       	cp.w	r8,0
8000202c:	c0 90       	breq	8000203e <io_pin+0x2e>
8000202e:	58 18       	cp.w	r8,1
80002030:	c0 90       	breq	80002042 <io_pin+0x32>
80002032:	c1 08       	rjmp	80002052 <io_pin+0x42>
80002034:	58 38       	cp.w	r8,3
80002036:	c0 a0       	breq	8000204a <io_pin+0x3a>
80002038:	58 48       	cp.w	r8,4
8000203a:	c0 a0       	breq	8000204e <io_pin+0x3e>
8000203c:	c0 b8       	rjmp	80002052 <io_pin+0x42>
	{
		case 0:
			return ECLAVE_SERIAL_ID0;
8000203e:	33 38       	mov	r8,51
80002040:	c0 a8       	rjmp	80002054 <io_pin+0x44>
			break;
		case 1:
			return ECLAVE_SERIAL_ID1;
80002042:	33 48       	mov	r8,52
80002044:	c0 88       	rjmp	80002054 <io_pin+0x44>
			break;
		case 2:
			return ECLAVE_SERIAL_ID2;
80002046:	33 58       	mov	r8,53
80002048:	c0 68       	rjmp	80002054 <io_pin+0x44>
			break;
		case 3:
			return ECLAVE_SERIAL_ID3;
8000204a:	33 68       	mov	r8,54
8000204c:	c0 48       	rjmp	80002054 <io_pin+0x44>
			break;
		case 4:
			return ECLAVE_SERIAL_ID4;
8000204e:	33 78       	mov	r8,55
80002050:	c0 28       	rjmp	80002054 <io_pin+0x44>
			break;
		default: 
			return 0; //TODO: return a better error code here
80002052:	30 08       	mov	r8,0
			break;
	}
}
80002054:	10 9c       	mov	r12,r8
80002056:	2f fd       	sub	sp,-4
80002058:	e3 cd 80 80 	ldm	sp++,r7,pc

8000205c <drive_DQ_low>:

void drive_DQ_low(unsigned char idx);
void drive_DQ_low(unsigned char idx)
{
8000205c:	eb cd 40 80 	pushm	r7,lr
80002060:	1a 97       	mov	r7,sp
80002062:	20 3d       	sub	sp,12
80002064:	18 98       	mov	r8,r12
80002066:	ef 68 ff f4 	st.b	r7[-12],r8
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
8000206a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000206e:	10 9c       	mov	r12,r8
80002070:	f0 1f 00 0c 	mcall	800020a0 <drive_DQ_low+0x44>
80002074:	18 98       	mov	r8,r12
80002076:	ef 68 ff fb 	st.b	r7[-5],r8
	
	ioFlags = (GPIO_DIR_OUTPUT); //14may15 experiment
8000207a:	30 18       	mov	r8,1
8000207c:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ioPin, ioFlags); //14may15 experiment
80002080:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002084:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80002088:	12 9b       	mov	r11,r9
8000208a:	10 9c       	mov	r12,r8
8000208c:	f0 1f 00 06 	mcall	800020a4 <drive_DQ_low+0x48>

	gpio_set_pin_low(ioPin);
80002090:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80002094:	10 9c       	mov	r12,r8
80002096:	f0 1f 00 05 	mcall	800020a8 <drive_DQ_low+0x4c>

}
8000209a:	2f dd       	sub	sp,-12
8000209c:	e3 cd 80 80 	ldm	sp++,r7,pc
800020a0:	80 00       	ld.sh	r0,r0[0x0]
800020a2:	20 10       	sub	r0,1
800020a4:	80 00       	ld.sh	r0,r0[0x0]
800020a6:	48 28       	lddpc	r8,800020ac <release_the_bus>
800020a8:	80 00       	ld.sh	r0,r0[0x0]
800020aa:	4b 3c       	lddpc	r12,80002174 <SetSpeed>

800020ac <release_the_bus>:

void release_the_bus(unsigned char idx);
void release_the_bus(unsigned char idx)
{
800020ac:	eb cd 40 80 	pushm	r7,lr
800020b0:	1a 97       	mov	r7,sp
800020b2:	20 3d       	sub	sp,12
800020b4:	18 98       	mov	r8,r12
800020b6:	ef 68 ff f4 	st.b	r7[-12],r8
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
800020ba:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800020be:	10 9c       	mov	r12,r8
800020c0:	f0 1f 00 0a 	mcall	800020e8 <release_the_bus+0x3c>
800020c4:	18 98       	mov	r8,r12
800020c6:	ef 68 ff fb 	st.b	r7[-5],r8
	
//14may15 experiment	gpio_set_pin_high(ioPin);
	
	ioFlags = (GPIO_DIR_INPUT); //14may15 experiment
800020ca:	30 08       	mov	r8,0
800020cc:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ioPin, ioFlags); //14may15 experiment
800020d0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800020d4:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800020d8:	12 9b       	mov	r11,r9
800020da:	10 9c       	mov	r12,r8
800020dc:	f0 1f 00 04 	mcall	800020ec <release_the_bus+0x40>

}
800020e0:	2f dd       	sub	sp,-12
800020e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800020e6:	00 00       	add	r0,r0
800020e8:	80 00       	ld.sh	r0,r0[0x0]
800020ea:	20 10       	sub	r0,1
800020ec:	80 00       	ld.sh	r0,r0[0x0]
800020ee:	48 28       	lddpc	r8,800020f4 <gpio_input+0x4>

800020f0 <gpio_input>:

void gpio_input(unsigned char idx) //14may15 experiment
{
800020f0:	eb cd 40 80 	pushm	r7,lr
800020f4:	1a 97       	mov	r7,sp
800020f6:	20 3d       	sub	sp,12
800020f8:	18 98       	mov	r8,r12
800020fa:	ef 68 ff f4 	st.b	r7[-12],r8
	uint32_t ioFlags;
	unsigned char ioPin;
		
	ioPin = io_pin(idx);
800020fe:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002102:	10 9c       	mov	r12,r8
80002104:	f0 1f 00 09 	mcall	80002128 <gpio_input+0x38>
80002108:	18 98       	mov	r8,r12
8000210a:	ef 68 ff ff 	st.b	r7[-1],r8
		
	ioFlags = (GPIO_DIR_INPUT);
8000210e:	30 08       	mov	r8,0
80002110:	ef 48 ff f8 	st.w	r7[-8],r8
	gpio_configure_pin(ioPin, ioFlags);
80002114:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80002118:	ee fb ff f8 	ld.w	r11,r7[-8]
8000211c:	10 9c       	mov	r12,r8
8000211e:	f0 1f 00 04 	mcall	8000212c <gpio_input+0x3c>

}
80002122:	2f dd       	sub	sp,-12
80002124:	e3 cd 80 80 	ldm	sp++,r7,pc
80002128:	80 00       	ld.sh	r0,r0[0x0]
8000212a:	20 10       	sub	r0,1
8000212c:	80 00       	ld.sh	r0,r0[0x0]
8000212e:	48 28       	lddpc	r8,80002134 <sample_line+0x4>

80002130 <sample_line>:

unsigned char sample_line(unsigned char idx);
unsigned char sample_line(unsigned char idx)
{
80002130:	eb cd 40 80 	pushm	r7,lr
80002134:	1a 97       	mov	r7,sp
80002136:	20 2d       	sub	sp,8
80002138:	18 98       	mov	r8,r12
8000213a:	ef 68 ff f8 	st.b	r7[-8],r8
//14may15 experiment		uint32_t ioFlags;
		unsigned char retVal, ioPin;
		
		ioPin = io_pin(idx);
8000213e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002142:	10 9c       	mov	r12,r8
80002144:	f0 1f 00 0a 	mcall	8000216c <sample_line+0x3c>
80002148:	18 98       	mov	r8,r12
8000214a:	ef 68 ff ff 	st.b	r7[-1],r8
		
//14may15 experiment		ioFlags = (GPIO_DIR_INPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		retVal = gpio_get_pin_value(ioPin);
8000214e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80002152:	10 9c       	mov	r12,r8
80002154:	f0 1f 00 07 	mcall	80002170 <sample_line+0x40>
80002158:	18 98       	mov	r8,r12
8000215a:	ef 68 ff fe 	st.b	r7[-2],r8

//14may15 experiment		ioFlags = (GPIO_DIR_OUTPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		return retVal;
8000215e:	ef 38 ff fe 	ld.ub	r8,r7[-2]
}
80002162:	10 9c       	mov	r12,r8
80002164:	2f ed       	sub	sp,-8
80002166:	e3 cd 80 80 	ldm	sp++,r7,pc
8000216a:	00 00       	add	r0,r0
8000216c:	80 00       	ld.sh	r0,r0[0x0]
8000216e:	20 10       	sub	r0,1
80002170:	80 00       	ld.sh	r0,r0[0x0]
80002172:	4a c6       	lddpc	r6,80002220 <SetSpeed+0xac>

80002174 <SetSpeed>:

//-----------------------------------------------------------------------------
// Set the 1-Wire timing to 'standard' (standard=1) or 'overdrive' (standard=0).
//
void SetSpeed(int standard)
{
80002174:	eb cd 40 80 	pushm	r7,lr
80002178:	1a 97       	mov	r7,sp
8000217a:	20 1d       	sub	sp,4
8000217c:	ef 4c ff fc 	st.w	r7[-4],r12
		J = 410;
	}
	
#endif

	if (standard) //experiment 16may15 cut everything in half, some issue with using the PLL? and fudge the tight numbers at the low end
80002180:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002184:	58 08       	cp.w	r8,0
80002186:	c2 20       	breq	800021ca <SetSpeed+0x56>
	{
		// Standard Speed
		A = 0; //6;
80002188:	4a 18       	lddpc	r8,8000220c <SetSpeed+0x98>
8000218a:	30 09       	mov	r9,0
8000218c:	91 09       	st.w	r8[0x0],r9
		B = 32; //64;
8000218e:	4a 18       	lddpc	r8,80002210 <SetSpeed+0x9c>
80002190:	32 09       	mov	r9,32
80002192:	91 09       	st.w	r8[0x0],r9
		C = 30; //60;
80002194:	4a 08       	lddpc	r8,80002214 <SetSpeed+0xa0>
80002196:	31 e9       	mov	r9,30
80002198:	91 09       	st.w	r8[0x0],r9
		D = 2; //10;
8000219a:	4a 08       	lddpc	r8,80002218 <SetSpeed+0xa4>
8000219c:	30 29       	mov	r9,2
8000219e:	91 09       	st.w	r8[0x0],r9
		E = 2; //9;
800021a0:	49 f8       	lddpc	r8,8000221c <SetSpeed+0xa8>
800021a2:	30 29       	mov	r9,2
800021a4:	91 09       	st.w	r8[0x0],r9
		F = 27; //55;
800021a6:	49 f8       	lddpc	r8,80002220 <SetSpeed+0xac>
800021a8:	31 b9       	mov	r9,27
800021aa:	91 09       	st.w	r8[0x0],r9
		G = 0; //0;
800021ac:	49 e8       	lddpc	r8,80002224 <SetSpeed+0xb0>
800021ae:	30 09       	mov	r9,0
800021b0:	91 09       	st.w	r8[0x0],r9
		H = 240; //480;
800021b2:	49 e8       	lddpc	r8,80002228 <SetSpeed+0xb4>
800021b4:	e0 69 00 f0 	mov	r9,240
800021b8:	91 09       	st.w	r8[0x0],r9
		I = 35; //70;
800021ba:	49 d8       	lddpc	r8,8000222c <SetSpeed+0xb8>
800021bc:	32 39       	mov	r9,35
800021be:	91 09       	st.w	r8[0x0],r9
		J = 205; //410;
800021c0:	49 c8       	lddpc	r8,80002230 <SetSpeed+0xbc>
800021c2:	e0 69 00 cd 	mov	r9,205
800021c6:	91 09       	st.w	r8[0x0],r9
800021c8:	c1 f8       	rjmp	80002206 <SetSpeed+0x92>


	else
	{
		// Overdrive Speed
		A = 1.5;
800021ca:	49 18       	lddpc	r8,8000220c <SetSpeed+0x98>
800021cc:	30 19       	mov	r9,1
800021ce:	91 09       	st.w	r8[0x0],r9
		B = 7.5;
800021d0:	49 08       	lddpc	r8,80002210 <SetSpeed+0x9c>
800021d2:	30 79       	mov	r9,7
800021d4:	91 09       	st.w	r8[0x0],r9
		C = 7.5;
800021d6:	49 08       	lddpc	r8,80002214 <SetSpeed+0xa0>
800021d8:	30 79       	mov	r9,7
800021da:	91 09       	st.w	r8[0x0],r9
		D = 2.5;
800021dc:	48 f8       	lddpc	r8,80002218 <SetSpeed+0xa4>
800021de:	30 29       	mov	r9,2
800021e0:	91 09       	st.w	r8[0x0],r9
		E = 0.75;
800021e2:	48 f8       	lddpc	r8,8000221c <SetSpeed+0xa8>
800021e4:	30 09       	mov	r9,0
800021e6:	91 09       	st.w	r8[0x0],r9
		F = 7;
800021e8:	48 e8       	lddpc	r8,80002220 <SetSpeed+0xac>
800021ea:	30 79       	mov	r9,7
800021ec:	91 09       	st.w	r8[0x0],r9
		G = 2.5;
800021ee:	48 e8       	lddpc	r8,80002224 <SetSpeed+0xb0>
800021f0:	30 29       	mov	r9,2
800021f2:	91 09       	st.w	r8[0x0],r9
		H = 70;
800021f4:	48 d8       	lddpc	r8,80002228 <SetSpeed+0xb4>
800021f6:	34 69       	mov	r9,70
800021f8:	91 09       	st.w	r8[0x0],r9
		I = 8.5;
800021fa:	48 d8       	lddpc	r8,8000222c <SetSpeed+0xb8>
800021fc:	30 89       	mov	r9,8
800021fe:	91 09       	st.w	r8[0x0],r9
		J = 40;
80002200:	48 c8       	lddpc	r8,80002230 <SetSpeed+0xbc>
80002202:	32 89       	mov	r9,40
80002204:	91 09       	st.w	r8[0x0],r9
	}
}
80002206:	2f fd       	sub	sp,-4
80002208:	e3 cd 80 80 	ldm	sp++,r7,pc
8000220c:	00 00       	add	r0,r0
8000220e:	08 04       	add	r4,r4
80002210:	00 00       	add	r0,r0
80002212:	08 08       	add	r8,r4
80002214:	00 00       	add	r0,r0
80002216:	08 10       	sub	r0,r4
80002218:	00 00       	add	r0,r0
8000221a:	08 00       	add	r0,r4
8000221c:	00 00       	add	r0,r0
8000221e:	08 1c       	sub	r12,r4
80002220:	00 00       	add	r0,r0
80002222:	08 24       	rsub	r4,r4
80002224:	00 00       	add	r0,r0
80002226:	08 14       	sub	r4,r4
80002228:	00 00       	add	r0,r0
8000222a:	08 18       	sub	r8,r4
8000222c:	00 00       	add	r0,r0
8000222e:	08 20       	rsub	r0,r4
80002230:	00 00       	add	r0,r0
80002232:	08 0c       	add	r12,r4

80002234 <OWTouchReset>:
// Generate a 1-Wire reset, return 1 if no presence detect was found,
// return 0 otherwise.
// (NOTE: Does not handle alarm presence from DS2404/DS1994)
//
int OWTouchReset(unsigned char idx)
{
80002234:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80002238:	1a 97       	mov	r7,sp
8000223a:	fa cd 00 e0 	sub	sp,sp,224
8000223e:	18 98       	mov	r8,r12
80002240:	ef 68 ff 48 	st.b	r7[-184],r8
	int result;

	cpu_delay_us(A, EC_CPU_CLOCK_100MHZ);
80002244:	fe f8 05 9c 	ld.w	r8,pc[1436]
80002248:	70 08       	ld.w	r8,r8[0x0]
8000224a:	ef 48 ff 84 	st.w	r7[-124],r8
8000224e:	e0 68 e1 00 	mov	r8,57600
80002252:	ea 18 05 f5 	orh	r8,0x5f5
80002256:	ef 48 ff 80 	st.w	r7[-128],r8
8000225a:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000225e:	ef 48 ff 8c 	st.w	r7[-116],r8
80002262:	ee f8 ff 80 	ld.w	r8,r7[-128]
80002266:	ef 48 ff 88 	st.w	r7[-120],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
8000226a:	ee f2 ff 8c 	ld.w	r2,r7[-116]
8000226e:	30 03       	mov	r3,0
80002270:	ee fa ff 88 	ld.w	r10,r7[-120]
80002274:	30 0b       	mov	r11,0
80002276:	e6 0a 02 49 	mul	r9,r3,r10
8000227a:	f6 02 02 48 	mul	r8,r11,r2
8000227e:	10 09       	add	r9,r8
80002280:	e4 0a 06 4a 	mulu.d	r10,r2,r10
80002284:	16 09       	add	r9,r11
80002286:	12 9b       	mov	r11,r9
80002288:	ee 78 42 3f 	mov	r8,999999
8000228c:	30 09       	mov	r9,0
8000228e:	10 0a       	add	r10,r8
80002290:	f6 09 00 4b 	adc	r11,r11,r9
80002294:	ee 78 42 40 	mov	r8,1000000
80002298:	30 09       	mov	r9,0
8000229a:	f0 1f 01 53 	mcall	800027e4 <OWTouchReset+0x5b0>
8000229e:	14 98       	mov	r8,r10
800022a0:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
800022a2:	ef 48 ff 94 	st.w	r7[-108],r8
800022a6:	ee c8 00 b4 	sub	r8,r7,180
800022aa:	ef 48 ff 90 	st.w	r7[-112],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800022ae:	e1 b8 00 42 	mfsr	r8,0x108
800022b2:	10 99       	mov	r9,r8
800022b4:	ee f8 ff 90 	ld.w	r8,r7[-112]
800022b8:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800022ba:	ee f8 ff 90 	ld.w	r8,r7[-112]
800022be:	70 09       	ld.w	r9,r8[0x0]
800022c0:	ee f8 ff 94 	ld.w	r8,r7[-108]
800022c4:	10 09       	add	r9,r8
800022c6:	ee f8 ff 90 	ld.w	r8,r7[-112]
800022ca:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800022cc:	ee f9 ff 90 	ld.w	r9,r7[-112]
800022d0:	30 08       	mov	r8,0
800022d2:	f3 68 00 08 	st.b	r9[8],r8
800022d6:	ee c8 00 b4 	sub	r8,r7,180
800022da:	ef 48 ff 98 	st.w	r7[-104],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800022de:	e1 b8 00 42 	mfsr	r8,0x108
800022e2:	ef 48 ff 9c 	st.w	r7[-100],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800022e6:	ee f8 ff 98 	ld.w	r8,r7[-104]
800022ea:	f1 39 00 08 	ld.ub	r9,r8[8]
800022ee:	30 28       	mov	r8,2
800022f0:	f0 09 18 00 	cp.b	r9,r8
800022f4:	c0 31       	brne	800022fa <OWTouchReset+0xc6>
    return false;
800022f6:	30 08       	mov	r8,0
800022f8:	c4 38       	rjmp	8000237e <OWTouchReset+0x14a>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800022fa:	ee f8 ff 98 	ld.w	r8,r7[-104]
800022fe:	f1 39 00 08 	ld.ub	r9,r8[8]
80002302:	30 18       	mov	r8,1
80002304:	f0 09 18 00 	cp.b	r9,r8
80002308:	c0 31       	brne	8000230e <OWTouchReset+0xda>
    return true;
8000230a:	30 18       	mov	r8,1
8000230c:	c3 98       	rjmp	8000237e <OWTouchReset+0x14a>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000230e:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002312:	70 09       	ld.w	r9,r8[0x0]
80002314:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002318:	70 18       	ld.w	r8,r8[0x4]
8000231a:	10 39       	cp.w	r9,r8
8000231c:	e0 88 00 1a 	brls	80002350 <OWTouchReset+0x11c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002320:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002324:	70 08       	ld.w	r8,r8[0x0]
80002326:	ee f9 ff 9c 	ld.w	r9,r7[-100]
8000232a:	10 39       	cp.w	r9,r8
8000232c:	c1 02       	brcc	8000234c <OWTouchReset+0x118>
8000232e:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002332:	70 18       	ld.w	r8,r8[0x4]
80002334:	ee f9 ff 9c 	ld.w	r9,r7[-100]
80002338:	10 39       	cp.w	r9,r8
8000233a:	e0 88 00 09 	brls	8000234c <OWTouchReset+0x118>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000233e:	ee f9 ff 98 	ld.w	r9,r7[-104]
80002342:	30 18       	mov	r8,1
80002344:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002348:	30 18       	mov	r8,1
8000234a:	c1 a8       	rjmp	8000237e <OWTouchReset+0x14a>
    }
    return false;
8000234c:	30 08       	mov	r8,0
8000234e:	c1 88       	rjmp	8000237e <OWTouchReset+0x14a>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002350:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002354:	70 08       	ld.w	r8,r8[0x0]
80002356:	ee f9 ff 9c 	ld.w	r9,r7[-100]
8000235a:	10 39       	cp.w	r9,r8
8000235c:	c0 93       	brcs	8000236e <OWTouchReset+0x13a>
8000235e:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002362:	70 18       	ld.w	r8,r8[0x4]
80002364:	ee f9 ff 9c 	ld.w	r9,r7[-100]
80002368:	10 39       	cp.w	r9,r8
8000236a:	e0 88 00 09 	brls	8000237c <OWTouchReset+0x148>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000236e:	ee f9 ff 98 	ld.w	r9,r7[-104]
80002372:	30 18       	mov	r8,1
80002374:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002378:	30 18       	mov	r8,1
8000237a:	c0 28       	rjmp	8000237e <OWTouchReset+0x14a>
    }
    return false;
8000237c:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000237e:	58 08       	cp.w	r8,0
80002380:	ca b0       	breq	800022d6 <OWTouchReset+0xa2>
	drive_DQ_low(idx);
80002382:	ef 38 ff 48 	ld.ub	r8,r7[-184]
80002386:	10 9c       	mov	r12,r8
80002388:	f0 1f 01 18 	mcall	800027e8 <OWTouchReset+0x5b4>
	cpu_delay_us(H, EC_CPU_CLOCK_100MHZ);	//tRSTL (reset low) 480-640us
8000238c:	fe f8 04 60 	ld.w	r8,pc[1120]
80002390:	70 08       	ld.w	r8,r8[0x0]
80002392:	ef 48 ff a4 	st.w	r7[-92],r8
80002396:	e0 68 e1 00 	mov	r8,57600
8000239a:	ea 18 05 f5 	orh	r8,0x5f5
8000239e:	ef 48 ff a0 	st.w	r7[-96],r8
800023a2:	ee f8 ff a4 	ld.w	r8,r7[-92]
800023a6:	ef 48 ff ac 	st.w	r7[-84],r8
800023aa:	ee f8 ff a0 	ld.w	r8,r7[-96]
800023ae:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
800023b2:	ee fc ff ac 	ld.w	r12,r7[-84]
800023b6:	ef 4c ff 2c 	st.w	r7[-212],r12
800023ba:	30 0b       	mov	r11,0
800023bc:	ef 4b ff 28 	st.w	r7[-216],r11
800023c0:	ee f9 ff a8 	ld.w	r9,r7[-88]
800023c4:	ef 49 ff 24 	st.w	r7[-220],r9
800023c8:	30 08       	mov	r8,0
800023ca:	ef 48 ff 20 	st.w	r7[-224],r8
800023ce:	ee fa ff 28 	ld.w	r10,r7[-216]
800023d2:	ee fc ff 24 	ld.w	r12,r7[-220]
800023d6:	b9 3a       	mul	r10,r12
800023d8:	ee f8 ff 20 	ld.w	r8,r7[-224]
800023dc:	ee fb ff 2c 	ld.w	r11,r7[-212]
800023e0:	b7 38       	mul	r8,r11
800023e2:	10 0a       	add	r10,r8
800023e4:	ee fc ff 2c 	ld.w	r12,r7[-212]
800023e8:	ee fb ff 24 	ld.w	r11,r7[-220]
800023ec:	f8 0b 06 48 	mulu.d	r8,r12,r11
800023f0:	12 0a       	add	r10,r9
800023f2:	14 99       	mov	r9,r10
800023f4:	ee 7a 42 3f 	mov	r10,999999
800023f8:	30 0b       	mov	r11,0
800023fa:	f0 0a 00 0a 	add	r10,r8,r10
800023fe:	f2 0b 00 4b 	adc	r11,r9,r11
80002402:	ee 78 42 40 	mov	r8,1000000
80002406:	30 09       	mov	r9,0
80002408:	f0 1f 00 f7 	mcall	800027e4 <OWTouchReset+0x5b0>
8000240c:	14 98       	mov	r8,r10
8000240e:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002410:	ef 48 ff b4 	st.w	r7[-76],r8
80002414:	ee c8 00 a8 	sub	r8,r7,168
80002418:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000241c:	e1 b8 00 42 	mfsr	r8,0x108
80002420:	10 99       	mov	r9,r8
80002422:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002426:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002428:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000242c:	70 09       	ld.w	r9,r8[0x0]
8000242e:	ee f8 ff b4 	ld.w	r8,r7[-76]
80002432:	10 09       	add	r9,r8
80002434:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002438:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000243a:	ee f9 ff b0 	ld.w	r9,r7[-80]
8000243e:	30 08       	mov	r8,0
80002440:	f3 68 00 08 	st.b	r9[8],r8
80002444:	ee c8 00 a8 	sub	r8,r7,168
80002448:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000244c:	e1 b8 00 42 	mfsr	r8,0x108
80002450:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002454:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002458:	f1 39 00 08 	ld.ub	r9,r8[8]
8000245c:	30 28       	mov	r8,2
8000245e:	f0 09 18 00 	cp.b	r9,r8
80002462:	c0 31       	brne	80002468 <OWTouchReset+0x234>
    return false;
80002464:	30 08       	mov	r8,0
80002466:	c4 38       	rjmp	800024ec <OWTouchReset+0x2b8>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002468:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000246c:	f1 39 00 08 	ld.ub	r9,r8[8]
80002470:	30 18       	mov	r8,1
80002472:	f0 09 18 00 	cp.b	r9,r8
80002476:	c0 31       	brne	8000247c <OWTouchReset+0x248>
    return true;
80002478:	30 18       	mov	r8,1
8000247a:	c3 98       	rjmp	800024ec <OWTouchReset+0x2b8>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000247c:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002480:	70 09       	ld.w	r9,r8[0x0]
80002482:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002486:	70 18       	ld.w	r8,r8[0x4]
80002488:	10 39       	cp.w	r9,r8
8000248a:	e0 88 00 1a 	brls	800024be <OWTouchReset+0x28a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000248e:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002492:	70 08       	ld.w	r8,r8[0x0]
80002494:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002498:	10 39       	cp.w	r9,r8
8000249a:	c1 02       	brcc	800024ba <OWTouchReset+0x286>
8000249c:	ee f8 ff b8 	ld.w	r8,r7[-72]
800024a0:	70 18       	ld.w	r8,r8[0x4]
800024a2:	ee f9 ff bc 	ld.w	r9,r7[-68]
800024a6:	10 39       	cp.w	r9,r8
800024a8:	e0 88 00 09 	brls	800024ba <OWTouchReset+0x286>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800024ac:	ee f9 ff b8 	ld.w	r9,r7[-72]
800024b0:	30 18       	mov	r8,1
800024b2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800024b6:	30 18       	mov	r8,1
800024b8:	c1 a8       	rjmp	800024ec <OWTouchReset+0x2b8>
    }
    return false;
800024ba:	30 08       	mov	r8,0
800024bc:	c1 88       	rjmp	800024ec <OWTouchReset+0x2b8>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800024be:	ee f8 ff b8 	ld.w	r8,r7[-72]
800024c2:	70 08       	ld.w	r8,r8[0x0]
800024c4:	ee f9 ff bc 	ld.w	r9,r7[-68]
800024c8:	10 39       	cp.w	r9,r8
800024ca:	c0 93       	brcs	800024dc <OWTouchReset+0x2a8>
800024cc:	ee f8 ff b8 	ld.w	r8,r7[-72]
800024d0:	70 18       	ld.w	r8,r8[0x4]
800024d2:	ee f9 ff bc 	ld.w	r9,r7[-68]
800024d6:	10 39       	cp.w	r9,r8
800024d8:	e0 88 00 09 	brls	800024ea <OWTouchReset+0x2b6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800024dc:	ee f9 ff b8 	ld.w	r9,r7[-72]
800024e0:	30 18       	mov	r8,1
800024e2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800024e6:	30 18       	mov	r8,1
800024e8:	c0 28       	rjmp	800024ec <OWTouchReset+0x2b8>
    }
    return false;
800024ea:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800024ec:	58 08       	cp.w	r8,0
800024ee:	ca b0       	breq	80002444 <OWTouchReset+0x210>
	release_the_bus(idx);
800024f0:	ef 38 ff 48 	ld.ub	r8,r7[-184]
800024f4:	10 9c       	mov	r12,r8
800024f6:	f0 1f 00 bf 	mcall	800027f0 <OWTouchReset+0x5bc>
	
	gpio_input(idx); //14may15 experiment
800024fa:	ef 38 ff 48 	ld.ub	r8,r7[-184]
800024fe:	10 9c       	mov	r12,r8
80002500:	f0 1f 00 bd 	mcall	800027f4 <OWTouchReset+0x5c0>

	
	cpu_delay_us(I, EC_CPU_CLOCK_100MHZ);	//tMSP (presence detect sample) 60-75us
80002504:	fe f8 02 f4 	ld.w	r8,pc[756]
80002508:	70 08       	ld.w	r8,r8[0x0]
8000250a:	ef 48 ff c4 	st.w	r7[-60],r8
8000250e:	e0 68 e1 00 	mov	r8,57600
80002512:	ea 18 05 f5 	orh	r8,0x5f5
80002516:	ef 48 ff c0 	st.w	r7[-64],r8
8000251a:	ee f8 ff c4 	ld.w	r8,r7[-60]
8000251e:	ef 48 ff cc 	st.w	r7[-52],r8
80002522:	ee f8 ff c0 	ld.w	r8,r7[-64]
80002526:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
8000252a:	ee f9 ff cc 	ld.w	r9,r7[-52]
8000252e:	ef 49 ff 3c 	st.w	r7[-196],r9
80002532:	30 08       	mov	r8,0
80002534:	ef 48 ff 38 	st.w	r7[-200],r8
80002538:	ee fc ff c8 	ld.w	r12,r7[-56]
8000253c:	ef 4c ff 34 	st.w	r7[-204],r12
80002540:	30 0b       	mov	r11,0
80002542:	ef 4b ff 30 	st.w	r7[-208],r11
80002546:	ee fa ff 38 	ld.w	r10,r7[-200]
8000254a:	ee f9 ff 34 	ld.w	r9,r7[-204]
8000254e:	b3 3a       	mul	r10,r9
80002550:	ee f8 ff 30 	ld.w	r8,r7[-208]
80002554:	ee fc ff 3c 	ld.w	r12,r7[-196]
80002558:	b9 38       	mul	r8,r12
8000255a:	10 0a       	add	r10,r8
8000255c:	ee fb ff 3c 	ld.w	r11,r7[-196]
80002560:	ee fc ff 34 	ld.w	r12,r7[-204]
80002564:	f6 0c 06 48 	mulu.d	r8,r11,r12
80002568:	12 0a       	add	r10,r9
8000256a:	14 99       	mov	r9,r10
8000256c:	ee 7a 42 3f 	mov	r10,999999
80002570:	30 0b       	mov	r11,0
80002572:	f0 0a 00 0a 	add	r10,r8,r10
80002576:	f2 0b 00 4b 	adc	r11,r9,r11
8000257a:	ee 78 42 40 	mov	r8,1000000
8000257e:	30 09       	mov	r9,0
80002580:	f0 1f 00 99 	mcall	800027e4 <OWTouchReset+0x5b0>
80002584:	14 98       	mov	r8,r10
80002586:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002588:	ef 48 ff d4 	st.w	r7[-44],r8
8000258c:	ee c8 00 9c 	sub	r8,r7,156
80002590:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002594:	e1 b8 00 42 	mfsr	r8,0x108
80002598:	10 99       	mov	r9,r8
8000259a:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000259e:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800025a0:	ee f8 ff d0 	ld.w	r8,r7[-48]
800025a4:	70 09       	ld.w	r9,r8[0x0]
800025a6:	ee f8 ff d4 	ld.w	r8,r7[-44]
800025aa:	10 09       	add	r9,r8
800025ac:	ee f8 ff d0 	ld.w	r8,r7[-48]
800025b0:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800025b2:	ee f9 ff d0 	ld.w	r9,r7[-48]
800025b6:	30 08       	mov	r8,0
800025b8:	f3 68 00 08 	st.b	r9[8],r8
800025bc:	ee c8 00 9c 	sub	r8,r7,156
800025c0:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800025c4:	e1 b8 00 42 	mfsr	r8,0x108
800025c8:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800025cc:	ee f8 ff d8 	ld.w	r8,r7[-40]
800025d0:	f1 39 00 08 	ld.ub	r9,r8[8]
800025d4:	30 28       	mov	r8,2
800025d6:	f0 09 18 00 	cp.b	r9,r8
800025da:	c0 31       	brne	800025e0 <OWTouchReset+0x3ac>
    return false;
800025dc:	30 08       	mov	r8,0
800025de:	c4 38       	rjmp	80002664 <OWTouchReset+0x430>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800025e0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800025e4:	f1 39 00 08 	ld.ub	r9,r8[8]
800025e8:	30 18       	mov	r8,1
800025ea:	f0 09 18 00 	cp.b	r9,r8
800025ee:	c0 31       	brne	800025f4 <OWTouchReset+0x3c0>
    return true;
800025f0:	30 18       	mov	r8,1
800025f2:	c3 98       	rjmp	80002664 <OWTouchReset+0x430>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800025f4:	ee f8 ff d8 	ld.w	r8,r7[-40]
800025f8:	70 09       	ld.w	r9,r8[0x0]
800025fa:	ee f8 ff d8 	ld.w	r8,r7[-40]
800025fe:	70 18       	ld.w	r8,r8[0x4]
80002600:	10 39       	cp.w	r9,r8
80002602:	e0 88 00 1a 	brls	80002636 <OWTouchReset+0x402>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002606:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000260a:	70 08       	ld.w	r8,r8[0x0]
8000260c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002610:	10 39       	cp.w	r9,r8
80002612:	c1 02       	brcc	80002632 <OWTouchReset+0x3fe>
80002614:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002618:	70 18       	ld.w	r8,r8[0x4]
8000261a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000261e:	10 39       	cp.w	r9,r8
80002620:	e0 88 00 09 	brls	80002632 <OWTouchReset+0x3fe>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002624:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002628:	30 18       	mov	r8,1
8000262a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000262e:	30 18       	mov	r8,1
80002630:	c1 a8       	rjmp	80002664 <OWTouchReset+0x430>
    }
    return false;
80002632:	30 08       	mov	r8,0
80002634:	c1 88       	rjmp	80002664 <OWTouchReset+0x430>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002636:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000263a:	70 08       	ld.w	r8,r8[0x0]
8000263c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002640:	10 39       	cp.w	r9,r8
80002642:	c0 93       	brcs	80002654 <OWTouchReset+0x420>
80002644:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002648:	70 18       	ld.w	r8,r8[0x4]
8000264a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000264e:	10 39       	cp.w	r9,r8
80002650:	e0 88 00 09 	brls	80002662 <OWTouchReset+0x42e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002654:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002658:	30 18       	mov	r8,1
8000265a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000265e:	30 18       	mov	r8,1
80002660:	c0 28       	rjmp	80002664 <OWTouchReset+0x430>
    }
    return false;
80002662:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002664:	58 08       	cp.w	r8,0
80002666:	ca b0       	breq	800025bc <OWTouchReset+0x388>
	result = sample_line(idx);
80002668:	ef 38 ff 48 	ld.ub	r8,r7[-184]
8000266c:	10 9c       	mov	r12,r8
8000266e:	f0 1f 00 64 	mcall	800027fc <OWTouchReset+0x5c8>
80002672:	18 98       	mov	r8,r12
80002674:	ef 48 ff 7c 	st.w	r7[-132],r8
	
	gpio_input(idx); //14may15 experiement
80002678:	ef 38 ff 48 	ld.ub	r8,r7[-184]
8000267c:	10 9c       	mov	r12,r8
8000267e:	f0 1f 00 5e 	mcall	800027f4 <OWTouchReset+0x5c0>

	cpu_delay_us(J, EC_CPU_CLOCK_100MHZ); // Complete the reset sequence recovery 5-??us (no max?)
80002682:	4e 08       	lddpc	r8,80002800 <OWTouchReset+0x5cc>
80002684:	70 08       	ld.w	r8,r8[0x0]
80002686:	ef 48 ff e4 	st.w	r7[-28],r8
8000268a:	e0 68 e1 00 	mov	r8,57600
8000268e:	ea 18 05 f5 	orh	r8,0x5f5
80002692:	ef 48 ff e0 	st.w	r7[-32],r8
80002696:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000269a:	ef 48 ff ec 	st.w	r7[-20],r8
8000269e:	ee f8 ff e0 	ld.w	r8,r7[-32]
800026a2:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
800026a6:	ee fb ff ec 	ld.w	r11,r7[-20]
800026aa:	ef 4b ff 44 	st.w	r7[-188],r11
800026ae:	30 09       	mov	r9,0
800026b0:	ef 49 ff 40 	st.w	r7[-192],r9
800026b4:	ee f0 ff e8 	ld.w	r0,r7[-24]
800026b8:	30 01       	mov	r1,0
800026ba:	ee fa ff 40 	ld.w	r10,r7[-192]
800026be:	a1 3a       	mul	r10,r0
800026c0:	ee fc ff 44 	ld.w	r12,r7[-188]
800026c4:	e2 0c 02 48 	mul	r8,r1,r12
800026c8:	10 0a       	add	r10,r8
800026ca:	ee fb ff 44 	ld.w	r11,r7[-188]
800026ce:	f6 00 06 48 	mulu.d	r8,r11,r0
800026d2:	12 0a       	add	r10,r9
800026d4:	14 99       	mov	r9,r10
800026d6:	ee 7a 42 3f 	mov	r10,999999
800026da:	30 0b       	mov	r11,0
800026dc:	f0 0a 00 0a 	add	r10,r8,r10
800026e0:	f2 0b 00 4b 	adc	r11,r9,r11
800026e4:	ee 78 42 40 	mov	r8,1000000
800026e8:	30 09       	mov	r9,0
800026ea:	f0 1f 00 3f 	mcall	800027e4 <OWTouchReset+0x5b0>
800026ee:	14 98       	mov	r8,r10
800026f0:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
800026f2:	ef 48 ff f4 	st.w	r7[-12],r8
800026f6:	ee c8 00 90 	sub	r8,r7,144
800026fa:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800026fe:	e1 b8 00 42 	mfsr	r8,0x108
80002702:	10 99       	mov	r9,r8
80002704:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002708:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000270a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000270e:	70 09       	ld.w	r9,r8[0x0]
80002710:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002714:	10 09       	add	r9,r8
80002716:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000271a:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000271c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002720:	30 08       	mov	r8,0
80002722:	f3 68 00 08 	st.b	r9[8],r8
80002726:	ee c8 00 90 	sub	r8,r7,144
8000272a:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000272e:	e1 b8 00 42 	mfsr	r8,0x108
80002732:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002736:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000273a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000273e:	30 28       	mov	r8,2
80002740:	f0 09 18 00 	cp.b	r9,r8
80002744:	c0 31       	brne	8000274a <OWTouchReset+0x516>
    return false;
80002746:	30 08       	mov	r8,0
80002748:	c4 38       	rjmp	800027ce <OWTouchReset+0x59a>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000274a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000274e:	f1 39 00 08 	ld.ub	r9,r8[8]
80002752:	30 18       	mov	r8,1
80002754:	f0 09 18 00 	cp.b	r9,r8
80002758:	c0 31       	brne	8000275e <OWTouchReset+0x52a>
    return true;
8000275a:	30 18       	mov	r8,1
8000275c:	c3 98       	rjmp	800027ce <OWTouchReset+0x59a>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000275e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002762:	70 09       	ld.w	r9,r8[0x0]
80002764:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002768:	70 18       	ld.w	r8,r8[0x4]
8000276a:	10 39       	cp.w	r9,r8
8000276c:	e0 88 00 1a 	brls	800027a0 <OWTouchReset+0x56c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002770:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002774:	70 08       	ld.w	r8,r8[0x0]
80002776:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000277a:	10 39       	cp.w	r9,r8
8000277c:	c1 02       	brcc	8000279c <OWTouchReset+0x568>
8000277e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002782:	70 18       	ld.w	r8,r8[0x4]
80002784:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002788:	10 39       	cp.w	r9,r8
8000278a:	e0 88 00 09 	brls	8000279c <OWTouchReset+0x568>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000278e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002792:	30 18       	mov	r8,1
80002794:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002798:	30 18       	mov	r8,1
8000279a:	c1 a8       	rjmp	800027ce <OWTouchReset+0x59a>
    }
    return false;
8000279c:	30 08       	mov	r8,0
8000279e:	c1 88       	rjmp	800027ce <OWTouchReset+0x59a>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800027a0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027a4:	70 08       	ld.w	r8,r8[0x0]
800027a6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800027aa:	10 39       	cp.w	r9,r8
800027ac:	c0 93       	brcs	800027be <OWTouchReset+0x58a>
800027ae:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027b2:	70 18       	ld.w	r8,r8[0x4]
800027b4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800027b8:	10 39       	cp.w	r9,r8
800027ba:	e0 88 00 09 	brls	800027cc <OWTouchReset+0x598>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800027be:	ee f9 ff f8 	ld.w	r9,r7[-8]
800027c2:	30 18       	mov	r8,1
800027c4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800027c8:	30 18       	mov	r8,1
800027ca:	c0 28       	rjmp	800027ce <OWTouchReset+0x59a>
    }
    return false;
800027cc:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800027ce:	58 08       	cp.w	r8,0
800027d0:	ca b0       	breq	80002726 <OWTouchReset+0x4f2>
	return result; // Return sample presence pulse result
800027d2:	ee f8 ff 7c 	ld.w	r8,r7[-132]
}
800027d6:	10 9c       	mov	r12,r8
800027d8:	2c 8d       	sub	sp,-224
800027da:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800027de:	00 00       	add	r0,r0
800027e0:	00 00       	add	r0,r0
800027e2:	08 04       	add	r4,r4
800027e4:	80 00       	ld.sh	r0,r0[0x0]
800027e6:	ba 0e       	st.h	sp[0x0],lr
800027e8:	80 00       	ld.sh	r0,r0[0x0]
800027ea:	20 5c       	sub	r12,5
800027ec:	00 00       	add	r0,r0
800027ee:	08 18       	sub	r8,r4
800027f0:	80 00       	ld.sh	r0,r0[0x0]
800027f2:	20 ac       	sub	r12,10
800027f4:	80 00       	ld.sh	r0,r0[0x0]
800027f6:	20 f0       	sub	r0,15
800027f8:	00 00       	add	r0,r0
800027fa:	08 20       	rsub	r0,r4
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	21 30       	sub	r0,19
80002800:	00 00       	add	r0,r0
80002802:	08 0c       	add	r12,r4

80002804 <drive_DQ_low_and_release_the_bus>:

void drive_DQ_low_and_release_the_bus(unsigned char idx);
void drive_DQ_low_and_release_the_bus(unsigned char idx)
{
80002804:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80002808:	1a 97       	mov	r7,sp
8000280a:	20 fd       	sub	sp,60
8000280c:	18 98       	mov	r8,r12
8000280e:	ef 68 ff c4 	st.b	r7[-60],r8
	unsigned char ioPin;
	int32_t ioFlagsOutput, ioFlagsInput;
	
	ioPin = io_pin(idx);
80002812:	ef 38 ff c4 	ld.ub	r8,r7[-60]
80002816:	10 9c       	mov	r12,r8
80002818:	f0 1f 00 61 	mcall	8000299c <drive_DQ_low_and_release_the_bus+0x198>
8000281c:	18 98       	mov	r8,r12
8000281e:	ef 68 ff d7 	st.b	r7[-41],r8
	
	ioFlagsInput = (GPIO_DIR_INPUT);
80002822:	30 08       	mov	r8,0
80002824:	ef 48 ff dc 	st.w	r7[-36],r8
	ioFlagsOutput = (GPIO_DIR_OUTPUT); //14may15 experiment
80002828:	30 18       	mov	r8,1
8000282a:	ef 48 ff d8 	st.w	r7[-40],r8

	gpio_configure_pin(ioPin, ioFlagsOutput); //14may15 experiment
8000282e:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002832:	ef 38 ff d7 	ld.ub	r8,r7[-41]
80002836:	12 9b       	mov	r11,r9
80002838:	10 9c       	mov	r12,r8
8000283a:	f0 1f 00 5a 	mcall	800029a0 <drive_DQ_low_and_release_the_bus+0x19c>

	gpio_set_pin_low(ioPin);
8000283e:	ef 38 ff d7 	ld.ub	r8,r7[-41]
80002842:	10 9c       	mov	r12,r8
80002844:	f0 1f 00 58 	mcall	800029a4 <drive_DQ_low_and_release_the_bus+0x1a0>
	
	cpu_delay_us(A, EC_CPU_CLOCK_100MHZ);	//tW1L 5-15us
80002848:	4d 88       	lddpc	r8,800029a8 <drive_DQ_low_and_release_the_bus+0x1a4>
8000284a:	70 08       	ld.w	r8,r8[0x0]
8000284c:	ef 48 ff e4 	st.w	r7[-28],r8
80002850:	e0 68 e1 00 	mov	r8,57600
80002854:	ea 18 05 f5 	orh	r8,0x5f5
80002858:	ef 48 ff e0 	st.w	r7[-32],r8
8000285c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002860:	ef 48 ff ec 	st.w	r7[-20],r8
80002864:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002868:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
8000286c:	ee f0 ff ec 	ld.w	r0,r7[-20]
80002870:	30 01       	mov	r1,0
80002872:	ee f2 ff e8 	ld.w	r2,r7[-24]
80002876:	30 03       	mov	r3,0
80002878:	e2 02 02 4a 	mul	r10,r1,r2
8000287c:	e6 00 02 48 	mul	r8,r3,r0
80002880:	10 0a       	add	r10,r8
80002882:	e0 02 06 48 	mulu.d	r8,r0,r2
80002886:	12 0a       	add	r10,r9
80002888:	14 99       	mov	r9,r10
8000288a:	ee 7a 42 3f 	mov	r10,999999
8000288e:	30 0b       	mov	r11,0
80002890:	f0 0a 00 0a 	add	r10,r8,r10
80002894:	f2 0b 00 4b 	adc	r11,r9,r11
80002898:	ee 78 42 40 	mov	r8,1000000
8000289c:	30 09       	mov	r9,0
8000289e:	f0 1f 00 44 	mcall	800029ac <drive_DQ_low_and_release_the_bus+0x1a8>
800028a2:	14 98       	mov	r8,r10
800028a4:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
800028a6:	ef 48 ff f4 	st.w	r7[-12],r8
800028aa:	ee c8 00 38 	sub	r8,r7,56
800028ae:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800028b2:	e1 b8 00 42 	mfsr	r8,0x108
800028b6:	10 99       	mov	r9,r8
800028b8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028bc:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800028be:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028c2:	70 09       	ld.w	r9,r8[0x0]
800028c4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800028c8:	10 09       	add	r9,r8
800028ca:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028ce:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800028d0:	ee f9 ff f0 	ld.w	r9,r7[-16]
800028d4:	30 08       	mov	r8,0
800028d6:	f3 68 00 08 	st.b	r9[8],r8
800028da:	ee c8 00 38 	sub	r8,r7,56
800028de:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800028e2:	e1 b8 00 42 	mfsr	r8,0x108
800028e6:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800028ea:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028ee:	f1 39 00 08 	ld.ub	r9,r8[8]
800028f2:	30 28       	mov	r8,2
800028f4:	f0 09 18 00 	cp.b	r9,r8
800028f8:	c0 31       	brne	800028fe <drive_DQ_low_and_release_the_bus+0xfa>
    return false;
800028fa:	30 08       	mov	r8,0
800028fc:	c4 38       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800028fe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002902:	f1 39 00 08 	ld.ub	r9,r8[8]
80002906:	30 18       	mov	r8,1
80002908:	f0 09 18 00 	cp.b	r9,r8
8000290c:	c0 31       	brne	80002912 <drive_DQ_low_and_release_the_bus+0x10e>
    return true;
8000290e:	30 18       	mov	r8,1
80002910:	c3 98       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002912:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002916:	70 09       	ld.w	r9,r8[0x0]
80002918:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000291c:	70 18       	ld.w	r8,r8[0x4]
8000291e:	10 39       	cp.w	r9,r8
80002920:	e0 88 00 1a 	brls	80002954 <drive_DQ_low_and_release_the_bus+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002924:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002928:	70 08       	ld.w	r8,r8[0x0]
8000292a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000292e:	10 39       	cp.w	r9,r8
80002930:	c1 02       	brcc	80002950 <drive_DQ_low_and_release_the_bus+0x14c>
80002932:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002936:	70 18       	ld.w	r8,r8[0x4]
80002938:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000293c:	10 39       	cp.w	r9,r8
8000293e:	e0 88 00 09 	brls	80002950 <drive_DQ_low_and_release_the_bus+0x14c>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002942:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002946:	30 18       	mov	r8,1
80002948:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000294c:	30 18       	mov	r8,1
8000294e:	c1 a8       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>
    }
    return false;
80002950:	30 08       	mov	r8,0
80002952:	c1 88       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002954:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002958:	70 08       	ld.w	r8,r8[0x0]
8000295a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000295e:	10 39       	cp.w	r9,r8
80002960:	c0 93       	brcs	80002972 <drive_DQ_low_and_release_the_bus+0x16e>
80002962:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002966:	70 18       	ld.w	r8,r8[0x4]
80002968:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000296c:	10 39       	cp.w	r9,r8
8000296e:	e0 88 00 09 	brls	80002980 <drive_DQ_low_and_release_the_bus+0x17c>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002972:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002976:	30 18       	mov	r8,1
80002978:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000297c:	30 18       	mov	r8,1
8000297e:	c0 28       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>
    }
    return false;
80002980:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002982:	58 08       	cp.w	r8,0
80002984:	ca b0       	breq	800028da <drive_DQ_low_and_release_the_bus+0xd6>

	gpio_configure_pin(ioPin, ioFlagsInput); //14may15 experiment
80002986:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000298a:	ef 38 ff d7 	ld.ub	r8,r7[-41]
8000298e:	12 9b       	mov	r11,r9
80002990:	10 9c       	mov	r12,r8
80002992:	f0 1f 00 04 	mcall	800029a0 <drive_DQ_low_and_release_the_bus+0x19c>
	
}
80002996:	2f 1d       	sub	sp,-60
80002998:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
8000299c:	80 00       	ld.sh	r0,r0[0x0]
8000299e:	20 10       	sub	r0,1
800029a0:	80 00       	ld.sh	r0,r0[0x0]
800029a2:	48 28       	lddpc	r8,800029a8 <drive_DQ_low_and_release_the_bus+0x1a4>
800029a4:	80 00       	ld.sh	r0,r0[0x0]
800029a6:	4b 3c       	lddpc	r12,80002a70 <OWWriteBit+0xc0>
800029a8:	00 00       	add	r0,r0
800029aa:	08 04       	add	r4,r4
800029ac:	80 00       	ld.sh	r0,r0[0x0]
800029ae:	ba 0e       	st.h	sp[0x0],lr

800029b0 <OWWriteBit>:
//-----------------------------------------------------------------------------
// Send a 1-Wire write bit. Provide 10us recovery time.
//
void OWWriteBit(unsigned char idx, int bit);
void OWWriteBit(unsigned char idx, int bit)
{
800029b0:	eb cd 40 8f 	pushm	r0-r3,r7,lr
800029b4:	1a 97       	mov	r7,sp
800029b6:	fa cd 00 ac 	sub	sp,sp,172
800029ba:	18 98       	mov	r8,r12
800029bc:	ef 4b ff 74 	st.w	r7[-140],r11
800029c0:	ef 68 ff 78 	st.b	r7[-136],r8
	if (bit)
800029c4:	ee f8 ff 74 	ld.w	r8,r7[-140]
800029c8:	58 08       	cp.w	r8,0
800029ca:	e0 80 00 ba 	breq	80002b3e <OWWriteBit+0x18e>
	{
		// Write '1' bit
		drive_DQ_low_and_release_the_bus(idx);
800029ce:	ef 38 ff 78 	ld.ub	r8,r7[-136]
800029d2:	10 9c       	mov	r12,r8
800029d4:	f0 1f 01 0a 	mcall	80002dfc <OWWriteBit+0x44c>
#if 0
		drive_DQ_low(idx);
//14may15 take this out entirely, we can't seem to control this precisely enough		cpu_delay_us(A, EC_CPU_CLOCK_100MHZ	//tW1L 5-15us
		release_the_bus(idx);
#endif
		cpu_delay_us(B, EC_CPU_CLOCK_100MHZ);	// Complete the time slot and 10us recovery tSLOT 65-??us (no max)
800029d8:	fe f8 04 28 	ld.w	r8,pc[1064]
800029dc:	70 08       	ld.w	r8,r8[0x0]
800029de:	ef 48 ff a4 	st.w	r7[-92],r8
800029e2:	e0 68 e1 00 	mov	r8,57600
800029e6:	ea 18 05 f5 	orh	r8,0x5f5
800029ea:	ef 48 ff a0 	st.w	r7[-96],r8
800029ee:	ee f8 ff a4 	ld.w	r8,r7[-92]
800029f2:	ef 48 ff ac 	st.w	r7[-84],r8
800029f6:	ee f8 ff a0 	ld.w	r8,r7[-96]
800029fa:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
800029fe:	ee fc ff ac 	ld.w	r12,r7[-84]
80002a02:	ef 4c ff 60 	st.w	r7[-160],r12
80002a06:	30 0b       	mov	r11,0
80002a08:	ef 4b ff 5c 	st.w	r7[-164],r11
80002a0c:	ee f9 ff a8 	ld.w	r9,r7[-88]
80002a10:	ef 49 ff 58 	st.w	r7[-168],r9
80002a14:	30 08       	mov	r8,0
80002a16:	ef 48 ff 54 	st.w	r7[-172],r8
80002a1a:	ee fa ff 5c 	ld.w	r10,r7[-164]
80002a1e:	ee fc ff 58 	ld.w	r12,r7[-168]
80002a22:	b9 3a       	mul	r10,r12
80002a24:	ee f8 ff 54 	ld.w	r8,r7[-172]
80002a28:	ee fb ff 60 	ld.w	r11,r7[-160]
80002a2c:	b7 38       	mul	r8,r11
80002a2e:	10 0a       	add	r10,r8
80002a30:	ee fc ff 60 	ld.w	r12,r7[-160]
80002a34:	ee fb ff 58 	ld.w	r11,r7[-168]
80002a38:	f8 0b 06 48 	mulu.d	r8,r12,r11
80002a3c:	12 0a       	add	r10,r9
80002a3e:	14 99       	mov	r9,r10
80002a40:	ee 7a 42 3f 	mov	r10,999999
80002a44:	30 0b       	mov	r11,0
80002a46:	f0 0a 00 0a 	add	r10,r8,r10
80002a4a:	f2 0b 00 4b 	adc	r11,r9,r11
80002a4e:	ee 78 42 40 	mov	r8,1000000
80002a52:	30 09       	mov	r9,0
80002a54:	f0 1f 00 ec 	mcall	80002e04 <OWWriteBit+0x454>
80002a58:	14 98       	mov	r8,r10
80002a5a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002a5c:	ef 48 ff b4 	st.w	r7[-76],r8
80002a60:	ee c8 00 84 	sub	r8,r7,132
80002a64:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002a68:	e1 b8 00 42 	mfsr	r8,0x108
80002a6c:	10 99       	mov	r9,r8
80002a6e:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002a72:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002a74:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002a78:	70 09       	ld.w	r9,r8[0x0]
80002a7a:	ee f8 ff b4 	ld.w	r8,r7[-76]
80002a7e:	10 09       	add	r9,r8
80002a80:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002a84:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80002a86:	ee f9 ff b0 	ld.w	r9,r7[-80]
80002a8a:	30 08       	mov	r8,0
80002a8c:	f3 68 00 08 	st.b	r9[8],r8
80002a90:	ee c8 00 84 	sub	r8,r7,132
80002a94:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a98:	e1 b8 00 42 	mfsr	r8,0x108
80002a9c:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002aa0:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002aa4:	f1 39 00 08 	ld.ub	r9,r8[8]
80002aa8:	30 28       	mov	r8,2
80002aaa:	f0 09 18 00 	cp.b	r9,r8
80002aae:	c0 31       	brne	80002ab4 <OWWriteBit+0x104>
    return false;
80002ab0:	30 08       	mov	r8,0
80002ab2:	c4 38       	rjmp	80002b38 <OWWriteBit+0x188>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002ab4:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002ab8:	f1 39 00 08 	ld.ub	r9,r8[8]
80002abc:	30 18       	mov	r8,1
80002abe:	f0 09 18 00 	cp.b	r9,r8
80002ac2:	c0 31       	brne	80002ac8 <OWWriteBit+0x118>
    return true;
80002ac4:	30 18       	mov	r8,1
80002ac6:	c3 98       	rjmp	80002b38 <OWWriteBit+0x188>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002ac8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002acc:	70 09       	ld.w	r9,r8[0x0]
80002ace:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002ad2:	70 18       	ld.w	r8,r8[0x4]
80002ad4:	10 39       	cp.w	r9,r8
80002ad6:	e0 88 00 1a 	brls	80002b0a <OWWriteBit+0x15a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002ada:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002ade:	70 08       	ld.w	r8,r8[0x0]
80002ae0:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002ae4:	10 39       	cp.w	r9,r8
80002ae6:	c1 02       	brcc	80002b06 <OWWriteBit+0x156>
80002ae8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002aec:	70 18       	ld.w	r8,r8[0x4]
80002aee:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002af2:	10 39       	cp.w	r9,r8
80002af4:	e0 88 00 09 	brls	80002b06 <OWWriteBit+0x156>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002af8:	ee f9 ff b8 	ld.w	r9,r7[-72]
80002afc:	30 18       	mov	r8,1
80002afe:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002b02:	30 18       	mov	r8,1
80002b04:	c1 a8       	rjmp	80002b38 <OWWriteBit+0x188>
    }
    return false;
80002b06:	30 08       	mov	r8,0
80002b08:	c1 88       	rjmp	80002b38 <OWWriteBit+0x188>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002b0a:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002b0e:	70 08       	ld.w	r8,r8[0x0]
80002b10:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002b14:	10 39       	cp.w	r9,r8
80002b16:	c0 93       	brcs	80002b28 <OWWriteBit+0x178>
80002b18:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002b1c:	70 18       	ld.w	r8,r8[0x4]
80002b1e:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002b22:	10 39       	cp.w	r9,r8
80002b24:	e0 88 00 09 	brls	80002b36 <OWWriteBit+0x186>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002b28:	ee f9 ff b8 	ld.w	r9,r7[-72]
80002b2c:	30 18       	mov	r8,1
80002b2e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002b32:	30 18       	mov	r8,1
80002b34:	c0 28       	rjmp	80002b38 <OWWriteBit+0x188>
    }
    return false;
80002b36:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002b38:	58 08       	cp.w	r8,0
80002b3a:	ca b0       	breq	80002a90 <OWWriteBit+0xe0>
80002b3c:	c5 c9       	rjmp	80002df4 <OWWriteBit+0x444>
	}
	else
	{
		// Write '0' bit
		drive_DQ_low(idx);
80002b3e:	ef 38 ff 78 	ld.ub	r8,r7[-136]
80002b42:	10 9c       	mov	r12,r8
80002b44:	f0 1f 00 b1 	mcall	80002e08 <OWWriteBit+0x458>
		cpu_delay_us(C, EC_CPU_CLOCK_100MHZ);	//tW0L 60-120us
80002b48:	fe f8 02 c4 	ld.w	r8,pc[708]
80002b4c:	70 08       	ld.w	r8,r8[0x0]
80002b4e:	ef 48 ff c4 	st.w	r7[-60],r8
80002b52:	e0 68 e1 00 	mov	r8,57600
80002b56:	ea 18 05 f5 	orh	r8,0x5f5
80002b5a:	ef 48 ff c0 	st.w	r7[-64],r8
80002b5e:	ee f8 ff c4 	ld.w	r8,r7[-60]
80002b62:	ef 48 ff cc 	st.w	r7[-52],r8
80002b66:	ee f8 ff c0 	ld.w	r8,r7[-64]
80002b6a:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002b6e:	ee f9 ff cc 	ld.w	r9,r7[-52]
80002b72:	ef 49 ff 70 	st.w	r7[-144],r9
80002b76:	30 08       	mov	r8,0
80002b78:	ef 48 ff 6c 	st.w	r7[-148],r8
80002b7c:	ee fc ff c8 	ld.w	r12,r7[-56]
80002b80:	ef 4c ff 68 	st.w	r7[-152],r12
80002b84:	30 0b       	mov	r11,0
80002b86:	ef 4b ff 64 	st.w	r7[-156],r11
80002b8a:	ee fa ff 6c 	ld.w	r10,r7[-148]
80002b8e:	ee f9 ff 68 	ld.w	r9,r7[-152]
80002b92:	b3 3a       	mul	r10,r9
80002b94:	ee f8 ff 64 	ld.w	r8,r7[-156]
80002b98:	ee fc ff 70 	ld.w	r12,r7[-144]
80002b9c:	b9 38       	mul	r8,r12
80002b9e:	10 0a       	add	r10,r8
80002ba0:	ee fb ff 70 	ld.w	r11,r7[-144]
80002ba4:	ee fc ff 68 	ld.w	r12,r7[-152]
80002ba8:	f6 0c 06 48 	mulu.d	r8,r11,r12
80002bac:	12 0a       	add	r10,r9
80002bae:	14 99       	mov	r9,r10
80002bb0:	ee 7a 42 3f 	mov	r10,999999
80002bb4:	30 0b       	mov	r11,0
80002bb6:	f0 0a 00 0a 	add	r10,r8,r10
80002bba:	f2 0b 00 4b 	adc	r11,r9,r11
80002bbe:	ee 78 42 40 	mov	r8,1000000
80002bc2:	30 09       	mov	r9,0
80002bc4:	f0 1f 00 90 	mcall	80002e04 <OWWriteBit+0x454>
80002bc8:	14 98       	mov	r8,r10
80002bca:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002bcc:	ef 48 ff d4 	st.w	r7[-44],r8
80002bd0:	ee c8 00 78 	sub	r8,r7,120
80002bd4:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002bd8:	e1 b8 00 42 	mfsr	r8,0x108
80002bdc:	10 99       	mov	r9,r8
80002bde:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002be2:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002be4:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002be8:	70 09       	ld.w	r9,r8[0x0]
80002bea:	ee f8 ff d4 	ld.w	r8,r7[-44]
80002bee:	10 09       	add	r9,r8
80002bf0:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002bf4:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80002bf6:	ee f9 ff d0 	ld.w	r9,r7[-48]
80002bfa:	30 08       	mov	r8,0
80002bfc:	f3 68 00 08 	st.b	r9[8],r8
80002c00:	ee c8 00 78 	sub	r8,r7,120
80002c04:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002c08:	e1 b8 00 42 	mfsr	r8,0x108
80002c0c:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002c10:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c14:	f1 39 00 08 	ld.ub	r9,r8[8]
80002c18:	30 28       	mov	r8,2
80002c1a:	f0 09 18 00 	cp.b	r9,r8
80002c1e:	c0 31       	brne	80002c24 <OWWriteBit+0x274>
    return false;
80002c20:	30 08       	mov	r8,0
80002c22:	c4 38       	rjmp	80002ca8 <OWWriteBit+0x2f8>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002c24:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c28:	f1 39 00 08 	ld.ub	r9,r8[8]
80002c2c:	30 18       	mov	r8,1
80002c2e:	f0 09 18 00 	cp.b	r9,r8
80002c32:	c0 31       	brne	80002c38 <OWWriteBit+0x288>
    return true;
80002c34:	30 18       	mov	r8,1
80002c36:	c3 98       	rjmp	80002ca8 <OWWriteBit+0x2f8>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002c38:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c3c:	70 09       	ld.w	r9,r8[0x0]
80002c3e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c42:	70 18       	ld.w	r8,r8[0x4]
80002c44:	10 39       	cp.w	r9,r8
80002c46:	e0 88 00 1a 	brls	80002c7a <OWWriteBit+0x2ca>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002c4a:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c4e:	70 08       	ld.w	r8,r8[0x0]
80002c50:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002c54:	10 39       	cp.w	r9,r8
80002c56:	c1 02       	brcc	80002c76 <OWWriteBit+0x2c6>
80002c58:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c5c:	70 18       	ld.w	r8,r8[0x4]
80002c5e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002c62:	10 39       	cp.w	r9,r8
80002c64:	e0 88 00 09 	brls	80002c76 <OWWriteBit+0x2c6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002c68:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002c6c:	30 18       	mov	r8,1
80002c6e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002c72:	30 18       	mov	r8,1
80002c74:	c1 a8       	rjmp	80002ca8 <OWWriteBit+0x2f8>
    }
    return false;
80002c76:	30 08       	mov	r8,0
80002c78:	c1 88       	rjmp	80002ca8 <OWWriteBit+0x2f8>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002c7a:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c7e:	70 08       	ld.w	r8,r8[0x0]
80002c80:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002c84:	10 39       	cp.w	r9,r8
80002c86:	c0 93       	brcs	80002c98 <OWWriteBit+0x2e8>
80002c88:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c8c:	70 18       	ld.w	r8,r8[0x4]
80002c8e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002c92:	10 39       	cp.w	r9,r8
80002c94:	e0 88 00 09 	brls	80002ca6 <OWWriteBit+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002c98:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002c9c:	30 18       	mov	r8,1
80002c9e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002ca2:	30 18       	mov	r8,1
80002ca4:	c0 28       	rjmp	80002ca8 <OWWriteBit+0x2f8>
    }
    return false;
80002ca6:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002ca8:	58 08       	cp.w	r8,0
80002caa:	ca b0       	breq	80002c00 <OWWriteBit+0x250>
		release_the_bus(idx);
80002cac:	ef 38 ff 78 	ld.ub	r8,r7[-136]
80002cb0:	10 9c       	mov	r12,r8
80002cb2:	f0 1f 00 58 	mcall	80002e10 <OWWriteBit+0x460>
		cpu_delay_us(D, EC_CPU_CLOCK_100MHZ);	//tREC 5-??us
80002cb6:	4d 88       	lddpc	r8,80002e14 <OWWriteBit+0x464>
80002cb8:	70 08       	ld.w	r8,r8[0x0]
80002cba:	ef 48 ff e4 	st.w	r7[-28],r8
80002cbe:	e0 68 e1 00 	mov	r8,57600
80002cc2:	ea 18 05 f5 	orh	r8,0x5f5
80002cc6:	ef 48 ff e0 	st.w	r7[-32],r8
80002cca:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002cce:	ef 48 ff ec 	st.w	r7[-20],r8
80002cd2:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002cd6:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002cda:	ee f0 ff ec 	ld.w	r0,r7[-20]
80002cde:	30 01       	mov	r1,0
80002ce0:	ee f2 ff e8 	ld.w	r2,r7[-24]
80002ce4:	30 03       	mov	r3,0
80002ce6:	e2 02 02 4a 	mul	r10,r1,r2
80002cea:	e6 00 02 48 	mul	r8,r3,r0
80002cee:	10 0a       	add	r10,r8
80002cf0:	e0 02 06 48 	mulu.d	r8,r0,r2
80002cf4:	12 0a       	add	r10,r9
80002cf6:	14 99       	mov	r9,r10
80002cf8:	ee 7a 42 3f 	mov	r10,999999
80002cfc:	30 0b       	mov	r11,0
80002cfe:	f0 0a 00 0a 	add	r10,r8,r10
80002d02:	f2 0b 00 4b 	adc	r11,r9,r11
80002d06:	ee 78 42 40 	mov	r8,1000000
80002d0a:	30 09       	mov	r9,0
80002d0c:	f0 1f 00 3e 	mcall	80002e04 <OWWriteBit+0x454>
80002d10:	14 98       	mov	r8,r10
80002d12:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002d14:	ef 48 ff f4 	st.w	r7[-12],r8
80002d18:	ee c8 00 6c 	sub	r8,r7,108
80002d1c:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d20:	e1 b8 00 42 	mfsr	r8,0x108
80002d24:	10 99       	mov	r9,r8
80002d26:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d2a:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d2c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d30:	70 09       	ld.w	r9,r8[0x0]
80002d32:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002d36:	10 09       	add	r9,r8
80002d38:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d3c:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80002d3e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002d42:	30 08       	mov	r8,0
80002d44:	f3 68 00 08 	st.b	r9[8],r8
80002d48:	ee c8 00 6c 	sub	r8,r7,108
80002d4c:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002d50:	e1 b8 00 42 	mfsr	r8,0x108
80002d54:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002d58:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d5c:	f1 39 00 08 	ld.ub	r9,r8[8]
80002d60:	30 28       	mov	r8,2
80002d62:	f0 09 18 00 	cp.b	r9,r8
80002d66:	c0 31       	brne	80002d6c <OWWriteBit+0x3bc>
    return false;
80002d68:	30 08       	mov	r8,0
80002d6a:	c4 38       	rjmp	80002df0 <OWWriteBit+0x440>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002d6c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d70:	f1 39 00 08 	ld.ub	r9,r8[8]
80002d74:	30 18       	mov	r8,1
80002d76:	f0 09 18 00 	cp.b	r9,r8
80002d7a:	c0 31       	brne	80002d80 <OWWriteBit+0x3d0>
    return true;
80002d7c:	30 18       	mov	r8,1
80002d7e:	c3 98       	rjmp	80002df0 <OWWriteBit+0x440>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002d80:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d84:	70 09       	ld.w	r9,r8[0x0]
80002d86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d8a:	70 18       	ld.w	r8,r8[0x4]
80002d8c:	10 39       	cp.w	r9,r8
80002d8e:	e0 88 00 1a 	brls	80002dc2 <OWWriteBit+0x412>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002d92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d96:	70 08       	ld.w	r8,r8[0x0]
80002d98:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d9c:	10 39       	cp.w	r9,r8
80002d9e:	c1 02       	brcc	80002dbe <OWWriteBit+0x40e>
80002da0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002da4:	70 18       	ld.w	r8,r8[0x4]
80002da6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002daa:	10 39       	cp.w	r9,r8
80002dac:	e0 88 00 09 	brls	80002dbe <OWWriteBit+0x40e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002db0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002db4:	30 18       	mov	r8,1
80002db6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002dba:	30 18       	mov	r8,1
80002dbc:	c1 a8       	rjmp	80002df0 <OWWriteBit+0x440>
    }
    return false;
80002dbe:	30 08       	mov	r8,0
80002dc0:	c1 88       	rjmp	80002df0 <OWWriteBit+0x440>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002dc2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dc6:	70 08       	ld.w	r8,r8[0x0]
80002dc8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002dcc:	10 39       	cp.w	r9,r8
80002dce:	c0 93       	brcs	80002de0 <OWWriteBit+0x430>
80002dd0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dd4:	70 18       	ld.w	r8,r8[0x4]
80002dd6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002dda:	10 39       	cp.w	r9,r8
80002ddc:	e0 88 00 09 	brls	80002dee <OWWriteBit+0x43e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002de0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002de4:	30 18       	mov	r8,1
80002de6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002dea:	30 18       	mov	r8,1
80002dec:	c0 28       	rjmp	80002df0 <OWWriteBit+0x440>
    }
    return false;
80002dee:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002df0:	58 08       	cp.w	r8,0
80002df2:	ca b0       	breq	80002d48 <OWWriteBit+0x398>
	}
}
80002df4:	2d 5d       	sub	sp,-172
80002df6:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80002dfa:	00 00       	add	r0,r0
80002dfc:	80 00       	ld.sh	r0,r0[0x0]
80002dfe:	28 04       	sub	r4,-128
80002e00:	00 00       	add	r0,r0
80002e02:	08 08       	add	r8,r4
80002e04:	80 00       	ld.sh	r0,r0[0x0]
80002e06:	ba 0e       	st.h	sp[0x0],lr
80002e08:	80 00       	ld.sh	r0,r0[0x0]
80002e0a:	20 5c       	sub	r12,5
80002e0c:	00 00       	add	r0,r0
80002e0e:	08 10       	sub	r0,r4
80002e10:	80 00       	ld.sh	r0,r0[0x0]
80002e12:	20 ac       	sub	r12,10
80002e14:	00 00       	add	r0,r0
80002e16:	08 00       	add	r0,r4

80002e18 <OWReadBit>:
//-----------------------------------------------------------------------------
// Read a bit from the 1-Wire bus and return it. Provide 10us recovery time.
//
int OWReadBit(unsigned char idx);
int OWReadBit(unsigned char idx)
{
80002e18:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80002e1c:	1a 97       	mov	r7,sp
80002e1e:	21 cd       	sub	sp,112
80002e20:	18 98       	mov	r8,r12
80002e22:	ef 68 ff a0 	st.b	r7[-96],r8
#if 0
	drive_DQ_low(idx);
//14may15 take this out entirely, we can't seem to control this precisely enough	cpu_delay_us(A, EC_CPU_CLOCK_100MHZ	//tRL 5-15us
	release_the_bus(idx);
#endif
	drive_DQ_low_and_release_the_bus(idx);
80002e26:	ef 38 ff a0 	ld.ub	r8,r7[-96]
80002e2a:	10 9c       	mov	r12,r8
80002e2c:	f0 1f 00 b1 	mcall	800030f0 <OWReadBit+0x2d8>
	
	cpu_delay_us(E, EC_CPU_CLOCK_100MHZ);	//tMSR 5-15us
80002e30:	fe f8 02 c4 	ld.w	r8,pc[708]
80002e34:	70 08       	ld.w	r8,r8[0x0]
80002e36:	ef 48 ff c4 	st.w	r7[-60],r8
80002e3a:	e0 68 e1 00 	mov	r8,57600
80002e3e:	ea 18 05 f5 	orh	r8,0x5f5
80002e42:	ef 48 ff c0 	st.w	r7[-64],r8
80002e46:	ee f8 ff c4 	ld.w	r8,r7[-60]
80002e4a:	ef 48 ff cc 	st.w	r7[-52],r8
80002e4e:	ee f8 ff c0 	ld.w	r8,r7[-64]
80002e52:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002e56:	ee fc ff cc 	ld.w	r12,r7[-52]
80002e5a:	ef 4c ff 9c 	st.w	r7[-100],r12
80002e5e:	30 0b       	mov	r11,0
80002e60:	ef 4b ff 98 	st.w	r7[-104],r11
80002e64:	ee f9 ff c8 	ld.w	r9,r7[-56]
80002e68:	ef 49 ff 94 	st.w	r7[-108],r9
80002e6c:	30 08       	mov	r8,0
80002e6e:	ef 48 ff 90 	st.w	r7[-112],r8
80002e72:	ee fa ff 98 	ld.w	r10,r7[-104]
80002e76:	ee fc ff 94 	ld.w	r12,r7[-108]
80002e7a:	b9 3a       	mul	r10,r12
80002e7c:	ee f8 ff 90 	ld.w	r8,r7[-112]
80002e80:	ee fb ff 9c 	ld.w	r11,r7[-100]
80002e84:	b7 38       	mul	r8,r11
80002e86:	10 0a       	add	r10,r8
80002e88:	ee fc ff 9c 	ld.w	r12,r7[-100]
80002e8c:	ee fb ff 94 	ld.w	r11,r7[-108]
80002e90:	f8 0b 06 48 	mulu.d	r8,r12,r11
80002e94:	12 0a       	add	r10,r9
80002e96:	14 99       	mov	r9,r10
80002e98:	ee 7a 42 3f 	mov	r10,999999
80002e9c:	30 0b       	mov	r11,0
80002e9e:	f0 0a 00 0a 	add	r10,r8,r10
80002ea2:	f2 0b 00 4b 	adc	r11,r9,r11
80002ea6:	ee 78 42 40 	mov	r8,1000000
80002eaa:	30 09       	mov	r9,0
80002eac:	f0 1f 00 93 	mcall	800030f8 <OWReadBit+0x2e0>
80002eb0:	14 98       	mov	r8,r10
80002eb2:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002eb4:	ef 48 ff d4 	st.w	r7[-44],r8
80002eb8:	ee c8 00 5c 	sub	r8,r7,92
80002ebc:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ec0:	e1 b8 00 42 	mfsr	r8,0x108
80002ec4:	10 99       	mov	r9,r8
80002ec6:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002eca:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ecc:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002ed0:	70 09       	ld.w	r9,r8[0x0]
80002ed2:	ee f8 ff d4 	ld.w	r8,r7[-44]
80002ed6:	10 09       	add	r9,r8
80002ed8:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002edc:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80002ede:	ee f9 ff d0 	ld.w	r9,r7[-48]
80002ee2:	30 08       	mov	r8,0
80002ee4:	f3 68 00 08 	st.b	r9[8],r8
80002ee8:	ee c8 00 5c 	sub	r8,r7,92
80002eec:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002ef0:	e1 b8 00 42 	mfsr	r8,0x108
80002ef4:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002ef8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002efc:	f1 39 00 08 	ld.ub	r9,r8[8]
80002f00:	30 28       	mov	r8,2
80002f02:	f0 09 18 00 	cp.b	r9,r8
80002f06:	c0 31       	brne	80002f0c <OWReadBit+0xf4>
    return false;
80002f08:	30 08       	mov	r8,0
80002f0a:	c4 38       	rjmp	80002f90 <OWReadBit+0x178>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002f0c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f10:	f1 39 00 08 	ld.ub	r9,r8[8]
80002f14:	30 18       	mov	r8,1
80002f16:	f0 09 18 00 	cp.b	r9,r8
80002f1a:	c0 31       	brne	80002f20 <OWReadBit+0x108>
    return true;
80002f1c:	30 18       	mov	r8,1
80002f1e:	c3 98       	rjmp	80002f90 <OWReadBit+0x178>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002f20:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f24:	70 09       	ld.w	r9,r8[0x0]
80002f26:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f2a:	70 18       	ld.w	r8,r8[0x4]
80002f2c:	10 39       	cp.w	r9,r8
80002f2e:	e0 88 00 1a 	brls	80002f62 <OWReadBit+0x14a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002f32:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f36:	70 08       	ld.w	r8,r8[0x0]
80002f38:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002f3c:	10 39       	cp.w	r9,r8
80002f3e:	c1 02       	brcc	80002f5e <OWReadBit+0x146>
80002f40:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f44:	70 18       	ld.w	r8,r8[0x4]
80002f46:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002f4a:	10 39       	cp.w	r9,r8
80002f4c:	e0 88 00 09 	brls	80002f5e <OWReadBit+0x146>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002f50:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002f54:	30 18       	mov	r8,1
80002f56:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002f5a:	30 18       	mov	r8,1
80002f5c:	c1 a8       	rjmp	80002f90 <OWReadBit+0x178>
    }
    return false;
80002f5e:	30 08       	mov	r8,0
80002f60:	c1 88       	rjmp	80002f90 <OWReadBit+0x178>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002f62:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f66:	70 08       	ld.w	r8,r8[0x0]
80002f68:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002f6c:	10 39       	cp.w	r9,r8
80002f6e:	c0 93       	brcs	80002f80 <OWReadBit+0x168>
80002f70:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f74:	70 18       	ld.w	r8,r8[0x4]
80002f76:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002f7a:	10 39       	cp.w	r9,r8
80002f7c:	e0 88 00 09 	brls	80002f8e <OWReadBit+0x176>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002f80:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002f84:	30 18       	mov	r8,1
80002f86:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002f8a:	30 18       	mov	r8,1
80002f8c:	c0 28       	rjmp	80002f90 <OWReadBit+0x178>
    }
    return false;
80002f8e:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002f90:	58 08       	cp.w	r8,0
80002f92:	ca b0       	breq	80002ee8 <OWReadBit+0xd0>
	result = sample_line(idx);
80002f94:	ef 38 ff a0 	ld.ub	r8,r7[-96]
80002f98:	10 9c       	mov	r12,r8
80002f9a:	f0 1f 00 59 	mcall	800030fc <OWReadBit+0x2e4>
80002f9e:	18 98       	mov	r8,r12
80002fa0:	ef 48 ff bc 	st.w	r7[-68],r8
	cpu_delay_us(F, EC_CPU_CLOCK_100MHZ); // Complete the time slot and 10us recovery tREC 5+us
80002fa4:	4d 78       	lddpc	r8,80003100 <OWReadBit+0x2e8>
80002fa6:	70 08       	ld.w	r8,r8[0x0]
80002fa8:	ef 48 ff e4 	st.w	r7[-28],r8
80002fac:	e0 68 e1 00 	mov	r8,57600
80002fb0:	ea 18 05 f5 	orh	r8,0x5f5
80002fb4:	ef 48 ff e0 	st.w	r7[-32],r8
80002fb8:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002fbc:	ef 48 ff ec 	st.w	r7[-20],r8
80002fc0:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002fc4:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002fc8:	ee f0 ff ec 	ld.w	r0,r7[-20]
80002fcc:	30 01       	mov	r1,0
80002fce:	ee f2 ff e8 	ld.w	r2,r7[-24]
80002fd2:	30 03       	mov	r3,0
80002fd4:	e2 02 02 4a 	mul	r10,r1,r2
80002fd8:	e6 00 02 48 	mul	r8,r3,r0
80002fdc:	10 0a       	add	r10,r8
80002fde:	e0 02 06 48 	mulu.d	r8,r0,r2
80002fe2:	12 0a       	add	r10,r9
80002fe4:	14 99       	mov	r9,r10
80002fe6:	ee 7a 42 3f 	mov	r10,999999
80002fea:	30 0b       	mov	r11,0
80002fec:	f0 0a 00 0a 	add	r10,r8,r10
80002ff0:	f2 0b 00 4b 	adc	r11,r9,r11
80002ff4:	ee 78 42 40 	mov	r8,1000000
80002ff8:	30 09       	mov	r9,0
80002ffa:	f0 1f 00 40 	mcall	800030f8 <OWReadBit+0x2e0>
80002ffe:	14 98       	mov	r8,r10
80003000:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80003002:	ef 48 ff f4 	st.w	r7[-12],r8
80003006:	ee c8 00 50 	sub	r8,r7,80
8000300a:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000300e:	e1 b8 00 42 	mfsr	r8,0x108
80003012:	10 99       	mov	r9,r8
80003014:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003018:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000301a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000301e:	70 09       	ld.w	r9,r8[0x0]
80003020:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003024:	10 09       	add	r9,r8
80003026:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000302a:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000302c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003030:	30 08       	mov	r8,0
80003032:	f3 68 00 08 	st.b	r9[8],r8
80003036:	ee c8 00 50 	sub	r8,r7,80
8000303a:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000303e:	e1 b8 00 42 	mfsr	r8,0x108
80003042:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80003046:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000304a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000304e:	30 28       	mov	r8,2
80003050:	f0 09 18 00 	cp.b	r9,r8
80003054:	c0 31       	brne	8000305a <OWReadBit+0x242>
    return false;
80003056:	30 08       	mov	r8,0
80003058:	c4 38       	rjmp	800030de <OWReadBit+0x2c6>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000305a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000305e:	f1 39 00 08 	ld.ub	r9,r8[8]
80003062:	30 18       	mov	r8,1
80003064:	f0 09 18 00 	cp.b	r9,r8
80003068:	c0 31       	brne	8000306e <OWReadBit+0x256>
    return true;
8000306a:	30 18       	mov	r8,1
8000306c:	c3 98       	rjmp	800030de <OWReadBit+0x2c6>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000306e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003072:	70 09       	ld.w	r9,r8[0x0]
80003074:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003078:	70 18       	ld.w	r8,r8[0x4]
8000307a:	10 39       	cp.w	r9,r8
8000307c:	e0 88 00 1a 	brls	800030b0 <OWReadBit+0x298>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003080:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003084:	70 08       	ld.w	r8,r8[0x0]
80003086:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000308a:	10 39       	cp.w	r9,r8
8000308c:	c1 02       	brcc	800030ac <OWReadBit+0x294>
8000308e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003092:	70 18       	ld.w	r8,r8[0x4]
80003094:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003098:	10 39       	cp.w	r9,r8
8000309a:	e0 88 00 09 	brls	800030ac <OWReadBit+0x294>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000309e:	ee f9 ff f8 	ld.w	r9,r7[-8]
800030a2:	30 18       	mov	r8,1
800030a4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800030a8:	30 18       	mov	r8,1
800030aa:	c1 a8       	rjmp	800030de <OWReadBit+0x2c6>
    }
    return false;
800030ac:	30 08       	mov	r8,0
800030ae:	c1 88       	rjmp	800030de <OWReadBit+0x2c6>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800030b0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030b4:	70 08       	ld.w	r8,r8[0x0]
800030b6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800030ba:	10 39       	cp.w	r9,r8
800030bc:	c0 93       	brcs	800030ce <OWReadBit+0x2b6>
800030be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030c2:	70 18       	ld.w	r8,r8[0x4]
800030c4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800030c8:	10 39       	cp.w	r9,r8
800030ca:	e0 88 00 09 	brls	800030dc <OWReadBit+0x2c4>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800030ce:	ee f9 ff f8 	ld.w	r9,r7[-8]
800030d2:	30 18       	mov	r8,1
800030d4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800030d8:	30 18       	mov	r8,1
800030da:	c0 28       	rjmp	800030de <OWReadBit+0x2c6>
    }
    return false;
800030dc:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800030de:	58 08       	cp.w	r8,0
800030e0:	ca b0       	breq	80003036 <OWReadBit+0x21e>

	return result;
800030e2:	ee f8 ff bc 	ld.w	r8,r7[-68]
}
800030e6:	10 9c       	mov	r12,r8
800030e8:	2e 4d       	sub	sp,-112
800030ea:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800030ee:	00 00       	add	r0,r0
800030f0:	80 00       	ld.sh	r0,r0[0x0]
800030f2:	28 04       	sub	r4,-128
800030f4:	00 00       	add	r0,r0
800030f6:	08 1c       	sub	r12,r4
800030f8:	80 00       	ld.sh	r0,r0[0x0]
800030fa:	ba 0e       	st.h	sp[0x0],lr
800030fc:	80 00       	ld.sh	r0,r0[0x0]
800030fe:	21 30       	sub	r0,19
80003100:	00 00       	add	r0,r0
80003102:	08 24       	rsub	r4,r4

80003104 <OWWriteByte>:

//-----------------------------------------------------------------------------
// Write 1-Wire data byte
//
void OWWriteByte(unsigned char idx, int data)
{
80003104:	eb cd 40 80 	pushm	r7,lr
80003108:	1a 97       	mov	r7,sp
8000310a:	20 3d       	sub	sp,12
8000310c:	18 98       	mov	r8,r12
8000310e:	ef 4b ff f4 	st.w	r7[-12],r11
80003112:	ef 68 ff f8 	st.b	r7[-8],r8
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
80003116:	30 08       	mov	r8,0
80003118:	ef 48 ff fc 	st.w	r7[-4],r8
8000311c:	c1 58       	rjmp	80003146 <OWWriteByte+0x42>
	{
		OWWriteBit(idx, data & 0x01);
8000311e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003122:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80003126:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000312a:	12 9b       	mov	r11,r9
8000312c:	10 9c       	mov	r12,r8
8000312e:	f0 1f 00 0b 	mcall	80003158 <OWWriteByte+0x54>

		// shift the data byte for the next bit
		data >>= 1;
80003132:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003136:	a1 58       	asr	r8,0x1
80003138:	ef 48 ff f4 	st.w	r7[-12],r8
void OWWriteByte(unsigned char idx, int data)
{
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
8000313c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003140:	2f f8       	sub	r8,-1
80003142:	ef 48 ff fc 	st.w	r7[-4],r8
80003146:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000314a:	58 78       	cp.w	r8,7
8000314c:	fe 9a ff e9 	brle	8000311e <OWWriteByte+0x1a>
		OWWriteBit(idx, data & 0x01);

		// shift the data byte for the next bit
		data >>= 1;
	}
}
80003150:	2f dd       	sub	sp,-12
80003152:	e3 cd 80 80 	ldm	sp++,r7,pc
80003156:	00 00       	add	r0,r0
80003158:	80 00       	ld.sh	r0,r0[0x0]
8000315a:	29 b0       	sub	r0,-101

8000315c <OWReadByte>:

//-----------------------------------------------------------------------------
// Read 1-Wire data byte and return it
//
int OWReadByte(unsigned char idx)
{
8000315c:	eb cd 40 80 	pushm	r7,lr
80003160:	1a 97       	mov	r7,sp
80003162:	20 3d       	sub	sp,12
80003164:	18 98       	mov	r8,r12
80003166:	ef 68 ff f4 	st.b	r7[-12],r8
	int loop, result=0;
8000316a:	30 08       	mov	r8,0
8000316c:	ef 48 ff fc 	st.w	r7[-4],r8

	for (loop = 0; loop < 8; loop++)
80003170:	30 08       	mov	r8,0
80003172:	ef 48 ff f8 	st.w	r7[-8],r8
80003176:	c1 88       	rjmp	800031a6 <OWReadByte+0x4a>
	{
		// shift the result to get it ready for the next bit
		result >>= 1;
80003178:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000317c:	a1 58       	asr	r8,0x1
8000317e:	ef 48 ff fc 	st.w	r7[-4],r8

		// if result is one, then set MS bit
		if (OWReadBit(idx))
80003182:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003186:	10 9c       	mov	r12,r8
80003188:	f0 1f 00 0d 	mcall	800031bc <OWReadByte+0x60>
8000318c:	18 98       	mov	r8,r12
8000318e:	58 08       	cp.w	r8,0
80003190:	c0 60       	breq	8000319c <OWReadByte+0x40>
		result |= 0x80;
80003192:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003196:	a7 b8       	sbr	r8,0x7
80003198:	ef 48 ff fc 	st.w	r7[-4],r8
//
int OWReadByte(unsigned char idx)
{
	int loop, result=0;

	for (loop = 0; loop < 8; loop++)
8000319c:	ee f8 ff f8 	ld.w	r8,r7[-8]
800031a0:	2f f8       	sub	r8,-1
800031a2:	ef 48 ff f8 	st.w	r7[-8],r8
800031a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800031aa:	58 78       	cp.w	r8,7
800031ac:	fe 9a ff e6 	brle	80003178 <OWReadByte+0x1c>

		// if result is one, then set MS bit
		if (OWReadBit(idx))
		result |= 0x80;
	}
	return result;
800031b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800031b4:	10 9c       	mov	r12,r8
800031b6:	2f dd       	sub	sp,-12
800031b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800031bc:	80 00       	ld.sh	r0,r0[0x0]
800031be:	2e 18       	sub	r8,-31

800031c0 <crc8_add>:
	return OWTouchReset(idx);
}

/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
800031c0:	eb cd 40 80 	pushm	r7,lr
800031c4:	1a 97       	mov	r7,sp
800031c6:	20 3d       	sub	sp,12
800031c8:	18 99       	mov	r9,r12
800031ca:	16 98       	mov	r8,r11
800031cc:	ef 69 ff f8 	st.b	r7[-8],r9
800031d0:	ef 68 ff f4 	st.b	r7[-12],r8
   int i;
   acc ^= byte;
800031d4:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800031d8:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800031dc:	f3 e8 20 08 	eor	r8,r9,r8
800031e0:	ef 68 ff f8 	st.b	r7[-8],r8
   for(i = 0; i < 8; i++) 
800031e4:	30 08       	mov	r8,0
800031e6:	ef 48 ff fc 	st.w	r7[-4],r8
800031ea:	c1 c8       	rjmp	80003222 <crc8_add+0x62>
   {
		if(acc & 1) 
800031ec:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800031f0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800031f4:	5c 58       	castu.b	r8
800031f6:	c0 c0       	breq	8000320e <crc8_add+0x4e>
		{
			acc = (acc >> 1) ^ 0x8c;
800031f8:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800031fc:	a1 98       	lsr	r8,0x1
800031fe:	5c 58       	castu.b	r8
80003200:	ee 18 ff ff 	eorh	r8,0xffff
80003204:	ec 18 ff 8c 	eorl	r8,0xff8c
80003208:	ef 68 ff f8 	st.b	r7[-8],r8
8000320c:	c0 68       	rjmp	80003218 <crc8_add+0x58>
		} 
		else 
		{
			acc >>= 1;
8000320e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003212:	a1 98       	lsr	r8,0x1
80003214:	ef 68 ff f8 	st.b	r7[-8],r8
/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
   int i;
   acc ^= byte;
   for(i = 0; i < 8; i++) 
80003218:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000321c:	2f f8       	sub	r8,-1
8000321e:	ef 48 ff fc 	st.w	r7[-4],r8
80003222:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003226:	58 78       	cp.w	r8,7
80003228:	fe 9a ff e2 	brle	800031ec <crc8_add+0x2c>
		else 
		{
			acc >>= 1;
	    }
   }
   return acc;
8000322c:	ef 38 ff f8 	ld.ub	r8,r7[-8]
}
80003230:	10 9c       	mov	r12,r8
80003232:	2f dd       	sub	sp,-12
80003234:	e3 cd 80 80 	ldm	sp++,r7,pc

80003238 <init_ecdbg_rs232>:
//! ASCII representation of hexadecimal digits.
static const char HEX_DIGITS[16] = "0123456789ABCDEF";


void init_ecdbg_rs232(long pba_hz)
{
80003238:	eb cd 40 80 	pushm	r7,lr
8000323c:	1a 97       	mov	r7,sp
8000323e:	20 1d       	sub	sp,4
80003240:	ef 4c ff fc 	st.w	r7[-4],r12
  init_ecdbg_rs232_ex(ECDBG_USART_BAUDRATE, pba_hz);
80003244:	ee fb ff fc 	ld.w	r11,r7[-4]
80003248:	e0 7c c2 00 	mov	r12,115200
8000324c:	f0 1f 00 03 	mcall	80003258 <init_ecdbg_rs232+0x20>
}
80003250:	2f fd       	sub	sp,-4
80003252:	e3 cd 80 80 	ldm	sp++,r7,pc
80003256:	00 00       	add	r0,r0
80003258:	80 00       	ld.sh	r0,r0[0x0]
8000325a:	32 80       	mov	r0,40

8000325c <init_display_rs232>:

void init_display_rs232(long pba_hz)
{
8000325c:	eb cd 40 80 	pushm	r7,lr
80003260:	1a 97       	mov	r7,sp
80003262:	20 1d       	sub	sp,4
80003264:	ef 4c ff fc 	st.w	r7[-4],r12
	init_display_rs232_ex(DISPLAY_USART_BAUDRATE, pba_hz);
80003268:	ee fb ff fc 	ld.w	r11,r7[-4]
8000326c:	e0 6c 12 c0 	mov	r12,4800
80003270:	f0 1f 00 03 	mcall	8000327c <init_display_rs232+0x20>
}
80003274:	2f fd       	sub	sp,-4
80003276:	e3 cd 80 80 	ldm	sp++,r7,pc
8000327a:	00 00       	add	r0,r0
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	32 dc       	mov	r12,45

80003280 <init_ecdbg_rs232_ex>:


void init_ecdbg_rs232_ex(unsigned long baudrate, long pba_hz)
{
80003280:	eb cd 40 80 	pushm	r7,lr
80003284:	1a 97       	mov	r7,sp
80003286:	20 5d       	sub	sp,20
80003288:	ef 4c ff f0 	st.w	r7[-16],r12
8000328c:	ef 4b ff ec 	st.w	r7[-20],r11
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
80003290:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003294:	ef 48 ff f4 	st.w	r7[-12],r8
80003298:	30 88       	mov	r8,8
8000329a:	ef 68 ff f8 	st.b	r7[-8],r8
8000329e:	30 48       	mov	r8,4
800032a0:	ef 68 ff f9 	st.b	r7[-7],r8
800032a4:	30 08       	mov	r8,0
800032a6:	ef 58 ff fa 	st.h	r7[-6],r8
800032aa:	30 08       	mov	r8,0
800032ac:	ef 68 ff fc 	st.b	r7[-4],r8

  // Setup GPIO for debug USART.
  gpio_enable_module(ECDBG_USART_GPIO_MAP,
800032b0:	30 2b       	mov	r11,2
800032b2:	48 8c       	lddpc	r12,800032d0 <init_ecdbg_rs232_ex+0x50>
800032b4:	f0 1f 00 08 	mcall	800032d4 <init_ecdbg_rs232_ex+0x54>
                     sizeof(ECDBG_USART_GPIO_MAP) / sizeof(ECDBG_USART_GPIO_MAP[0]));

  // Initialize it in RS232 mode.
  usart_init_rs232(ECDBG_USART, &ecdbg_usart_options, pba_hz);
800032b8:	ee c8 00 0c 	sub	r8,r7,12
800032bc:	ee fa ff ec 	ld.w	r10,r7[-20]
800032c0:	10 9b       	mov	r11,r8
800032c2:	fe 7c 28 00 	mov	r12,-55296
800032c6:	f0 1f 00 05 	mcall	800032d8 <init_ecdbg_rs232_ex+0x58>
}
800032ca:	2f bd       	sub	sp,-20
800032cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800032d0:	80 01       	ld.sh	r1,r0[0x0]
800032d2:	14 10       	sub	r0,r10
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	45 3c       	lddsp	r12,sp[0x14c]
800032d8:	80 00       	ld.sh	r0,r0[0x0]
800032da:	56 e0       	stdsp	sp[0x1b8],r0

800032dc <init_display_rs232_ex>:

void init_display_rs232_ex(unsigned long baudrate, long pba_hz)
{
800032dc:	eb cd 40 80 	pushm	r7,lr
800032e0:	1a 97       	mov	r7,sp
800032e2:	20 5d       	sub	sp,20
800032e4:	ef 4c ff f0 	st.w	r7[-16],r12
800032e8:	ef 4b ff ec 	st.w	r7[-20],r11
		.baudrate = baudrate,
		.charlength = 8,
		.paritytype = USART_NO_PARITY,
		.stopbits = USART_1_STOPBIT,
		.channelmode = USART_NORMAL_CHMODE
	};
800032ec:	ee f8 ff f0 	ld.w	r8,r7[-16]
800032f0:	ef 48 ff f4 	st.w	r7[-12],r8
800032f4:	30 88       	mov	r8,8
800032f6:	ef 68 ff f8 	st.b	r7[-8],r8
800032fa:	30 48       	mov	r8,4
800032fc:	ef 68 ff f9 	st.b	r7[-7],r8
80003300:	30 08       	mov	r8,0
80003302:	ef 58 ff fa 	st.h	r7[-6],r8
80003306:	30 08       	mov	r8,0
80003308:	ef 68 ff fc 	st.b	r7[-4],r8

	// Setup GPIO for debug USART.
	gpio_enable_module(DISPLAY_USART_GPIO_MAP,
8000330c:	30 2b       	mov	r11,2
8000330e:	48 8c       	lddpc	r12,8000332c <init_display_rs232_ex+0x50>
80003310:	f0 1f 00 08 	mcall	80003330 <init_display_rs232_ex+0x54>
	sizeof(DISPLAY_USART_GPIO_MAP) / sizeof(DISPLAY_USART_GPIO_MAP[0]));

	// Initialize it in RS232 mode.
	usart_init_rs232(DISPLAY_USART, &display_usart_options, pba_hz);
80003314:	ee c8 00 0c 	sub	r8,r7,12
80003318:	ee fa ff ec 	ld.w	r10,r7[-20]
8000331c:	10 9b       	mov	r11,r8
8000331e:	fc 7c 14 00 	mov	r12,-191488
80003322:	f0 1f 00 05 	mcall	80003334 <init_display_rs232_ex+0x58>
}
80003326:	2f bd       	sub	sp,-20
80003328:	e3 cd 80 80 	ldm	sp++,r7,pc
8000332c:	80 01       	ld.sh	r1,r0[0x0]
8000332e:	14 00       	add	r0,r10
80003330:	80 00       	ld.sh	r0,r0[0x0]
80003332:	45 3c       	lddsp	r12,sp[0x14c]
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	56 e0       	stdsp	sp[0x1b8],r0

80003338 <print_ecdbg>:


void print_ecdbg(const char *str)
{
80003338:	eb cd 40 80 	pushm	r7,lr
8000333c:	1a 97       	mov	r7,sp
8000333e:	20 1d       	sub	sp,4
80003340:	ef 4c ff fc 	st.w	r7[-4],r12
  // Redirection to the debug USART.
  print(ECDBG_USART, str);
80003344:	ee fb ff fc 	ld.w	r11,r7[-4]
80003348:	fe 7c 28 00 	mov	r12,-55296
8000334c:	f0 1f 00 03 	mcall	80003358 <print_ecdbg+0x20>
}
80003350:	2f fd       	sub	sp,-4
80003352:	e3 cd 80 80 	ldm	sp++,r7,pc
80003356:	00 00       	add	r0,r0
80003358:	80 00       	ld.sh	r0,r0[0x0]
8000335a:	33 5c       	mov	r12,53

8000335c <print>:
	print_hex(DISPLAY_USART, n);
}


void print(volatile avr32_usart_t *usart, const char *str)
{
8000335c:	eb cd 40 80 	pushm	r7,lr
80003360:	1a 97       	mov	r7,sp
80003362:	20 2d       	sub	sp,8
80003364:	ef 4c ff fc 	st.w	r7[-4],r12
80003368:	ef 4b ff f8 	st.w	r7[-8],r11
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
8000336c:	ee fb ff f8 	ld.w	r11,r7[-8]
80003370:	ee fc ff fc 	ld.w	r12,r7[-4]
80003374:	f0 1f 00 03 	mcall	80003380 <print+0x24>
}
80003378:	2f ed       	sub	sp,-8
8000337a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000337e:	00 00       	add	r0,r0
80003380:	80 00       	ld.sh	r0,r0[0x0]
80003382:	58 e8       	cp.w	r8,14

80003384 <adcifa_get_calibration_data>:
 * \param adcifa       Base address of the ADCIFA
 * \param p_adcifa_opt Structure for the ADCIFA core configuration
 */
void adcifa_get_calibration_data(volatile avr32_adcifa_t *adcifa,
		adcifa_opt_t *p_adcifa_opt)
{
80003384:	eb cd 40 80 	pushm	r7,lr
80003388:	1a 97       	mov	r7,sp
8000338a:	20 6d       	sub	sp,24
8000338c:	ef 4c ff ec 	st.w	r7[-20],r12
80003390:	ef 4b ff e8 	st.w	r7[-24],r11
	/* Get Offset Calibration */
	int32_t adc_ocal
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
80003394:	e0 68 02 04 	mov	r8,516
80003398:	ea 18 80 80 	orh	r8,0x8080
8000339c:	70 08       	ld.w	r8,r8[0x0]
8000339e:	e6 18 3f 00 	andh	r8,0x3f00,COH
			+ AVR32_FLASHC_FROW_OCAL_WORD)) &
			AVR32_FLASHC_FROW_OCAL_MASK) >>
			AVR32_FLASHC_FROW_OCAL_OFFSET;
800033a2:	b9 48       	asr	r8,0x18
800033a4:	ef 48 ff f0 	st.w	r7[-16],r8
	/* Get Gain Calibration */
	int32_t adc_gcal
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
			+ AVR32_FLASHC_FROW_GCAL_WORD)) &
			AVR32_FLASHC_FROW_GCAL_MASK) >>
			AVR32_FLASHC_FROW_GCAL_OFFSET;
800033a8:	e0 68 02 04 	mov	r8,516
800033ac:	ea 18 80 80 	orh	r8,0x8080
			AVR32_FLASHC_FROW_OCAL_MASK) >>
			AVR32_FLASHC_FROW_OCAL_OFFSET;

	/* Get Gain Calibration */
	int32_t adc_gcal
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
800033b0:	70 08       	ld.w	r8,r8[0x0]
			+ AVR32_FLASHC_FROW_GCAL_WORD)) &
			AVR32_FLASHC_FROW_GCAL_MASK) >>
			AVR32_FLASHC_FROW_GCAL_OFFSET;
800033b2:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
800033b6:	ef 48 ff f4 	st.w	r7[-12],r8
	/*  Get S/H Calibration */
	int32_t adc_gain0
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
			+ AVR32_FLASHC_FROW_GAIN0_WORD)) &
			AVR32_FLASHC_FROW_GAIN0_MASK) >>
			AVR32_FLASHC_FROW_GAIN0_OFFSET;
800033ba:	e0 68 02 08 	mov	r8,520
800033be:	ea 18 80 80 	orh	r8,0x8080
			AVR32_FLASHC_FROW_GCAL_MASK) >>
			AVR32_FLASHC_FROW_GCAL_OFFSET;

	/*  Get S/H Calibration */
	int32_t adc_gain0
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
800033c2:	70 08       	ld.w	r8,r8[0x0]
			+ AVR32_FLASHC_FROW_GAIN0_WORD)) &
			AVR32_FLASHC_FROW_GAIN0_MASK) >>
			AVR32_FLASHC_FROW_GAIN0_OFFSET;
800033c4:	f1 d8 c0 0a 	bfextu	r8,r8,0x0,0xa
800033c8:	ef 48 ff f8 	st.w	r7[-8],r8

	int32_t adc_gain1
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
800033cc:	e0 68 02 08 	mov	r8,520
800033d0:	ea 18 80 80 	orh	r8,0x8080
800033d4:	70 08       	ld.w	r8,r8[0x0]
800033d6:	e6 18 03 ff 	andh	r8,0x3ff,COH
			+ AVR32_FLASHC_FROW_GAIN1_WORD)) &
			AVR32_FLASHC_FROW_GAIN1_MASK) >>
			AVR32_FLASHC_FROW_GAIN1_OFFSET;
800033da:	b1 48       	asr	r8,0x10
800033dc:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Get ADC Offset Calibration */
	p_adcifa_opt->offset_calibration_value = adc_ocal;
800033e0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800033e4:	5c 88       	casts.h	r8
800033e6:	ee f9 ff e8 	ld.w	r9,r7[-24]
800033ea:	b2 68       	st.h	r9[0xc],r8

	/* Get ADC Gain Calibration */
	p_adcifa_opt->gain_calibration_value = adc_gcal;
800033ec:	ee f8 ff f4 	ld.w	r8,r7[-12]
800033f0:	5c 88       	casts.h	r8
800033f2:	ee f9 ff e8 	ld.w	r9,r7[-24]
800033f6:	b2 58       	st.h	r9[0xa],r8

	/* Get Sample & Hold Gain Calibration for Seq 0 */
	p_adcifa_opt->sh0_calibration_value = adc_gain0;
800033f8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033fc:	5c 88       	casts.h	r8
800033fe:	ee f9 ff e8 	ld.w	r9,r7[-24]
80003402:	b2 78       	st.h	r9[0xe],r8

	/* Get Sample & Hold Gain Calibration for Seq 1 */
	p_adcifa_opt->sh1_calibration_value = adc_gain1;
80003404:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003408:	5c 88       	casts.h	r8
8000340a:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000340e:	f3 58 00 10 	st.h	r9[16],r8
}
80003412:	2f ad       	sub	sp,-24
80003414:	e3 cd 80 80 	ldm	sp++,r7,pc

80003418 <adcifa_configure>:
 * \return ADCIFA_CONFIGURATION_REFUSED or ADCIFA_CONFIGURATION_ACCEPTED
 */
uint8_t adcifa_configure(volatile avr32_adcifa_t *adcifa,
		adcifa_opt_t *p_adcifa_opt,
		uint32_t pb_hz)
{
80003418:	eb cd 40 80 	pushm	r7,lr
8000341c:	1a 97       	mov	r7,sp
8000341e:	20 3d       	sub	sp,12
80003420:	ef 4c ff fc 	st.w	r7[-4],r12
80003424:	ef 4b ff f8 	st.w	r7[-8],r11
80003428:	ef 4a ff f4 	st.w	r7[-12],r10
	/* Sanity Check */
	Assert(adcifa != NULL);

	/* Set the ADC configuration */
	AVR32_ADCIFA.cfg
8000342c:	fc 7a 24 00 	mov	r10,-187392
		= (p_adcifa_opt->sleep_mode_enable <<
80003430:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003434:	f1 38 00 08 	ld.ub	r8,r8[8]
80003438:	f0 09 15 02 	lsl	r9,r8,0x2
			AVR32_ADCIFA_CFG_SLEEP)
			| (p_adcifa_opt->single_sequencer_mode <<
8000343c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003440:	11 e8       	ld.ub	r8,r8[0x6]
80003442:	a3 78       	lsl	r8,0x3
			AVR32_ADCIFA_CFG_SSMQ)
			| (p_adcifa_opt->free_running_mode_enable <<
80003444:	10 49       	or	r9,r8
80003446:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000344a:	11 f8       	ld.ub	r8,r8[0x7]
8000344c:	a5 68       	lsl	r8,0x4
			AVR32_ADCIFA_CFG_FRM)
			| (p_adcifa_opt->reference_source <<
8000344e:	10 49       	or	r9,r8
80003450:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003454:	11 c8       	ld.ub	r8,r8[0x4]
80003456:	a5 78       	lsl	r8,0x5
			AVR32_ADCIFA_CFG_RS)
			| (p_adcifa_opt->sample_and_hold_disable <<
80003458:	10 49       	or	r9,r8
8000345a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000345e:	11 d8       	ld.ub	r8,r8[0x5]
80003460:	a7 78       	lsl	r8,0x7
			AVR32_ADCIFA_CFG_SHD)
			| (p_adcifa_opt->mux_settle_more_time <<
80003462:	10 49       	or	r9,r8
80003464:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003468:	f1 38 00 09 	ld.ub	r8,r8[9]
8000346c:	ab 68       	lsl	r8,0xa
			AVR32_ADCIFA_CFG_MUXSET)
			| (((ADCIFA_START_UP_TIME *
8000346e:	f3 e8 10 08 	or	r8,r9,r8
	/* Sanity Check */
	Assert(adcifa != NULL);

	/* Set the ADC configuration */
	AVR32_ADCIFA.cfg
		= (p_adcifa_opt->sleep_mode_enable <<
80003472:	10 9b       	mov	r11,r8
			| (p_adcifa_opt->sample_and_hold_disable <<
			AVR32_ADCIFA_CFG_SHD)
			| (p_adcifa_opt->mux_settle_more_time <<
			AVR32_ADCIFA_CFG_MUXSET)
			| (((ADCIFA_START_UP_TIME *
			(p_adcifa_opt->frequency /
80003474:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003478:	70 09       	ld.w	r9,r8[0x0]
8000347a:	e0 68 4d d3 	mov	r8,19923
8000347e:	ea 18 10 62 	orh	r8,0x1062
80003482:	f2 08 06 48 	mulu.d	r8,r9,r8
80003486:	a7 89       	lsr	r9,0x6
			AVR32_ADCIFA_CFG_RS)
			| (p_adcifa_opt->sample_and_hold_disable <<
			AVR32_ADCIFA_CFG_SHD)
			| (p_adcifa_opt->mux_settle_more_time <<
			AVR32_ADCIFA_CFG_MUXSET)
			| (((ADCIFA_START_UP_TIME *
80003488:	e0 68 03 e8 	mov	r8,1000
8000348c:	b1 39       	mul	r9,r8
8000348e:	e0 68 4d d3 	mov	r8,19923
80003492:	ea 18 10 62 	orh	r8,0x1062
80003496:	f2 08 06 48 	mulu.d	r8,r9,r8
8000349a:	f2 08 16 0b 	lsr	r8,r9,0xb
8000349e:	b1 68       	lsl	r8,0x10
	/* Sanity Check */
	Assert(adcifa != NULL);

	/* Set the ADC configuration */
	AVR32_ADCIFA.cfg
		= (p_adcifa_opt->sleep_mode_enable <<
800034a0:	f7 e8 10 08 	or	r8,r11,r8
{
	/* Sanity Check */
	Assert(adcifa != NULL);

	/* Set the ADC configuration */
	AVR32_ADCIFA.cfg
800034a4:	95 18       	st.w	r10[0x4],r8
			1000)) / 32000) << AVR32_ADCIFA_CFG_SUT);

	/* Configure Clock  (rounded up) */
	adcifa->ckdiv
		= (((pb_hz /
			(2 * p_adcifa_opt->frequency)) - 1) <<
800034a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800034aa:	70 08       	ld.w	r8,r8[0x0]
800034ac:	f0 09 15 01 	lsl	r9,r8,0x1
			(p_adcifa_opt->frequency /
			1000)) / 32000) << AVR32_ADCIFA_CFG_SUT);

	/* Configure Clock  (rounded up) */
	adcifa->ckdiv
		= (((pb_hz /
800034b0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800034b4:	f0 09 0d 08 	divu	r8,r8,r9
800034b8:	20 18       	sub	r8,1
800034ba:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
			| (((ADCIFA_START_UP_TIME *
			(p_adcifa_opt->frequency /
			1000)) / 32000) << AVR32_ADCIFA_CFG_SUT);

	/* Configure Clock  (rounded up) */
	adcifa->ckdiv
800034be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800034c2:	f1 49 00 44 	st.w	r8[68],r9
			(2 * p_adcifa_opt->frequency)) - 1) <<
			AVR32_ADCIFA_CKDIV_CNT_OFFSET) &
			AVR32_ADCIFA_CKDIV_CNT_MASK;

	/* Set ADC Offset Calibration */
	ADCIFA_set_offset_calibration(p_adcifa_opt->offset_calibration_value);
800034c6:	fc 78 24 00 	mov	r8,-187392
800034ca:	fc 79 24 00 	mov	r9,-187392
800034ce:	73 a9       	ld.w	r9,r9[0x68]
800034d0:	12 9a       	mov	r10,r9
800034d2:	e4 1a c0 ff 	andh	r10,0xc0ff
800034d6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800034da:	92 69       	ld.sh	r9,r9[0xc]
800034dc:	b9 69       	lsl	r9,0x18
800034de:	e6 19 3f 00 	andh	r9,0x3f00,COH
800034e2:	f5 e9 10 09 	or	r9,r10,r9
800034e6:	f1 49 00 68 	st.w	r8[104],r9

	/* Set ADC Gain Calibration */
	ADCIFA_set_gain_calibration(p_adcifa_opt->gain_calibration_value);
800034ea:	fc 78 24 00 	mov	r8,-187392
800034ee:	fc 79 24 00 	mov	r9,-187392
800034f2:	73 a9       	ld.w	r9,r9[0x68]
800034f4:	12 9a       	mov	r10,r9
800034f6:	e0 1a 80 00 	andl	r10,0x8000
800034fa:	ee f9 ff f8 	ld.w	r9,r7[-8]
800034fe:	92 59       	ld.sh	r9,r9[0xa]
80003500:	f3 d9 c0 0f 	bfextu	r9,r9,0x0,0xf
80003504:	f5 e9 10 09 	or	r9,r10,r9
80003508:	f1 49 00 68 	st.w	r8[104],r9

	/* Set Sample & Hold Gain Calibration for seq 0 */
	ADCIFA_set_sh0_gain_calibration(p_adcifa_opt->sh0_calibration_value);
8000350c:	fc 78 24 00 	mov	r8,-187392
80003510:	fc 79 24 00 	mov	r9,-187392
80003514:	73 b9       	ld.w	r9,r9[0x6c]
80003516:	12 9a       	mov	r10,r9
80003518:	e0 1a fc 00 	andl	r10,0xfc00
8000351c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003520:	92 79       	ld.sh	r9,r9[0xe]
80003522:	f3 d9 c0 0a 	bfextu	r9,r9,0x0,0xa
80003526:	f5 e9 10 09 	or	r9,r10,r9
8000352a:	f1 49 00 6c 	st.w	r8[108],r9

	/* Set Sample & Hold Gain Calibration for seq 1 */
	ADCIFA_set_sh1_gain_calibration(p_adcifa_opt->sh1_calibration_value);
8000352e:	fc 78 24 00 	mov	r8,-187392
80003532:	fc 79 24 00 	mov	r9,-187392
80003536:	73 b9       	ld.w	r9,r9[0x6c]
80003538:	12 9a       	mov	r10,r9
8000353a:	e4 1a fc 00 	andh	r10,0xfc00
8000353e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003542:	f3 09 00 10 	ld.sh	r9,r9[16]
80003546:	b1 69       	lsl	r9,0x10
80003548:	e6 19 03 ff 	andh	r9,0x3ff,COH
8000354c:	f5 e9 10 09 	or	r9,r10,r9
80003550:	f1 49 00 6c 	st.w	r8[108],r9

	/* Enable ADCIFA */
	ADCIFA_enable();
80003554:	fc 78 24 00 	mov	r8,-187392
80003558:	fc 79 24 00 	mov	r9,-187392
8000355c:	72 19       	ld.w	r9,r9[0x4]
8000355e:	a1 a9       	sbr	r9,0x0
80003560:	91 19       	st.w	r8[0x4],r9
80003562:	c0 28       	rjmp	80003566 <adcifa_configure+0x14e>
	/* Wait Startup Time */
	while (1) {
		if (ADCIFA_is_startup_time()) {
			break;
		}
	}
80003564:	d7 03       	nop
	/* Enable ADCIFA */
	ADCIFA_enable();

	/* Wait Startup Time */
	while (1) {
		if (ADCIFA_is_startup_time()) {
80003566:	fc 78 24 00 	mov	r8,-187392
8000356a:	70 28       	ld.w	r8,r8[0x8]
8000356c:	e2 18 40 00 	andl	r8,0x4000,COH
80003570:	cf a0       	breq	80003564 <adcifa_configure+0x14c>
			break;
		}
	}

	return ADCIFA_CONFIGURATION_ACCEPTED;
80003572:	30 18       	mov	r8,1
}
80003574:	10 9c       	mov	r12,r8
80003576:	2f dd       	sub	sp,-12
80003578:	e3 cd 80 80 	ldm	sp++,r7,pc

8000357c <adcifa_configure_sequencer>:
 */
uint8_t adcifa_configure_sequencer(volatile avr32_adcifa_t *adcifa,
		uint8_t sequencer,
		adcifa_sequencer_opt_t *p_adcifa_sequencer_opt,
		adcifa_sequencer_conversion_opt_t *p_adcifa_sequencer_conversion_opt)
{
8000357c:	eb cd 40 80 	pushm	r7,lr
80003580:	1a 97       	mov	r7,sp
80003582:	21 1d       	sub	sp,68
80003584:	ef 4c ff c8 	st.w	r7[-56],r12
80003588:	16 98       	mov	r8,r11
8000358a:	ef 4a ff c0 	st.w	r7[-64],r10
8000358e:	ef 49 ff bc 	st.w	r7[-68],r9
80003592:	ef 68 ff c4 	st.b	r7[-60],r8
	uint8_t g[16] = {0};
80003596:	30 08       	mov	r8,0
80003598:	30 09       	mov	r9,0
8000359a:	ee e9 ff ec 	st.d	r7[-20],r8
8000359e:	30 08       	mov	r8,0
800035a0:	30 09       	mov	r9,0
800035a2:	ee e9 ff f4 	st.d	r7[-12],r8
	uint8_t mp[16] = {0};
800035a6:	30 08       	mov	r8,0
800035a8:	30 09       	mov	r9,0
800035aa:	ee e9 ff dc 	st.d	r7[-36],r8
800035ae:	30 08       	mov	r8,0
800035b0:	30 09       	mov	r9,0
800035b2:	ee e9 ff e4 	st.d	r7[-28],r8
	uint8_t mn[16] = {0};
800035b6:	30 08       	mov	r8,0
800035b8:	30 09       	mov	r9,0
800035ba:	ee e9 ff cc 	st.d	r7[-52],r8
800035be:	30 08       	mov	r8,0
800035c0:	30 09       	mov	r9,0
800035c2:	ee e9 ff d4 	st.d	r7[-44],r8

	/* Sanity Check */
	Assert( adcifa != NULL );

	/* Switch case with sequencer */
	switch (sequencer) {
800035c6:	ef 38 ff c4 	ld.ub	r8,r7[-60]
800035ca:	58 08       	cp.w	r8,0
800035cc:	c0 60       	breq	800035d8 <adcifa_configure_sequencer+0x5c>
800035ce:	58 18       	cp.w	r8,1
800035d0:	e0 80 01 65 	breq	8000389a <adcifa_configure_sequencer+0x31e>
800035d4:	e0 8f 02 54 	bral	80003a7c <adcifa_configure_sequencer+0x500>
	/* Sequencer 0 */
	case 0:
		/* Configure Sequencer 0 */
		ADCIFA_configure_sequencer_0(
800035d8:	fc 78 24 00 	mov	r8,-187392
800035dc:	ee f9 ff c0 	ld.w	r9,r7[-64]
800035e0:	13 89       	ld.ub	r9,r9[0x0]
800035e2:	20 19       	sub	r9,1
800035e4:	f2 0a 15 10 	lsl	r10,r9,0x10
800035e8:	ee f9 ff c0 	ld.w	r9,r7[-64]
800035ec:	13 99       	ld.ub	r9,r9[0x1]
800035ee:	ad 69       	lsl	r9,0xc
800035f0:	12 4a       	or	r10,r9
800035f2:	ee f9 ff c0 	ld.w	r9,r7[-64]
800035f6:	13 a9       	ld.ub	r9,r9[0x2]
800035f8:	a9 69       	lsl	r9,0x8
800035fa:	12 4a       	or	r10,r9
800035fc:	ee f9 ff c0 	ld.w	r9,r7[-64]
80003600:	13 b9       	ld.ub	r9,r9[0x3]
80003602:	a3 69       	lsl	r9,0x2
80003604:	12 4a       	or	r10,r9
80003606:	ee f9 ff c0 	ld.w	r9,r7[-64]
8000360a:	13 c9       	ld.ub	r9,r9[0x4]
8000360c:	a3 79       	lsl	r9,0x3
8000360e:	12 4a       	or	r10,r9
80003610:	ee f9 ff c0 	ld.w	r9,r7[-64]
80003614:	13 d9       	ld.ub	r9,r9[0x5]
80003616:	a1 79       	lsl	r9,0x1
80003618:	12 4a       	or	r10,r9
8000361a:	ee f9 ff c0 	ld.w	r9,r7[-64]
8000361e:	13 e9       	ld.ub	r9,r9[0x6]
80003620:	f5 e9 10 09 	or	r9,r10,r9
80003624:	91 59       	st.w	r8[0x14],r9
				(p_adcifa_sequencer_opt->sh_mode),
#endif
				(p_adcifa_sequencer_opt->half_word_adjustment),
				(p_adcifa_sequencer_opt->software_acknowledge));
		/* Configure Gain for Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003626:	30 08       	mov	r8,0
80003628:	ef 68 ff ff 	st.b	r7[-1],r8
8000362c:	c1 68       	rjmp	80003658 <adcifa_configure_sequencer+0xdc>
			g[i] = p_adcifa_sequencer_conversion_opt[i].gain;
8000362e:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80003632:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003636:	12 98       	mov	r8,r9
80003638:	a1 78       	lsl	r8,0x1
8000363a:	12 08       	add	r8,r9
8000363c:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003640:	f2 08 00 08 	add	r8,r9,r8
80003644:	11 a8       	ld.ub	r8,r8[0x2]
80003646:	ee 0a 00 09 	add	r9,r7,r10
8000364a:	f3 68 ff ec 	st.b	r9[-20],r8
				(p_adcifa_sequencer_opt->sh_mode),
#endif
				(p_adcifa_sequencer_opt->half_word_adjustment),
				(p_adcifa_sequencer_opt->software_acknowledge));
		/* Configure Gain for Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
8000364e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003652:	2f f8       	sub	r8,-1
80003654:	ef 68 ff ff 	st.b	r7[-1],r8
80003658:	ee f8 ff c0 	ld.w	r8,r7[-64]
8000365c:	11 88       	ld.ub	r8,r8[0x0]
8000365e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003662:	f0 09 18 00 	cp.b	r9,r8
80003666:	ce 43       	brcs	8000362e <adcifa_configure_sequencer+0xb2>
			g[i] = p_adcifa_sequencer_conversion_opt[i].gain;
		}
		ADCIFA_configure_sh0gain(g[7], g[6], g[5], g[4], g[3], g[2],
80003668:	fc 78 24 00 	mov	r8,-187392
8000366c:	ef 39 ff f3 	ld.ub	r9,r7[-13]
80003670:	f2 0a 15 1c 	lsl	r10,r9,0x1c
80003674:	ef 39 ff f2 	ld.ub	r9,r7[-14]
80003678:	b9 69       	lsl	r9,0x18
8000367a:	12 4a       	or	r10,r9
8000367c:	ef 39 ff f1 	ld.ub	r9,r7[-15]
80003680:	b5 69       	lsl	r9,0x14
80003682:	12 4a       	or	r10,r9
80003684:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003688:	b1 69       	lsl	r9,0x10
8000368a:	12 4a       	or	r10,r9
8000368c:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80003690:	ad 69       	lsl	r9,0xc
80003692:	12 4a       	or	r10,r9
80003694:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80003698:	a9 69       	lsl	r9,0x8
8000369a:	12 4a       	or	r10,r9
8000369c:	ef 39 ff ed 	ld.ub	r9,r7[-19]
800036a0:	a5 69       	lsl	r9,0x4
800036a2:	12 4a       	or	r10,r9
800036a4:	ef 39 ff ec 	ld.ub	r9,r7[-20]
800036a8:	f5 e9 10 09 	or	r9,r10,r9
800036ac:	91 79       	st.w	r8[0x1c],r9
				g[1], g[0]);

		/* Configure Mux for Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
800036ae:	30 08       	mov	r8,0
800036b0:	ef 68 ff ff 	st.b	r7[-1],r8
800036b4:	c2 68       	rjmp	80003700 <adcifa_configure_sequencer+0x184>
			mp[i] = p_adcifa_sequencer_conversion_opt[i].channel_p;
800036b6:	ef 3a ff ff 	ld.ub	r10,r7[-1]
800036ba:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800036be:	12 98       	mov	r8,r9
800036c0:	a1 78       	lsl	r8,0x1
800036c2:	12 08       	add	r8,r9
800036c4:	ee f9 ff bc 	ld.w	r9,r7[-68]
800036c8:	f2 08 00 08 	add	r8,r9,r8
800036cc:	11 88       	ld.ub	r8,r8[0x0]
800036ce:	ee 0a 00 09 	add	r9,r7,r10
800036d2:	f3 68 ff dc 	st.b	r9[-36],r8
			mn[i] = p_adcifa_sequencer_conversion_opt[i].channel_n;
800036d6:	ef 3a ff ff 	ld.ub	r10,r7[-1]
800036da:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800036de:	12 98       	mov	r8,r9
800036e0:	a1 78       	lsl	r8,0x1
800036e2:	12 08       	add	r8,r9
800036e4:	ee f9 ff bc 	ld.w	r9,r7[-68]
800036e8:	f2 08 00 08 	add	r8,r9,r8
800036ec:	11 98       	ld.ub	r8,r8[0x1]
800036ee:	ee 0a 00 09 	add	r9,r7,r10
800036f2:	f3 68 ff cc 	st.b	r9[-52],r8
		}
		ADCIFA_configure_sh0gain(g[7], g[6], g[5], g[4], g[3], g[2],
				g[1], g[0]);

		/* Configure Mux for Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
800036f6:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800036fa:	2f f8       	sub	r8,-1
800036fc:	ef 68 ff ff 	st.b	r7[-1],r8
80003700:	ee f8 ff c0 	ld.w	r8,r7[-64]
80003704:	11 88       	ld.ub	r8,r8[0x0]
80003706:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000370a:	f0 09 18 00 	cp.b	r9,r8
8000370e:	cd 43       	brcs	800036b6 <adcifa_configure_sequencer+0x13a>
			mp[i] = p_adcifa_sequencer_conversion_opt[i].channel_p;
			mn[i] = p_adcifa_sequencer_conversion_opt[i].channel_n;
		}
		ADCIFA_configure_muxsel0p(mp[7], mp[6], mp[5], mp[4], mp[3],
80003710:	fc 78 24 00 	mov	r8,-187392
80003714:	ef 39 ff e3 	ld.ub	r9,r7[-29]
80003718:	f2 0a 15 18 	lsl	r10,r9,0x18
8000371c:	ef 39 ff e2 	ld.ub	r9,r7[-30]
80003720:	b1 69       	lsl	r9,0x10
80003722:	12 4a       	or	r10,r9
80003724:	ef 39 ff e1 	ld.ub	r9,r7[-31]
80003728:	a9 69       	lsl	r9,0x8
8000372a:	12 4a       	or	r10,r9
8000372c:	ef 39 ff e0 	ld.ub	r9,r7[-32]
80003730:	f5 e9 10 09 	or	r9,r10,r9
80003734:	91 b9       	st.w	r8[0x2c],r9
80003736:	fc 78 24 00 	mov	r8,-187392
8000373a:	ef 39 ff df 	ld.ub	r9,r7[-33]
8000373e:	f2 0a 15 18 	lsl	r10,r9,0x18
80003742:	ef 39 ff de 	ld.ub	r9,r7[-34]
80003746:	b1 69       	lsl	r9,0x10
80003748:	12 4a       	or	r10,r9
8000374a:	ef 39 ff dd 	ld.ub	r9,r7[-35]
8000374e:	a9 69       	lsl	r9,0x8
80003750:	12 4a       	or	r10,r9
80003752:	ef 39 ff dc 	ld.ub	r9,r7[-36]
80003756:	f5 e9 10 09 	or	r9,r10,r9
8000375a:	91 99       	st.w	r8[0x24],r9
				mp[2], mp[1], mp[0]);
		ADCIFA_configure_muxsel0n(mn[7], mn[6], mn[5], mn[4], mn[3],
8000375c:	fc 78 24 00 	mov	r8,-187392
80003760:	ef 39 ff d3 	ld.ub	r9,r7[-45]
80003764:	f2 0a 15 18 	lsl	r10,r9,0x18
80003768:	ef 39 ff d2 	ld.ub	r9,r7[-46]
8000376c:	b1 69       	lsl	r9,0x10
8000376e:	12 4a       	or	r10,r9
80003770:	ef 39 ff d1 	ld.ub	r9,r7[-47]
80003774:	a9 69       	lsl	r9,0x8
80003776:	12 4a       	or	r10,r9
80003778:	ef 39 ff d0 	ld.ub	r9,r7[-48]
8000377c:	f5 e9 10 09 	or	r9,r10,r9
80003780:	91 f9       	st.w	r8[0x3c],r9
80003782:	fc 78 24 00 	mov	r8,-187392
80003786:	ef 39 ff cf 	ld.ub	r9,r7[-49]
8000378a:	f2 0a 15 18 	lsl	r10,r9,0x18
8000378e:	ef 39 ff ce 	ld.ub	r9,r7[-50]
80003792:	b1 69       	lsl	r9,0x10
80003794:	12 4a       	or	r10,r9
80003796:	ef 39 ff cd 	ld.ub	r9,r7[-51]
8000379a:	a9 69       	lsl	r9,0x8
8000379c:	12 4a       	or	r10,r9
8000379e:	ef 39 ff cc 	ld.ub	r9,r7[-52]
800037a2:	f5 e9 10 09 	or	r9,r10,r9
800037a6:	91 d9       	st.w	r8[0x34],r9
		 * This adcifa_seq1_configured variable check if muxsel1p,muxsel1n 
		 * registers are already configured. This may happen if this function is
		 * called first with sequencer 1 as argument and then called with 
		 * sequencer 0 as argument in case dual mode is used.
		 */
		if(!adcifa_seq1_configured)
800037a8:	fe f8 02 e0 	ld.w	r8,pc[736]
800037ac:	11 88       	ld.ub	r8,r8[0x0]
800037ae:	ec 18 00 01 	eorl	r8,0x1
800037b2:	5c 58       	castu.b	r8
800037b4:	e0 80 01 63 	breq	80003a7a <adcifa_configure_sequencer+0x4fe>
		{
			/*
			 * Configure gain for sequencer 0 (in single sequencer mode for 
			 * conversions 9 to 16)
			 */ 
			ADCIFA_configure_sh1gain(g[15], g[14], g[13], g[12], g[11], g[10], 
800037b8:	fc 78 24 00 	mov	r8,-187392
800037bc:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800037c0:	f2 0a 15 1c 	lsl	r10,r9,0x1c
800037c4:	ef 39 ff fa 	ld.ub	r9,r7[-6]
800037c8:	b9 69       	lsl	r9,0x18
800037ca:	12 4a       	or	r10,r9
800037cc:	ef 39 ff f9 	ld.ub	r9,r7[-7]
800037d0:	b5 69       	lsl	r9,0x14
800037d2:	12 4a       	or	r10,r9
800037d4:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800037d8:	b1 69       	lsl	r9,0x10
800037da:	12 4a       	or	r10,r9
800037dc:	ef 39 ff f7 	ld.ub	r9,r7[-9]
800037e0:	ad 69       	lsl	r9,0xc
800037e2:	12 4a       	or	r10,r9
800037e4:	ef 39 ff f6 	ld.ub	r9,r7[-10]
800037e8:	a9 69       	lsl	r9,0x8
800037ea:	12 4a       	or	r10,r9
800037ec:	ef 39 ff f5 	ld.ub	r9,r7[-11]
800037f0:	a5 69       	lsl	r9,0x4
800037f2:	12 4a       	or	r10,r9
800037f4:	ef 39 ff f4 	ld.ub	r9,r7[-12]
800037f8:	f5 e9 10 09 	or	r9,r10,r9
800037fc:	91 89       	st.w	r8[0x20],r9

			/*
			 * Configure Mux for sequencer 0 (in single sequencer mode for 
			 * conversions 9 to 16)
			 */
			ADCIFA_configure_muxsel1p(mp[15], mp[14], mp[13], mp[12], mp[11], 
800037fe:	fc 78 24 00 	mov	r8,-187392
80003802:	ef 39 ff eb 	ld.ub	r9,r7[-21]
80003806:	f2 0a 15 18 	lsl	r10,r9,0x18
8000380a:	ef 39 ff ea 	ld.ub	r9,r7[-22]
8000380e:	b1 69       	lsl	r9,0x10
80003810:	12 4a       	or	r10,r9
80003812:	ef 39 ff e9 	ld.ub	r9,r7[-23]
80003816:	a9 69       	lsl	r9,0x8
80003818:	12 4a       	or	r10,r9
8000381a:	ef 39 ff e8 	ld.ub	r9,r7[-24]
8000381e:	f5 e9 10 09 	or	r9,r10,r9
80003822:	91 c9       	st.w	r8[0x30],r9
80003824:	fc 78 24 00 	mov	r8,-187392
80003828:	ef 39 ff e7 	ld.ub	r9,r7[-25]
8000382c:	f2 0a 15 18 	lsl	r10,r9,0x18
80003830:	ef 39 ff e6 	ld.ub	r9,r7[-26]
80003834:	b1 69       	lsl	r9,0x10
80003836:	12 4a       	or	r10,r9
80003838:	ef 39 ff e5 	ld.ub	r9,r7[-27]
8000383c:	a9 69       	lsl	r9,0x8
8000383e:	12 4a       	or	r10,r9
80003840:	ef 39 ff e4 	ld.ub	r9,r7[-28]
80003844:	f5 e9 10 09 	or	r9,r10,r9
80003848:	91 a9       	st.w	r8[0x28],r9
				mp[10], mp[9], mp[8]);
			ADCIFA_configure_muxsel1n(mn[15], mn[14], mn[13], mn[12], mn[11], 
8000384a:	fc 78 24 00 	mov	r8,-187392
8000384e:	ef 39 ff db 	ld.ub	r9,r7[-37]
80003852:	f2 0a 15 18 	lsl	r10,r9,0x18
80003856:	ef 39 ff da 	ld.ub	r9,r7[-38]
8000385a:	b1 69       	lsl	r9,0x10
8000385c:	12 4a       	or	r10,r9
8000385e:	ef 39 ff d9 	ld.ub	r9,r7[-39]
80003862:	a9 69       	lsl	r9,0x8
80003864:	12 4a       	or	r10,r9
80003866:	ef 39 ff d8 	ld.ub	r9,r7[-40]
8000386a:	f5 e9 10 09 	or	r9,r10,r9
8000386e:	f1 49 00 40 	st.w	r8[64],r9
80003872:	fc 78 24 00 	mov	r8,-187392
80003876:	ef 39 ff d7 	ld.ub	r9,r7[-41]
8000387a:	f2 0a 15 18 	lsl	r10,r9,0x18
8000387e:	ef 39 ff d6 	ld.ub	r9,r7[-42]
80003882:	b1 69       	lsl	r9,0x10
80003884:	12 4a       	or	r10,r9
80003886:	ef 39 ff d5 	ld.ub	r9,r7[-43]
8000388a:	a9 69       	lsl	r9,0x8
8000388c:	12 4a       	or	r10,r9
8000388e:	ef 39 ff d4 	ld.ub	r9,r7[-44]
80003892:	f5 e9 10 09 	or	r9,r10,r9
80003896:	91 e9       	st.w	r8[0x38],r9
				mn[10], mn[9], mn[8]);

		}

		break;
80003898:	cf 28       	rjmp	80003a7c <adcifa_configure_sequencer+0x500>

	/* Sequencer 1 */
	case 1:
		/* Configure Sequencer 1 */
		ADCIFA_configure_sequencer_1(
8000389a:	fc 78 24 00 	mov	r8,-187392
8000389e:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038a2:	13 89       	ld.ub	r9,r9[0x0]
800038a4:	20 19       	sub	r9,1
800038a6:	f2 0a 15 10 	lsl	r10,r9,0x10
800038aa:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038ae:	13 99       	ld.ub	r9,r9[0x1]
800038b0:	ad 69       	lsl	r9,0xc
800038b2:	12 4a       	or	r10,r9
800038b4:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038b8:	13 a9       	ld.ub	r9,r9[0x2]
800038ba:	a9 69       	lsl	r9,0x8
800038bc:	12 4a       	or	r10,r9
800038be:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038c2:	13 b9       	ld.ub	r9,r9[0x3]
800038c4:	a3 69       	lsl	r9,0x2
800038c6:	12 4a       	or	r10,r9
800038c8:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038cc:	13 c9       	ld.ub	r9,r9[0x4]
800038ce:	a3 79       	lsl	r9,0x3
800038d0:	12 4a       	or	r10,r9
800038d2:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038d6:	13 d9       	ld.ub	r9,r9[0x5]
800038d8:	a1 79       	lsl	r9,0x1
800038da:	f5 e9 10 09 	or	r9,r10,r9
800038de:	12 9a       	mov	r10,r9
800038e0:	a5 aa       	sbr	r10,0x4
800038e2:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038e6:	13 e9       	ld.ub	r9,r9[0x6]
800038e8:	f5 e9 10 09 	or	r9,r10,r9
800038ec:	91 69       	st.w	r8[0x18],r9
#endif
				(p_adcifa_sequencer_opt->half_word_adjustment),
				(p_adcifa_sequencer_opt->software_acknowledge));

		/* Configure Gain for Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
800038ee:	30 08       	mov	r8,0
800038f0:	ef 68 ff ff 	st.b	r7[-1],r8
800038f4:	c1 68       	rjmp	80003920 <adcifa_configure_sequencer+0x3a4>
			g[i] = p_adcifa_sequencer_conversion_opt[i].gain;
800038f6:	ef 3a ff ff 	ld.ub	r10,r7[-1]
800038fa:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800038fe:	12 98       	mov	r8,r9
80003900:	a1 78       	lsl	r8,0x1
80003902:	12 08       	add	r8,r9
80003904:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003908:	f2 08 00 08 	add	r8,r9,r8
8000390c:	11 a8       	ld.ub	r8,r8[0x2]
8000390e:	ee 0a 00 09 	add	r9,r7,r10
80003912:	f3 68 ff ec 	st.b	r9[-20],r8
#endif
				(p_adcifa_sequencer_opt->half_word_adjustment),
				(p_adcifa_sequencer_opt->software_acknowledge));

		/* Configure Gain for Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003916:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000391a:	2f f8       	sub	r8,-1
8000391c:	ef 68 ff ff 	st.b	r7[-1],r8
80003920:	ee f8 ff c0 	ld.w	r8,r7[-64]
80003924:	11 88       	ld.ub	r8,r8[0x0]
80003926:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000392a:	f0 09 18 00 	cp.b	r9,r8
8000392e:	ce 43       	brcs	800038f6 <adcifa_configure_sequencer+0x37a>
			g[i] = p_adcifa_sequencer_conversion_opt[i].gain;
		}
		ADCIFA_configure_sh1gain(g[7], g[6], g[5], g[4], g[3], g[2],
80003930:	fc 78 24 00 	mov	r8,-187392
80003934:	ef 39 ff f3 	ld.ub	r9,r7[-13]
80003938:	f2 0a 15 1c 	lsl	r10,r9,0x1c
8000393c:	ef 39 ff f2 	ld.ub	r9,r7[-14]
80003940:	b9 69       	lsl	r9,0x18
80003942:	12 4a       	or	r10,r9
80003944:	ef 39 ff f1 	ld.ub	r9,r7[-15]
80003948:	b5 69       	lsl	r9,0x14
8000394a:	12 4a       	or	r10,r9
8000394c:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003950:	b1 69       	lsl	r9,0x10
80003952:	12 4a       	or	r10,r9
80003954:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80003958:	ad 69       	lsl	r9,0xc
8000395a:	12 4a       	or	r10,r9
8000395c:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80003960:	a9 69       	lsl	r9,0x8
80003962:	12 4a       	or	r10,r9
80003964:	ef 39 ff ed 	ld.ub	r9,r7[-19]
80003968:	a5 69       	lsl	r9,0x4
8000396a:	12 4a       	or	r10,r9
8000396c:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80003970:	f5 e9 10 09 	or	r9,r10,r9
80003974:	91 89       	st.w	r8[0x20],r9
				g[1], g[0]);

		/* Configure Mux for Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003976:	30 08       	mov	r8,0
80003978:	ef 68 ff ff 	st.b	r7[-1],r8
8000397c:	c2 68       	rjmp	800039c8 <adcifa_configure_sequencer+0x44c>
			mp[i] = p_adcifa_sequencer_conversion_opt[i].channel_p;
8000397e:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80003982:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003986:	12 98       	mov	r8,r9
80003988:	a1 78       	lsl	r8,0x1
8000398a:	12 08       	add	r8,r9
8000398c:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003990:	f2 08 00 08 	add	r8,r9,r8
80003994:	11 88       	ld.ub	r8,r8[0x0]
80003996:	ee 0a 00 09 	add	r9,r7,r10
8000399a:	f3 68 ff dc 	st.b	r9[-36],r8
			mn[i] = p_adcifa_sequencer_conversion_opt[i].channel_n;
8000399e:	ef 3a ff ff 	ld.ub	r10,r7[-1]
800039a2:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800039a6:	12 98       	mov	r8,r9
800039a8:	a1 78       	lsl	r8,0x1
800039aa:	12 08       	add	r8,r9
800039ac:	ee f9 ff bc 	ld.w	r9,r7[-68]
800039b0:	f2 08 00 08 	add	r8,r9,r8
800039b4:	11 98       	ld.ub	r8,r8[0x1]
800039b6:	ee 0a 00 09 	add	r9,r7,r10
800039ba:	f3 68 ff cc 	st.b	r9[-52],r8
		}
		ADCIFA_configure_sh1gain(g[7], g[6], g[5], g[4], g[3], g[2],
				g[1], g[0]);

		/* Configure Mux for Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
800039be:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800039c2:	2f f8       	sub	r8,-1
800039c4:	ef 68 ff ff 	st.b	r7[-1],r8
800039c8:	ee f8 ff c0 	ld.w	r8,r7[-64]
800039cc:	11 88       	ld.ub	r8,r8[0x0]
800039ce:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800039d2:	f0 09 18 00 	cp.b	r9,r8
800039d6:	cd 43       	brcs	8000397e <adcifa_configure_sequencer+0x402>
			mp[i] = p_adcifa_sequencer_conversion_opt[i].channel_p;
			mn[i] = p_adcifa_sequencer_conversion_opt[i].channel_n;
		}
		ADCIFA_configure_muxsel1p(mp[7], mp[6], mp[5], mp[4], mp[3],
800039d8:	fc 78 24 00 	mov	r8,-187392
800039dc:	ef 39 ff e3 	ld.ub	r9,r7[-29]
800039e0:	f2 0a 15 18 	lsl	r10,r9,0x18
800039e4:	ef 39 ff e2 	ld.ub	r9,r7[-30]
800039e8:	b1 69       	lsl	r9,0x10
800039ea:	12 4a       	or	r10,r9
800039ec:	ef 39 ff e1 	ld.ub	r9,r7[-31]
800039f0:	a9 69       	lsl	r9,0x8
800039f2:	12 4a       	or	r10,r9
800039f4:	ef 39 ff e0 	ld.ub	r9,r7[-32]
800039f8:	f5 e9 10 09 	or	r9,r10,r9
800039fc:	91 c9       	st.w	r8[0x30],r9
800039fe:	fc 78 24 00 	mov	r8,-187392
80003a02:	ef 39 ff df 	ld.ub	r9,r7[-33]
80003a06:	f2 0a 15 18 	lsl	r10,r9,0x18
80003a0a:	ef 39 ff de 	ld.ub	r9,r7[-34]
80003a0e:	b1 69       	lsl	r9,0x10
80003a10:	12 4a       	or	r10,r9
80003a12:	ef 39 ff dd 	ld.ub	r9,r7[-35]
80003a16:	a9 69       	lsl	r9,0x8
80003a18:	12 4a       	or	r10,r9
80003a1a:	ef 39 ff dc 	ld.ub	r9,r7[-36]
80003a1e:	f5 e9 10 09 	or	r9,r10,r9
80003a22:	91 a9       	st.w	r8[0x28],r9
				mp[2], mp[1], mp[0]);
		ADCIFA_configure_muxsel1n(mn[7], mn[6], mn[5], mn[4], mn[3],
80003a24:	fc 78 24 00 	mov	r8,-187392
80003a28:	ef 39 ff d3 	ld.ub	r9,r7[-45]
80003a2c:	f2 0a 15 18 	lsl	r10,r9,0x18
80003a30:	ef 39 ff d2 	ld.ub	r9,r7[-46]
80003a34:	b1 69       	lsl	r9,0x10
80003a36:	12 4a       	or	r10,r9
80003a38:	ef 39 ff d1 	ld.ub	r9,r7[-47]
80003a3c:	a9 69       	lsl	r9,0x8
80003a3e:	12 4a       	or	r10,r9
80003a40:	ef 39 ff d0 	ld.ub	r9,r7[-48]
80003a44:	f5 e9 10 09 	or	r9,r10,r9
80003a48:	f1 49 00 40 	st.w	r8[64],r9
80003a4c:	fc 78 24 00 	mov	r8,-187392
80003a50:	ef 39 ff cf 	ld.ub	r9,r7[-49]
80003a54:	f2 0a 15 18 	lsl	r10,r9,0x18
80003a58:	ef 39 ff ce 	ld.ub	r9,r7[-50]
80003a5c:	b1 69       	lsl	r9,0x10
80003a5e:	12 4a       	or	r10,r9
80003a60:	ef 39 ff cd 	ld.ub	r9,r7[-51]
80003a64:	a9 69       	lsl	r9,0x8
80003a66:	12 4a       	or	r10,r9
80003a68:	ef 39 ff cc 	ld.ub	r9,r7[-52]
80003a6c:	f5 e9 10 09 	or	r9,r10,r9
80003a70:	91 e9       	st.w	r8[0x38],r9
				mn[2], mn[1], mn[0]);

		adcifa_seq1_configured = true;
80003a72:	48 69       	lddpc	r9,80003a88 <adcifa_configure_sequencer+0x50c>
80003a74:	30 18       	mov	r8,1
80003a76:	b2 88       	st.b	r9[0x0],r8
80003a78:	c0 28       	rjmp	80003a7c <adcifa_configure_sequencer+0x500>
			ADCIFA_configure_muxsel1n(mn[15], mn[14], mn[13], mn[12], mn[11], 
				mn[10], mn[9], mn[8]);

		}

		break;
80003a7a:	d7 03       	nop
		break;

	default:
		break;
	}
	return ADCIFA_CONFIGURATION_ACCEPTED;
80003a7c:	30 18       	mov	r8,1
}
80003a7e:	10 9c       	mov	r12,r8
80003a80:	2e fd       	sub	sp,-68
80003a82:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a86:	00 00       	add	r0,r0
80003a88:	00 00       	add	r0,r0
80003a8a:	05 b8       	ld.ub	r8,r2[0x3]

80003a8c <adcifa_start_sequencer>:
/** \brief Start analog to digital conversion for a specific sequencer
 *  \param adcifa     Base address of the ADCIFA
 *  \param sequencer  Sequencer index
 */
void adcifa_start_sequencer(volatile avr32_adcifa_t *adcifa, uint8_t sequencer)
{
80003a8c:	eb cd 40 80 	pushm	r7,lr
80003a90:	1a 97       	mov	r7,sp
80003a92:	20 2d       	sub	sp,8
80003a94:	ef 4c ff fc 	st.w	r7[-4],r12
80003a98:	16 98       	mov	r8,r11
80003a9a:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Sanity Check */
	Assert( adcifa != NULL );

	/* Switch Sequencer */
	switch (sequencer) {
80003a9e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003aa2:	58 18       	cp.w	r8,1
80003aa4:	c0 a0       	breq	80003ab8 <adcifa_start_sequencer+0x2c>
80003aa6:	58 38       	cp.w	r8,3
80003aa8:	c0 d0       	breq	80003ac2 <adcifa_start_sequencer+0x36>
80003aaa:	58 08       	cp.w	r8,0
80003aac:	c0 f1       	brne	80003aca <adcifa_start_sequencer+0x3e>
	case ADCIFA_SEQ0:
		ADCIFA_softsoc_sequencer(AVR32_ADCIFA_CR_SOC0_MASK);
80003aae:	fc 78 24 00 	mov	r8,-187392
80003ab2:	30 19       	mov	r9,1
80003ab4:	91 09       	st.w	r8[0x0],r9
		break;
80003ab6:	c0 a8       	rjmp	80003aca <adcifa_start_sequencer+0x3e>

	case ADCIFA_SEQ1:
		ADCIFA_softsoc_sequencer(AVR32_ADCIFA_CR_SOC1_MASK);
80003ab8:	fc 78 24 00 	mov	r8,-187392
80003abc:	30 29       	mov	r9,2
80003abe:	91 09       	st.w	r8[0x0],r9
		break;
80003ac0:	c0 58       	rjmp	80003aca <adcifa_start_sequencer+0x3e>

	case ADCIFA_SEQ0_SEQ1:
		ADCIFA_softsoc_sequencer(
80003ac2:	fc 78 24 00 	mov	r8,-187392
80003ac6:	30 39       	mov	r9,3
80003ac8:	91 09       	st.w	r8[0x0],r9
		break;

	default:
		break;
	}
}
80003aca:	2f ed       	sub	sp,-8
80003acc:	e3 cd 80 80 	ldm	sp++,r7,pc

80003ad0 <adcifa_check_eos>:
/** \brief Get End of Conversion status bit
 *  \param adcifa     Base address of the ADCIFA
 *  \param sequencer  Sequencer index
 */
bool adcifa_check_eos(volatile avr32_adcifa_t *adcifa, uint8_t sequencer)
{
80003ad0:	eb cd 40 80 	pushm	r7,lr
80003ad4:	1a 97       	mov	r7,sp
80003ad6:	20 2d       	sub	sp,8
80003ad8:	ef 4c ff fc 	st.w	r7[-4],r12
80003adc:	16 98       	mov	r8,r11
80003ade:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Sanity Check */
	Assert( adcifa != NULL );

	/* get SR register : EOS bit for channel */
	switch (sequencer) {
80003ae2:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003ae6:	58 08       	cp.w	r8,0
80003ae8:	c0 40       	breq	80003af0 <adcifa_check_eos+0x20>
80003aea:	58 18       	cp.w	r8,1
80003aec:	c0 90       	breq	80003afe <adcifa_check_eos+0x2e>
80003aee:	c1 08       	rjmp	80003b0e <adcifa_check_eos+0x3e>
	case 0:
		return ((ADCIFA_is_eos_sequencer_0()) ? true : false);
80003af0:	fc 78 24 00 	mov	r8,-187392
80003af4:	70 28       	ld.w	r8,r8[0x8]
80003af6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003afa:	5c 58       	castu.b	r8
80003afc:	c0 a8       	rjmp	80003b10 <adcifa_check_eos+0x40>

	case 1:
		return ((ADCIFA_is_eos_sequencer_1()) ? true : false);
80003afe:	fc 78 24 00 	mov	r8,-187392
80003b02:	70 28       	ld.w	r8,r8[0x8]
80003b04:	e2 18 00 10 	andl	r8,0x10,COH
80003b08:	5f 18       	srne	r8
80003b0a:	5c 58       	castu.b	r8
80003b0c:	c0 28       	rjmp	80003b10 <adcifa_check_eos+0x40>

	default:
		break;
	}
	return false;
80003b0e:	30 08       	mov	r8,0
}
80003b10:	10 9c       	mov	r12,r8
80003b12:	2f ed       	sub	sp,-8
80003b14:	e3 cd 80 80 	ldm	sp++,r7,pc

80003b18 <adcifa_get_values_from_sequencer>:
 */
uint8_t adcifa_get_values_from_sequencer(volatile avr32_adcifa_t *adcifa,
		uint8_t sequencer,
		adcifa_sequencer_opt_t *p_adcifa_sequencer_opt,
		int16_t *adcifa_values)
{
80003b18:	eb cd 40 80 	pushm	r7,lr
80003b1c:	1a 97       	mov	r7,sp
80003b1e:	20 5d       	sub	sp,20
80003b20:	ef 4c ff f8 	st.w	r7[-8],r12
80003b24:	16 98       	mov	r8,r11
80003b26:	ef 4a ff f0 	st.w	r7[-16],r10
80003b2a:	ef 49 ff ec 	st.w	r7[-20],r9
80003b2e:	ef 68 ff f4 	st.b	r7[-12],r8

	/* Sanity Check */
	Assert( adcifa != NULL );

	/* wait for end of sequence */
	if (adcifa_check_eos(adcifa, sequencer) != true) {
80003b32:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003b36:	10 9b       	mov	r11,r8
80003b38:	ee fc ff f8 	ld.w	r12,r7[-8]
80003b3c:	f0 1f 00 2c 	mcall	80003bec <adcifa_get_values_from_sequencer+0xd4>
80003b40:	18 98       	mov	r8,r12
80003b42:	ec 18 00 01 	eorl	r8,0x1
80003b46:	5c 58       	castu.b	r8
80003b48:	c0 30       	breq	80003b4e <adcifa_get_values_from_sequencer+0x36>
		return ADCIFA_STATUS_NOT_COMPLETED;
80003b4a:	30 38       	mov	r8,3
80003b4c:	c4 b8       	rjmp	80003be2 <adcifa_get_values_from_sequencer+0xca>
	}

	switch (sequencer) {
80003b4e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003b52:	58 08       	cp.w	r8,0
80003b54:	c0 40       	breq	80003b5c <adcifa_get_values_from_sequencer+0x44>
80003b56:	58 18       	cp.w	r8,1
80003b58:	c2 30       	breq	80003b9e <adcifa_get_values_from_sequencer+0x86>
80003b5a:	c4 38       	rjmp	80003be0 <adcifa_get_values_from_sequencer+0xc8>
	case 0:
		/* Read values from Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003b5c:	30 08       	mov	r8,0
80003b5e:	ef 68 ff ff 	st.b	r7[-1],r8
80003b62:	c1 58       	rjmp	80003b8c <adcifa_get_values_from_sequencer+0x74>
			adcifa_values[i] = ADCIFA_read_resx_sequencer_0(i);
80003b64:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003b68:	a1 78       	lsl	r8,0x1
80003b6a:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003b6e:	10 09       	add	r9,r8
80003b70:	fc 78 24 00 	mov	r8,-187392
80003b74:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80003b78:	2d fa       	sub	r10,-33
80003b7a:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
80003b7e:	5c 88       	casts.h	r8
80003b80:	b2 08       	st.h	r9[0x0],r8
	}

	switch (sequencer) {
	case 0:
		/* Read values from Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003b82:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003b86:	2f f8       	sub	r8,-1
80003b88:	ef 68 ff ff 	st.b	r7[-1],r8
80003b8c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003b90:	11 88       	ld.ub	r8,r8[0x0]
80003b92:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003b96:	f0 09 18 00 	cp.b	r9,r8
80003b9a:	ce 53       	brcs	80003b64 <adcifa_get_values_from_sequencer+0x4c>
			adcifa_values[i] = ADCIFA_read_resx_sequencer_0(i);
		}
		break;
80003b9c:	c2 28       	rjmp	80003be0 <adcifa_get_values_from_sequencer+0xc8>

	case 1:
		/* Read values from Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003b9e:	30 08       	mov	r8,0
80003ba0:	ef 68 ff ff 	st.b	r7[-1],r8
80003ba4:	c1 68       	rjmp	80003bd0 <adcifa_get_values_from_sequencer+0xb8>
			adcifa_values[i] = ADCIFA_read_resx_sequencer_1(i);
80003ba6:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003baa:	a1 78       	lsl	r8,0x1
80003bac:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003bb0:	10 09       	add	r9,r8
80003bb2:	fc 78 24 00 	mov	r8,-187392
80003bb6:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80003bba:	2f 8a       	sub	r10,-8
80003bbc:	2d fa       	sub	r10,-33
80003bbe:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
80003bc2:	5c 88       	casts.h	r8
80003bc4:	b2 08       	st.h	r9[0x0],r8
		}
		break;

	case 1:
		/* Read values from Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003bc6:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003bca:	2f f8       	sub	r8,-1
80003bcc:	ef 68 ff ff 	st.b	r7[-1],r8
80003bd0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003bd4:	11 88       	ld.ub	r8,r8[0x0]
80003bd6:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003bda:	f0 09 18 00 	cp.b	r9,r8
80003bde:	ce 43       	brcs	80003ba6 <adcifa_get_values_from_sequencer+0x8e>

	default:
		break;
	}

	return ADCIFA_STATUS_COMPLETED;
80003be0:	30 28       	mov	r8,2
}
80003be2:	10 9c       	mov	r12,r8
80003be4:	2f bd       	sub	sp,-20
80003be6:	e3 cd 80 80 	ldm	sp++,r7,pc
80003bea:	00 00       	add	r0,r0
80003bec:	80 00       	ld.sh	r0,r0[0x0]
80003bee:	3a d0       	mov	r0,-83

80003bf0 <flashc_get_flash_size>:
 */
//! @{


unsigned int flashc_get_flash_size(void)
{
80003bf0:	eb cd 40 80 	pushm	r7,lr
80003bf4:	1a 97       	mov	r7,sp
80003bf6:	20 8d       	sub	sp,32
		384,
		512,
		768,
		1024,
		2048,
	};
80003bf8:	48 c9       	lddpc	r9,80003c28 <flashc_get_flash_size+0x38>
80003bfa:	ee c8 00 1e 	sub	r8,r7,30
80003bfe:	31 ea       	mov	r10,30
80003c00:	12 9b       	mov	r11,r9
80003c02:	10 9c       	mov	r12,r8
80003c04:	f0 1f 00 0a 	mcall	80003c2c <flashc_get_flash_size+0x3c>
	return ((unsigned int)FLASH_SIZE[(AVR32_FLASHC.pr & AVR32_FLASHC_PR_FSZ_MASK)
80003c08:	fe 68 00 00 	mov	r8,-131072
80003c0c:	70 38       	ld.w	r8,r8[0xc]
80003c0e:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80003c12:	a1 78       	lsl	r8,0x1
80003c14:	ee 08 00 08 	add	r8,r7,r8
80003c18:	f1 08 ff e2 	ld.sh	r8,r8[-30]
80003c1c:	5c 78       	castu.h	r8
80003c1e:	ab 68       	lsl	r8,0xa
		1024,
	};
	return ((unsigned int)FLASH_SIZE[(AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FSZ_MASK)
			>> AVR32_FLASHC_FSR_FSZ_OFFSET]) << 10;
#endif
}
80003c20:	10 9c       	mov	r12,r8
80003c22:	2f 8d       	sub	sp,-32
80003c24:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c28:	80 01       	ld.sh	r1,r0[0x0]
80003c2a:	14 20       	rsub	r0,r10
80003c2c:	80 00       	ld.sh	r0,r0[0x0]
80003c2e:	bc 72       	st.h	lr[0xe],r2

80003c30 <flashc_is_ready>:
 */
//! @{


bool flashc_is_ready(void)
{
80003c30:	eb cd 40 80 	pushm	r7,lr
80003c34:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FRDY_MASK) != 0);
80003c36:	fe 68 00 00 	mov	r8,-131072
80003c3a:	70 28       	ld.w	r8,r8[0x8]
80003c3c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003c40:	5c 58       	castu.b	r8
}
80003c42:	10 9c       	mov	r12,r8
80003c44:	e3 cd 80 80 	ldm	sp++,r7,pc

80003c48 <flashc_default_wait_until_ready>:


void flashc_default_wait_until_ready(void)
{
80003c48:	eb cd 40 80 	pushm	r7,lr
80003c4c:	1a 97       	mov	r7,sp
	while (!flashc_is_ready());
80003c4e:	f0 1f 00 05 	mcall	80003c60 <flashc_default_wait_until_ready+0x18>
80003c52:	18 98       	mov	r8,r12
80003c54:	ec 18 00 01 	eorl	r8,0x1
80003c58:	5c 58       	castu.b	r8
80003c5a:	cf a1       	brne	80003c4e <flashc_default_wait_until_ready+0x6>
}
80003c5c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c60:	80 00       	ld.sh	r0,r0[0x0]
80003c62:	3c 30       	mov	r0,-61

80003c64 <flashc_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashc_is_lock_error
 *          and \ref flashc_is_programming_error.
 */
static unsigned int flashc_get_error_status(void)
{
80003c64:	eb cd 40 80 	pushm	r7,lr
80003c68:	1a 97       	mov	r7,sp
	return AVR32_FLASHC.fsr & (AVR32_FLASHC_FSR_LOCKE_MASK |
80003c6a:	fe 68 00 00 	mov	r8,-131072
80003c6e:	70 28       	ld.w	r8,r8[0x8]
80003c70:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHC_FSR_PROGE_MASK);
}
80003c74:	10 9c       	mov	r12,r8
80003c76:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c7a:	d7 03       	nop

80003c7c <flashc_issue_command>:
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
80003c7c:	eb cd 40 80 	pushm	r7,lr
80003c80:	1a 97       	mov	r7,sp
80003c82:	20 3d       	sub	sp,12
80003c84:	ef 4c ff f8 	st.w	r7[-8],r12
80003c88:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
80003c8c:	49 b8       	lddpc	r8,80003cf8 <flashc_issue_command+0x7c>
80003c8e:	70 08       	ld.w	r8,r8[0x0]
80003c90:	5d 18       	icall	r8
	u_avr32_flashc_fcmd.fcmd = AVR32_FLASHC.fcmd;
80003c92:	fe 68 00 00 	mov	r8,-131072
80003c96:	70 18       	ld.w	r8,r8[0x4]
80003c98:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashc_fcmd.FCMD.cmd = command;
80003c9c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ca0:	5c 58       	castu.b	r8
80003ca2:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
80003ca6:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80003caa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003cae:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
80003cb2:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
80003cb6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003cba:	58 08       	cp.w	r8,0
80003cbc:	c0 b5       	brlt	80003cd2 <flashc_issue_command+0x56>
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
80003cbe:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003cc2:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80003cc6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003cca:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
80003cce:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
80003cd2:	3a 58       	mov	r8,-91
80003cd4:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
80003cd8:	fe 68 00 00 	mov	r8,-131072
80003cdc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003ce0:	91 19       	st.w	r8[0x4],r9
	flashc_error_status = flashc_get_error_status();
80003ce2:	f0 1f 00 07 	mcall	80003cfc <flashc_issue_command+0x80>
80003ce6:	18 99       	mov	r9,r12
80003ce8:	48 68       	lddpc	r8,80003d00 <flashc_issue_command+0x84>
80003cea:	91 09       	st.w	r8[0x0],r9
	flashc_wait_until_ready();
80003cec:	48 38       	lddpc	r8,80003cf8 <flashc_issue_command+0x7c>
80003cee:	70 08       	ld.w	r8,r8[0x0]
80003cf0:	5d 18       	icall	r8
}
80003cf2:	2f dd       	sub	sp,-12
80003cf4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003cf8:	00 00       	add	r0,r0
80003cfa:	00 08       	add	r8,r0
80003cfc:	80 00       	ld.sh	r0,r0[0x0]
80003cfe:	3c 64       	mov	r4,-58
80003d00:	00 00       	add	r0,r0
80003d02:	05 bc       	ld.ub	r12,r2[0x3]

80003d04 <flashc_clear_page_buffer>:
 */
//! @{


void flashc_clear_page_buffer(void)
{
80003d04:	eb cd 40 80 	pushm	r7,lr
80003d08:	1a 97       	mov	r7,sp
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_CPB, -1);
80003d0a:	3f fb       	mov	r11,-1
80003d0c:	30 3c       	mov	r12,3
80003d0e:	f0 1f 00 03 	mcall	80003d18 <flashc_clear_page_buffer+0x14>
}
80003d12:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d16:	00 00       	add	r0,r0
80003d18:	80 00       	ld.sh	r0,r0[0x0]
80003d1a:	3c 7c       	mov	r12,-57

80003d1c <flashc_is_page_erased>:


bool flashc_is_page_erased(void)
{
80003d1c:	eb cd 40 80 	pushm	r7,lr
80003d20:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_QPRR_MASK) != 0);
80003d22:	fe 68 00 00 	mov	r8,-131072
80003d26:	70 28       	ld.w	r8,r8[0x8]
80003d28:	e2 18 00 20 	andl	r8,0x20,COH
80003d2c:	5f 18       	srne	r8
80003d2e:	5c 58       	castu.b	r8
}
80003d30:	10 9c       	mov	r12,r8
80003d32:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d36:	d7 03       	nop

80003d38 <flashc_quick_page_read>:


bool flashc_quick_page_read(int page_number)
{
80003d38:	eb cd 40 80 	pushm	r7,lr
80003d3c:	1a 97       	mov	r7,sp
80003d3e:	20 1d       	sub	sp,4
80003d40:	ef 4c ff fc 	st.w	r7[-4],r12
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPR, page_number);
80003d44:	ee fb ff fc 	ld.w	r11,r7[-4]
80003d48:	30 cc       	mov	r12,12
80003d4a:	f0 1f 00 05 	mcall	80003d5c <flashc_quick_page_read+0x24>
	return flashc_is_page_erased();
80003d4e:	f0 1f 00 05 	mcall	80003d60 <flashc_quick_page_read+0x28>
80003d52:	18 98       	mov	r8,r12
}
80003d54:	10 9c       	mov	r12,r8
80003d56:	2f fd       	sub	sp,-4
80003d58:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d5c:	80 00       	ld.sh	r0,r0[0x0]
80003d5e:	3c 7c       	mov	r12,-57
80003d60:	80 00       	ld.sh	r0,r0[0x0]
80003d62:	3d 1c       	mov	r12,-47

80003d64 <flashc_erase_page>:


bool flashc_erase_page(int page_number, bool check)
{
80003d64:	eb cd 40 80 	pushm	r7,lr
80003d68:	1a 97       	mov	r7,sp
80003d6a:	20 4d       	sub	sp,16
80003d6c:	ef 4c ff f4 	st.w	r7[-12],r12
80003d70:	16 98       	mov	r8,r11
80003d72:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
80003d76:	30 18       	mov	r8,1
80003d78:	ef 68 ff fb 	st.b	r7[-5],r8

	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EP, page_number);
80003d7c:	ee fb ff f4 	ld.w	r11,r7[-12]
80003d80:	30 2c       	mov	r12,2
80003d82:	f0 1f 00 10 	mcall	80003dc0 <flashc_erase_page+0x5c>
	if (check) {
80003d86:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003d8a:	30 08       	mov	r8,0
80003d8c:	f0 09 18 00 	cp.b	r9,r8
80003d90:	c1 20       	breq	80003db4 <flashc_erase_page+0x50>
		unsigned int error_status = flashc_error_status;
80003d92:	48 d8       	lddpc	r8,80003dc4 <flashc_erase_page+0x60>
80003d94:	70 08       	ld.w	r8,r8[0x0]
80003d96:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashc_quick_page_read(-1);
80003d9a:	3f fc       	mov	r12,-1
80003d9c:	f0 1f 00 0b 	mcall	80003dc8 <flashc_erase_page+0x64>
80003da0:	18 98       	mov	r8,r12
80003da2:	ef 68 ff fb 	st.b	r7[-5],r8
		flashc_error_status |= error_status;
80003da6:	48 88       	lddpc	r8,80003dc4 <flashc_erase_page+0x60>
80003da8:	70 09       	ld.w	r9,r8[0x0]
80003daa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003dae:	10 49       	or	r9,r8
80003db0:	48 58       	lddpc	r8,80003dc4 <flashc_erase_page+0x60>
80003db2:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
80003db4:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
80003db8:	10 9c       	mov	r12,r8
80003dba:	2f cd       	sub	sp,-16
80003dbc:	e3 cd 80 80 	ldm	sp++,r7,pc
80003dc0:	80 00       	ld.sh	r0,r0[0x0]
80003dc2:	3c 7c       	mov	r12,-57
80003dc4:	00 00       	add	r0,r0
80003dc6:	05 bc       	ld.ub	r12,r2[0x3]
80003dc8:	80 00       	ld.sh	r0,r0[0x0]
80003dca:	3d 38       	mov	r8,-45

80003dcc <flashc_write_page>:
	return all_pages_erased;
}


void flashc_write_page(int page_number)
{
80003dcc:	eb cd 40 80 	pushm	r7,lr
80003dd0:	1a 97       	mov	r7,sp
80003dd2:	20 1d       	sub	sp,4
80003dd4:	ef 4c ff fc 	st.w	r7[-4],r12
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_WP, page_number);
80003dd8:	ee fb ff fc 	ld.w	r11,r7[-4]
80003ddc:	30 1c       	mov	r12,1
80003dde:	f0 1f 00 03 	mcall	80003de8 <flashc_write_page+0x1c>
}
80003de2:	2f fd       	sub	sp,-4
80003de4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003de8:	80 00       	ld.sh	r0,r0[0x0]
80003dea:	3c 7c       	mov	r12,-57

80003dec <flashc_quick_user_page_read>:


bool flashc_quick_user_page_read(void)
{
80003dec:	eb cd 40 80 	pushm	r7,lr
80003df0:	1a 97       	mov	r7,sp
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPRUP, -1);
80003df2:	3f fb       	mov	r11,-1
80003df4:	30 fc       	mov	r12,15
80003df6:	f0 1f 00 05 	mcall	80003e08 <flashc_quick_user_page_read+0x1c>
	return flashc_is_page_erased();
80003dfa:	f0 1f 00 05 	mcall	80003e0c <flashc_quick_user_page_read+0x20>
80003dfe:	18 98       	mov	r8,r12
}
80003e00:	10 9c       	mov	r12,r8
80003e02:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e06:	00 00       	add	r0,r0
80003e08:	80 00       	ld.sh	r0,r0[0x0]
80003e0a:	3c 7c       	mov	r12,-57
80003e0c:	80 00       	ld.sh	r0,r0[0x0]
80003e0e:	3d 1c       	mov	r12,-47

80003e10 <flashc_erase_user_page>:


bool flashc_erase_user_page(bool check)
{
80003e10:	eb cd 40 80 	pushm	r7,lr
80003e14:	1a 97       	mov	r7,sp
80003e16:	20 1d       	sub	sp,4
80003e18:	18 98       	mov	r8,r12
80003e1a:	ef 68 ff fc 	st.b	r7[-4],r8
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EUP, -1);
80003e1e:	3f fb       	mov	r11,-1
80003e20:	30 ec       	mov	r12,14
80003e22:	f0 1f 00 09 	mcall	80003e44 <flashc_erase_user_page+0x34>
	return (check) ? flashc_quick_user_page_read() : true;
80003e26:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80003e2a:	30 08       	mov	r8,0
80003e2c:	f0 09 18 00 	cp.b	r9,r8
80003e30:	c0 50       	breq	80003e3a <flashc_erase_user_page+0x2a>
80003e32:	f0 1f 00 06 	mcall	80003e48 <flashc_erase_user_page+0x38>
80003e36:	18 98       	mov	r8,r12
80003e38:	c0 28       	rjmp	80003e3c <flashc_erase_user_page+0x2c>
80003e3a:	30 18       	mov	r8,1
}
80003e3c:	10 9c       	mov	r12,r8
80003e3e:	2f fd       	sub	sp,-4
80003e40:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e44:	80 00       	ld.sh	r0,r0[0x0]
80003e46:	3c 7c       	mov	r12,-57
80003e48:	80 00       	ld.sh	r0,r0[0x0]
80003e4a:	3d ec       	mov	r12,-34

80003e4c <flashc_write_user_page>:


void flashc_write_user_page(void)
{
80003e4c:	eb cd 40 80 	pushm	r7,lr
80003e50:	1a 97       	mov	r7,sp
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_WUP, -1);
80003e52:	3f fb       	mov	r11,-1
80003e54:	30 dc       	mov	r12,13
80003e56:	f0 1f 00 03 	mcall	80003e60 <flashc_write_user_page+0x14>
}
80003e5a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e5e:	00 00       	add	r0,r0
80003e60:	80 00       	ld.sh	r0,r0[0x0]
80003e62:	3c 7c       	mov	r12,-57

80003e64 <flashc_memset8>:


volatile void *flashc_memset8(volatile void *dst, uint8_t src, size_t nbytes, bool erase)
{
80003e64:	eb cd 40 80 	pushm	r7,lr
80003e68:	1a 97       	mov	r7,sp
80003e6a:	20 4d       	sub	sp,16
80003e6c:	ef 4c ff fc 	st.w	r7[-4],r12
80003e70:	ef 4a ff f4 	st.w	r7[-12],r10
80003e74:	12 98       	mov	r8,r9
80003e76:	16 99       	mov	r9,r11
80003e78:	ef 69 ff f8 	st.b	r7[-8],r9
80003e7c:	ef 68 ff f0 	st.b	r7[-16],r8
	return flashc_memset16(dst, src | (uint16_t)src << 8, nbytes, erase);
80003e80:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003e84:	ef 3a ff f8 	ld.ub	r10,r7[-8]
80003e88:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003e8c:	a9 68       	lsl	r8,0x8
80003e8e:	5c 88       	casts.h	r8
80003e90:	f5 e8 10 08 	or	r8,r10,r8
80003e94:	5c 88       	casts.h	r8
80003e96:	5c 78       	castu.h	r8
80003e98:	ee fa ff f4 	ld.w	r10,r7[-12]
80003e9c:	10 9b       	mov	r11,r8
80003e9e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003ea2:	f0 1f 00 04 	mcall	80003eb0 <flashc_memset8+0x4c>
80003ea6:	18 98       	mov	r8,r12
}
80003ea8:	10 9c       	mov	r12,r8
80003eaa:	2f cd       	sub	sp,-16
80003eac:	e3 cd 80 80 	ldm	sp++,r7,pc
80003eb0:	80 00       	ld.sh	r0,r0[0x0]
80003eb2:	3e b4       	mov	r4,-21

80003eb4 <flashc_memset16>:


volatile void *flashc_memset16(volatile void *dst, uint16_t src, size_t nbytes, bool erase)
{
80003eb4:	eb cd 40 80 	pushm	r7,lr
80003eb8:	1a 97       	mov	r7,sp
80003eba:	20 4d       	sub	sp,16
80003ebc:	ef 4c ff fc 	st.w	r7[-4],r12
80003ec0:	ef 4a ff f4 	st.w	r7[-12],r10
80003ec4:	12 98       	mov	r8,r9
80003ec6:	16 99       	mov	r9,r11
80003ec8:	ef 59 ff f8 	st.h	r7[-8],r9
80003ecc:	ef 68 ff f0 	st.b	r7[-16],r8
	return flashc_memset32(dst, src | (uint32_t)src << 16, nbytes, erase);
80003ed0:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003ed4:	ef 1a ff f8 	ld.uh	r10,r7[-8]
80003ed8:	ef 18 ff f8 	ld.uh	r8,r7[-8]
80003edc:	b1 68       	lsl	r8,0x10
80003ede:	f5 e8 10 08 	or	r8,r10,r8
80003ee2:	ee fa ff f4 	ld.w	r10,r7[-12]
80003ee6:	10 9b       	mov	r11,r8
80003ee8:	ee fc ff fc 	ld.w	r12,r7[-4]
80003eec:	f0 1f 00 04 	mcall	80003efc <flashc_memset16+0x48>
80003ef0:	18 98       	mov	r8,r12
}
80003ef2:	10 9c       	mov	r12,r8
80003ef4:	2f cd       	sub	sp,-16
80003ef6:	e3 cd 80 80 	ldm	sp++,r7,pc
80003efa:	00 00       	add	r0,r0
80003efc:	80 00       	ld.sh	r0,r0[0x0]
80003efe:	3f 00       	mov	r0,-16

80003f00 <flashc_memset32>:


volatile void *flashc_memset32(volatile void *dst, uint32_t src, size_t nbytes, bool erase)
{
80003f00:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80003f04:	1a 97       	mov	r7,sp
80003f06:	20 6d       	sub	sp,24
80003f08:	ef 4c ff fc 	st.w	r7[-4],r12
80003f0c:	ef 4b ff f8 	st.w	r7[-8],r11
80003f10:	ef 4a ff f4 	st.w	r7[-12],r10
80003f14:	12 98       	mov	r8,r9
80003f16:	ef 68 ff f0 	st.b	r7[-16],r8
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
80003f1a:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80003f1e:	ee f0 ff f8 	ld.w	r0,r7[-8]
80003f22:	30 01       	mov	r1,0
80003f24:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003f28:	ef 49 ff ec 	st.w	r7[-20],r9
80003f2c:	30 09       	mov	r9,0
80003f2e:	ef 49 ff e8 	st.w	r7[-24],r9
80003f32:	ee f3 ff ec 	ld.w	r3,r7[-20]
80003f36:	a1 63       	lsl	r3,0x0
80003f38:	30 02       	mov	r2,0
80003f3a:	e1 e2 10 0a 	or	r10,r0,r2
80003f3e:	e3 e3 10 0b 	or	r11,r1,r3
80003f42:	ee f9 ff f4 	ld.w	r9,r7[-12]
80003f46:	ee fc ff fc 	ld.w	r12,r7[-4]
80003f4a:	f0 1f 00 04 	mcall	80003f58 <flashc_memset32+0x58>
80003f4e:	18 98       	mov	r8,r12
}
80003f50:	10 9c       	mov	r12,r8
80003f52:	2f ad       	sub	sp,-24
80003f54:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80003f58:	80 00       	ld.sh	r0,r0[0x0]
80003f5a:	3f 5c       	mov	r12,-11

80003f5c <flashc_memset64>:


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
{
80003f5c:	eb cd 40 80 	pushm	r7,lr
80003f60:	1a 97       	mov	r7,sp
80003f62:	21 bd       	sub	sp,108
80003f64:	ef 4c ff a4 	st.w	r7[-92],r12
80003f68:	ee eb ff 9c 	st.d	r7[-100],r10
80003f6c:	ef 49 ff 98 	st.w	r7[-104],r9
80003f70:	ef 68 ff 94 	st.b	r7[-108],r8
	// Use aggregated pointers to have several alignments available for a same address.
	UnionCVPtr flash_array_end;
	UnionVPtr dest;
	Union64 source = {0};
80003f74:	30 08       	mov	r8,0
80003f76:	30 09       	mov	r9,0
80003f78:	ee e9 ff d8 	st.d	r7[-40],r8
	StructCVPtr dest_end;
	UnionCVPtr flash_page_source_end;
	bool incomplete_flash_page_end;
	Union64 flash_dword;
	UnionVPtr tmp;
	unsigned int error_status = 0;
80003f7c:	30 08       	mov	r8,0
80003f7e:	ef 48 ff ec 	st.w	r7[-20],r8
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
80003f82:	f0 1f 00 fa 	mcall	80004368 <flashc_memset64+0x40c>
80003f86:	18 99       	mov	r9,r12
80003f88:	fc 18 80 00 	movh	r8,0x8000
80003f8c:	f2 08 00 08 	add	r8,r9,r8
80003f90:	ef 48 ff e4 	st.w	r7[-28],r8
	dest.u8ptr = dst;
80003f94:	ee f8 ff a4 	ld.w	r8,r7[-92]
80003f98:	ef 48 ff e0 	st.w	r7[-32],r8
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
80003f9c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003fa0:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80003fa4:	20 18       	sub	r8,1
80003fa6:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80003faa:	ef 48 ff f0 	st.w	r7[-16],r8
80003fae:	c1 f8       	rjmp	80003fec <flashc_memset64+0x90>
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
		source.u8[i] = src;
80003fb0:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003fb4:	ef 38 ff a3 	ld.ub	r8,r7[-93]
80003fb8:	ee 09 00 09 	add	r9,r7,r9
80003fbc:	f3 68 ff d8 	st.b	r9[-40],r8
		src >>= 8;
80003fc0:	ee f8 ff 9c 	ld.w	r8,r7[-100]
80003fc4:	b9 68       	lsl	r8,0x18
80003fc6:	ee f9 ff a0 	ld.w	r9,r7[-96]
80003fca:	a9 89       	lsr	r9,0x8
80003fcc:	f3 e8 10 08 	or	r8,r9,r8
80003fd0:	ef 48 ff a0 	st.w	r7[-96],r8
80003fd4:	ee f8 ff 9c 	ld.w	r8,r7[-100]
80003fd8:	a9 88       	lsr	r8,0x8
80003fda:	ef 48 ff 9c 	st.w	r7[-100],r8

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
80003fde:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003fe2:	20 18       	sub	r8,1
80003fe4:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80003fe8:	ef 48 ff f0 	st.w	r7[-16],r8
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
80003fec:	ee e8 ff 9c 	ld.d	r8,r7[-100]
80003ff0:	58 08       	cp.w	r8,0
80003ff2:	5c 29       	cpc	r9
80003ff4:	cd e1       	brne	80003fb0 <flashc_memset64+0x54>
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
		source.u8[i] = src;
		src >>= 8;
	}
	dest_end.u8ptr = dest.u8ptr + nbytes;
80003ff6:	ee f9 ff e0 	ld.w	r9,r7[-32]
80003ffa:	ee f8 ff 98 	ld.w	r8,r7[-104]
80003ffe:	f2 08 00 08 	add	r8,r9,r8
80004002:	ef 48 ff d4 	st.w	r7[-44],r8

	// If destination is outside flash, go to next flash page if any.
	if (dest.u8ptr < AVR32_FLASH) {
80004006:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000400a:	e0 69 ff ff 	mov	r9,65535
8000400e:	ea 19 7f ff 	orh	r9,0x7fff
80004012:	12 38       	cp.w	r8,r9
80004014:	e0 8b 00 07 	brhi	80004022 <flashc_memset64+0xc6>
		dest.u8ptr = AVR32_FLASH;
80004018:	fc 18 80 00 	movh	r8,0x8000
8000401c:	ef 48 ff e0 	st.w	r7[-32],r8
80004020:	c1 58       	rjmp	8000404a <flashc_memset64+0xee>
	} else if (flash_array_end.u8ptr <= dest.u8ptr && dest.u8ptr < AVR32_FLASHC_USER_PAGE) {
80004022:	ee f9 ff e4 	ld.w	r9,r7[-28]
80004026:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000402a:	10 39       	cp.w	r9,r8
8000402c:	e0 8b 00 0f 	brhi	8000404a <flashc_memset64+0xee>
80004030:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004034:	e0 69 ff ff 	mov	r9,65535
80004038:	ea 19 80 7f 	orh	r9,0x807f
8000403c:	12 38       	cp.w	r8,r9
8000403e:	e0 8b 00 06 	brhi	8000404a <flashc_memset64+0xee>
		dest.u8ptr = AVR32_FLASHC_USER_PAGE;
80004042:	fc 18 80 80 	movh	r8,0x8080
80004046:	ef 48 ff e0 	st.w	r7[-32],r8
	}

	// If end of destination is outside flash, move it to the end of the previous flash page if any.
	if (dest_end.u8ptr > AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE) {
8000404a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000404e:	e0 69 02 00 	mov	r9,512
80004052:	ea 19 80 80 	orh	r9,0x8080
80004056:	12 38       	cp.w	r8,r9
80004058:	e0 88 00 09 	brls	8000406a <flashc_memset64+0x10e>
		dest_end.u8ptr = AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE;
8000405c:	e0 68 02 00 	mov	r8,512
80004060:	ea 18 80 80 	orh	r8,0x8080
80004064:	ef 48 ff d4 	st.w	r7[-44],r8
80004068:	c1 38       	rjmp	8000408e <flashc_memset64+0x132>
	} else if (AVR32_FLASHC_USER_PAGE >= dest_end.u8ptr && dest_end.u8ptr > flash_array_end.u8ptr) {
8000406a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000406e:	fc 19 80 80 	movh	r9,0x8080
80004072:	12 38       	cp.w	r8,r9
80004074:	e0 8b 00 0d 	brhi	8000408e <flashc_memset64+0x132>
80004078:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000407c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004080:	10 39       	cp.w	r9,r8
80004082:	e0 88 00 06 	brls	8000408e <flashc_memset64+0x132>
		dest_end.u8ptr = flash_array_end.u8ptr;
80004086:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000408a:	ef 48 ff d4 	st.w	r7[-44],r8
	}

	// Align each end of destination pointer with its natural boundary.
	dest_end.u16ptr = (uint16_t *)Align_down((uint32_t)dest_end.u8ptr, sizeof(uint16_t));
8000408e:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004092:	a1 c8       	cbr	r8,0x0
80004094:	ef 48 ff cc 	st.w	r7[-52],r8
	dest_end.u32ptr = (uint32_t *)Align_down((uint32_t)dest_end.u16ptr, sizeof(uint32_t));
80004098:	ee f8 ff cc 	ld.w	r8,r7[-52]
8000409c:	e0 18 ff fc 	andl	r8,0xfffc
800040a0:	ef 48 ff c4 	st.w	r7[-60],r8
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));
800040a4:	ee f8 ff c4 	ld.w	r8,r7[-60]
800040a8:	e0 18 ff f8 	andl	r8,0xfff8
800040ac:	ef 48 ff bc 	st.w	r7[-68],r8

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
800040b0:	c4 b9       	rjmp	80004346 <flashc_memset64+0x3ea>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
800040b2:	f0 1f 00 af 	mcall	8000436c <flashc_memset64+0x410>
		error_status |= flashc_error_status;
800040b6:	fe f8 02 ba 	ld.w	r8,pc[698]
800040ba:	70 08       	ld.w	r8,r8[0x0]
800040bc:	ee f9 ff ec 	ld.w	r9,r7[-20]
800040c0:	f3 e8 10 08 	or	r8,r9,r8
800040c4:	ef 48 ff ec 	st.w	r7[-20],r8

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
800040c8:	ee f8 ff bc 	ld.w	r8,r7[-68]
800040cc:	ef 48 ff f8 	st.w	r7[-8],r8
800040d0:	ee f8 ff e0 	ld.w	r8,r7[-32]
800040d4:	e0 18 fe 00 	andl	r8,0xfe00
800040d8:	f0 c8 fe 00 	sub	r8,r8,-512
800040dc:	ef 48 ff fc 	st.w	r7[-4],r8
800040e0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800040e4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800040e8:	f0 09 0d 48 	min	r8,r8,r9
800040ec:	ef 48 ff f4 	st.w	r7[-12],r8
800040f0:	ee f8 ff f4 	ld.w	r8,r7[-12]
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
800040f4:	ef 48 ff b4 	st.w	r7[-76],r8
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
				Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) + AVR32_FLASHC_PAGE_SIZE);

		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
800040f8:	ee f8 ff e0 	ld.w	r8,r7[-32]
800040fc:	10 9a       	mov	r10,r8
800040fe:	e0 1a fe 00 	andl	r10,0xfe00
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));
80004102:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004106:	10 99       	mov	r9,r8
80004108:	e0 19 fe 00 	andl	r9,0xfe00
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
				Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) + AVR32_FLASHC_PAGE_SIZE);

		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
8000410c:	30 18       	mov	r8,1
8000410e:	12 3a       	cp.w	r10,r9
80004110:	c0 22       	brcc	80004114 <flashc_memset64+0x1b8>
80004112:	30 08       	mov	r8,0
80004114:	ef 68 ff eb 	st.b	r7[-21],r8
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
80004118:	ee e8 ff d8 	ld.d	r8,r7[-40]
8000411c:	ee e9 ff ac 	st.d	r7[-84],r8

		// If destination does not point to the beginning of the current flash page...
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
80004120:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004124:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80004128:	c5 b0       	breq	800041de <flashc_memset64+0x282>
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
8000412a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000412e:	e0 18 fe 00 	andl	r8,0xfe00
80004132:	ef 48 ff a8 	st.w	r7[-88],r8
80004136:	c0 e8       	rjmp	80004152 <flashc_memset64+0x1f6>
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
					tmp.u64ptr++) {
				*tmp.u64ptr = *tmp.u64ptr;
80004138:	ee fa ff a8 	ld.w	r10,r7[-88]
8000413c:	ee f8 ff a8 	ld.w	r8,r7[-88]
80004140:	f0 e8 00 00 	ld.d	r8,r8[0]
80004144:	f4 e9 00 00 	st.d	r10[0],r8
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
					tmp.u64ptr++) {
80004148:	ee f8 ff a8 	ld.w	r8,r7[-88]
8000414c:	2f 88       	sub	r8,-8
8000414e:	ef 48 ff a8 	st.w	r7[-88],r8
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
80004152:	ee f9 ff a8 	ld.w	r9,r7[-88]
80004156:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000415a:	e0 18 ff f8 	andl	r8,0xfff8
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
8000415e:	10 39       	cp.w	r9,r8
80004160:	ce c3       	brcs	80004138 <flashc_memset64+0x1dc>
					tmp.u64ptr++) {
				*tmp.u64ptr = *tmp.u64ptr;
			}

			// If destination is not 64-bit aligned...
			if (!Test_align((uint32_t)dest.u8ptr, sizeof(uint64_t))) {
80004162:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004166:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
8000416a:	c3 a0       	breq	800041de <flashc_memset64+0x282>
				// Fill the beginning of the flash double-word buffer with the current
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
8000416c:	30 08       	mov	r8,0
8000416e:	ef 48 ff f0 	st.w	r7[-16],r8
80004172:	c1 38       	rjmp	80004198 <flashc_memset64+0x23c>
					flash_dword.u8[i] = *tmp.u8ptr++;
80004174:	ee fa ff f0 	ld.w	r10,r7[-16]
80004178:	ee f8 ff a8 	ld.w	r8,r7[-88]
8000417c:	11 89       	ld.ub	r9,r8[0x0]
8000417e:	5c 59       	castu.b	r9
80004180:	ee 0a 00 0a 	add	r10,r7,r10
80004184:	f5 69 ff ac 	st.b	r10[-84],r9
80004188:	2f f8       	sub	r8,-1
8000418a:	ef 48 ff a8 	st.w	r7[-88],r8
				// Fill the beginning of the flash double-word buffer with the current
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
8000418e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004192:	2f f8       	sub	r8,-1
80004194:	ef 48 ff f0 	st.w	r7[-16],r8
80004198:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000419c:	f3 d8 c0 03 	bfextu	r9,r8,0x0,0x3
800041a0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800041a4:	10 39       	cp.w	r9,r8
800041a6:	fe 9b ff e7 	brhi	80004174 <flashc_memset64+0x218>
					flash_dword.u8[i] = *tmp.u8ptr++;
				}

				// Align the destination pointer with its 64-bit boundary.
				dest.u64ptr = (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
800041aa:	ee f8 ff e0 	ld.w	r8,r7[-32]
800041ae:	e0 18 ff f8 	andl	r8,0xfff8
800041b2:	ef 48 ff e0 	st.w	r7[-32],r8

				// If the current destination double-word is not the last one...
				if (dest.u64ptr < dest_end.u64ptr) {
800041b6:	ee f9 ff e0 	ld.w	r9,r7[-32]
800041ba:	ee f8 ff bc 	ld.w	r8,r7[-68]
800041be:	10 39       	cp.w	r9,r8
800041c0:	c0 f2       	brcc	800041de <flashc_memset64+0x282>
					// Write the flash double-word buffer to the page buffer and reinitialize it.
					*dest.u64ptr++ = flash_dword.u64;
800041c2:	ee fa ff e0 	ld.w	r10,r7[-32]
800041c6:	ee e8 ff ac 	ld.d	r8,r7[-84]
800041ca:	f4 e9 00 00 	st.d	r10[0],r8
800041ce:	f4 c8 ff f8 	sub	r8,r10,-8
800041d2:	ef 48 ff e0 	st.w	r7[-32],r8
					flash_dword.u64 = source.u64;
800041d6:	ee e8 ff d8 	ld.d	r8,r7[-40]
800041da:	ee e9 ff ac 	st.d	r7[-84],r8
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
800041de:	ee f8 ff b4 	ld.w	r8,r7[-76]
800041e2:	10 99       	mov	r9,r8
800041e4:	ee f8 ff e0 	ld.w	r8,r7[-32]
800041e8:	f2 08 01 08 	sub	r8,r9,r8
800041ec:	a3 58       	asr	r8,0x3
800041ee:	ef 48 ff f0 	st.w	r7[-16],r8
800041f2:	c1 08       	rjmp	80004212 <flashc_memset64+0x2b6>
			*dest.u64ptr++ = source.u64;
800041f4:	ee fa ff e0 	ld.w	r10,r7[-32]
800041f8:	ee e8 ff d8 	ld.d	r8,r7[-40]
800041fc:	f4 e9 00 00 	st.d	r10[0],r8
80004200:	f4 c8 ff f8 	sub	r8,r10,-8
80004204:	ef 48 ff e0 	st.w	r7[-32],r8
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
80004208:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000420c:	20 18       	sub	r8,1
8000420e:	ef 48 ff f0 	st.w	r7[-16],r8
80004212:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004216:	58 08       	cp.w	r8,0
80004218:	ce e1       	brne	800041f4 <flashc_memset64+0x298>
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
8000421a:	ef 39 ff eb 	ld.ub	r9,r7[-21]
8000421e:	30 08       	mov	r8,0
80004220:	f0 09 18 00 	cp.b	r9,r8
80004224:	c4 70       	breq	800042b2 <flashc_memset64+0x356>
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			{
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;
80004226:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000422a:	ef 48 ff a8 	st.w	r7[-88],r8

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
8000422e:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004232:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80004236:	c3 80       	breq	800042a6 <flashc_memset64+0x34a>
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
80004238:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000423c:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80004240:	ef 48 ff f0 	st.w	r7[-16],r8
80004244:	c1 38       	rjmp	8000426a <flashc_memset64+0x30e>
						flash_dword.u8[i] = *tmp.u8ptr++;
80004246:	ee fa ff f0 	ld.w	r10,r7[-16]
8000424a:	ee f8 ff a8 	ld.w	r8,r7[-88]
8000424e:	11 89       	ld.ub	r9,r8[0x0]
80004250:	5c 59       	castu.b	r9
80004252:	ee 0a 00 0a 	add	r10,r7,r10
80004256:	f5 69 ff ac 	st.b	r10[-84],r9
8000425a:	2f f8       	sub	r8,-1
8000425c:	ef 48 ff a8 	st.w	r7[-88],r8
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
80004260:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004264:	2f f8       	sub	r8,-1
80004266:	ef 48 ff f0 	st.w	r7[-16],r8
8000426a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000426e:	58 78       	cp.w	r8,7
80004270:	fe 98 ff eb 	brls	80004246 <flashc_memset64+0x2ea>
						flash_dword.u8[i] = *tmp.u8ptr++;

					// Write the flash double-word buffer to the page buffer.
					*dest.u64ptr++ = flash_dword.u64;
80004274:	ee fa ff e0 	ld.w	r10,r7[-32]
80004278:	ee e8 ff ac 	ld.d	r8,r7[-84]
8000427c:	f4 e9 00 00 	st.d	r10[0],r8
80004280:	f4 c8 ff f8 	sub	r8,r10,-8
80004284:	ef 48 ff e0 	st.w	r7[-32],r8
				}

				// Fill the end of the page buffer with the current flash page data.
				for (; !Test_align((uint32_t)tmp.u64ptr, AVR32_FLASHC_PAGE_SIZE); tmp.u64ptr++) {
80004288:	c1 08       	rjmp	800042a8 <flashc_memset64+0x34c>
					*tmp.u64ptr = *tmp.u64ptr;
8000428a:	ee fa ff a8 	ld.w	r10,r7[-88]
8000428e:	ee f8 ff a8 	ld.w	r8,r7[-88]
80004292:	f0 e8 00 00 	ld.d	r8,r8[0]
80004296:	f4 e9 00 00 	st.d	r10[0],r8
					// Write the flash double-word buffer to the page buffer.
					*dest.u64ptr++ = flash_dword.u64;
				}

				// Fill the end of the page buffer with the current flash page data.
				for (; !Test_align((uint32_t)tmp.u64ptr, AVR32_FLASHC_PAGE_SIZE); tmp.u64ptr++) {
8000429a:	ee f8 ff a8 	ld.w	r8,r7[-88]
8000429e:	2f 88       	sub	r8,-8
800042a0:	ef 48 ff a8 	st.w	r7[-88],r8
800042a4:	c0 28       	rjmp	800042a8 <flashc_memset64+0x34c>
800042a6:	d7 03       	nop
800042a8:	ee f8 ff a8 	ld.w	r8,r7[-88]
800042ac:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
800042b0:	ce d1       	brne	8000428a <flashc_memset64+0x32e>
				}
			}
		}

		// If the current flash page is in the flash array...
		if (dest.u8ptr <= AVR32_FLASHC_USER_PAGE) {
800042b2:	ee f8 ff e0 	ld.w	r8,r7[-32]
800042b6:	fc 19 80 80 	movh	r9,0x8080
800042ba:	12 38       	cp.w	r8,r9
800042bc:	e0 8b 00 2a 	brhi	80004310 <flashc_memset64+0x3b4>
			// Erase the current page if requested and write it from the page buffer.
			if (erase) {
800042c0:	ef 39 ff 94 	ld.ub	r9,r7[-108]
800042c4:	30 08       	mov	r8,0
800042c6:	f0 09 18 00 	cp.b	r9,r8
800042ca:	c0 d0       	breq	800042e4 <flashc_memset64+0x388>
				flashc_erase_page(-1, false);
800042cc:	30 0b       	mov	r11,0
800042ce:	3f fc       	mov	r12,-1
800042d0:	f0 1f 00 29 	mcall	80004374 <flashc_memset64+0x418>
				error_status |= flashc_error_status;
800042d4:	4a 78       	lddpc	r8,80004370 <flashc_memset64+0x414>
800042d6:	70 08       	ld.w	r8,r8[0x0]
800042d8:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042dc:	f3 e8 10 08 	or	r8,r9,r8
800042e0:	ef 48 ff ec 	st.w	r7[-20],r8
			}
			flashc_write_page(-1);
800042e4:	3f fc       	mov	r12,-1
800042e6:	f0 1f 00 25 	mcall	80004378 <flashc_memset64+0x41c>
			error_status |= flashc_error_status;
800042ea:	4a 28       	lddpc	r8,80004370 <flashc_memset64+0x414>
800042ec:	70 08       	ld.w	r8,r8[0x0]
800042ee:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042f2:	f3 e8 10 08 	or	r8,r9,r8
800042f6:	ef 48 ff ec 	st.w	r7[-20],r8

			// If the end of the flash array is reached, go to the User page.
			if (dest.u8ptr >= flash_array_end.u8ptr) {
800042fa:	ee f9 ff e0 	ld.w	r9,r7[-32]
800042fe:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004302:	10 39       	cp.w	r9,r8
80004304:	c2 13       	brcs	80004346 <flashc_memset64+0x3ea>
				dest.u8ptr = AVR32_FLASHC_USER_PAGE;
80004306:	fc 18 80 80 	movh	r8,0x8080
8000430a:	ef 48 ff e0 	st.w	r7[-32],r8
8000430e:	c1 c8       	rjmp	80004346 <flashc_memset64+0x3ea>
			}
		} else {
			// Erase the User page if requested and write it from the page buffer.
			if (erase) {
80004310:	ef 39 ff 94 	ld.ub	r9,r7[-108]
80004314:	30 08       	mov	r8,0
80004316:	f0 09 18 00 	cp.b	r9,r8
8000431a:	c0 c0       	breq	80004332 <flashc_memset64+0x3d6>
				flashc_erase_user_page(false);
8000431c:	30 0c       	mov	r12,0
8000431e:	f0 1f 00 18 	mcall	8000437c <flashc_memset64+0x420>
				error_status |= flashc_error_status;
80004322:	49 48       	lddpc	r8,80004370 <flashc_memset64+0x414>
80004324:	70 08       	ld.w	r8,r8[0x0]
80004326:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000432a:	f3 e8 10 08 	or	r8,r9,r8
8000432e:	ef 48 ff ec 	st.w	r7[-20],r8
			}
			flashc_write_user_page();
80004332:	f0 1f 00 14 	mcall	80004380 <flashc_memset64+0x424>
			error_status |= flashc_error_status;
80004336:	48 f8       	lddpc	r8,80004370 <flashc_memset64+0x414>
80004338:	70 08       	ld.w	r8,r8[0x0]
8000433a:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000433e:	f3 e8 10 08 	or	r8,r9,r8
80004342:	ef 48 ff ec 	st.w	r7[-20],r8
	dest_end.u16ptr = (uint16_t *)Align_down((uint32_t)dest_end.u8ptr, sizeof(uint16_t));
	dest_end.u32ptr = (uint32_t *)Align_down((uint32_t)dest_end.u16ptr, sizeof(uint32_t));
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
80004346:	ee f9 ff e0 	ld.w	r9,r7[-32]
8000434a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000434e:	10 39       	cp.w	r9,r8
80004350:	fe 93 fe b1 	brlo	800040b2 <flashc_memset64+0x156>
			error_status |= flashc_error_status;
		}
	}

	// Update the FLASHC error status.
	flashc_error_status = error_status;
80004354:	48 78       	lddpc	r8,80004370 <flashc_memset64+0x414>
80004356:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000435a:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memset function does.
	return dst;
8000435c:	ee f8 ff a4 	ld.w	r8,r7[-92]
}
80004360:	10 9c       	mov	r12,r8
80004362:	2e 5d       	sub	sp,-108
80004364:	e3 cd 80 80 	ldm	sp++,r7,pc
80004368:	80 00       	ld.sh	r0,r0[0x0]
8000436a:	3b f0       	mov	r0,-65
8000436c:	80 00       	ld.sh	r0,r0[0x0]
8000436e:	3d 04       	mov	r4,-48
80004370:	00 00       	add	r0,r0
80004372:	05 bc       	ld.ub	r12,r2[0x3]
80004374:	80 00       	ld.sh	r0,r0[0x0]
80004376:	3d 64       	mov	r4,-42
80004378:	80 00       	ld.sh	r0,r0[0x0]
8000437a:	3d cc       	mov	r12,-36
8000437c:	80 00       	ld.sh	r0,r0[0x0]
8000437e:	3e 10       	mov	r0,-31
80004380:	80 00       	ld.sh	r0,r0[0x0]
80004382:	3e 4c       	mov	r12,-28

80004384 <flashc_memcpy>:


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80004384:	eb cd 40 80 	pushm	r7,lr
80004388:	1a 97       	mov	r7,sp
8000438a:	20 bd       	sub	sp,44
8000438c:	ef 4c ff e0 	st.w	r7[-32],r12
80004390:	ef 4b ff dc 	st.w	r7[-36],r11
80004394:	ef 4a ff d8 	st.w	r7[-40],r10
80004398:	12 98       	mov	r8,r9
8000439a:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
8000439e:	30 08       	mov	r8,0
800043a0:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
800043a4:	ee f8 ff e0 	ld.w	r8,r7[-32]
800043a8:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
800043ac:	ee f8 ff dc 	ld.w	r8,r7[-36]
800043b0:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashc_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHC_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;
800043b4:	ee f9 ff e0 	ld.w	r9,r7[-32]
800043b8:	30 18       	mov	r8,1
800043ba:	e0 6a ff ff 	mov	r10,65535
800043be:	ea 1a 80 7f 	orh	r10,0x807f
800043c2:	14 39       	cp.w	r9,r10
800043c4:	e0 8b 00 03 	brhi	800043ca <flashc_memcpy+0x46>
800043c8:	30 08       	mov	r8,0
800043ca:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));
800043ce:	ee f9 ff f8 	ld.w	r9,r7[-8]
800043d2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043d6:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
800043da:	f2 08 01 08 	sub	r8,r9,r8
800043de:	ef 48 ff f4 	st.w	r7[-12],r8

	while (nbytes) {
800043e2:	c9 18       	rjmp	80004504 <flashc_memcpy+0x180>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
800043e4:	f0 1f 00 50 	mcall	80004524 <flashc_memcpy+0x1a0>
		error_status |= flashc_error_status;
800043e8:	4d 08       	lddpc	r8,80004528 <flashc_memcpy+0x1a4>
800043ea:	70 08       	ld.w	r8,r8[0x0]
800043ec:	ee f9 ff f0 	ld.w	r9,r7[-16]
800043f0:	f3 e8 10 08 	or	r8,r9,r8
800043f4:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
800043f8:	30 08       	mov	r8,0
800043fa:	ef 58 ff ec 	st.h	r7[-20],r8
800043fe:	c4 b8       	rjmp	80004494 <flashc_memcpy+0x110>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80004400:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004404:	f0 e8 00 00 	ld.d	r8,r8[0]
80004408:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
8000440c:	30 08       	mov	r8,0
8000440e:	ef 68 ff ee 	st.b	r7[-18],r8
80004412:	c2 d8       	rjmp	8000446c <flashc_memcpy+0xe8>
				if (nbytes && (flash_add == dest_add)) {
80004414:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004418:	58 08       	cp.w	r8,0
8000441a:	c1 f0       	breq	80004458 <flashc_memcpy+0xd4>
8000441c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004420:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004424:	10 39       	cp.w	r9,r8
80004426:	c1 91       	brne	80004458 <flashc_memcpy+0xd4>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80004428:	ef 39 ff ee 	ld.ub	r9,r7[-18]
8000442c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004430:	11 88       	ld.ub	r8,r8[0x0]
80004432:	ee 09 00 09 	add	r9,r7,r9
80004436:	f3 68 ff e4 	st.b	r9[-28],r8
8000443a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000443e:	2f f8       	sub	r8,-1
80004440:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
80004444:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004448:	2f f8       	sub	r8,-1
8000444a:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
8000444e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004452:	20 18       	sub	r8,1
80004454:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
80004458:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000445c:	2f f8       	sub	r8,-1
8000445e:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80004462:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80004466:	2f f8       	sub	r8,-1
80004468:	ef 68 ff ee 	st.b	r7[-18],r8
8000446c:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80004470:	30 78       	mov	r8,7
80004472:	f0 09 18 00 	cp.b	r9,r8
80004476:	fe 98 ff cf 	brls	80004414 <flashc_memcpy+0x90>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
8000447a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000447e:	20 88       	sub	r8,8
80004480:	10 9a       	mov	r10,r8
80004482:	ee e8 ff e4 	ld.d	r8,r7[-28]
80004486:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
8000448a:	ef 08 ff ec 	ld.sh	r8,r7[-20]
8000448e:	2f 88       	sub	r8,-8
80004490:	ef 58 ff ec 	st.h	r7[-20],r8
80004494:	ef 09 ff ec 	ld.sh	r9,r7[-20]
80004498:	e0 68 01 ff 	mov	r8,511
8000449c:	f0 09 19 00 	cp.h	r9,r8
800044a0:	fe 98 ff b0 	brls	80004400 <flashc_memcpy+0x7c>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
800044a4:	ef 39 ff d4 	ld.ub	r9,r7[-44]
800044a8:	30 08       	mov	r8,0
800044aa:	f0 09 18 00 	cp.b	r9,r8
800044ae:	c1 70       	breq	800044dc <flashc_memcpy+0x158>
			(b_user_page)? flashc_erase_user_page(false) : flashc_erase_page(-1, false);
800044b0:	ef 39 ff ef 	ld.ub	r9,r7[-17]
800044b4:	30 08       	mov	r8,0
800044b6:	f0 09 18 00 	cp.b	r9,r8
800044ba:	c0 50       	breq	800044c4 <flashc_memcpy+0x140>
800044bc:	30 0c       	mov	r12,0
800044be:	f0 1f 00 1c 	mcall	8000452c <flashc_memcpy+0x1a8>
800044c2:	c0 58       	rjmp	800044cc <flashc_memcpy+0x148>
800044c4:	30 0b       	mov	r11,0
800044c6:	3f fc       	mov	r12,-1
800044c8:	f0 1f 00 1a 	mcall	80004530 <flashc_memcpy+0x1ac>
			error_status |= flashc_error_status;
800044cc:	49 78       	lddpc	r8,80004528 <flashc_memcpy+0x1a4>
800044ce:	70 08       	ld.w	r8,r8[0x0]
800044d0:	ee f9 ff f0 	ld.w	r9,r7[-16]
800044d4:	f3 e8 10 08 	or	r8,r9,r8
800044d8:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashc_write_user_page() : flashc_write_page(-1);
800044dc:	ef 39 ff ef 	ld.ub	r9,r7[-17]
800044e0:	30 08       	mov	r8,0
800044e2:	f0 09 18 00 	cp.b	r9,r8
800044e6:	c0 40       	breq	800044ee <flashc_memcpy+0x16a>
800044e8:	f0 1f 00 13 	mcall	80004534 <flashc_memcpy+0x1b0>
800044ec:	c0 48       	rjmp	800044f4 <flashc_memcpy+0x170>
800044ee:	3f fc       	mov	r12,-1
800044f0:	f0 1f 00 12 	mcall	80004538 <flashc_memcpy+0x1b4>
		error_status |= flashc_error_status;
800044f4:	48 d8       	lddpc	r8,80004528 <flashc_memcpy+0x1a4>
800044f6:	70 08       	ld.w	r8,r8[0x0]
800044f8:	ee f9 ff f0 	ld.w	r9,r7[-16]
800044fc:	f3 e8 10 08 	or	r8,r9,r8
80004500:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));

	while (nbytes) {
80004504:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004508:	58 08       	cp.w	r8,0
8000450a:	fe 91 ff 6d 	brne	800043e4 <flashc_memcpy+0x60>
		// Write the page
		(b_user_page)? flashc_write_user_page() : flashc_write_page(-1);
		error_status |= flashc_error_status;
	}
	// Update the FLASHC error status.
	flashc_error_status = error_status;
8000450e:	48 78       	lddpc	r8,80004528 <flashc_memcpy+0x1a4>
80004510:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004514:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80004516:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
8000451a:	10 9c       	mov	r12,r8
8000451c:	2f 5d       	sub	sp,-44
8000451e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004522:	00 00       	add	r0,r0
80004524:	80 00       	ld.sh	r0,r0[0x0]
80004526:	3d 04       	mov	r4,-48
80004528:	00 00       	add	r0,r0
8000452a:	05 bc       	ld.ub	r12,r2[0x3]
8000452c:	80 00       	ld.sh	r0,r0[0x0]
8000452e:	3e 10       	mov	r0,-31
80004530:	80 00       	ld.sh	r0,r0[0x0]
80004532:	3d 64       	mov	r4,-42
80004534:	80 00       	ld.sh	r0,r0[0x0]
80004536:	3e 4c       	mov	r12,-28
80004538:	80 00       	ld.sh	r0,r0[0x0]
8000453a:	3d cc       	mov	r12,-36

8000453c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000453c:	eb cd 40 80 	pushm	r7,lr
80004540:	1a 97       	mov	r7,sp
80004542:	20 4d       	sub	sp,16
80004544:	ef 4c ff f4 	st.w	r7[-12],r12
80004548:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
8000454c:	30 08       	mov	r8,0
8000454e:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
80004552:	30 08       	mov	r8,0
80004554:	ef 48 ff fc 	st.w	r7[-4],r8
80004558:	c1 c8       	rjmp	80004590 <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000455a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000455e:	70 19       	ld.w	r9,r8[0x4]
80004560:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004564:	70 08       	ld.w	r8,r8[0x0]
80004566:	12 9b       	mov	r11,r9
80004568:	10 9c       	mov	r12,r8
8000456a:	f0 1f 00 10 	mcall	800045a8 <gpio_enable_module+0x6c>
8000456e:	18 98       	mov	r8,r12
80004570:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004574:	f3 e8 10 08 	or	r8,r9,r8
80004578:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
8000457c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004580:	2f 88       	sub	r8,-8
80004582:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80004586:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000458a:	2f f8       	sub	r8,-1
8000458c:	ef 48 ff fc 	st.w	r7[-4],r8
80004590:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004594:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004598:	10 39       	cp.w	r9,r8
8000459a:	ce 03       	brcs	8000455a <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
8000459c:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
800045a0:	10 9c       	mov	r12,r8
800045a2:	2f cd       	sub	sp,-16
800045a4:	e3 cd 80 80 	ldm	sp++,r7,pc
800045a8:	80 00       	ld.sh	r0,r0[0x0]
800045aa:	45 ac       	lddsp	r12,sp[0x168]

800045ac <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
800045ac:	eb cd 40 80 	pushm	r7,lr
800045b0:	1a 97       	mov	r7,sp
800045b2:	20 3d       	sub	sp,12
800045b4:	ef 4c ff f8 	st.w	r7[-8],r12
800045b8:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800045bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800045c0:	a5 98       	lsr	r8,0x5
800045c2:	a9 78       	lsl	r8,0x9
800045c4:	e0 28 e0 00 	sub	r8,57344
800045c8:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
800045cc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800045d0:	58 78       	cp.w	r8,7
800045d2:	e0 8b 01 16 	brhi	800047fe <gpio_enable_module_pin+0x252>
800045d6:	fe f9 02 4e 	ld.w	r9,pc[590]
800045da:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800045de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800045e2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800045e6:	30 19       	mov	r9,1
800045e8:	f2 08 09 48 	lsl	r8,r9,r8
800045ec:	10 99       	mov	r9,r8
800045ee:	ee f8 ff fc 	ld.w	r8,r7[-4]
800045f2:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800045f4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800045f8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800045fc:	30 19       	mov	r9,1
800045fe:	f2 08 09 48 	lsl	r8,r9,r8
80004602:	10 99       	mov	r9,r8
80004604:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004608:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000460a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000460e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004612:	30 19       	mov	r9,1
80004614:	f2 08 09 48 	lsl	r8,r9,r8
80004618:	10 99       	mov	r9,r8
8000461a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000461e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80004620:	cf 18       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80004622:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004626:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000462a:	30 19       	mov	r9,1
8000462c:	f2 08 09 48 	lsl	r8,r9,r8
80004630:	10 99       	mov	r9,r8
80004632:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004636:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004638:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000463c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004640:	30 19       	mov	r9,1
80004642:	f2 08 09 48 	lsl	r8,r9,r8
80004646:	10 99       	mov	r9,r8
80004648:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000464c:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000464e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004652:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004656:	30 19       	mov	r9,1
80004658:	f2 08 09 48 	lsl	r8,r9,r8
8000465c:	10 99       	mov	r9,r8
8000465e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004662:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80004664:	cc f8       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80004666:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000466a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000466e:	30 19       	mov	r9,1
80004670:	f2 08 09 48 	lsl	r8,r9,r8
80004674:	10 99       	mov	r9,r8
80004676:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000467a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000467c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004680:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004684:	30 19       	mov	r9,1
80004686:	f2 08 09 48 	lsl	r8,r9,r8
8000468a:	10 99       	mov	r9,r8
8000468c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004690:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80004692:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004696:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000469a:	30 19       	mov	r9,1
8000469c:	f2 08 09 48 	lsl	r8,r9,r8
800046a0:	10 99       	mov	r9,r8
800046a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046a6:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800046a8:	ca d8       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800046aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800046ae:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800046b2:	30 19       	mov	r9,1
800046b4:	f2 08 09 48 	lsl	r8,r9,r8
800046b8:	10 99       	mov	r9,r8
800046ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046be:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800046c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800046c4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800046c8:	30 19       	mov	r9,1
800046ca:	f2 08 09 48 	lsl	r8,r9,r8
800046ce:	10 99       	mov	r9,r8
800046d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046d4:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800046d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800046da:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800046de:	30 19       	mov	r9,1
800046e0:	f2 08 09 48 	lsl	r8,r9,r8
800046e4:	10 99       	mov	r9,r8
800046e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046ea:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800046ec:	c8 b8       	rjmp	80004802 <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800046ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800046f2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800046f6:	30 19       	mov	r9,1
800046f8:	f2 08 09 48 	lsl	r8,r9,r8
800046fc:	10 99       	mov	r9,r8
800046fe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004702:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004704:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004708:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000470c:	30 19       	mov	r9,1
8000470e:	f2 08 09 48 	lsl	r8,r9,r8
80004712:	10 99       	mov	r9,r8
80004714:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004718:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000471a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000471e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004722:	30 19       	mov	r9,1
80004724:	f2 08 09 48 	lsl	r8,r9,r8
80004728:	10 99       	mov	r9,r8
8000472a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000472e:	91 d9       	st.w	r8[0x34],r9
		break;
80004730:	c6 98       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80004732:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004736:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000473a:	30 19       	mov	r9,1
8000473c:	f2 08 09 48 	lsl	r8,r9,r8
80004740:	10 99       	mov	r9,r8
80004742:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004746:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004748:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000474c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004750:	30 19       	mov	r9,1
80004752:	f2 08 09 48 	lsl	r8,r9,r8
80004756:	10 99       	mov	r9,r8
80004758:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000475c:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000475e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004762:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004766:	30 19       	mov	r9,1
80004768:	f2 08 09 48 	lsl	r8,r9,r8
8000476c:	10 99       	mov	r9,r8
8000476e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004772:	91 d9       	st.w	r8[0x34],r9
		break;
80004774:	c4 78       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80004776:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000477a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000477e:	30 19       	mov	r9,1
80004780:	f2 08 09 48 	lsl	r8,r9,r8
80004784:	10 99       	mov	r9,r8
80004786:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000478a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000478c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004790:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004794:	30 19       	mov	r9,1
80004796:	f2 08 09 48 	lsl	r8,r9,r8
8000479a:	10 99       	mov	r9,r8
8000479c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047a0:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800047a2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047a6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047aa:	30 19       	mov	r9,1
800047ac:	f2 08 09 48 	lsl	r8,r9,r8
800047b0:	10 99       	mov	r9,r8
800047b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047b6:	91 d9       	st.w	r8[0x34],r9
		break;
800047b8:	c2 58       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800047ba:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047be:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047c2:	30 19       	mov	r9,1
800047c4:	f2 08 09 48 	lsl	r8,r9,r8
800047c8:	10 99       	mov	r9,r8
800047ca:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047ce:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800047d0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047d4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047d8:	30 19       	mov	r9,1
800047da:	f2 08 09 48 	lsl	r8,r9,r8
800047de:	10 99       	mov	r9,r8
800047e0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047e4:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800047e6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047ea:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047ee:	30 19       	mov	r9,1
800047f0:	f2 08 09 48 	lsl	r8,r9,r8
800047f4:	10 99       	mov	r9,r8
800047f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047fa:	91 d9       	st.w	r8[0x34],r9
		break;
800047fc:	c0 38       	rjmp	80004802 <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
800047fe:	30 18       	mov	r8,1
80004800:	c0 d8       	rjmp	8000481a <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80004802:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004806:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000480a:	30 19       	mov	r9,1
8000480c:	f2 08 09 48 	lsl	r8,r9,r8
80004810:	10 99       	mov	r9,r8
80004812:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004816:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80004818:	30 08       	mov	r8,0
}
8000481a:	10 9c       	mov	r12,r8
8000481c:	2f dd       	sub	sp,-12
8000481e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004822:	00 00       	add	r0,r0
80004824:	80 01       	ld.sh	r1,r0[0x0]
80004826:	14 40       	or	r0,r10

80004828 <gpio_configure_pin>:
 *
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
80004828:	eb cd 40 80 	pushm	r7,lr
8000482c:	1a 97       	mov	r7,sp
8000482e:	20 3d       	sub	sp,12
80004830:	ef 4c ff f8 	st.w	r7[-8],r12
80004834:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004838:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000483c:	a5 98       	lsr	r8,0x5
8000483e:	a9 78       	lsl	r8,0x9
80004840:	e0 28 e0 00 	sub	r8,57344
80004844:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Both pull-up and pull-down set means buskeeper */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_PULL_DOWN) {
80004848:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000484c:	e2 18 00 08 	andl	r8,0x8,COH
80004850:	c0 e0       	breq	8000486c <gpio_configure_pin+0x44>
		gpio_port->pders = 1 << (pin & 0x1F);
80004852:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004856:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000485a:	30 19       	mov	r9,1
8000485c:	f2 08 09 48 	lsl	r8,r9,r8
80004860:	10 99       	mov	r9,r8
80004862:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004866:	f1 49 00 84 	st.w	r8[132],r9
8000486a:	c0 d8       	rjmp	80004884 <gpio_configure_pin+0x5c>
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
8000486c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004870:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004874:	30 19       	mov	r9,1
80004876:	f2 08 09 48 	lsl	r8,r9,r8
8000487a:	10 99       	mov	r9,r8
8000487c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004880:	f1 49 00 88 	st.w	r8[136],r9
	}

#endif
	if (flags & GPIO_PULL_UP) {
80004884:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004888:	e2 18 00 04 	andl	r8,0x4,COH
8000488c:	c0 e0       	breq	800048a8 <gpio_configure_pin+0x80>
		gpio_port->puers = 1 << (pin & 0x1F);
8000488e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004892:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004896:	30 19       	mov	r9,1
80004898:	f2 08 09 48 	lsl	r8,r9,r8
8000489c:	10 99       	mov	r9,r8
8000489e:	ee f8 ff fc 	ld.w	r8,r7[-4]
800048a2:	f1 49 00 74 	st.w	r8[116],r9
800048a6:	c0 d8       	rjmp	800048c0 <gpio_configure_pin+0x98>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800048a8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048ac:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800048b0:	30 19       	mov	r9,1
800048b2:	f2 08 09 48 	lsl	r8,r9,r8
800048b6:	10 99       	mov	r9,r8
800048b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800048bc:	f1 49 00 78 	st.w	r8[120],r9
	}

	/* Enable open-drain mode if requested */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_OPEN_DRAIN) {
800048c0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800048c4:	e2 18 00 40 	andl	r8,0x40,COH
800048c8:	c0 e0       	breq	800048e4 <gpio_configure_pin+0xbc>
		gpio_port->odmers = 1 << (pin & 0x1F);
800048ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048ce:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800048d2:	30 19       	mov	r9,1
800048d4:	f2 08 09 48 	lsl	r8,r9,r8
800048d8:	10 99       	mov	r9,r8
800048da:	ee f8 ff fc 	ld.w	r8,r7[-4]
800048de:	f1 49 00 e4 	st.w	r8[228],r9
800048e2:	c0 d8       	rjmp	800048fc <gpio_configure_pin+0xd4>
	} else {
		gpio_port->odmerc = 1 << (pin & 0x1F);
800048e4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048e8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800048ec:	30 19       	mov	r9,1
800048ee:	f2 08 09 48 	lsl	r8,r9,r8
800048f2:	10 99       	mov	r9,r8
800048f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800048f8:	f1 49 00 e8 	st.w	r8[232],r9
#endif

#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	/* Select drive strength */
	if (flags & GPIO_DRIVE_LOW) {
800048fc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004900:	e2 18 00 10 	andl	r8,0x10,COH
80004904:	c0 e0       	breq	80004920 <gpio_configure_pin+0xf8>
		gpio_port->odcr0s = 1 << (pin & 0x1F);
80004906:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000490a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000490e:	30 19       	mov	r9,1
80004910:	f2 08 09 48 	lsl	r8,r9,r8
80004914:	10 99       	mov	r9,r8
80004916:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000491a:	f1 49 01 04 	st.w	r8[260],r9
8000491e:	c0 d8       	rjmp	80004938 <gpio_configure_pin+0x110>
	} else {
		gpio_port->odcr0c = 1 << (pin & 0x1F);
80004920:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004924:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004928:	30 19       	mov	r9,1
8000492a:	f2 08 09 48 	lsl	r8,r9,r8
8000492e:	10 99       	mov	r9,r8
80004930:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004934:	f1 49 01 08 	st.w	r8[264],r9
	}

	if (flags & GPIO_DRIVE_HIGH) {
80004938:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000493c:	e2 18 00 20 	andl	r8,0x20,COH
80004940:	c0 e0       	breq	8000495c <gpio_configure_pin+0x134>
		gpio_port->odcr1s = 1 << (pin & 0x1F);
80004942:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004946:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000494a:	30 19       	mov	r9,1
8000494c:	f2 08 09 48 	lsl	r8,r9,r8
80004950:	10 99       	mov	r9,r8
80004952:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004956:	f1 49 01 14 	st.w	r8[276],r9
8000495a:	c0 d8       	rjmp	80004974 <gpio_configure_pin+0x14c>
	} else {
		gpio_port->odcr1c = 1 << (pin & 0x1F);
8000495c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004960:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004964:	30 19       	mov	r9,1
80004966:	f2 08 09 48 	lsl	r8,r9,r8
8000496a:	10 99       	mov	r9,r8
8000496c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004970:	f1 49 01 18 	st.w	r8[280],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80004974:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004978:	e2 18 00 80 	andl	r8,0x80,COH
8000497c:	c5 a0       	breq	80004a30 <gpio_configure_pin+0x208>
		if (flags & GPIO_BOTHEDGES) {
8000497e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004982:	e2 18 01 80 	andl	r8,0x180,COH
80004986:	c1 a0       	breq	800049ba <gpio_configure_pin+0x192>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80004988:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000498c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004990:	30 19       	mov	r9,1
80004992:	f2 08 09 48 	lsl	r8,r9,r8
80004996:	10 99       	mov	r9,r8
80004998:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000499c:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800049a0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800049a4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800049a8:	30 19       	mov	r9,1
800049aa:	f2 08 09 48 	lsl	r8,r9,r8
800049ae:	10 99       	mov	r9,r8
800049b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800049b4:	f1 49 00 b8 	st.w	r8[184],r9
800049b8:	c3 c8       	rjmp	80004a30 <gpio_configure_pin+0x208>
		} else if (flags & GPIO_RISING) {
800049ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800049be:	e2 18 02 80 	andl	r8,0x280,COH
800049c2:	c1 a0       	breq	800049f6 <gpio_configure_pin+0x1ce>
			gpio_port->imr0s = 1 << (pin & 0x1F);
800049c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800049c8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800049cc:	30 19       	mov	r9,1
800049ce:	f2 08 09 48 	lsl	r8,r9,r8
800049d2:	10 99       	mov	r9,r8
800049d4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800049d8:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800049dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800049e0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800049e4:	30 19       	mov	r9,1
800049e6:	f2 08 09 48 	lsl	r8,r9,r8
800049ea:	10 99       	mov	r9,r8
800049ec:	ee f8 ff fc 	ld.w	r8,r7[-4]
800049f0:	f1 49 00 b8 	st.w	r8[184],r9
800049f4:	c1 e8       	rjmp	80004a30 <gpio_configure_pin+0x208>
		} else if (flags & GPIO_FALLING) {
800049f6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800049fa:	e2 18 03 80 	andl	r8,0x380,COH
800049fe:	c1 90       	breq	80004a30 <gpio_configure_pin+0x208>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80004a00:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a04:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a08:	30 19       	mov	r9,1
80004a0a:	f2 08 09 48 	lsl	r8,r9,r8
80004a0e:	10 99       	mov	r9,r8
80004a10:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a14:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
80004a18:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a1c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a20:	30 19       	mov	r9,1
80004a22:	f2 08 09 48 	lsl	r8,r9,r8
80004a26:	10 99       	mov	r9,r8
80004a28:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a2c:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80004a30:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004a34:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004a38:	5c 58       	castu.b	r8
80004a3a:	c2 c0       	breq	80004a92 <gpio_configure_pin+0x26a>
		if (flags & GPIO_INIT_HIGH) {
80004a3c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004a40:	e2 18 00 02 	andl	r8,0x2,COH
80004a44:	c0 e0       	breq	80004a60 <gpio_configure_pin+0x238>
			gpio_port->ovrs = 1 << (pin & 0x1F);
80004a46:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a4a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a4e:	30 19       	mov	r9,1
80004a50:	f2 08 09 48 	lsl	r8,r9,r8
80004a54:	10 99       	mov	r9,r8
80004a56:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a5a:	f1 49 00 54 	st.w	r8[84],r9
80004a5e:	c0 d8       	rjmp	80004a78 <gpio_configure_pin+0x250>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
80004a60:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a64:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a68:	30 19       	mov	r9,1
80004a6a:	f2 08 09 48 	lsl	r8,r9,r8
80004a6e:	10 99       	mov	r9,r8
80004a70:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a74:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80004a78:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a7c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a80:	30 19       	mov	r9,1
80004a82:	f2 08 09 48 	lsl	r8,r9,r8
80004a86:	10 99       	mov	r9,r8
80004a88:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a8c:	f1 49 00 44 	st.w	r8[68],r9
80004a90:	c0 d8       	rjmp	80004aaa <gpio_configure_pin+0x282>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80004a92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a96:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a9a:	30 19       	mov	r9,1
80004a9c:	f2 08 09 48 	lsl	r8,r9,r8
80004aa0:	10 99       	mov	r9,r8
80004aa2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004aa6:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
80004aaa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004aae:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004ab2:	30 19       	mov	r9,1
80004ab4:	f2 08 09 48 	lsl	r8,r9,r8
80004ab8:	10 99       	mov	r9,r8
80004aba:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004abe:	91 19       	st.w	r8[0x4],r9
}
80004ac0:	2f dd       	sub	sp,-12
80004ac2:	e3 cd 80 80 	ldm	sp++,r7,pc

80004ac6 <gpio_get_pin_value>:
 * \param pin The pin number.
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
80004ac6:	eb cd 40 80 	pushm	r7,lr
80004aca:	1a 97       	mov	r7,sp
80004acc:	20 2d       	sub	sp,8
80004ace:	ef 4c ff f8 	st.w	r7[-8],r12
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004ad2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ad6:	a5 98       	lsr	r8,0x5
80004ad8:	a9 78       	lsl	r8,0x9
80004ada:	e0 28 e0 00 	sub	r8,57344
80004ade:	ef 48 ff fc 	st.w	r7[-4],r8
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80004ae2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004ae6:	71 89       	ld.w	r9,r8[0x60]
80004ae8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004aec:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004af0:	f2 08 0a 48 	lsr	r8,r9,r8
80004af4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004af8:	5c 58       	castu.b	r8
}
80004afa:	10 9c       	mov	r12,r8
80004afc:	2f ed       	sub	sp,-8
80004afe:	e3 cd 80 80 	ldm	sp++,r7,pc

80004b02 <gpio_set_pin_high>:
 * \param pin The pin number.
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
80004b02:	eb cd 40 80 	pushm	r7,lr
80004b06:	1a 97       	mov	r7,sp
80004b08:	20 2d       	sub	sp,8
80004b0a:	ef 4c ff f8 	st.w	r7[-8],r12
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004b0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b12:	a5 98       	lsr	r8,0x5
80004b14:	a9 78       	lsl	r8,0x9
80004b16:	e0 28 e0 00 	sub	r8,57344
80004b1a:	ef 48 ff fc 	st.w	r7[-4],r8
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80004b1e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b22:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004b26:	30 19       	mov	r9,1
80004b28:	f2 08 09 48 	lsl	r8,r9,r8
80004b2c:	10 99       	mov	r9,r8
80004b2e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004b32:	f1 49 00 54 	st.w	r8[84],r9
}
80004b36:	2f ed       	sub	sp,-8
80004b38:	e3 cd 80 80 	ldm	sp++,r7,pc

80004b3c <gpio_set_pin_low>:
 * \param pin The pin number.
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
80004b3c:	eb cd 40 80 	pushm	r7,lr
80004b40:	1a 97       	mov	r7,sp
80004b42:	20 2d       	sub	sp,8
80004b44:	ef 4c ff f8 	st.w	r7[-8],r12
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004b48:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b4c:	a5 98       	lsr	r8,0x5
80004b4e:	a9 78       	lsl	r8,0x9
80004b50:	e0 28 e0 00 	sub	r8,57344
80004b54:	ef 48 ff fc 	st.w	r7[-4],r8
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80004b58:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b5c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004b60:	30 19       	mov	r9,1
80004b62:	f2 08 09 48 	lsl	r8,r9,r8
80004b66:	10 99       	mov	r9,r8
80004b68:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004b6c:	f1 49 00 58 	st.w	r8[88],r9
}
80004b70:	2f ed       	sub	sp,-8
80004b72:	e3 cd 80 80 	ldm	sp++,r7,pc

80004b76 <gpio_toggle_pin>:
 * \param pin The pin number.
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
80004b76:	eb cd 40 80 	pushm	r7,lr
80004b7a:	1a 97       	mov	r7,sp
80004b7c:	20 2d       	sub	sp,8
80004b7e:	ef 4c ff f8 	st.w	r7[-8],r12
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004b82:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b86:	a5 98       	lsr	r8,0x5
80004b88:	a9 78       	lsl	r8,0x9
80004b8a:	e0 28 e0 00 	sub	r8,57344
80004b8e:	ef 48 ff fc 	st.w	r7[-4],r8
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80004b92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b96:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004b9a:	30 19       	mov	r9,1
80004b9c:	f2 08 09 48 	lsl	r8,r9,r8
80004ba0:	10 99       	mov	r9,r8
80004ba2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004ba6:	f1 49 00 5c 	st.w	r8[92],r9
}
80004baa:	2f ed       	sub	sp,-8
80004bac:	e3 cd 80 80 	ldm	sp++,r7,pc

80004bb0 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80004bb0:	eb cd 40 80 	pushm	r7,lr
80004bb4:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
80004bb6:	c0 08       	rjmp	80004bb6 <_unhandled_interrupt+0x6>

80004bb8 <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80004bb8:	eb cd 40 80 	pushm	r7,lr
80004bbc:	1a 97       	mov	r7,sp
80004bbe:	20 3d       	sub	sp,12
80004bc0:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80004bc4:	fe 78 00 00 	mov	r8,-65536
80004bc8:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004bcc:	f2 09 11 03 	rsub	r9,r9,3
80004bd0:	28 09       	sub	r9,-128
80004bd2:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004bd6:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80004bda:	fe 78 00 00 	mov	r8,-65536
80004bde:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004be2:	2c 09       	sub	r9,-64
80004be4:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004be8:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80004bec:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004bf0:	58 08       	cp.w	r8,0
80004bf2:	c1 30       	breq	80004c18 <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
80004bf4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004bf8:	48 b8       	lddpc	r8,80004c24 <_get_interrupt_handler+0x6c>
80004bfa:	a1 79       	lsl	r9,0x1
80004bfc:	2f f9       	sub	r9,-1
80004bfe:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80004c02:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004c06:	f0 08 12 00 	clz	r8,r8
80004c0a:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80004c0e:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80004c10:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80004c14:	70 08       	ld.w	r8,r8[0x0]
80004c16:	c0 28       	rjmp	80004c1a <_get_interrupt_handler+0x62>
80004c18:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80004c1a:	10 9c       	mov	r12,r8
80004c1c:	2f dd       	sub	sp,-12
80004c1e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004c22:	00 00       	add	r0,r0
80004c24:	80 01       	ld.sh	r1,r0[0x0]
80004c26:	14 60       	and	r0,r10

80004c28 <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
80004c28:	eb cd 40 80 	pushm	r7,lr
80004c2c:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80004c2e:	48 38       	lddpc	r8,80004c38 <INTC_init_evba+0x10>
80004c30:	e3 b8 00 01 	mtsr	0x4,r8
}
80004c34:	e3 cd 80 80 	ldm	sp++,r7,pc
80004c38:	80 01       	ld.sh	r1,r0[0x0]
80004c3a:	12 00       	add	r0,r9

80004c3c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80004c3c:	eb cd 40 80 	pushm	r7,lr
80004c40:	1a 97       	mov	r7,sp
80004c42:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
80004c44:	f0 1f 00 20 	mcall	80004cc4 <INTC_init_interrupts+0x88>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80004c48:	30 08       	mov	r8,0
80004c4a:	ef 48 ff f8 	st.w	r7[-8],r8
80004c4e:	c3 18       	rjmp	80004cb0 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80004c50:	30 08       	mov	r8,0
80004c52:	ef 48 ff fc 	st.w	r7[-4],r8
80004c56:	c1 48       	rjmp	80004c7e <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80004c58:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004c5c:	49 b8       	lddpc	r8,80004cc8 <INTC_init_interrupts+0x8c>
80004c5e:	a1 79       	lsl	r9,0x1
80004c60:	2f f9       	sub	r9,-1
80004c62:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80004c66:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004c6a:	a3 68       	lsl	r8,0x2
80004c6c:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80004c70:	49 79       	lddpc	r9,80004ccc <INTC_init_interrupts+0x90>
80004c72:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80004c74:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004c78:	2f f8       	sub	r8,-1
80004c7a:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80004c7e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004c82:	49 28       	lddpc	r8,80004cc8 <INTC_init_interrupts+0x8c>
80004c84:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80004c88:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004c8c:	10 39       	cp.w	r9,r8
80004c8e:	fe 9b ff e5 	brhi	80004c58 <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80004c92:	fe 78 00 00 	mov	r8,-65536
80004c96:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004c9a:	48 eb       	lddpc	r11,80004cd0 <INTC_init_interrupts+0x94>
80004c9c:	48 ea       	lddpc	r10,80004cd4 <INTC_init_interrupts+0x98>
80004c9e:	f6 0a 01 0a 	sub	r10,r11,r10
80004ca2:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80004ca6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004caa:	2f f8       	sub	r8,-1
80004cac:	ef 48 ff f8 	st.w	r7[-8],r8
80004cb0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004cb4:	e0 48 00 2e 	cp.w	r8,46
80004cb8:	fe 98 ff cc 	brls	80004c50 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80004cbc:	2f ed       	sub	sp,-8
80004cbe:	e3 cd 80 80 	ldm	sp++,r7,pc
80004cc2:	00 00       	add	r0,r0
80004cc4:	80 00       	ld.sh	r0,r0[0x0]
80004cc6:	4c 28       	lddpc	r8,80004dcc <cpu_irq_is_enabled_flags+0x2>
80004cc8:	80 01       	ld.sh	r1,r0[0x0]
80004cca:	14 60       	and	r0,r10
80004ccc:	80 00       	ld.sh	r0,r0[0x0]
80004cce:	4b b0       	lddpc	r0,80004db8 <cpu_irq_save+0xc>
80004cd0:	80 01       	ld.sh	r1,r0[0x0]
80004cd2:	13 04       	ld.w	r4,r9++
80004cd4:	80 01       	ld.sh	r1,r0[0x0]
80004cd6:	12 00       	add	r0,r9

80004cd8 <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
80004cd8:	eb cd 40 80 	pushm	r7,lr
80004cdc:	1a 97       	mov	r7,sp
80004cde:	20 4d       	sub	sp,16
80004ce0:	ef 4c ff f8 	st.w	r7[-8],r12
80004ce4:	ef 4b ff f4 	st.w	r7[-12],r11
80004ce8:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80004cec:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004cf0:	a5 98       	lsr	r8,0x5
80004cf2:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80004cf6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004cfa:	4a 78       	lddpc	r8,80004d94 <INTC_register_interrupt+0xbc>
80004cfc:	a1 79       	lsl	r9,0x1
80004cfe:	2f f9       	sub	r9,-1
80004d00:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80004d04:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004d08:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004d0c:	a3 68       	lsl	r8,0x2
80004d0e:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80004d12:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004d16:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80004d18:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004d1c:	58 08       	cp.w	r8,0
80004d1e:	c0 c1       	brne	80004d36 <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80004d20:	fe 78 00 00 	mov	r8,-65536
80004d24:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d28:	49 cb       	lddpc	r11,80004d98 <INTC_register_interrupt+0xc0>
80004d2a:	49 da       	lddpc	r10,80004d9c <INTC_register_interrupt+0xc4>
80004d2c:	f6 0a 01 0a 	sub	r10,r11,r10
80004d30:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80004d34:	c2 d8       	rjmp	80004d8e <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
80004d36:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004d3a:	58 18       	cp.w	r8,1
80004d3c:	c0 d1       	brne	80004d56 <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80004d3e:	fe 78 00 00 	mov	r8,-65536
80004d42:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d46:	49 7b       	lddpc	r11,80004da0 <INTC_register_interrupt+0xc8>
80004d48:	49 5a       	lddpc	r10,80004d9c <INTC_register_interrupt+0xc4>
80004d4a:	f6 0a 01 0a 	sub	r10,r11,r10
80004d4e:	bf aa       	sbr	r10,0x1e
80004d50:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80004d54:	c1 d8       	rjmp	80004d8e <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
80004d56:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004d5a:	58 28       	cp.w	r8,2
80004d5c:	c0 d1       	brne	80004d76 <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80004d5e:	fe 78 00 00 	mov	r8,-65536
80004d62:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d66:	49 0b       	lddpc	r11,80004da4 <INTC_register_interrupt+0xcc>
80004d68:	48 da       	lddpc	r10,80004d9c <INTC_register_interrupt+0xc4>
80004d6a:	f6 0a 01 0a 	sub	r10,r11,r10
80004d6e:	bf ba       	sbr	r10,0x1f
80004d70:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80004d74:	c0 d8       	rjmp	80004d8e <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80004d76:	fe 78 00 00 	mov	r8,-65536
80004d7a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d7e:	48 bb       	lddpc	r11,80004da8 <INTC_register_interrupt+0xd0>
80004d80:	48 7a       	lddpc	r10,80004d9c <INTC_register_interrupt+0xc4>
80004d82:	f6 0a 01 0a 	sub	r10,r11,r10
80004d86:	ea 1a c0 00 	orh	r10,0xc000
80004d8a:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80004d8e:	2f cd       	sub	sp,-16
80004d90:	e3 cd 80 80 	ldm	sp++,r7,pc
80004d94:	80 01       	ld.sh	r1,r0[0x0]
80004d96:	14 60       	and	r0,r10
80004d98:	80 01       	ld.sh	r1,r0[0x0]
80004d9a:	13 04       	ld.w	r4,r9++
80004d9c:	80 01       	ld.sh	r1,r0[0x0]
80004d9e:	12 00       	add	r0,r9
80004da0:	80 01       	ld.sh	r1,r0[0x0]
80004da2:	13 12       	ld.sh	r2,r9++
80004da4:	80 01       	ld.sh	r1,r0[0x0]
80004da6:	13 20       	ld.uh	r0,r9++
80004da8:	80 01       	ld.sh	r1,r0[0x0]
80004daa:	13 2e       	ld.uh	lr,r9++

80004dac <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80004dac:	eb cd 40 80 	pushm	r7,lr
80004db0:	1a 97       	mov	r7,sp
80004db2:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004db4:	e1 b8 00 00 	mfsr	r8,0x0
80004db8:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80004dbc:	d3 03       	ssrf	0x10

	return flags;
80004dbe:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80004dc2:	10 9c       	mov	r12,r8
80004dc4:	2f fd       	sub	sp,-4
80004dc6:	e3 cd 80 80 	ldm	sp++,r7,pc

80004dca <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004dca:	eb cd 40 80 	pushm	r7,lr
80004dce:	1a 97       	mov	r7,sp
80004dd0:	20 1d       	sub	sp,4
80004dd2:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004dd6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004dda:	e6 18 00 01 	andh	r8,0x1,COH
80004dde:	5f 08       	sreq	r8
80004de0:	5c 58       	castu.b	r8
}
80004de2:	10 9c       	mov	r12,r8
80004de4:	2f fd       	sub	sp,-4
80004de6:	e3 cd 80 80 	ldm	sp++,r7,pc
80004dea:	d7 03       	nop

80004dec <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80004dec:	eb cd 40 80 	pushm	r7,lr
80004df0:	1a 97       	mov	r7,sp
80004df2:	20 1d       	sub	sp,4
80004df4:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004df8:	ee fc ff fc 	ld.w	r12,r7[-4]
80004dfc:	f0 1f 00 05 	mcall	80004e10 <cpu_irq_restore+0x24>
80004e00:	18 98       	mov	r8,r12
80004e02:	58 08       	cp.w	r8,0
80004e04:	c0 20       	breq	80004e08 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80004e06:	d5 03       	csrf	0x10
   }

	barrier();
}
80004e08:	2f fd       	sub	sp,-4
80004e0a:	e3 cd 80 80 	ldm	sp++,r7,pc
80004e0e:	00 00       	add	r0,r0
80004e10:	80 00       	ld.sh	r0,r0[0x0]
80004e12:	4d ca       	lddpc	r10,80004f80 <twim_set_speed+0x28>

80004e14 <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
80004e14:	eb cd 40 80 	pushm	r7,lr
80004e18:	1a 97       	mov	r7,sp
80004e1a:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80004e1c:	4c 68       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e1e:	70 08       	ld.w	r8,r8[0x0]
80004e20:	70 79       	ld.w	r9,r8[0x1c]
80004e22:	4c 68       	lddpc	r8,80004f38 <twim_master_interrupt_handler+0x124>
80004e24:	70 08       	ld.w	r8,r8[0x0]
80004e26:	f3 e8 00 08 	and	r8,r9,r8
80004e2a:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80004e2e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e32:	e2 18 07 00 	andl	r8,0x700,COH
80004e36:	c1 e0       	breq	80004e72 <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80004e38:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e3c:	e2 18 03 00 	andl	r8,0x300,COH
80004e40:	c0 30       	breq	80004e46 <twim_master_interrupt_handler+0x32>
80004e42:	3f c8       	mov	r8,-4
80004e44:	c0 28       	rjmp	80004e48 <twim_master_interrupt_handler+0x34>
80004e46:	3f e8       	mov	r8,-2
80004e48:	4b d9       	lddpc	r9,80004f3c <twim_master_interrupt_handler+0x128>
80004e4a:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80004e4c:	4b a8       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e4e:	70 09       	ld.w	r9,r8[0x0]
80004e50:	72 38       	ld.w	r8,r9[0xc]
80004e52:	30 0a       	mov	r10,0
80004e54:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80004e58:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
80004e5a:	4b 78       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e5c:	70 08       	ld.w	r8,r8[0x0]
80004e5e:	3f f9       	mov	r9,-1
80004e60:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
80004e62:	4b 58       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e64:	70 08       	ld.w	r8,r8[0x0]
80004e66:	3f f9       	mov	r9,-1
80004e68:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
80004e6a:	4b 69       	lddpc	r9,80004f40 <twim_master_interrupt_handler+0x12c>
80004e6c:	30 08       	mov	r8,0
80004e6e:	b2 88       	st.b	r9[0x0],r8
80004e70:	c5 e8       	rjmp	80004f2c <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80004e72:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e76:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004e7a:	5c 58       	castu.b	r8
80004e7c:	c2 00       	breq	80004ebc <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80004e7e:	4b 28       	lddpc	r8,80004f44 <twim_master_interrupt_handler+0x130>
80004e80:	70 09       	ld.w	r9,r8[0x0]
80004e82:	4a d8       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e84:	70 08       	ld.w	r8,r8[0x0]
80004e86:	70 58       	ld.w	r8,r8[0x14]
80004e88:	5c 58       	castu.b	r8
80004e8a:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
80004e8c:	4a e8       	lddpc	r8,80004f44 <twim_master_interrupt_handler+0x130>
80004e8e:	70 08       	ld.w	r8,r8[0x0]
80004e90:	f0 c9 ff ff 	sub	r9,r8,-1
80004e94:	4a c8       	lddpc	r8,80004f44 <twim_master_interrupt_handler+0x130>
80004e96:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80004e98:	4a c8       	lddpc	r8,80004f48 <twim_master_interrupt_handler+0x134>
80004e9a:	70 08       	ld.w	r8,r8[0x0]
80004e9c:	f0 c9 00 01 	sub	r9,r8,1
80004ea0:	4a a8       	lddpc	r8,80004f48 <twim_master_interrupt_handler+0x134>
80004ea2:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80004ea4:	4a 98       	lddpc	r8,80004f48 <twim_master_interrupt_handler+0x134>
80004ea6:	70 08       	ld.w	r8,r8[0x0]
80004ea8:	58 08       	cp.w	r8,0
80004eaa:	c4 11       	brne	80004f2c <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80004eac:	4a 28       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004eae:	70 08       	ld.w	r8,r8[0x0]
80004eb0:	30 19       	mov	r9,1
80004eb2:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80004eb4:	4a 39       	lddpc	r9,80004f40 <twim_master_interrupt_handler+0x12c>
80004eb6:	30 08       	mov	r8,0
80004eb8:	b2 88       	st.b	r9[0x0],r8
80004eba:	c3 98       	rjmp	80004f2c <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
80004ebc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004ec0:	e2 18 00 02 	andl	r8,0x2,COH
80004ec4:	c3 40       	breq	80004f2c <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80004ec6:	4a 28       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004ec8:	70 08       	ld.w	r8,r8[0x0]
80004eca:	58 08       	cp.w	r8,0
80004ecc:	c0 91       	brne	80004ede <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80004ece:	49 a8       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004ed0:	70 08       	ld.w	r8,r8[0x0]
80004ed2:	30 29       	mov	r9,2
80004ed4:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80004ed6:	49 b9       	lddpc	r9,80004f40 <twim_master_interrupt_handler+0x12c>
80004ed8:	30 08       	mov	r8,0
80004eda:	b2 88       	st.b	r9[0x0],r8
80004edc:	c2 88       	rjmp	80004f2c <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80004ede:	49 68       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004ee0:	70 0a       	ld.w	r10,r8[0x0]
80004ee2:	49 c8       	lddpc	r8,80004f50 <twim_master_interrupt_handler+0x13c>
80004ee4:	70 08       	ld.w	r8,r8[0x0]
80004ee6:	11 89       	ld.ub	r9,r8[0x0]
80004ee8:	5c 59       	castu.b	r9
80004eea:	95 69       	st.w	r10[0x18],r9
80004eec:	f0 c9 ff ff 	sub	r9,r8,-1
80004ef0:	49 88       	lddpc	r8,80004f50 <twim_master_interrupt_handler+0x13c>
80004ef2:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80004ef4:	49 68       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004ef6:	70 08       	ld.w	r8,r8[0x0]
80004ef8:	f0 c9 00 01 	sub	r9,r8,1
80004efc:	49 48       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004efe:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80004f00:	49 38       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004f02:	70 08       	ld.w	r8,r8[0x0]
80004f04:	58 08       	cp.w	r8,0
80004f06:	c1 31       	brne	80004f2c <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
80004f08:	48 e8       	lddpc	r8,80004f40 <twim_master_interrupt_handler+0x12c>
80004f0a:	11 88       	ld.ub	r8,r8[0x0]
80004f0c:	5c 58       	castu.b	r8
80004f0e:	c0 f0       	breq	80004f2c <twim_master_interrupt_handler+0x118>
					twim_next = false;
80004f10:	48 c9       	lddpc	r9,80004f40 <twim_master_interrupt_handler+0x12c>
80004f12:	30 08       	mov	r8,0
80004f14:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
80004f16:	49 08       	lddpc	r8,80004f54 <twim_master_interrupt_handler+0x140>
80004f18:	70 08       	ld.w	r8,r8[0x0]
80004f1a:	70 39       	ld.w	r9,r8[0xc]
80004f1c:	48 c8       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004f1e:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
80004f20:	48 d8       	lddpc	r8,80004f54 <twim_master_interrupt_handler+0x140>
80004f22:	70 08       	ld.w	r8,r8[0x0]
80004f24:	70 28       	ld.w	r8,r8[0x8]
80004f26:	10 99       	mov	r9,r8
80004f28:	48 a8       	lddpc	r8,80004f50 <twim_master_interrupt_handler+0x13c>
80004f2a:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
80004f2c:	2f fd       	sub	sp,-4
80004f2e:	e3 cd 40 80 	ldm	sp++,r7,lr
80004f32:	d6 03       	rete
80004f34:	00 00       	add	r0,r0
80004f36:	07 88       	ld.ub	r8,r3[0x0]
80004f38:	00 00       	add	r0,r0
80004f3a:	07 a0       	ld.ub	r0,r3[0x2]
80004f3c:	00 00       	add	r0,r0
80004f3e:	07 94       	ld.ub	r4,r3[0x1]
80004f40:	00 00       	add	r0,r0
80004f42:	07 a8       	ld.ub	r8,r3[0x2]
80004f44:	00 00       	add	r0,r0
80004f46:	07 90       	ld.ub	r0,r3[0x1]
80004f48:	00 00       	add	r0,r0
80004f4a:	07 9c       	ld.ub	r12,r3[0x1]
80004f4c:	00 00       	add	r0,r0
80004f4e:	07 98       	ld.ub	r8,r3[0x1]
80004f50:	00 00       	add	r0,r0
80004f52:	07 8c       	ld.ub	r12,r3[0x0]
80004f54:	00 00       	add	r0,r0
80004f56:	07 a4       	ld.ub	r4,r3[0x2]

80004f58 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80004f58:	eb cd 40 80 	pushm	r7,lr
80004f5c:	1a 97       	mov	r7,sp
80004f5e:	20 5d       	sub	sp,20
80004f60:	ef 4c ff f4 	st.w	r7[-12],r12
80004f64:	ef 4b ff f0 	st.w	r7[-16],r11
80004f68:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
80004f6c:	30 08       	mov	r8,0
80004f6e:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
80004f72:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004f76:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004f7a:	f0 09 0d 08 	divu	r8,r8,r9
80004f7e:	a1 98       	lsr	r8,0x1
80004f80:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80004f84:	c0 b8       	rjmp	80004f9a <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
80004f86:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004f8a:	2f f8       	sub	r8,-1
80004f8c:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
80004f90:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f94:	a1 98       	lsr	r8,0x1
80004f96:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80004f9a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f9e:	e0 48 00 ff 	cp.w	r8,255
80004fa2:	e0 88 00 09 	brls	80004fb4 <twim_set_speed+0x5c>
80004fa6:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004faa:	30 78       	mov	r8,7
80004fac:	f0 09 18 00 	cp.b	r9,r8
80004fb0:	fe 98 ff eb 	brls	80004f86 <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
80004fb4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004fb8:	30 78       	mov	r8,7
80004fba:	f0 09 18 00 	cp.b	r9,r8
80004fbe:	e0 88 00 04 	brls	80004fc6 <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
80004fc2:	3f 88       	mov	r8,-8
80004fc4:	c1 a8       	rjmp	80004ff8 <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80004fc6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fca:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
80004fce:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fd2:	a1 98       	lsr	r8,0x1
80004fd4:	ee fa ff f8 	ld.w	r10,r7[-8]
80004fd8:	f4 08 01 08 	sub	r8,r10,r8
80004fdc:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
80004fde:	10 49       	or	r9,r8
80004fe0:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004fe4:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
80004fe6:	10 49       	or	r9,r8
80004fe8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fec:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80004fee:	10 49       	or	r9,r8
80004ff0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004ff4:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
80004ff6:	30 08       	mov	r8,0
}
80004ff8:	10 9c       	mov	r12,r8
80004ffa:	2f bd       	sub	sp,-20
80004ffc:	e3 cd 80 80 	ldm	sp++,r7,pc

80005000 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80005000:	eb cd 40 80 	pushm	r7,lr
80005004:	1a 97       	mov	r7,sp
80005006:	20 4d       	sub	sp,16
80005008:	ef 4c ff f4 	st.w	r7[-12],r12
8000500c:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80005010:	e1 b8 00 00 	mfsr	r8,0x0
80005014:	10 9c       	mov	r12,r8
80005016:	f0 1f 00 37 	mcall	800050f0 <twim_master_init+0xf0>
8000501a:	18 98       	mov	r8,r12
8000501c:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80005020:	4b 58       	lddpc	r8,800050f4 <twim_master_init+0xf4>
80005022:	30 09       	mov	r9,0
80005024:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80005026:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000502a:	30 08       	mov	r8,0
8000502c:	f0 09 18 00 	cp.b	r9,r8
80005030:	c0 20       	breq	80005034 <twim_master_init+0x34>
		cpu_irq_disable ();
80005032:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80005034:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005038:	3f f9       	mov	r9,-1
8000503a:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000503c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005040:	30 19       	mov	r9,1
80005042:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005044:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005048:	e0 69 00 80 	mov	r9,128
8000504c:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
8000504e:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80005052:	30 08       	mov	r8,0
80005054:	f0 09 18 00 	cp.b	r9,r8
80005058:	c0 20       	breq	8000505c <twim_master_init+0x5c>
		cpu_irq_enable ();
8000505a:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
8000505c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005060:	3f f9       	mov	r9,-1
80005062:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
80005064:	f0 1f 00 25 	mcall	800050f8 <twim_master_init+0xf8>
80005068:	18 98       	mov	r8,r12
8000506a:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
8000506e:	30 1a       	mov	r10,1
80005070:	e0 6b 03 20 	mov	r11,800
80005074:	4a 2c       	lddpc	r12,800050fc <twim_master_init+0xfc>
80005076:	f0 1f 00 23 	mcall	80005100 <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
8000507a:	ee fc ff fc 	ld.w	r12,r7[-4]
8000507e:	f0 1f 00 22 	mcall	80005104 <twim_master_init+0x104>

	if (opt->smbus) {
80005082:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005086:	f1 38 00 0c 	ld.ub	r8,r8[12]
8000508a:	58 08       	cp.w	r8,0
8000508c:	c0 90       	breq	8000509e <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000508e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005092:	31 09       	mov	r9,16
80005094:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
80005096:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000509a:	3f f9       	mov	r9,-1
8000509c:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
8000509e:	ee f8 ff f0 	ld.w	r8,r7[-16]
800050a2:	70 09       	ld.w	r9,r8[0x0]
800050a4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800050a8:	70 18       	ld.w	r8,r8[0x4]
800050aa:	12 9a       	mov	r10,r9
800050ac:	10 9b       	mov	r11,r8
800050ae:	ee fc ff f4 	ld.w	r12,r7[-12]
800050b2:	f0 1f 00 16 	mcall	80005108 <twim_master_init+0x108>
800050b6:	18 98       	mov	r8,r12
800050b8:	5b 88       	cp.w	r8,-8
800050ba:	c0 31       	brne	800050c0 <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
800050bc:	3f 88       	mov	r8,-8
800050be:	c1 48       	rjmp	800050e6 <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800050c0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800050c4:	70 28       	ld.w	r8,r8[0x8]
800050c6:	10 9b       	mov	r11,r8
800050c8:	ee fc ff f4 	ld.w	r12,r7[-12]
800050cc:	f0 1f 00 10 	mcall	8000510c <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800050d0:	48 98       	lddpc	r8,800050f4 <twim_master_init+0xf4>
800050d2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800050d4:	5b c8       	cp.w	r8,-4
800050d6:	c0 50       	breq	800050e0 <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800050d8:	48 78       	lddpc	r8,800050f4 <twim_master_init+0xf4>
800050da:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800050dc:	5b e8       	cp.w	r8,-2
800050de:	c0 31       	brne	800050e4 <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800050e0:	3f f8       	mov	r8,-1
800050e2:	c0 28       	rjmp	800050e6 <twim_master_init+0xe6>
	}
	return STATUS_OK;
800050e4:	30 08       	mov	r8,0
}
800050e6:	10 9c       	mov	r12,r8
800050e8:	2f cd       	sub	sp,-16
800050ea:	e3 cd 80 80 	ldm	sp++,r7,pc
800050ee:	00 00       	add	r0,r0
800050f0:	80 00       	ld.sh	r0,r0[0x0]
800050f2:	4d ca       	lddpc	r10,80005260 <twim_read_packet+0xd4>
800050f4:	00 00       	add	r0,r0
800050f6:	07 94       	ld.ub	r4,r3[0x1]
800050f8:	80 00       	ld.sh	r0,r0[0x0]
800050fa:	4d ac       	lddpc	r12,80005260 <twim_read_packet+0xd4>
800050fc:	80 00       	ld.sh	r0,r0[0x0]
800050fe:	4e 14       	lddpc	r4,80005280 <twim_read_packet+0xf4>
80005100:	80 00       	ld.sh	r0,r0[0x0]
80005102:	4c d8       	lddpc	r8,80005234 <twim_read_packet+0xa8>
80005104:	80 00       	ld.sh	r0,r0[0x0]
80005106:	4d ec       	lddpc	r12,8000527c <twim_read_packet+0xf0>
80005108:	80 00       	ld.sh	r0,r0[0x0]
8000510a:	4f 58       	lddpc	r8,800052dc <twim_read_packet+0x150>
8000510c:	80 00       	ld.sh	r0,r0[0x0]
8000510e:	51 54       	stdsp	sp[0x54],r4

80005110 <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
80005110:	eb cd 40 80 	pushm	r7,lr
80005114:	1a 97       	mov	r7,sp
80005116:	20 2d       	sub	sp,8
80005118:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
8000511c:	e1 b8 00 00 	mfsr	r8,0x0
80005120:	10 9c       	mov	r12,r8
80005122:	f0 1f 00 0c 	mcall	80005150 <twim_disable_interrupt+0x40>
80005126:	18 98       	mov	r8,r12
80005128:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
8000512c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005130:	30 08       	mov	r8,0
80005132:	f0 09 18 00 	cp.b	r9,r8
80005136:	c0 20       	breq	8000513a <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
80005138:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
8000513a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000513e:	3f f9       	mov	r9,-1
80005140:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
80005142:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005146:	3f f9       	mov	r9,-1
80005148:	91 b9       	st.w	r8[0x2c],r9
}
8000514a:	2f ed       	sub	sp,-8
8000514c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005150:	80 00       	ld.sh	r0,r0[0x0]
80005152:	4d ca       	lddpc	r10,800052c0 <twim_read_packet+0x134>

80005154 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80005154:	eb cd 40 80 	pushm	r7,lr
80005158:	1a 97       	mov	r7,sp
8000515a:	20 3d       	sub	sp,12
8000515c:	ef 4c ff f8 	st.w	r7[-8],r12
80005160:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
80005164:	30 08       	mov	r8,0
80005166:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
8000516a:	ee cb 00 04 	sub	r11,r7,4
8000516e:	30 08       	mov	r8,0
80005170:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005174:	30 0a       	mov	r10,0
80005176:	ee fc ff f8 	ld.w	r12,r7[-8]
8000517a:	f0 1f 00 04 	mcall	80005188 <twim_probe+0x34>
8000517e:	18 98       	mov	r8,r12
}
80005180:	10 9c       	mov	r12,r8
80005182:	2f dd       	sub	sp,-12
80005184:	e3 cd 80 80 	ldm	sp++,r7,pc
80005188:	80 00       	ld.sh	r0,r0[0x0]
8000518a:	54 44       	stdsp	sp[0x110],r4

8000518c <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
8000518c:	eb cd 40 80 	pushm	r7,lr
80005190:	1a 97       	mov	r7,sp
80005192:	20 2d       	sub	sp,8
80005194:	ef 4c ff fc 	st.w	r7[-4],r12
80005198:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000519c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800051a0:	30 29       	mov	r9,2
800051a2:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
800051a4:	4c f8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051a6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800051aa:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
800051ac:	4c d8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051ae:	70 08       	ld.w	r8,r8[0x0]
800051b0:	10 9c       	mov	r12,r8
800051b2:	f0 1f 00 4d 	mcall	800052e4 <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
800051b6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051ba:	70 28       	ld.w	r8,r8[0x8]
800051bc:	10 99       	mov	r9,r8
800051be:	4c b8       	lddpc	r8,800052e8 <twim_read_packet+0x15c>
800051c0:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
800051c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051c6:	70 39       	ld.w	r9,r8[0xc]
800051c8:	4c 98       	lddpc	r8,800052ec <twim_read_packet+0x160>
800051ca:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
800051cc:	4c 99       	lddpc	r9,800052f0 <twim_read_packet+0x164>
800051ce:	30 08       	mov	r8,0
800051d0:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800051d2:	4c 98       	lddpc	r8,800052f4 <twim_read_packet+0x168>
800051d4:	30 09       	mov	r9,0
800051d6:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
800051d8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051dc:	11 f8       	ld.ub	r8,r8[0x7]
800051de:	58 08       	cp.w	r8,0
800051e0:	c3 f0       	breq	8000525e <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800051e2:	4c 08       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051e4:	70 08       	ld.w	r8,r8[0x0]
800051e6:	30 19       	mov	r9,1
800051e8:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
800051ea:	4b e8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051ec:	70 08       	ld.w	r8,r8[0x0]
800051ee:	e0 69 00 80 	mov	r9,128
800051f2:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
800051f4:	4b b8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051f6:	70 08       	ld.w	r8,r8[0x0]
800051f8:	30 29       	mov	r9,2
800051fa:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
800051fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005200:	2f c8       	sub	r8,-4
80005202:	10 99       	mov	r9,r8
80005204:	4b d8       	lddpc	r8,800052f8 <twim_read_packet+0x16c>
80005206:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
80005208:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000520c:	11 f8       	ld.ub	r8,r8[0x7]
8000520e:	10 99       	mov	r9,r8
80005210:	4b b8       	lddpc	r8,800052fc <twim_read_packet+0x170>
80005212:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80005214:	4b b8       	lddpc	r8,80005300 <twim_read_packet+0x174>
80005216:	e0 69 07 03 	mov	r9,1795
8000521a:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000521c:	4b 18       	lddpc	r8,800052e0 <twim_read_packet+0x154>
8000521e:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005220:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005224:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005226:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000522a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000522e:	13 f9       	ld.ub	r9,r9[0x7]
80005230:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005232:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005236:	e8 19 a0 00 	orl	r9,0xa000
8000523a:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000523c:	4a 98       	lddpc	r8,800052e0 <twim_read_packet+0x154>
8000523e:	70 08       	ld.w	r8,r8[0x0]
80005240:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005244:	72 09       	ld.w	r9,r9[0x0]
80005246:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000524a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000524e:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005250:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005252:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80005256:	e8 19 e0 01 	orl	r9,0xe001
8000525a:	91 49       	st.w	r8[0x10],r9
8000525c:	c1 88       	rjmp	8000528c <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
8000525e:	4a 88       	lddpc	r8,800052fc <twim_read_packet+0x170>
80005260:	30 09       	mov	r9,0
80005262:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
80005264:	4a 78       	lddpc	r8,80005300 <twim_read_packet+0x174>
80005266:	e0 69 07 01 	mov	r9,1793
8000526a:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000526c:	49 d8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
8000526e:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005270:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005274:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005276:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000527a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000527e:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005280:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005282:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005286:	e8 19 e0 01 	orl	r9,0xe001
8000528a:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
8000528c:	49 58       	lddpc	r8,800052e0 <twim_read_packet+0x154>
8000528e:	70 08       	ld.w	r8,r8[0x0]
80005290:	49 c9       	lddpc	r9,80005300 <twim_read_packet+0x174>
80005292:	72 09       	ld.w	r9,r9[0x0]
80005294:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005296:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000529a:	30 19       	mov	r9,1
8000529c:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
8000529e:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800052a0:	c0 38       	rjmp	800052a6 <twim_read_packet+0x11a>
		cpu_relax();
800052a2:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800052a6:	49 48       	lddpc	r8,800052f4 <twim_read_packet+0x168>
800052a8:	70 08       	ld.w	r8,r8[0x0]
800052aa:	58 08       	cp.w	r8,0
800052ac:	c0 61       	brne	800052b8 <twim_read_packet+0x12c>
800052ae:	f0 1f 00 16 	mcall	80005304 <twim_read_packet+0x178>
800052b2:	18 98       	mov	r8,r12
800052b4:	58 08       	cp.w	r8,0
800052b6:	cf 60       	breq	800052a2 <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800052b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800052bc:	30 29       	mov	r9,2
800052be:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800052c0:	48 d8       	lddpc	r8,800052f4 <twim_read_packet+0x168>
800052c2:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800052c4:	5b c8       	cp.w	r8,-4
800052c6:	c0 50       	breq	800052d0 <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800052c8:	48 b8       	lddpc	r8,800052f4 <twim_read_packet+0x168>
800052ca:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800052cc:	5b e8       	cp.w	r8,-2
800052ce:	c0 31       	brne	800052d4 <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800052d0:	3f f8       	mov	r8,-1
800052d2:	c0 28       	rjmp	800052d6 <twim_read_packet+0x14a>
	}
	return STATUS_OK;
800052d4:	30 08       	mov	r8,0
}
800052d6:	10 9c       	mov	r12,r8
800052d8:	2f ed       	sub	sp,-8
800052da:	e3 cd 80 80 	ldm	sp++,r7,pc
800052de:	00 00       	add	r0,r0
800052e0:	00 00       	add	r0,r0
800052e2:	07 88       	ld.ub	r8,r3[0x0]
800052e4:	80 00       	ld.sh	r0,r0[0x0]
800052e6:	51 10       	stdsp	sp[0x44],r0
800052e8:	00 00       	add	r0,r0
800052ea:	07 90       	ld.ub	r0,r3[0x1]
800052ec:	00 00       	add	r0,r0
800052ee:	07 9c       	ld.ub	r12,r3[0x1]
800052f0:	00 00       	add	r0,r0
800052f2:	07 a8       	ld.ub	r8,r3[0x2]
800052f4:	00 00       	add	r0,r0
800052f6:	07 94       	ld.ub	r4,r3[0x1]
800052f8:	00 00       	add	r0,r0
800052fa:	07 8c       	ld.ub	r12,r3[0x0]
800052fc:	00 00       	add	r0,r0
800052fe:	07 98       	ld.ub	r8,r3[0x1]
80005300:	00 00       	add	r0,r0
80005302:	07 a0       	ld.ub	r0,r3[0x2]
80005304:	80 00       	ld.sh	r0,r0[0x0]
80005306:	55 48       	stdsp	sp[0x150],r8

80005308 <twim_write_packet>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80005308:	eb cd 40 80 	pushm	r7,lr
8000530c:	1a 97       	mov	r7,sp
8000530e:	20 2d       	sub	sp,8
80005310:	ef 4c ff fc 	st.w	r7[-4],r12
80005314:	ef 4b ff f8 	st.w	r7[-8],r11
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005318:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000531c:	30 19       	mov	r9,1
8000531e:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005320:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005324:	e0 69 00 80 	mov	r9,128
80005328:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000532a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000532e:	30 29       	mov	r9,2
80005330:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80005332:	4b c8       	lddpc	r8,80005420 <twim_write_packet+0x118>
80005334:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005338:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
8000533a:	4b a8       	lddpc	r8,80005420 <twim_write_packet+0x118>
8000533c:	70 08       	ld.w	r8,r8[0x0]
8000533e:	10 9c       	mov	r12,r8
80005340:	f0 1f 00 39 	mcall	80005424 <twim_write_packet+0x11c>
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80005344:	4b 98       	lddpc	r8,80005428 <twim_write_packet+0x120>
80005346:	30 09       	mov	r9,0
80005348:	91 09       	st.w	r8[0x0],r9
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_TXRDY_MASK;
8000534a:	4b 98       	lddpc	r8,8000542c <twim_write_packet+0x124>
8000534c:	e0 69 07 02 	mov	r9,1794
80005350:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
80005352:	4b 89       	lddpc	r9,80005430 <twim_write_packet+0x128>
80005354:	30 08       	mov	r8,0
80005356:	b2 88       	st.b	r9[0x0],r8
	//check if internal address access is performed
	if (package->addr_length) {
80005358:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000535c:	11 f8       	ld.ub	r8,r8[0x7]
8000535e:	58 08       	cp.w	r8,0
80005360:	c1 50       	breq	8000538a <twim_write_packet+0x82>
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80005362:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005366:	2f c8       	sub	r8,-4
80005368:	10 99       	mov	r9,r8
8000536a:	4b 38       	lddpc	r8,80005434 <twim_write_packet+0x12c>
8000536c:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000536e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005372:	11 f8       	ld.ub	r8,r8[0x7]
80005374:	10 99       	mov	r9,r8
80005376:	4b 18       	lddpc	r8,80005438 <twim_write_packet+0x130>
80005378:	91 09       	st.w	r8[0x0],r9
		// set next transfer to true
		twim_next = true;
8000537a:	4a e9       	lddpc	r9,80005430 <twim_write_packet+0x128>
8000537c:	30 18       	mov	r8,1
8000537e:	b2 88       	st.b	r9[0x0],r8
		// Set the number of bytes & address for next transfer
		twim_package = package;
80005380:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005384:	4a e8       	lddpc	r8,8000543c <twim_write_packet+0x134>
80005386:	91 09       	st.w	r8[0x0],r9
80005388:	c0 c8       	rjmp	800053a0 <twim_write_packet+0x98>
	} else {
	// get a pointer to applicative data
	twim_tx_data = package->buffer;
8000538a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000538e:	70 28       	ld.w	r8,r8[0x8]
80005390:	10 99       	mov	r9,r8
80005392:	4a 98       	lddpc	r8,80005434 <twim_write_packet+0x12c>
80005394:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to write
	twim_tx_nb_bytes = package->length;
80005396:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000539a:	70 39       	ld.w	r9,r8[0xc]
8000539c:	4a 78       	lddpc	r8,80005438 <twim_write_packet+0x130>
8000539e:	91 09       	st.w	r8[0x0],r9
	}
	// initiate the transfer to send the data
	twim->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
			| ((package->length + package->addr_length)
					<< AVR32_TWIM_CMDR_NBYTES_OFFSET)
			| (AVR32_TWIM_CMDR_VALID_MASK)
800053a0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800053a4:	70 08       	ld.w	r8,r8[0x0]
	twim_tx_data = package->buffer;
	// get a copy of nb bytes to write
	twim_tx_nb_bytes = package->length;
	}
	// initiate the transfer to send the data
	twim->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800053a6:	f0 09 15 01 	lsl	r9,r8,0x1
			| ((package->length + package->addr_length)
800053aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800053ae:	70 3a       	ld.w	r10,r8[0xc]
800053b0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800053b4:	11 f8       	ld.ub	r8,r8[0x7]
800053b6:	f4 08 00 08 	add	r8,r10,r8
800053ba:	b1 68       	lsl	r8,0x10
					<< AVR32_TWIM_CMDR_NBYTES_OFFSET)
			| (AVR32_TWIM_CMDR_VALID_MASK)
800053bc:	f3 e8 10 08 	or	r8,r9,r8
	twim_tx_data = package->buffer;
	// get a copy of nb bytes to write
	twim_tx_nb_bytes = package->length;
	}
	// initiate the transfer to send the data
	twim->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800053c0:	10 99       	mov	r9,r8
800053c2:	e8 19 e0 00 	orl	r9,0xe000
800053c6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053ca:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_VALID_MASK)
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800053cc:	49 58       	lddpc	r8,80005420 <twim_write_packet+0x118>
800053ce:	70 08       	ld.w	r8,r8[0x0]
800053d0:	49 79       	lddpc	r9,8000542c <twim_write_packet+0x124>
800053d2:	72 09       	ld.w	r9,r9[0x0]
800053d4:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800053d6:	49 38       	lddpc	r8,80005420 <twim_write_packet+0x118>
800053d8:	70 08       	ld.w	r8,r8[0x0]
800053da:	30 19       	mov	r9,1
800053dc:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800053de:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800053e0:	c0 38       	rjmp	800053e6 <twim_write_packet+0xde>
		cpu_relax();
800053e2:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800053e6:	49 18       	lddpc	r8,80005428 <twim_write_packet+0x120>
800053e8:	70 08       	ld.w	r8,r8[0x0]
800053ea:	58 08       	cp.w	r8,0
800053ec:	c0 61       	brne	800053f8 <twim_write_packet+0xf0>
800053ee:	f0 1f 00 15 	mcall	80005440 <twim_write_packet+0x138>
800053f2:	18 98       	mov	r8,r12
800053f4:	58 08       	cp.w	r8,0
800053f6:	cf 60       	breq	800053e2 <twim_write_packet+0xda>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	//Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800053f8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053fc:	30 29       	mov	r9,2
800053fe:	91 09       	st.w	r8[0x0],r9
#endif
	// Check for nack
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005400:	48 a8       	lddpc	r8,80005428 <twim_write_packet+0x120>
80005402:	70 08       	ld.w	r8,r8[0x0]
#if AVR32_TWIM_H_VERSION > 101	//Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	// Check for nack
	if (transfer_status == TWI_RECEIVE_NACK
80005404:	5b c8       	cp.w	r8,-4
80005406:	c0 50       	breq	80005410 <twim_write_packet+0x108>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005408:	48 88       	lddpc	r8,80005428 <twim_write_packet+0x120>
8000540a:	70 08       	ld.w	r8,r8[0x0]
#if AVR32_TWIM_H_VERSION > 101	//Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	// Check for nack
	if (transfer_status == TWI_RECEIVE_NACK
8000540c:	5b e8       	cp.w	r8,-2
8000540e:	c0 31       	brne	80005414 <twim_write_packet+0x10c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80005410:	3f f8       	mov	r8,-1
80005412:	c0 28       	rjmp	80005416 <twim_write_packet+0x10e>
	}
	return STATUS_OK;
80005414:	30 08       	mov	r8,0
}
80005416:	10 9c       	mov	r12,r8
80005418:	2f ed       	sub	sp,-8
8000541a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000541e:	00 00       	add	r0,r0
80005420:	00 00       	add	r0,r0
80005422:	07 88       	ld.ub	r8,r3[0x0]
80005424:	80 00       	ld.sh	r0,r0[0x0]
80005426:	51 10       	stdsp	sp[0x44],r0
80005428:	00 00       	add	r0,r0
8000542a:	07 94       	ld.ub	r4,r3[0x1]
8000542c:	00 00       	add	r0,r0
8000542e:	07 a0       	ld.ub	r0,r3[0x2]
80005430:	00 00       	add	r0,r0
80005432:	07 a8       	ld.ub	r8,r3[0x2]
80005434:	00 00       	add	r0,r0
80005436:	07 8c       	ld.ub	r12,r3[0x0]
80005438:	00 00       	add	r0,r0
8000543a:	07 98       	ld.ub	r8,r3[0x1]
8000543c:	00 00       	add	r0,r0
8000543e:	07 a4       	ld.ub	r4,r3[0x2]
80005440:	80 00       	ld.sh	r0,r0[0x0]
80005442:	55 48       	stdsp	sp[0x150],r8

80005444 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80005444:	eb cd 40 80 	pushm	r7,lr
80005448:	1a 97       	mov	r7,sp
8000544a:	20 5d       	sub	sp,20
8000544c:	ef 4c ff fc 	st.w	r7[-4],r12
80005450:	ef 4b ff f8 	st.w	r7[-8],r11
80005454:	ef 4a ff f4 	st.w	r7[-12],r10
80005458:	ef 49 ff f0 	st.w	r7[-16],r9
8000545c:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005460:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005464:	30 19       	mov	r9,1
80005466:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005468:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000546c:	e0 69 00 80 	mov	r9,128
80005470:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005472:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005476:	30 29       	mov	r9,2
80005478:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000547a:	4a c8       	lddpc	r8,80005528 <twim_write+0xe4>
8000547c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005480:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80005482:	4a a8       	lddpc	r8,80005528 <twim_write+0xe4>
80005484:	70 08       	ld.w	r8,r8[0x0]
80005486:	10 9c       	mov	r12,r8
80005488:	f0 1f 00 29 	mcall	8000552c <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000548c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005490:	4a 88       	lddpc	r8,80005530 <twim_write+0xec>
80005492:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80005494:	4a 88       	lddpc	r8,80005534 <twim_write+0xf0>
80005496:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000549a:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
8000549c:	4a 79       	lddpc	r9,80005538 <twim_write+0xf4>
8000549e:	30 08       	mov	r8,0
800054a0:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800054a2:	4a 78       	lddpc	r8,8000553c <twim_write+0xf8>
800054a4:	30 09       	mov	r9,0
800054a6:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
800054a8:	4a 08       	lddpc	r8,80005528 <twim_write+0xe4>
800054aa:	70 08       	ld.w	r8,r8[0x0]
800054ac:	ee f9 ff f0 	ld.w	r9,r7[-16]
800054b0:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
800054b4:	ee f9 ff f4 	ld.w	r9,r7[-12]
800054b8:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
800054ba:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
800054bc:	ef 39 ff ec 	ld.ub	r9,r7[-20]
800054c0:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
800054c2:	f5 e9 10 09 	or	r9,r10,r9
800054c6:	e8 19 e0 00 	orl	r9,0xe000
800054ca:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800054cc:	49 d8       	lddpc	r8,80005540 <twim_write+0xfc>
800054ce:	e0 69 03 02 	mov	r9,770
800054d2:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800054d4:	49 58       	lddpc	r8,80005528 <twim_write+0xe4>
800054d6:	70 08       	ld.w	r8,r8[0x0]
800054d8:	49 a9       	lddpc	r9,80005540 <twim_write+0xfc>
800054da:	72 09       	ld.w	r9,r9[0x0]
800054dc:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800054de:	49 38       	lddpc	r8,80005528 <twim_write+0xe4>
800054e0:	70 08       	ld.w	r8,r8[0x0]
800054e2:	30 19       	mov	r9,1
800054e4:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800054e6:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800054e8:	c0 38       	rjmp	800054ee <twim_write+0xaa>
		cpu_relax();
800054ea:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800054ee:	49 48       	lddpc	r8,8000553c <twim_write+0xf8>
800054f0:	70 08       	ld.w	r8,r8[0x0]
800054f2:	58 08       	cp.w	r8,0
800054f4:	c0 61       	brne	80005500 <twim_write+0xbc>
800054f6:	f0 1f 00 14 	mcall	80005544 <twim_write+0x100>
800054fa:	18 98       	mov	r8,r12
800054fc:	58 08       	cp.w	r8,0
800054fe:	cf 60       	breq	800054ea <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005500:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005504:	30 29       	mov	r9,2
80005506:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005508:	48 d8       	lddpc	r8,8000553c <twim_write+0xf8>
8000550a:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
8000550c:	5b c8       	cp.w	r8,-4
8000550e:	c0 50       	breq	80005518 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005510:	48 b8       	lddpc	r8,8000553c <twim_write+0xf8>
80005512:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80005514:	5b e8       	cp.w	r8,-2
80005516:	c0 31       	brne	8000551c <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80005518:	3f f8       	mov	r8,-1
8000551a:	c0 28       	rjmp	8000551e <twim_write+0xda>
	}
	return STATUS_OK;
8000551c:	30 08       	mov	r8,0
}
8000551e:	10 9c       	mov	r12,r8
80005520:	2f bd       	sub	sp,-20
80005522:	e3 cd 80 80 	ldm	sp++,r7,pc
80005526:	00 00       	add	r0,r0
80005528:	00 00       	add	r0,r0
8000552a:	07 88       	ld.ub	r8,r3[0x0]
8000552c:	80 00       	ld.sh	r0,r0[0x0]
8000552e:	51 10       	stdsp	sp[0x44],r0
80005530:	00 00       	add	r0,r0
80005532:	07 8c       	ld.ub	r12,r3[0x0]
80005534:	00 00       	add	r0,r0
80005536:	07 98       	ld.ub	r8,r3[0x1]
80005538:	00 00       	add	r0,r0
8000553a:	07 a8       	ld.ub	r8,r3[0x2]
8000553c:	00 00       	add	r0,r0
8000553e:	07 94       	ld.ub	r4,r3[0x1]
80005540:	00 00       	add	r0,r0
80005542:	07 a0       	ld.ub	r0,r3[0x2]
80005544:	80 00       	ld.sh	r0,r0[0x0]
80005546:	55 48       	stdsp	sp[0x150],r8

80005548 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
80005548:	eb cd 40 80 	pushm	r7,lr
8000554c:	1a 97       	mov	r7,sp
8000554e:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
80005550:	48 98       	lddpc	r8,80005574 <twim_status+0x2c>
80005552:	70 08       	ld.w	r8,r8[0x0]
80005554:	70 78       	ld.w	r8,r8[0x1c]
80005556:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
8000555a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000555e:	e2 18 00 10 	andl	r8,0x10,COH
80005562:	c0 30       	breq	80005568 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
80005564:	30 18       	mov	r8,1
80005566:	c0 28       	rjmp	8000556a <twim_status+0x22>
	} else {
		return 0;
80005568:	30 08       	mov	r8,0
	}
}
8000556a:	10 9c       	mov	r12,r8
8000556c:	2f fd       	sub	sp,-4
8000556e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005572:	00 00       	add	r0,r0
80005574:	00 00       	add	r0,r0
80005576:	07 88       	ld.ub	r8,r3[0x0]

80005578 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005578:	eb cd 40 80 	pushm	r7,lr
8000557c:	1a 97       	mov	r7,sp
8000557e:	20 1d       	sub	sp,4
80005580:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005584:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005588:	e6 18 00 01 	andh	r8,0x1,COH
8000558c:	5f 08       	sreq	r8
8000558e:	5c 58       	castu.b	r8
}
80005590:	10 9c       	mov	r12,r8
80005592:	2f fd       	sub	sp,-4
80005594:	e3 cd 80 80 	ldm	sp++,r7,pc

80005598 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80005598:	eb cd 40 80 	pushm	r7,lr
8000559c:	1a 97       	mov	r7,sp
8000559e:	20 7d       	sub	sp,28
800055a0:	ef 4c ff ec 	st.w	r7[-20],r12
800055a4:	ef 4b ff e8 	st.w	r7[-24],r11
800055a8:	ef 4a ff e4 	st.w	r7[-28],r10
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
800055ac:	ee f8 ff e8 	ld.w	r8,r7[-24]
800055b0:	f0 09 15 04 	lsl	r9,r8,0x4
800055b4:	ee f8 ff e4 	ld.w	r8,r7[-28]
800055b8:	10 39       	cp.w	r9,r8
800055ba:	e0 8b 00 04 	brhi	800055c2 <usart_set_async_baudrate+0x2a>
800055be:	31 08       	mov	r8,16
800055c0:	c0 28       	rjmp	800055c4 <usart_set_async_baudrate+0x2c>
800055c2:	30 88       	mov	r8,8
800055c4:	ef 48 ff f0 	st.w	r7[-16],r8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
800055c8:	ee f8 ff e4 	ld.w	r8,r7[-28]
800055cc:	f0 09 15 03 	lsl	r9,r8,0x3
800055d0:	ee fa ff f0 	ld.w	r10,r7[-16]
800055d4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800055d8:	f4 08 02 48 	mul	r8,r10,r8
800055dc:	a1 98       	lsr	r8,0x1
800055de:	f2 08 00 08 	add	r8,r9,r8
800055e2:	ee fa ff f0 	ld.w	r10,r7[-16]
800055e6:	ee f9 ff e8 	ld.w	r9,r7[-24]
800055ea:	f4 09 02 49 	mul	r9,r10,r9
800055ee:	f0 09 0d 08 	divu	r8,r8,r9
800055f2:	ef 48 ff f4 	st.w	r7[-12],r8
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
800055f6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800055fa:	a3 98       	lsr	r8,0x3
800055fc:	ef 48 ff f8 	st.w	r7[-8],r8
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);
80005600:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005604:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80005608:	ef 48 ff fc 	st.w	r7[-4],r8

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
8000560c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005610:	58 08       	cp.w	r8,0
80005612:	c0 70       	breq	80005620 <usart_set_async_baudrate+0x88>
80005614:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005618:	e0 48 ff ff 	cp.w	r8,65535
8000561c:	e0 88 00 04 	brls	80005624 <usart_set_async_baudrate+0x8c>
    return USART_INVALID_INPUT;
80005620:	30 18       	mov	r8,1
80005622:	c2 08       	rjmp	80005662 <usart_set_async_baudrate+0xca>

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80005624:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005628:	70 18       	ld.w	r8,r8[0x4]
8000562a:	10 99       	mov	r9,r8
8000562c:	e4 19 ff f7 	andh	r9,0xfff7
80005630:	e0 19 fe cf 	andl	r9,0xfecf
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80005634:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005638:	59 08       	cp.w	r8,16
8000563a:	c0 40       	breq	80005642 <usart_set_async_baudrate+0xaa>
8000563c:	e8 68 00 00 	mov	r8,524288
80005640:	c0 28       	rjmp	80005644 <usart_set_async_baudrate+0xac>
80005642:	30 08       	mov	r8,0
80005644:	10 49       	or	r9,r8
80005646:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000564a:	91 19       	st.w	r8[0x4],r9
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
                fp << AVR32_USART_BRGR_FP_OFFSET;
8000564c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005650:	f0 09 15 10 	lsl	r9,r8,0x10
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80005654:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005658:	10 49       	or	r9,r8
8000565a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000565e:	91 89       	st.w	r8[0x20],r9
                fp << AVR32_USART_BRGR_FP_OFFSET;

  return USART_SUCCESS;
80005660:	30 08       	mov	r8,0
}
80005662:	10 9c       	mov	r12,r8
80005664:	2f 9d       	sub	sp,-28
80005666:	e3 cd 80 80 	ldm	sp++,r7,pc
8000566a:	d7 03       	nop

8000566c <usart_reset>:
 */
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
8000566c:	eb cd 40 80 	pushm	r7,lr
80005670:	1a 97       	mov	r7,sp
80005672:	20 2d       	sub	sp,8
80005674:	ef 4c ff f8 	st.w	r7[-8],r12
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80005678:	e1 b8 00 00 	mfsr	r8,0x0
8000567c:	10 9c       	mov	r12,r8
8000567e:	f0 1f 00 18 	mcall	800056dc <usart_reset+0x70>
80005682:	18 98       	mov	r8,r12
80005684:	ef 68 ff ff 	st.b	r7[-1],r8

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80005688:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000568c:	30 08       	mov	r8,0
8000568e:	f0 09 18 00 	cp.b	r9,r8
80005692:	c0 20       	breq	80005696 <usart_reset+0x2a>
80005694:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80005696:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000569a:	3f f9       	mov	r9,-1
8000569c:	91 39       	st.w	r8[0xc],r9
  usart->csr;
8000569e:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056a2:	70 58       	ld.w	r8,r8[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
800056a4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800056a8:	30 08       	mov	r8,0
800056aa:	f0 09 18 00 	cp.b	r9,r8
800056ae:	c0 20       	breq	800056b2 <usart_reset+0x46>
800056b0:	d5 03       	csrf	0x10

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
800056b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056b6:	30 09       	mov	r9,0
800056b8:	91 19       	st.w	r8[0x4],r9
  usart->rtor = 0;
800056ba:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056be:	30 09       	mov	r9,0
800056c0:	91 99       	st.w	r8[0x24],r9
  usart->ttgr = 0;
800056c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056c6:	30 09       	mov	r9,0
800056c8:	91 a9       	st.w	r8[0x28],r9

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
800056ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056ce:	ea 69 61 0c 	mov	r9,680204
800056d2:	91 09       	st.w	r8[0x0],r9
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
800056d4:	2f ed       	sub	sp,-8
800056d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800056da:	00 00       	add	r0,r0
800056dc:	80 00       	ld.sh	r0,r0[0x0]
800056de:	55 78       	stdsp	sp[0x15c],r8

800056e0 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
800056e0:	eb cd 40 80 	pushm	r7,lr
800056e4:	1a 97       	mov	r7,sp
800056e6:	20 3d       	sub	sp,12
800056e8:	ef 4c ff fc 	st.w	r7[-4],r12
800056ec:	ef 4b ff f8 	st.w	r7[-8],r11
800056f0:	ef 4a ff f4 	st.w	r7[-12],r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
800056f4:	ee fc ff fc 	ld.w	r12,r7[-4]
800056f8:	f0 1f 00 54 	mcall	80005848 <usart_init_rs232+0x168>

  // Check input values.
  if (!opt || // Null pointer.
800056fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005700:	58 08       	cp.w	r8,0
80005702:	c3 90       	breq	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80005704:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005708:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000570a:	30 48       	mov	r8,4
8000570c:	f0 09 18 00 	cp.b	r9,r8
80005710:	e0 88 00 32 	brls	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80005714:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005718:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000571a:	30 98       	mov	r8,9
8000571c:	f0 09 18 00 	cp.b	r9,r8
80005720:	e0 8b 00 2a 	brhi	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80005724:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005728:	11 d9       	ld.ub	r9,r8[0x5]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000572a:	30 78       	mov	r8,7
8000572c:	f0 09 18 00 	cp.b	r9,r8
80005730:	e0 8b 00 22 	brhi	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
80005734:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005738:	90 39       	ld.sh	r9,r8[0x6]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000573a:	e0 68 01 01 	mov	r8,257
8000573e:	f0 09 19 00 	cp.h	r9,r8
80005742:	e0 8b 00 19 	brhi	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
80005746:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000574a:	f1 39 00 08 	ld.ub	r9,r8[8]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000574e:	30 38       	mov	r8,3
80005750:	f0 09 18 00 	cp.b	r9,r8
80005754:	e0 8b 00 10 	brhi	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80005758:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000575c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005760:	70 08       	ld.w	r8,r8[0x0]
80005762:	12 9a       	mov	r10,r9
80005764:	10 9b       	mov	r11,r8
80005766:	ee fc ff fc 	ld.w	r12,r7[-4]
8000576a:	f0 1f 00 39 	mcall	8000584c <usart_init_rs232+0x16c>
8000576e:	18 98       	mov	r8,r12
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80005770:	58 18       	cp.w	r8,1
80005772:	c0 31       	brne	80005778 <usart_init_rs232+0x98>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;
80005774:	30 18       	mov	r8,1
80005776:	c6 48       	rjmp	8000583e <usart_init_rs232+0x15e>

  if (opt->charlength == 9)
80005778:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000577c:	11 c9       	ld.ub	r9,r8[0x4]
8000577e:	30 98       	mov	r8,9
80005780:	f0 09 18 00 	cp.b	r9,r8
80005784:	c0 a1       	brne	80005798 <usart_init_rs232+0xb8>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80005786:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000578a:	70 18       	ld.w	r8,r8[0x4]
8000578c:	10 99       	mov	r9,r8
8000578e:	b1 b9       	sbr	r9,0x11
80005790:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005794:	91 19       	st.w	r8[0x4],r9
80005796:	c0 d8       	rjmp	800057b0 <usart_init_rs232+0xd0>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80005798:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000579c:	70 19       	ld.w	r9,r8[0x4]
8000579e:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057a2:	11 c8       	ld.ub	r8,r8[0x4]
800057a4:	20 58       	sub	r8,5
800057a6:	a7 68       	lsl	r8,0x6
800057a8:	10 49       	or	r9,r8
800057aa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057ae:	91 19       	st.w	r8[0x4],r9
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800057b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057b4:	70 19       	ld.w	r9,r8[0x4]
800057b6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057ba:	11 d8       	ld.ub	r8,r8[0x5]
800057bc:	f0 0a 15 09 	lsl	r10,r8,0x9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;
800057c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057c4:	f1 38 00 08 	ld.ub	r8,r8[8]
800057c8:	af 68       	lsl	r8,0xe
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800057ca:	f5 e8 10 08 	or	r8,r10,r8
800057ce:	10 49       	or	r9,r8
800057d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057d4:	91 19       	st.w	r8[0x4],r9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800057d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057da:	90 39       	ld.sh	r9,r8[0x6]
800057dc:	30 28       	mov	r8,2
800057de:	f0 09 19 00 	cp.h	r9,r8
800057e2:	e0 88 00 14 	brls	8000580a <usart_init_rs232+0x12a>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800057e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057ea:	70 18       	ld.w	r8,r8[0x4]
800057ec:	10 99       	mov	r9,r8
800057ee:	ad b9       	sbr	r9,0xd
800057f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057f4:	91 19       	st.w	r8[0x4],r9
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800057f6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057fa:	90 38       	ld.sh	r8,r8[0x6]
800057fc:	5c 78       	castu.h	r8
800057fe:	20 28       	sub	r8,2
80005800:	10 99       	mov	r9,r8
80005802:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005806:	91 a9       	st.w	r8[0x28],r9
80005808:	c0 d8       	rjmp	80005822 <usart_init_rs232+0x142>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
8000580a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000580e:	70 19       	ld.w	r9,r8[0x4]
80005810:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005814:	90 38       	ld.sh	r8,r8[0x6]
80005816:	5c 78       	castu.h	r8
80005818:	ad 68       	lsl	r8,0xc
8000581a:	10 49       	or	r9,r8
8000581c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005820:	91 19       	st.w	r8[0x4],r9

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80005822:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005826:	70 18       	ld.w	r8,r8[0x4]
80005828:	10 99       	mov	r9,r8
8000582a:	e0 19 ff f0 	andl	r9,0xfff0
8000582e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005832:	91 19       	st.w	r8[0x4],r9
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80005834:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005838:	35 09       	mov	r9,80
8000583a:	91 09       	st.w	r8[0x0],r9
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
8000583c:	30 08       	mov	r8,0
}
8000583e:	10 9c       	mov	r12,r8
80005840:	2f dd       	sub	sp,-12
80005842:	e3 cd 80 80 	ldm	sp++,r7,pc
80005846:	00 00       	add	r0,r0
80005848:	80 00       	ld.sh	r0,r0[0x0]
8000584a:	56 6c       	stdsp	sp[0x198],r12
8000584c:	80 00       	ld.sh	r0,r0[0x0]
8000584e:	55 98       	stdsp	sp[0x164],r8

80005850 <usart_write_char>:
  return USART_SUCCESS;
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
80005850:	eb cd 40 80 	pushm	r7,lr
80005854:	1a 97       	mov	r7,sp
80005856:	20 3d       	sub	sp,12
80005858:	ef 4c ff f8 	st.w	r7[-8],r12
8000585c:	ef 4b ff f4 	st.w	r7[-12],r11
80005860:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005864:	ef 48 ff fc 	st.w	r7[-4],r8
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80005868:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000586c:	70 58       	ld.w	r8,r8[0x14]
8000586e:	e2 18 00 02 	andl	r8,0x2,COH
80005872:	5f 18       	srne	r8
  if (usart_tx_ready(usart))
80005874:	58 08       	cp.w	r8,0
80005876:	c0 a0       	breq	8000588a <usart_write_char+0x3a>
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80005878:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000587c:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
80005880:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005884:	91 79       	st.w	r8[0x1c],r9
    return USART_SUCCESS;
80005886:	30 08       	mov	r8,0
80005888:	c0 28       	rjmp	8000588c <usart_write_char+0x3c>
  }
  else
    return USART_TX_BUSY;
8000588a:	30 28       	mov	r8,2
}
8000588c:	10 9c       	mov	r12,r8
8000588e:	2f dd       	sub	sp,-12
80005890:	e3 cd 80 80 	ldm	sp++,r7,pc

80005894 <usart_putchar>:


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80005894:	eb cd 40 80 	pushm	r7,lr
80005898:	1a 97       	mov	r7,sp
8000589a:	20 3d       	sub	sp,12
8000589c:	ef 4c ff f8 	st.w	r7[-8],r12
800058a0:	ef 4b ff f4 	st.w	r7[-12],r11
  int timeout = USART_DEFAULT_TIMEOUT;
800058a4:	e0 68 27 10 	mov	r8,10000
800058a8:	ef 48 ff fc 	st.w	r7[-4],r8

  do
  {
    if (!timeout--) return USART_FAILURE;
800058ac:	ee f8 ff fc 	ld.w	r8,r7[-4]
800058b0:	58 08       	cp.w	r8,0
800058b2:	5f 08       	sreq	r8
800058b4:	5c 58       	castu.b	r8
800058b6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800058ba:	20 19       	sub	r9,1
800058bc:	ef 49 ff fc 	st.w	r7[-4],r9
800058c0:	58 08       	cp.w	r8,0
800058c2:	c0 30       	breq	800058c8 <usart_putchar+0x34>
800058c4:	3f f8       	mov	r8,-1
800058c6:	c0 b8       	rjmp	800058dc <usart_putchar+0x48>
  } while (usart_write_char(usart, c) != USART_SUCCESS);
800058c8:	ee fb ff f4 	ld.w	r11,r7[-12]
800058cc:	ee fc ff f8 	ld.w	r12,r7[-8]
800058d0:	f0 1f 00 05 	mcall	800058e4 <usart_putchar+0x50>
800058d4:	18 98       	mov	r8,r12
800058d6:	58 08       	cp.w	r8,0
800058d8:	ce a1       	brne	800058ac <usart_putchar+0x18>

  return USART_SUCCESS;
800058da:	30 08       	mov	r8,0
}
800058dc:	10 9c       	mov	r12,r8
800058de:	2f dd       	sub	sp,-12
800058e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800058e4:	80 00       	ld.sh	r0,r0[0x0]
800058e6:	58 50       	cp.w	r0,5

800058e8 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
800058e8:	eb cd 40 80 	pushm	r7,lr
800058ec:	1a 97       	mov	r7,sp
800058ee:	20 2d       	sub	sp,8
800058f0:	ef 4c ff fc 	st.w	r7[-4],r12
800058f4:	ef 4b ff f8 	st.w	r7[-8],r11
  while (*string != '\0')
800058f8:	c0 e8       	rjmp	80005914 <usart_write_line+0x2c>
    usart_putchar(usart, *string++);
800058fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058fe:	11 88       	ld.ub	r8,r8[0x0]
80005900:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005904:	2f f9       	sub	r9,-1
80005906:	ef 49 ff f8 	st.w	r7[-8],r9
8000590a:	10 9b       	mov	r11,r8
8000590c:	ee fc ff fc 	ld.w	r12,r7[-4]
80005910:	f0 1f 00 05 	mcall	80005924 <usart_write_line+0x3c>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80005914:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005918:	11 88       	ld.ub	r8,r8[0x0]
8000591a:	58 08       	cp.w	r8,0
8000591c:	ce f1       	brne	800058fa <usart_write_line+0x12>
    usart_putchar(usart, *string++);
}
8000591e:	2f ed       	sub	sp,-8
80005920:	e3 cd 80 80 	ldm	sp++,r7,pc
80005924:	80 00       	ld.sh	r0,r0[0x0]
80005926:	58 94       	cp.w	r4,9

80005928 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80005928:	48 cd       	lddpc	sp,80005958 <udata_clear_loop_end+0x2>

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
8000592a:	48 d0       	lddpc	r0,8000595c <udata_clear_loop_end+0x6>
  mtsr    AVR32_EVBA, r0
8000592c:	e3 b0 00 01 	mtsr	0x4,r0

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80005930:	d5 53       	csrf	0x15

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
80005932:	48 c0       	lddpc	r0,80005960 <udata_clear_loop_end+0xa>
  lda.w   r1, _edata
80005934:	48 c1       	lddpc	r1,80005964 <udata_clear_loop_end+0xe>
  cp      r0, r1
80005936:	02 30       	cp.w	r0,r1
  brhs    idata_load_loop_end
80005938:	c0 62       	brcc	80005944 <idata_load_loop_end>
  lda.w   r2, _data_lma
8000593a:	48 c2       	lddpc	r2,80005968 <udata_clear_loop_end+0x12>

8000593c <idata_load_loop>:
idata_load_loop:
  ld.d    r4, r2++
8000593c:	a5 05       	ld.d	r4,r2++
  st.d    r0++, r4
8000593e:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80005940:	02 30       	cp.w	r0,r1
  brlo    idata_load_loop
80005942:	cf d3       	brcs	8000593c <idata_load_loop>

80005944 <idata_load_loop_end>:
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80005944:	48 a0       	lddpc	r0,8000596c <udata_clear_loop_end+0x16>
  lda.w   r1, _end
80005946:	48 b1       	lddpc	r1,80005970 <udata_clear_loop_end+0x1a>
  cp      r0, r1
80005948:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
8000594a:	c0 62       	brcc	80005956 <udata_clear_loop_end>
  mov     r2, 0
8000594c:	30 02       	mov	r2,0
  mov     r3, 0
8000594e:	30 03       	mov	r3,0

80005950 <udata_clear_loop>:
udata_clear_loop:
  st.d    r0++, r2
80005950:	a1 22       	st.d	r0++,r2
  cp      r0, r1
80005952:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
80005954:	cf e3       	brcs	80005950 <udata_clear_loop>

80005956 <udata_clear_loop_end>:
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80005956:	48 8f       	lddpc	pc,80005974 <udata_clear_loop_end+0x1e>
80005958:	00 01       	add	r1,r0
8000595a:	00 00       	add	r0,r0
8000595c:	80 01       	ld.sh	r1,r0[0x0]
8000595e:	12 00       	add	r0,r9
80005960:	00 00       	add	r0,r0
80005962:	00 08       	add	r8,r0
80005964:	00 00       	add	r0,r0
80005966:	05 b8       	ld.ub	r8,r2[0x3]
80005968:	80 01       	ld.sh	r1,r0[0x0]
8000596a:	1b d8       	ld.ub	r8,sp[0x5]
8000596c:	00 00       	add	r0,r0
8000596e:	05 b8       	ld.ub	r8,r2[0x3]
80005970:	00 00       	add	r0,r0
80005972:	0c a0       	st.w	r6++,r0
80005974:	80 00       	ld.sh	r0,r0[0x0]
80005976:	a0 18       	st.h	r0[0x2],r8

80005978 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005978:	eb cd 40 80 	pushm	r7,lr
8000597c:	1a 97       	mov	r7,sp
8000597e:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005980:	e1 b8 00 00 	mfsr	r8,0x0
80005984:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005988:	d3 03       	ssrf	0x10

	return flags;
8000598a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000598e:	10 9c       	mov	r12,r8
80005990:	2f fd       	sub	sp,-4
80005992:	e3 cd 80 80 	ldm	sp++,r7,pc

80005996 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005996:	eb cd 40 80 	pushm	r7,lr
8000599a:	1a 97       	mov	r7,sp
8000599c:	20 1d       	sub	sp,4
8000599e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800059a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800059a6:	e6 18 00 01 	andh	r8,0x1,COH
800059aa:	5f 08       	sreq	r8
800059ac:	5c 58       	castu.b	r8
}
800059ae:	10 9c       	mov	r12,r8
800059b0:	2f fd       	sub	sp,-4
800059b2:	e3 cd 80 80 	ldm	sp++,r7,pc
800059b6:	d7 03       	nop

800059b8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800059b8:	eb cd 40 80 	pushm	r7,lr
800059bc:	1a 97       	mov	r7,sp
800059be:	20 1d       	sub	sp,4
800059c0:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800059c4:	ee fc ff fc 	ld.w	r12,r7[-4]
800059c8:	f0 1f 00 05 	mcall	800059dc <cpu_irq_restore+0x24>
800059cc:	18 98       	mov	r8,r12
800059ce:	58 08       	cp.w	r8,0
800059d0:	c0 20       	breq	800059d4 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800059d2:	d5 03       	csrf	0x10
   }

	barrier();
}
800059d4:	2f fd       	sub	sp,-4
800059d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800059da:	00 00       	add	r0,r0
800059dc:	80 00       	ld.sh	r0,r0[0x0]
800059de:	59 96       	cp.w	r6,25

800059e0 <osc_priv_enable_osc0>:
 */
#include <osc.h>

#ifdef BOARD_OSC0_HZ
void osc_priv_enable_osc0(void)
{
800059e0:	eb cd 40 80 	pushm	r7,lr
800059e4:	1a 97       	mov	r7,sp
800059e6:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
800059e8:	f0 1f 00 0c 	mcall	80005a18 <osc_priv_enable_osc0+0x38>
800059ec:	18 98       	mov	r8,r12
800059ee:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL;
800059f2:	fe 78 08 00 	mov	r8,-63488
800059f6:	32 49       	mov	r9,36
800059f8:	ea 19 aa 00 	orh	r9,0xaa00
800059fc:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.oscctrl[0] =
800059fe:	fe 78 08 00 	mov	r8,-63488
80005a02:	e0 79 0c 07 	mov	r9,68615
80005a06:	91 99       	st.w	r8[0x24],r9
			(OSC0_STARTUP_VALUE << AVR32_SCIF_OSCCTRL_STARTUP)
			| (OSC0_GAIN_VALUE << AVR32_SCIF_OSCCTRL_GAIN)
			| (OSC0_MODE_VALUE << AVR32_SCIF_OSCCTRL_MODE)
			| (1U << AVR32_SCIF_OSCCTRL_OSCEN);
	cpu_irq_restore(flags);
80005a08:	ee fc ff fc 	ld.w	r12,r7[-4]
80005a0c:	f0 1f 00 04 	mcall	80005a1c <osc_priv_enable_osc0+0x3c>
}
80005a10:	2f fd       	sub	sp,-4
80005a12:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a16:	00 00       	add	r0,r0
80005a18:	80 00       	ld.sh	r0,r0[0x0]
80005a1a:	59 78       	cp.w	r8,23
80005a1c:	80 00       	ld.sh	r0,r0[0x0]
80005a1e:	59 b8       	cp.w	r8,27

80005a20 <osc_priv_enable_osc32>:
}
#endif /* BOARD_OSC0_HZ */

#ifdef BOARD_OSC32_HZ
void osc_priv_enable_osc32(void)
{
80005a20:	eb cd 40 80 	pushm	r7,lr
80005a24:	1a 97       	mov	r7,sp
80005a26:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80005a28:	f0 1f 00 0c 	mcall	80005a58 <osc_priv_enable_osc32+0x38>
80005a2c:	18 98       	mov	r8,r12
80005a2e:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL32;
80005a32:	fe 78 08 00 	mov	r8,-63488
80005a36:	34 c9       	mov	r9,76
80005a38:	ea 19 aa 00 	orh	r9,0xaa00
80005a3c:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.oscctrl32 =
80005a3e:	fe 78 08 00 	mov	r8,-63488
80005a42:	e2 69 01 01 	mov	r9,131329
80005a46:	f1 49 00 4c 	st.w	r8[76],r9
			(OSC32_STARTUP_VALUE << AVR32_SCIF_OSCCTRL32_STARTUP)
			| (OSC32_MODE_VALUE << AVR32_SCIF_OSCCTRL32_MODE)
			| (1U << AVR32_SCIF_OSCCTRL32_OSC32EN);
	cpu_irq_restore(flags);
80005a4a:	ee fc ff fc 	ld.w	r12,r7[-4]
80005a4e:	f0 1f 00 04 	mcall	80005a5c <osc_priv_enable_osc32+0x3c>
}
80005a52:	2f fd       	sub	sp,-4
80005a54:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a58:	80 00       	ld.sh	r0,r0[0x0]
80005a5a:	59 78       	cp.w	r8,23
80005a5c:	80 00       	ld.sh	r0,r0[0x0]
80005a5e:	59 b8       	cp.w	r8,27

80005a60 <osc_priv_enable_rc8m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC0_HZ */

void osc_priv_enable_rc8m(void)
{
80005a60:	eb cd 40 80 	pushm	r7,lr
80005a64:	1a 97       	mov	r7,sp
80005a66:	20 3d       	sub	sp,12
	irqflags_t flags;
	uint32_t   rccr8;
    uint32_t* calibration_bits = (uint32_t*)0x80800200;
80005a68:	e0 68 02 00 	mov	r8,512
80005a6c:	ea 18 80 80 	orh	r8,0x8080
80005a70:	ef 48 ff fc 	st.w	r7[-4],r8
	/* Wait for the CALIB field to be updated from fuses after reset */
	while (!(AVR32_SCIF.rccr8 & AVR32_SCIF_RCCR8_FCD_MASK)) {
80005a74:	fe 78 08 00 	mov	r8,-63488
80005a78:	71 28       	ld.w	r8,r8[0x48]
80005a7a:	e6 18 00 01 	andh	r8,0x1,COH
80005a7e:	cf b0       	breq	80005a74 <osc_priv_enable_rc8m+0x14>
		/* Do nothing */
	}

	/* Enable the oscillator without touching the CALIB and FCD fields */
	flags = cpu_irq_save();
80005a80:	f0 1f 00 17 	mcall	80005adc <osc_priv_enable_rc8m+0x7c>
80005a84:	18 98       	mov	r8,r12
80005a86:	ef 48 ff f4 	st.w	r7[-12],r8
	rccr8 = AVR32_SCIF.rccr8;
80005a8a:	fe 78 08 00 	mov	r8,-63488
80005a8e:	71 28       	ld.w	r8,r8[0x48]
80005a90:	ef 48 ff f8 	st.w	r7[-8],r8
	rccr8 &= AVR32_SCIF_RCCR8_FCD_MASK | ((*calibration_bits)&AVR32_SCIF_RCCR8_CALIB_MASK);
80005a94:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a98:	70 08       	ld.w	r8,r8[0x0]
80005a9a:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80005a9e:	b1 a8       	sbr	r8,0x10
80005aa0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005aa4:	f3 e8 00 08 	and	r8,r9,r8
80005aa8:	ef 48 ff f8 	st.w	r7[-8],r8
	rccr8 |= 1U << AVR32_SCIF_RCOSC8_EN;
80005aac:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ab0:	b9 a8       	sbr	r8,0x18
80005ab2:	ef 48 ff f8 	st.w	r7[-8],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RCCR8;
80005ab6:	fe 78 08 00 	mov	r8,-63488
80005aba:	34 89       	mov	r9,72
80005abc:	ea 19 aa 00 	orh	r9,0xaa00
80005ac0:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rccr8 = rccr8;
80005ac2:	fe 78 08 00 	mov	r8,-63488
80005ac6:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005aca:	f1 49 00 48 	st.w	r8[72],r9
	cpu_irq_restore(flags);
80005ace:	ee fc ff f4 	ld.w	r12,r7[-12]
80005ad2:	f0 1f 00 04 	mcall	80005ae0 <osc_priv_enable_rc8m+0x80>
}
80005ad6:	2f dd       	sub	sp,-12
80005ad8:	e3 cd 80 80 	ldm	sp++,r7,pc
80005adc:	80 00       	ld.sh	r0,r0[0x0]
80005ade:	59 78       	cp.w	r8,23
80005ae0:	80 00       	ld.sh	r0,r0[0x0]
80005ae2:	59 b8       	cp.w	r8,27

80005ae4 <osc_priv_enable_rc120m>:
	AVR32_SCIF.rccr8 = rccr8;
	cpu_irq_restore(flags);
}

void osc_priv_enable_rc120m(void)
{
80005ae4:	eb cd 40 80 	pushm	r7,lr
80005ae8:	1a 97       	mov	r7,sp
80005aea:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80005aec:	f0 1f 00 0c 	mcall	80005b1c <osc_priv_enable_rc120m+0x38>
80005af0:	18 98       	mov	r8,r12
80005af2:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80005af6:	fe 78 08 00 	mov	r8,-63488
80005afa:	35 89       	mov	r9,88
80005afc:	ea 19 aa 00 	orh	r9,0xaa00
80005b00:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80005b02:	fe 78 08 00 	mov	r8,-63488
80005b06:	30 19       	mov	r9,1
80005b08:	f1 49 00 58 	st.w	r8[88],r9
	cpu_irq_restore(flags);
80005b0c:	ee fc ff fc 	ld.w	r12,r7[-4]
80005b10:	f0 1f 00 04 	mcall	80005b20 <osc_priv_enable_rc120m+0x3c>
}
80005b14:	2f fd       	sub	sp,-4
80005b16:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b1a:	00 00       	add	r0,r0
80005b1c:	80 00       	ld.sh	r0,r0[0x0]
80005b1e:	59 78       	cp.w	r8,23
80005b20:	80 00       	ld.sh	r0,r0[0x0]
80005b22:	59 b8       	cp.w	r8,27

80005b24 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005b24:	eb cd 40 80 	pushm	r7,lr
80005b28:	1a 97       	mov	r7,sp
80005b2a:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005b2c:	e1 b8 00 00 	mfsr	r8,0x0
80005b30:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005b34:	d3 03       	ssrf	0x10

	return flags;
80005b36:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005b3a:	10 9c       	mov	r12,r8
80005b3c:	2f fd       	sub	sp,-4
80005b3e:	e3 cd 80 80 	ldm	sp++,r7,pc

80005b42 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005b42:	eb cd 40 80 	pushm	r7,lr
80005b46:	1a 97       	mov	r7,sp
80005b48:	20 1d       	sub	sp,4
80005b4a:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005b4e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005b52:	e6 18 00 01 	andh	r8,0x1,COH
80005b56:	5f 08       	sreq	r8
80005b58:	5c 58       	castu.b	r8
}
80005b5a:	10 9c       	mov	r12,r8
80005b5c:	2f fd       	sub	sp,-4
80005b5e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b62:	d7 03       	nop

80005b64 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005b64:	eb cd 40 80 	pushm	r7,lr
80005b68:	1a 97       	mov	r7,sp
80005b6a:	20 1d       	sub	sp,4
80005b6c:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005b70:	ee fc ff fc 	ld.w	r12,r7[-4]
80005b74:	f0 1f 00 05 	mcall	80005b88 <cpu_irq_restore+0x24>
80005b78:	18 98       	mov	r8,r12
80005b7a:	58 08       	cp.w	r8,0
80005b7c:	c0 20       	breq	80005b80 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005b7e:	d5 03       	csrf	0x10
   }

	barrier();
}
80005b80:	2f fd       	sub	sp,-4
80005b82:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b86:	00 00       	add	r0,r0
80005b88:	80 00       	ld.sh	r0,r0[0x0]
80005b8a:	5b 42       	cp.w	r2,-12

80005b8c <pll_enable>:
	AVR32_SCIF.pll[pll_id] = cfg->ctrl;
	cpu_irq_restore(flags);
}

void pll_enable(const struct pll_config *cfg, unsigned int pll_id)
{
80005b8c:	eb cd 40 80 	pushm	r7,lr
80005b90:	1a 97       	mov	r7,sp
80005b92:	20 3d       	sub	sp,12
80005b94:	ef 4c ff f8 	st.w	r7[-8],r12
80005b98:	ef 4b ff f4 	st.w	r7[-12],r11
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
80005b9c:	f0 1f 00 10 	mcall	80005bdc <pll_enable+0x50>
80005ba0:	18 98       	mov	r8,r12
80005ba2:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | (AVR32_SCIF_PLL + (4 * pll_id));
80005ba6:	fe 78 08 00 	mov	r8,-63488
80005baa:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005bae:	2f 99       	sub	r9,-7
80005bb0:	a3 69       	lsl	r9,0x2
80005bb2:	ea 19 aa 00 	orh	r9,0xaa00
80005bb6:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.pll[pll_id] = cfg->ctrl | (1U << AVR32_SCIF_PLLEN);
80005bb8:	fe 78 08 00 	mov	r8,-63488
80005bbc:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005bc0:	ee fa ff f8 	ld.w	r10,r7[-8]
80005bc4:	74 0a       	ld.w	r10,r10[0x0]
80005bc6:	a1 aa       	sbr	r10,0x0
80005bc8:	2f 99       	sub	r9,-7
80005bca:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	cpu_irq_restore(flags);
80005bce:	ee fc ff fc 	ld.w	r12,r7[-4]
80005bd2:	f0 1f 00 04 	mcall	80005be0 <pll_enable+0x54>
}
80005bd6:	2f dd       	sub	sp,-12
80005bd8:	e3 cd 80 80 	ldm	sp++,r7,pc
80005bdc:	80 00       	ld.sh	r0,r0[0x0]
80005bde:	5b 24       	cp.w	r4,-14
80005be0:	80 00       	ld.sh	r0,r0[0x0]
80005be2:	5b 64       	cp.w	r4,-10

80005be4 <pll_disable>:

void pll_disable(unsigned int pll_id)
{
80005be4:	eb cd 40 80 	pushm	r7,lr
80005be8:	1a 97       	mov	r7,sp
80005bea:	20 2d       	sub	sp,8
80005bec:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
80005bf0:	f0 1f 00 0f 	mcall	80005c2c <pll_disable+0x48>
80005bf4:	18 98       	mov	r8,r12
80005bf6:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | (AVR32_SCIF_PLL + (4 * pll_id));
80005bfa:	fe 78 08 00 	mov	r8,-63488
80005bfe:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c02:	2f 99       	sub	r9,-7
80005c04:	a3 69       	lsl	r9,0x2
80005c06:	ea 19 aa 00 	orh	r9,0xaa00
80005c0a:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.pll[pll_id] = 0;
80005c0c:	fe 78 08 00 	mov	r8,-63488
80005c10:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c14:	2f 99       	sub	r9,-7
80005c16:	30 0a       	mov	r10,0
80005c18:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	cpu_irq_restore(flags);
80005c1c:	ee fc ff fc 	ld.w	r12,r7[-4]
80005c20:	f0 1f 00 04 	mcall	80005c30 <pll_disable+0x4c>
}
80005c24:	2f ed       	sub	sp,-8
80005c26:	e3 cd 80 80 	ldm	sp++,r7,pc
80005c2a:	00 00       	add	r0,r0
80005c2c:	80 00       	ld.sh	r0,r0[0x0]
80005c2e:	5b 24       	cp.w	r4,-14
80005c30:	80 00       	ld.sh	r0,r0[0x0]
80005c32:	5b 64       	cp.w	r4,-10

80005c34 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005c34:	eb cd 40 80 	pushm	r7,lr
80005c38:	1a 97       	mov	r7,sp
80005c3a:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005c3c:	e1 b8 00 00 	mfsr	r8,0x0
80005c40:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005c44:	d3 03       	ssrf	0x10

	return flags;
80005c46:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005c4a:	10 9c       	mov	r12,r8
80005c4c:	2f fd       	sub	sp,-4
80005c4e:	e3 cd 80 80 	ldm	sp++,r7,pc

80005c52 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005c52:	eb cd 40 80 	pushm	r7,lr
80005c56:	1a 97       	mov	r7,sp
80005c58:	20 1d       	sub	sp,4
80005c5a:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005c5e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005c62:	e6 18 00 01 	andh	r8,0x1,COH
80005c66:	5f 08       	sreq	r8
80005c68:	5c 58       	castu.b	r8
}
80005c6a:	10 9c       	mov	r12,r8
80005c6c:	2f fd       	sub	sp,-4
80005c6e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005c72:	d7 03       	nop

80005c74 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005c74:	eb cd 40 80 	pushm	r7,lr
80005c78:	1a 97       	mov	r7,sp
80005c7a:	20 1d       	sub	sp,4
80005c7c:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005c80:	ee fc ff fc 	ld.w	r12,r7[-4]
80005c84:	f0 1f 00 05 	mcall	80005c98 <cpu_irq_restore+0x24>
80005c88:	18 98       	mov	r8,r12
80005c8a:	58 08       	cp.w	r8,0
80005c8c:	c0 20       	breq	80005c90 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005c8e:	d5 03       	csrf	0x10
   }

	barrier();
}
80005c90:	2f fd       	sub	sp,-4
80005c92:	e3 cd 80 80 	ldm	sp++,r7,pc
80005c96:	00 00       	add	r0,r0
80005c98:	80 00       	ld.sh	r0,r0[0x0]
80005c9a:	5c 52       	castu.b	r2

80005c9c <sysclk_set_prescalers>:
 * \param pbc_shift The PBC clock will be divided by \f$2^{pbc\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift,
		unsigned int pbc_shift)
{
80005c9c:	eb cd 40 80 	pushm	r7,lr
80005ca0:	1a 97       	mov	r7,sp
80005ca2:	20 9d       	sub	sp,36
80005ca4:	ef 4c ff e8 	st.w	r7[-24],r12
80005ca8:	ef 4b ff e4 	st.w	r7[-28],r11
80005cac:	ef 4a ff e0 	st.w	r7[-32],r10
80005cb0:	ef 49 ff dc 	st.w	r7[-36],r9
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
80005cb4:	30 08       	mov	r8,0
80005cb6:	ef 48 ff f0 	st.w	r7[-16],r8
	uint32_t   pba_cksel = 0;
80005cba:	30 08       	mov	r8,0
80005cbc:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pbb_cksel = 0;
80005cc0:	30 08       	mov	r8,0
80005cc2:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbc_cksel = 0;
80005cc6:	30 08       	mov	r8,0
80005cc8:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80005ccc:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005cd0:	58 08       	cp.w	r8,0
80005cd2:	c0 70       	breq	80005ce0 <sysclk_set_prescalers+0x44>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_CPUSEL)
80005cd4:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005cd8:	20 18       	sub	r8,1
80005cda:	a7 b8       	sbr	r8,0x7
80005cdc:	ef 48 ff f0 	st.w	r7[-16],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80005ce0:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005ce4:	58 08       	cp.w	r8,0
80005ce6:	c0 70       	breq	80005cf4 <sysclk_set_prescalers+0x58>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_PBSEL)
80005ce8:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005cec:	20 18       	sub	r8,1
80005cee:	a7 b8       	sbr	r8,0x7
80005cf0:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80005cf4:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005cf8:	58 08       	cp.w	r8,0
80005cfa:	c0 70       	breq	80005d08 <sysclk_set_prescalers+0x6c>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_PBSEL)
80005cfc:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005d00:	20 18       	sub	r8,1
80005d02:	a7 b8       	sbr	r8,0x7
80005d04:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBBDIV);

	if (pbc_shift > 0)
80005d08:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005d0c:	58 08       	cp.w	r8,0
80005d0e:	c0 70       	breq	80005d1c <sysclk_set_prescalers+0x80>
		pbc_cksel = ((pbc_shift - 1) << AVR32_PM_PBCSEL_PBSEL)
80005d10:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005d14:	20 18       	sub	r8,1
80005d16:	a7 b8       	sbr	r8,0x7
80005d18:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBCDIV);

	flags = cpu_irq_save();
80005d1c:	f0 1f 00 1e 	mcall	80005d94 <sysclk_set_prescalers+0xf8>
80005d20:	18 98       	mov	r8,r12
80005d22:	ef 48 ff ec 	st.w	r7[-20],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80005d26:	fe 78 04 00 	mov	r8,-64512
80005d2a:	30 49       	mov	r9,4
80005d2c:	ea 19 aa 00 	orh	r9,0xaa00
80005d30:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
80005d34:	fe 78 04 00 	mov	r8,-64512
80005d38:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005d3c:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80005d3e:	fe 78 04 00 	mov	r8,-64512
80005d42:	30 c9       	mov	r9,12
80005d44:	ea 19 aa 00 	orh	r9,0xaa00
80005d48:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
80005d4c:	fe 78 04 00 	mov	r8,-64512
80005d50:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005d54:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80005d56:	fe 78 04 00 	mov	r8,-64512
80005d5a:	31 09       	mov	r9,16
80005d5c:	ea 19 aa 00 	orh	r9,0xaa00
80005d60:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
80005d64:	fe 78 04 00 	mov	r8,-64512
80005d68:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005d6c:	91 49       	st.w	r8[0x10],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBCSEL;
80005d6e:	fe 78 04 00 	mov	r8,-64512
80005d72:	31 49       	mov	r9,20
80005d74:	ea 19 aa 00 	orh	r9,0xaa00
80005d78:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbcsel = pbc_cksel;
80005d7c:	fe 78 04 00 	mov	r8,-64512
80005d80:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005d84:	91 59       	st.w	r8[0x14],r9
	cpu_irq_restore(flags);
80005d86:	ee fc ff ec 	ld.w	r12,r7[-20]
80005d8a:	f0 1f 00 04 	mcall	80005d98 <sysclk_set_prescalers+0xfc>
}
80005d8e:	2f 7d       	sub	sp,-36
80005d90:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d94:	80 00       	ld.sh	r0,r0[0x0]
80005d96:	5c 34       	neg	r4
80005d98:	80 00       	ld.sh	r0,r0[0x0]
80005d9a:	5c 74       	castu.h	r4

80005d9c <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80005d9c:	eb cd 40 80 	pushm	r7,lr
80005da0:	1a 97       	mov	r7,sp
80005da2:	20 2d       	sub	sp,8
80005da4:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_RC120M);

	flags = cpu_irq_save();
80005da8:	f0 1f 00 0c 	mcall	80005dd8 <sysclk_set_source+0x3c>
80005dac:	18 98       	mov	r8,r12
80005dae:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80005db2:	fe 78 04 00 	mov	r8,-64512
80005db6:	fc 19 aa 00 	movh	r9,0xaa00
80005dba:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
80005dbe:	fe 78 04 00 	mov	r8,-64512
80005dc2:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005dc6:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
80005dc8:	ee fc ff fc 	ld.w	r12,r7[-4]
80005dcc:	f0 1f 00 04 	mcall	80005ddc <sysclk_set_source+0x40>
}
80005dd0:	2f ed       	sub	sp,-8
80005dd2:	e3 cd 80 80 	ldm	sp++,r7,pc
80005dd6:	00 00       	add	r0,r0
80005dd8:	80 00       	ld.sh	r0,r0[0x0]
80005dda:	5c 34       	neg	r4
80005ddc:	80 00       	ld.sh	r0,r0[0x0]
80005dde:	5c 74       	castu.h	r4

80005de0 <twi_master_read>:
 *                     (see \ref twim_package_t)
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
80005de0:	eb cd 40 80 	pushm	r7,lr
80005de4:	1a 97       	mov	r7,sp
80005de6:	20 2d       	sub	sp,8
80005de8:	ef 4c ff fc 	st.w	r7[-4],r12
80005dec:	ef 4b ff f8 	st.w	r7[-8],r11
	return (twim_read_packet (twim, package));
80005df0:	ee fb ff f8 	ld.w	r11,r7[-8]
80005df4:	ee fc ff fc 	ld.w	r12,r7[-4]
80005df8:	f0 1f 00 04 	mcall	80005e08 <twi_master_read+0x28>
80005dfc:	18 98       	mov	r8,r12
}
80005dfe:	10 9c       	mov	r12,r8
80005e00:	2f ed       	sub	sp,-8
80005e02:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e06:	00 00       	add	r0,r0
80005e08:	80 00       	ld.sh	r0,r0[0x0]
80005e0a:	51 8c       	stdsp	sp[0x60],r12

80005e0c <twi_master_write>:
 *                     (see \ref twim_package_t)
 * \return STATUS_OK   if all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
80005e0c:	eb cd 40 80 	pushm	r7,lr
80005e10:	1a 97       	mov	r7,sp
80005e12:	20 2d       	sub	sp,8
80005e14:	ef 4c ff fc 	st.w	r7[-4],r12
80005e18:	ef 4b ff f8 	st.w	r7[-8],r11
	return (twim_write_packet (twim, package));
80005e1c:	ee fb ff f8 	ld.w	r11,r7[-8]
80005e20:	ee fc ff fc 	ld.w	r12,r7[-4]
80005e24:	f0 1f 00 04 	mcall	80005e34 <twi_master_write+0x28>
80005e28:	18 98       	mov	r8,r12
}
80005e2a:	10 9c       	mov	r12,r8
80005e2c:	2f ed       	sub	sp,-8
80005e2e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e32:	00 00       	add	r0,r0
80005e34:	80 00       	ld.sh	r0,r0[0x0]
80005e36:	53 08       	stdsp	sp[0xc0],r8

80005e38 <PCA9952_write_reg>:
 *
 * \param reg_index Register address. Use macros as defined in the header file.
 * \param data Data that should be written to the device register.
 */
void PCA9952_write_reg(unsigned char topBotn, uint8_t reg_index, uint8_t data)
{
80005e38:	eb cd 40 80 	pushm	r7,lr
80005e3c:	1a 97       	mov	r7,sp
80005e3e:	20 9d       	sub	sp,36
80005e40:	16 99       	mov	r9,r11
80005e42:	14 98       	mov	r8,r10
80005e44:	18 9a       	mov	r10,r12
80005e46:	ef 6a ff e4 	st.b	r7[-28],r10
80005e4a:	ef 69 ff e0 	st.b	r7[-32],r9
80005e4e:	ef 68 ff dc 	st.b	r7[-36],r8
uint8_t pack[2];
twi_package_t twi_package;

	pack[0] = reg_index;
80005e52:	ef 38 ff e0 	ld.ub	r8,r7[-32]
80005e56:	ef 68 ff fc 	st.b	r7[-4],r8
	pack[1] = data;
80005e5a:	ef 38 ff dc 	ld.ub	r8,r7[-36]
80005e5e:	ef 68 ff fd 	st.b	r7[-3],r8

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
80005e62:	ef 39 ff e4 	ld.ub	r9,r7[-28]
80005e66:	30 08       	mov	r8,0
80005e68:	f0 09 18 00 	cp.b	r9,r8
80005e6c:	c0 51       	brne	80005e76 <PCA9952_write_reg+0x3e>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
80005e6e:	36 08       	mov	r8,96
80005e70:	ef 48 ff e8 	st.w	r7[-24],r8
80005e74:	c0 a8       	rjmp	80005e88 <PCA9952_write_reg+0x50>
	}
	else if (topBotn == LED_BOTTOM)
80005e76:	ef 39 ff e4 	ld.ub	r9,r7[-28]
80005e7a:	30 18       	mov	r8,1
80005e7c:	f0 09 18 00 	cp.b	r9,r8
80005e80:	c0 41       	brne	80005e88 <PCA9952_write_reg+0x50>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
80005e82:	36 18       	mov	r8,97
80005e84:	ef 48 ff e8 	st.w	r7[-24],r8
	}

	twi_package.addr_length = 0;
80005e88:	30 08       	mov	r8,0
80005e8a:	ef 68 ff ef 	st.b	r7[-17],r8
	twi_package.buffer = &pack;
80005e8e:	ee c8 00 04 	sub	r8,r7,4
80005e92:	ef 48 ff f0 	st.w	r7[-16],r8
	twi_package.length = sizeof(pack);
80005e96:	30 28       	mov	r8,2
80005e98:	ef 48 ff f4 	st.w	r7[-12],r8

	while(twi_master_write(PCA9952_TWI, &twi_package)!=TWI_SUCCESS);
80005e9c:	ee c8 00 18 	sub	r8,r7,24
80005ea0:	10 9b       	mov	r11,r8
80005ea2:	fe 7c 38 00 	mov	r12,-51200
80005ea6:	f0 1f 00 05 	mcall	80005eb8 <PCA9952_write_reg+0x80>
80005eaa:	18 98       	mov	r8,r12
80005eac:	58 08       	cp.w	r8,0
80005eae:	cf 71       	brne	80005e9c <PCA9952_write_reg+0x64>

	return;
}
80005eb0:	2f 7d       	sub	sp,-36
80005eb2:	e3 cd 80 80 	ldm	sp++,r7,pc
80005eb6:	00 00       	add	r0,r0
80005eb8:	80 00       	ld.sh	r0,r0[0x0]
80005eba:	5e 0c       	reteq	r12

80005ebc <PCA9952_read_reg>:
 *
 * \param reg_index Register address.
 * \returns Register content.
 */
uint8_t PCA9952_read_reg(unsigned char topBotn, uint8_t reg_index)
{
80005ebc:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80005ec0:	1a 97       	mov	r7,sp
80005ec2:	21 3d       	sub	sp,76
80005ec4:	18 99       	mov	r9,r12
80005ec6:	16 98       	mov	r8,r11
80005ec8:	ef 69 ff b8 	st.b	r7[-72],r9
80005ecc:	ef 68 ff b4 	st.b	r7[-76],r8
uint8_t data;
twi_package_t twi_package;

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
80005ed0:	ef 39 ff b8 	ld.ub	r9,r7[-72]
80005ed4:	30 08       	mov	r8,0
80005ed6:	f0 09 18 00 	cp.b	r9,r8
80005eda:	c0 51       	brne	80005ee4 <PCA9952_read_reg+0x28>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
80005edc:	36 08       	mov	r8,96
80005ede:	ef 48 ff c8 	st.w	r7[-56],r8
80005ee2:	c0 a8       	rjmp	80005ef6 <PCA9952_read_reg+0x3a>
	}
	else if (topBotn == LED_BOTTOM)
80005ee4:	ef 39 ff b8 	ld.ub	r9,r7[-72]
80005ee8:	30 18       	mov	r8,1
80005eea:	f0 09 18 00 	cp.b	r9,r8
80005eee:	c0 41       	brne	80005ef6 <PCA9952_read_reg+0x3a>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
80005ef0:	36 18       	mov	r8,97
80005ef2:	ef 48 ff c8 	st.w	r7[-56],r8
	}

	twi_package.addr_length = 0;
80005ef6:	30 08       	mov	r8,0
80005ef8:	ef 68 ff cf 	st.b	r7[-49],r8
	twi_package.buffer = &reg_index;
80005efc:	ee c8 00 4c 	sub	r8,r7,76
80005f00:	ef 48 ff d0 	st.w	r7[-48],r8
	twi_package.length = 1;
80005f04:	30 18       	mov	r8,1
80005f06:	ef 48 ff d4 	st.w	r7[-44],r8
	while(twi_master_write(PCA9952_TWI, &twi_package)!=TWI_SUCCESS);
80005f0a:	ee c8 00 38 	sub	r8,r7,56
80005f0e:	10 9b       	mov	r11,r8
80005f10:	fe 7c 38 00 	mov	r12,-51200
80005f14:	f0 1f 00 5e 	mcall	8000608c <PCA9952_read_reg+0x1d0>
80005f18:	18 98       	mov	r8,r12
80005f1a:	58 08       	cp.w	r8,0
80005f1c:	cf 71       	brne	80005f0a <PCA9952_read_reg+0x4e>
	* specified in the datasheet.
	* Also there seems to be a bug in the TWI module or the driver
	* since some delay here (code or real delay) adds about 500us
	* between the write and the next read cycle.
	*/
	cpu_delay_us(20, cpu_hz);
80005f1e:	4d d8       	lddpc	r8,80006090 <PCA9952_read_reg+0x1d4>
80005f20:	70 08       	ld.w	r8,r8[0x0]
80005f22:	31 49       	mov	r9,20
80005f24:	ef 49 ff e4 	st.w	r7[-28],r9
80005f28:	ef 48 ff e0 	st.w	r7[-32],r8
80005f2c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005f30:	ef 48 ff ec 	st.w	r7[-20],r8
80005f34:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005f38:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80005f3c:	ee f0 ff ec 	ld.w	r0,r7[-20]
80005f40:	30 01       	mov	r1,0
80005f42:	ee f2 ff e8 	ld.w	r2,r7[-24]
80005f46:	30 03       	mov	r3,0
80005f48:	e2 02 02 4a 	mul	r10,r1,r2
80005f4c:	e6 00 02 48 	mul	r8,r3,r0
80005f50:	10 0a       	add	r10,r8
80005f52:	e0 02 06 48 	mulu.d	r8,r0,r2
80005f56:	12 0a       	add	r10,r9
80005f58:	14 99       	mov	r9,r10
80005f5a:	ee 7a 42 3f 	mov	r10,999999
80005f5e:	30 0b       	mov	r11,0
80005f60:	f0 0a 00 0a 	add	r10,r8,r10
80005f64:	f2 0b 00 4b 	adc	r11,r9,r11
80005f68:	ee 78 42 40 	mov	r8,1000000
80005f6c:	30 09       	mov	r9,0
80005f6e:	f0 1f 00 4a 	mcall	80006094 <PCA9952_read_reg+0x1d8>
80005f72:	14 98       	mov	r8,r10
80005f74:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80005f76:	ef 48 ff f4 	st.w	r7[-12],r8
80005f7a:	ee c8 00 44 	sub	r8,r7,68
80005f7e:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80005f82:	e1 b8 00 42 	mfsr	r8,0x108
80005f86:	10 99       	mov	r9,r8
80005f88:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005f8c:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005f8e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005f92:	70 09       	ld.w	r9,r8[0x0]
80005f94:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005f98:	10 09       	add	r9,r8
80005f9a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005f9e:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80005fa0:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005fa4:	30 08       	mov	r8,0
80005fa6:	f3 68 00 08 	st.b	r9[8],r8
80005faa:	ee c8 00 44 	sub	r8,r7,68
80005fae:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005fb2:	e1 b8 00 42 	mfsr	r8,0x108
80005fb6:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80005fba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fbe:	f1 39 00 08 	ld.ub	r9,r8[8]
80005fc2:	30 28       	mov	r8,2
80005fc4:	f0 09 18 00 	cp.b	r9,r8
80005fc8:	c0 31       	brne	80005fce <PCA9952_read_reg+0x112>
    return false;
80005fca:	30 08       	mov	r8,0
80005fcc:	c4 38       	rjmp	80006052 <PCA9952_read_reg+0x196>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80005fce:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fd2:	f1 39 00 08 	ld.ub	r9,r8[8]
80005fd6:	30 18       	mov	r8,1
80005fd8:	f0 09 18 00 	cp.b	r9,r8
80005fdc:	c0 31       	brne	80005fe2 <PCA9952_read_reg+0x126>
    return true;
80005fde:	30 18       	mov	r8,1
80005fe0:	c3 98       	rjmp	80006052 <PCA9952_read_reg+0x196>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005fe2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fe6:	70 09       	ld.w	r9,r8[0x0]
80005fe8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fec:	70 18       	ld.w	r8,r8[0x4]
80005fee:	10 39       	cp.w	r9,r8
80005ff0:	e0 88 00 1a 	brls	80006024 <PCA9952_read_reg+0x168>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005ff4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ff8:	70 08       	ld.w	r8,r8[0x0]
80005ffa:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005ffe:	10 39       	cp.w	r9,r8
80006000:	c1 02       	brcc	80006020 <PCA9952_read_reg+0x164>
80006002:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006006:	70 18       	ld.w	r8,r8[0x4]
80006008:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000600c:	10 39       	cp.w	r9,r8
8000600e:	e0 88 00 09 	brls	80006020 <PCA9952_read_reg+0x164>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80006012:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006016:	30 18       	mov	r8,1
80006018:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000601c:	30 18       	mov	r8,1
8000601e:	c1 a8       	rjmp	80006052 <PCA9952_read_reg+0x196>
    }
    return false;
80006020:	30 08       	mov	r8,0
80006022:	c1 88       	rjmp	80006052 <PCA9952_read_reg+0x196>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80006024:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006028:	70 08       	ld.w	r8,r8[0x0]
8000602a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000602e:	10 39       	cp.w	r9,r8
80006030:	c0 93       	brcs	80006042 <PCA9952_read_reg+0x186>
80006032:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006036:	70 18       	ld.w	r8,r8[0x4]
80006038:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000603c:	10 39       	cp.w	r9,r8
8000603e:	e0 88 00 09 	brls	80006050 <PCA9952_read_reg+0x194>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80006042:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006046:	30 18       	mov	r8,1
80006048:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000604c:	30 18       	mov	r8,1
8000604e:	c0 28       	rjmp	80006052 <PCA9952_read_reg+0x196>
    }
    return false;
80006050:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80006052:	58 08       	cp.w	r8,0
80006054:	ca b0       	breq	80005faa <PCA9952_read_reg+0xee>

//7apr15 this was set above, no need to reassign	twi_package.chip = PCA9952_TWI_ADDRESS;
	twi_package.addr_length = 0;
80006056:	30 08       	mov	r8,0
80006058:	ef 68 ff cf 	st.b	r7[-49],r8
	twi_package.buffer = &data;
8000605c:	ee c8 00 21 	sub	r8,r7,33
80006060:	ef 48 ff d0 	st.w	r7[-48],r8
	twi_package.length = 1;
80006064:	30 18       	mov	r8,1
80006066:	ef 48 ff d4 	st.w	r7[-44],r8
	while(twi_master_read(PCA9952_TWI, &twi_package)!=TWI_SUCCESS);
8000606a:	ee c8 00 38 	sub	r8,r7,56
8000606e:	10 9b       	mov	r11,r8
80006070:	fe 7c 38 00 	mov	r12,-51200
80006074:	f0 1f 00 09 	mcall	80006098 <PCA9952_read_reg+0x1dc>
80006078:	18 98       	mov	r8,r12
8000607a:	58 08       	cp.w	r8,0
8000607c:	cf 71       	brne	8000606a <PCA9952_read_reg+0x1ae>

	return data;
8000607e:	ef 38 ff df 	ld.ub	r8,r7[-33]
}
80006082:	10 9c       	mov	r12,r8
80006084:	2e dd       	sub	sp,-76
80006086:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
8000608a:	00 00       	add	r0,r0
8000608c:	80 00       	ld.sh	r0,r0[0x0]
8000608e:	5e 0c       	reteq	r12
80006090:	00 00       	add	r0,r0
80006092:	07 ac       	ld.ub	r12,r3[0x2]
80006094:	80 00       	ld.sh	r0,r0[0x0]
80006096:	ba 0e       	st.h	sp[0x0],lr
80006098:	80 00       	ld.sh	r0,r0[0x0]
8000609a:	5d e0       	*unknown*

8000609c <PCA9952_init>:


void PCA9952_init(void) //7apr15
{
8000609c:	eb cd 40 80 	pushm	r7,lr
800060a0:	1a 97       	mov	r7,sp
800060a2:	20 1d       	sub	sp,4
	/* Store cpu frequency locally*/
//7apr15	cpu_hz = fcpu;

	//Note output is off at the chip level before coming into this routine, LED_OEn set high before calling this function from main()

	PCA9952_write_reg(LED_TOP, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
800060a4:	30 0a       	mov	r10,0
800060a6:	30 0b       	mov	r11,0
800060a8:	30 0c       	mov	r12,0
800060aa:	f0 1f 00 32 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
800060ae:	30 0a       	mov	r10,0
800060b0:	30 1b       	mov	r11,1
800060b2:	30 0c       	mov	r12,0
800060b4:	f0 1f 00 2f 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
800060b8:	36 4a       	mov	r10,100
800060ba:	34 3b       	mov	r11,67
800060bc:	30 0c       	mov	r12,0
800060be:	f0 1f 00 2d 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
800060c2:	30 0a       	mov	r10,0
800060c4:	30 2b       	mov	r11,2
800060c6:	30 0c       	mov	r12,0
800060c8:	f0 1f 00 2a 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT1, 0);
800060cc:	30 0a       	mov	r10,0
800060ce:	30 3b       	mov	r11,3
800060d0:	30 0c       	mov	r12,0
800060d2:	f0 1f 00 28 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT2, 0);
800060d6:	30 0a       	mov	r10,0
800060d8:	30 4b       	mov	r11,4
800060da:	30 0c       	mov	r12,0
800060dc:	f0 1f 00 25 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT3, 0);
800060e0:	30 0a       	mov	r10,0
800060e2:	30 5b       	mov	r11,5
800060e4:	30 0c       	mov	r12,0
800060e6:	f0 1f 00 23 	mcall	80006170 <PCA9952_init+0xd4>

	tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
800060ea:	34 4b       	mov	r11,68
800060ec:	30 0c       	mov	r12,0
800060ee:	f0 1f 00 22 	mcall	80006174 <PCA9952_init+0xd8>
800060f2:	18 98       	mov	r8,r12
800060f4:	ef 68 ff ff 	st.b	r7[-1],r8
	tmp2 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
800060f8:	34 5b       	mov	r11,69
800060fa:	30 0c       	mov	r12,0
800060fc:	f0 1f 00 1e 	mcall	80006174 <PCA9952_init+0xd8>
80006100:	18 98       	mov	r8,r12
80006102:	ef 68 ff fe 	st.b	r7[-2],r8

	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
80006106:	30 0a       	mov	r10,0
80006108:	30 0b       	mov	r11,0
8000610a:	30 1c       	mov	r12,1
8000610c:	f0 1f 00 19 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
80006110:	30 0a       	mov	r10,0
80006112:	30 1b       	mov	r11,1
80006114:	30 1c       	mov	r12,1
80006116:	f0 1f 00 17 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
8000611a:	36 4a       	mov	r10,100
8000611c:	34 3b       	mov	r11,67
8000611e:	30 1c       	mov	r12,1
80006120:	f0 1f 00 14 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
80006124:	30 0a       	mov	r10,0
80006126:	30 2b       	mov	r11,2
80006128:	30 1c       	mov	r12,1
8000612a:	f0 1f 00 12 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT1, 0);
8000612e:	30 0a       	mov	r10,0
80006130:	30 3b       	mov	r11,3
80006132:	30 1c       	mov	r12,1
80006134:	f0 1f 00 0f 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT2, 0);
80006138:	30 0a       	mov	r10,0
8000613a:	30 4b       	mov	r11,4
8000613c:	30 1c       	mov	r12,1
8000613e:	f0 1f 00 0d 	mcall	80006170 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT3, 0);
80006142:	30 0a       	mov	r10,0
80006144:	30 5b       	mov	r11,5
80006146:	30 1c       	mov	r12,1
80006148:	f0 1f 00 0a 	mcall	80006170 <PCA9952_init+0xd4>

	tmp3 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
8000614c:	34 4b       	mov	r11,68
8000614e:	30 1c       	mov	r12,1
80006150:	f0 1f 00 09 	mcall	80006174 <PCA9952_init+0xd8>
80006154:	18 98       	mov	r8,r12
80006156:	ef 68 ff fd 	st.b	r7[-3],r8
	tmp4 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
8000615a:	34 5b       	mov	r11,69
8000615c:	30 1c       	mov	r12,1
8000615e:	f0 1f 00 06 	mcall	80006174 <PCA9952_init+0xd8>
80006162:	18 98       	mov	r8,r12
80006164:	ef 68 ff fc 	st.b	r7[-4],r8

}
80006168:	2f fd       	sub	sp,-4
8000616a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000616e:	00 00       	add	r0,r0
80006170:	80 00       	ld.sh	r0,r0[0x0]
80006172:	5e 38       	retlo	r8
80006174:	80 00       	ld.sh	r0,r0[0x0]
80006176:	5e bc       	rethi	r12

80006178 <PCA9952_channel>:


void PCA9952_channel(unsigned char topBotn, unsigned char channel, unsigned char onOffn);
void PCA9952_channel(unsigned char topBotn, unsigned char channel, unsigned char onOffn)
{
80006178:	eb cd 40 80 	pushm	r7,lr
8000617c:	1a 97       	mov	r7,sp
8000617e:	20 5d       	sub	sp,20
80006180:	16 99       	mov	r9,r11
80006182:	14 98       	mov	r8,r10
80006184:	18 9a       	mov	r10,r12
80006186:	ef 6a ff f4 	st.b	r7[-12],r10
8000618a:	ef 69 ff f0 	st.b	r7[-16],r9
8000618e:	ef 68 ff ec 	st.b	r7[-20],r8
	unsigned char regIdx, regPos, regShadow, maskVal, writeVal;
	
	regIdx = (channel / 4); //LEDOUT0 controls channels 0..3, LEDOUT1 controls channels 4..7 etc.
80006192:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80006196:	a3 88       	lsr	r8,0x2
80006198:	ef 68 ff fb 	st.b	r7[-5],r8
	regPos = (channel % 4);
8000619c:	ef 38 ff f0 	ld.ub	r8,r7[-16]
800061a0:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800061a4:	ef 68 ff fc 	st.b	r7[-4],r8
	
	switch(regIdx)
800061a8:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800061ac:	58 18       	cp.w	r8,1
800061ae:	c1 50       	breq	800061d8 <PCA9952_channel+0x60>
800061b0:	e0 89 00 05 	brgt	800061ba <PCA9952_channel+0x42>
800061b4:	58 08       	cp.w	r8,0
800061b6:	c0 70       	breq	800061c4 <PCA9952_channel+0x4c>
800061b8:	c2 d8       	rjmp	80006212 <PCA9952_channel+0x9a>
800061ba:	58 28       	cp.w	r8,2
800061bc:	c1 80       	breq	800061ec <PCA9952_channel+0x74>
800061be:	58 38       	cp.w	r8,3
800061c0:	c2 00       	breq	80006200 <PCA9952_channel+0x88>
800061c2:	c2 88       	rjmp	80006212 <PCA9952_channel+0x9a>
	{
		case 0:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT0);
800061c4:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800061c8:	30 2b       	mov	r11,2
800061ca:	10 9c       	mov	r12,r8
800061cc:	f0 1f 00 49 	mcall	800062f0 <PCA9952_channel+0x178>
800061d0:	18 98       	mov	r8,r12
800061d2:	ef 68 ff fd 	st.b	r7[-3],r8
			break;
800061d6:	c1 e8       	rjmp	80006212 <PCA9952_channel+0x9a>
		case 1:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT1);
800061d8:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800061dc:	30 3b       	mov	r11,3
800061de:	10 9c       	mov	r12,r8
800061e0:	f0 1f 00 44 	mcall	800062f0 <PCA9952_channel+0x178>
800061e4:	18 98       	mov	r8,r12
800061e6:	ef 68 ff fd 	st.b	r7[-3],r8
			break;
800061ea:	c1 48       	rjmp	80006212 <PCA9952_channel+0x9a>
		case 2:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT2);
800061ec:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800061f0:	30 4b       	mov	r11,4
800061f2:	10 9c       	mov	r12,r8
800061f4:	f0 1f 00 3f 	mcall	800062f0 <PCA9952_channel+0x178>
800061f8:	18 98       	mov	r8,r12
800061fa:	ef 68 ff fd 	st.b	r7[-3],r8
			break;
800061fe:	c0 a8       	rjmp	80006212 <PCA9952_channel+0x9a>
		case 3:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT3);
80006200:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006204:	30 5b       	mov	r11,5
80006206:	10 9c       	mov	r12,r8
80006208:	f0 1f 00 3a 	mcall	800062f0 <PCA9952_channel+0x178>
8000620c:	18 98       	mov	r8,r12
8000620e:	ef 68 ff fd 	st.b	r7[-3],r8
			break;		
	}

	maskVal = 0xFF << (regPos * 2);
80006212:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006216:	a1 78       	lsl	r8,0x1
80006218:	e0 69 00 ff 	mov	r9,255
8000621c:	f2 08 09 48 	lsl	r8,r9,r8
80006220:	ef 68 ff fe 	st.b	r7[-2],r8
	maskVal = maskVal ^ 0xFF;
80006224:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80006228:	5c d8       	com	r8
8000622a:	ef 68 ff fe 	st.b	r7[-2],r8
	regShadow &= maskVal;
8000622e:	ef 39 ff fd 	ld.ub	r9,r7[-3]
80006232:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80006236:	f3 e8 00 08 	and	r8,r9,r8
8000623a:	ef 68 ff fd 	st.b	r7[-3],r8

	if (onOffn == LED_ON)
8000623e:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80006242:	30 18       	mov	r8,1
80006244:	f0 09 18 00 	cp.b	r9,r8
80006248:	c0 a1       	brne	8000625c <PCA9952_channel+0xe4>
	{
		writeVal = (0x01 << (regPos * 2));
8000624a:	ef 38 ff fc 	ld.ub	r8,r7[-4]
8000624e:	a1 78       	lsl	r8,0x1
80006250:	30 19       	mov	r9,1
80006252:	f2 08 09 48 	lsl	r8,r9,r8
80006256:	ef 68 ff ff 	st.b	r7[-1],r8
8000625a:	c0 a8       	rjmp	8000626e <PCA9952_channel+0xf6>
	}
	else if (onOffn == LED_OFF)
8000625c:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80006260:	30 08       	mov	r8,0
80006262:	f0 09 18 00 	cp.b	r9,r8
80006266:	c0 41       	brne	8000626e <PCA9952_channel+0xf6>
	{
		writeVal = 0;
80006268:	30 08       	mov	r8,0
8000626a:	ef 68 ff ff 	st.b	r7[-1],r8
	}
	
	regShadow |= writeVal;
8000626e:	ef 39 ff fd 	ld.ub	r9,r7[-3]
80006272:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006276:	f3 e8 10 08 	or	r8,r9,r8
8000627a:	ef 68 ff fd 	st.b	r7[-3],r8
	
	switch(regIdx)
8000627e:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80006282:	58 18       	cp.w	r8,1
80006284:	c1 50       	breq	800062ae <PCA9952_channel+0x136>
80006286:	e0 89 00 05 	brgt	80006290 <PCA9952_channel+0x118>
8000628a:	58 08       	cp.w	r8,0
8000628c:	c0 70       	breq	8000629a <PCA9952_channel+0x122>
8000628e:	c2 d8       	rjmp	800062e8 <PCA9952_channel+0x170>
80006290:	58 28       	cp.w	r8,2
80006292:	c1 80       	breq	800062c2 <PCA9952_channel+0x14a>
80006294:	58 38       	cp.w	r8,3
80006296:	c2 00       	breq	800062d6 <PCA9952_channel+0x15e>
80006298:	c2 88       	rjmp	800062e8 <PCA9952_channel+0x170>
	{
		case 0:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT0, regShadow);
8000629a:	ef 39 ff fd 	ld.ub	r9,r7[-3]
8000629e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800062a2:	12 9a       	mov	r10,r9
800062a4:	30 2b       	mov	r11,2
800062a6:	10 9c       	mov	r12,r8
800062a8:	f0 1f 00 13 	mcall	800062f4 <PCA9952_channel+0x17c>
			break;
800062ac:	c1 e8       	rjmp	800062e8 <PCA9952_channel+0x170>
		case 1:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT1, regShadow);
800062ae:	ef 39 ff fd 	ld.ub	r9,r7[-3]
800062b2:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800062b6:	12 9a       	mov	r10,r9
800062b8:	30 3b       	mov	r11,3
800062ba:	10 9c       	mov	r12,r8
800062bc:	f0 1f 00 0e 	mcall	800062f4 <PCA9952_channel+0x17c>
			break;
800062c0:	c1 48       	rjmp	800062e8 <PCA9952_channel+0x170>
		case 2:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT2, regShadow);
800062c2:	ef 39 ff fd 	ld.ub	r9,r7[-3]
800062c6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800062ca:	12 9a       	mov	r10,r9
800062cc:	30 4b       	mov	r11,4
800062ce:	10 9c       	mov	r12,r8
800062d0:	f0 1f 00 09 	mcall	800062f4 <PCA9952_channel+0x17c>
			break;
800062d4:	c0 a8       	rjmp	800062e8 <PCA9952_channel+0x170>
		case 3:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT3, regShadow);
800062d6:	ef 39 ff fd 	ld.ub	r9,r7[-3]
800062da:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800062de:	12 9a       	mov	r10,r9
800062e0:	30 5b       	mov	r11,5
800062e2:	10 9c       	mov	r12,r8
800062e4:	f0 1f 00 04 	mcall	800062f4 <PCA9952_channel+0x17c>
			break;
	}

}
800062e8:	2f bd       	sub	sp,-20
800062ea:	e3 cd 80 80 	ldm	sp++,r7,pc
800062ee:	00 00       	add	r0,r0
800062f0:	80 00       	ld.sh	r0,r0[0x0]
800062f2:	5e bc       	rethi	r12
800062f4:	80 00       	ld.sh	r0,r0[0x0]
800062f6:	5e 38       	retlo	r8

800062f8 <led_shelf>:

void led_shelf(unsigned char shelf, unsigned char onOffn)
{
800062f8:	eb cd 40 80 	pushm	r7,lr
800062fc:	1a 97       	mov	r7,sp
800062fe:	20 2d       	sub	sp,8
80006300:	18 99       	mov	r9,r12
80006302:	16 98       	mov	r8,r11
80006304:	ef 69 ff fc 	st.b	r7[-4],r9
80006308:	ef 68 ff f8 	st.b	r7[-8],r8
	switch(shelf)
8000630c:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006310:	58 18       	cp.w	r8,1
80006312:	c2 f0       	breq	80006370 <led_shelf+0x78>
80006314:	e0 89 00 05 	brgt	8000631e <led_shelf+0x26>
80006318:	58 08       	cp.w	r8,0
8000631a:	c0 70       	breq	80006328 <led_shelf+0x30>
8000631c:	c9 58       	rjmp	80006446 <led_shelf+0x14e>
8000631e:	58 28       	cp.w	r8,2
80006320:	c4 c0       	breq	800063b8 <led_shelf+0xc0>
80006322:	58 38       	cp.w	r8,3
80006324:	c6 e0       	breq	80006400 <led_shelf+0x108>
80006326:	c9 08       	rjmp	80006446 <led_shelf+0x14e>
	{
		case 0: //bottom of LED board 0 which is the upper board in the shelf, and top of LED board 1 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 0, onOffn);
80006328:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000632c:	10 9a       	mov	r10,r8
8000632e:	30 0b       	mov	r11,0
80006330:	30 1c       	mov	r12,1
80006332:	f0 1f 00 47 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 1, onOffn);
80006336:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000633a:	10 9a       	mov	r10,r8
8000633c:	30 1b       	mov	r11,1
8000633e:	30 1c       	mov	r12,1
80006340:	f0 1f 00 43 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 2, onOffn);
80006344:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006348:	10 9a       	mov	r10,r8
8000634a:	30 2b       	mov	r11,2
8000634c:	30 1c       	mov	r12,1
8000634e:	f0 1f 00 40 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 0, onOffn);
80006352:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006356:	10 9a       	mov	r10,r8
80006358:	30 0b       	mov	r11,0
8000635a:	30 0c       	mov	r12,0
8000635c:	f0 1f 00 3c 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 1, onOffn);
80006360:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006364:	10 9a       	mov	r10,r8
80006366:	30 1b       	mov	r11,1
80006368:	30 0c       	mov	r12,0
8000636a:	f0 1f 00 39 	mcall	8000644c <led_shelf+0x154>
			break;
8000636e:	c6 c8       	rjmp	80006446 <led_shelf+0x14e>

		case 1: //bottom of LED board 1 which is the upper board in the shelf, and top of LED board 2 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 3, onOffn);
80006370:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006374:	10 9a       	mov	r10,r8
80006376:	30 3b       	mov	r11,3
80006378:	30 1c       	mov	r12,1
8000637a:	f0 1f 00 35 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 4, onOffn);
8000637e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006382:	10 9a       	mov	r10,r8
80006384:	30 4b       	mov	r11,4
80006386:	30 1c       	mov	r12,1
80006388:	f0 1f 00 31 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 5, onOffn);
8000638c:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006390:	10 9a       	mov	r10,r8
80006392:	30 5b       	mov	r11,5
80006394:	30 1c       	mov	r12,1
80006396:	f0 1f 00 2e 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 2, onOffn);
8000639a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000639e:	10 9a       	mov	r10,r8
800063a0:	30 2b       	mov	r11,2
800063a2:	30 0c       	mov	r12,0
800063a4:	f0 1f 00 2a 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 3, onOffn);
800063a8:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063ac:	10 9a       	mov	r10,r8
800063ae:	30 3b       	mov	r11,3
800063b0:	30 0c       	mov	r12,0
800063b2:	f0 1f 00 27 	mcall	8000644c <led_shelf+0x154>
			break;
800063b6:	c4 88       	rjmp	80006446 <led_shelf+0x14e>

		case 2: //bottom of LED board 2 which is the upper board in the shelf, and top of LED board 3 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 6, onOffn);
800063b8:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063bc:	10 9a       	mov	r10,r8
800063be:	30 6b       	mov	r11,6
800063c0:	30 1c       	mov	r12,1
800063c2:	f0 1f 00 23 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 7, onOffn);
800063c6:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063ca:	10 9a       	mov	r10,r8
800063cc:	30 7b       	mov	r11,7
800063ce:	30 1c       	mov	r12,1
800063d0:	f0 1f 00 1f 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 8, onOffn);
800063d4:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063d8:	10 9a       	mov	r10,r8
800063da:	30 8b       	mov	r11,8
800063dc:	30 1c       	mov	r12,1
800063de:	f0 1f 00 1c 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 4, onOffn);
800063e2:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063e6:	10 9a       	mov	r10,r8
800063e8:	30 4b       	mov	r11,4
800063ea:	30 0c       	mov	r12,0
800063ec:	f0 1f 00 18 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 5, onOffn);
800063f0:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063f4:	10 9a       	mov	r10,r8
800063f6:	30 5b       	mov	r11,5
800063f8:	30 0c       	mov	r12,0
800063fa:	f0 1f 00 15 	mcall	8000644c <led_shelf+0x154>
			break;
800063fe:	c2 48       	rjmp	80006446 <led_shelf+0x14e>

		case 3: //bottom of LED board 3 which is the upper board in the shelf, and top of LED board 4 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 9, onOffn);
80006400:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006404:	10 9a       	mov	r10,r8
80006406:	30 9b       	mov	r11,9
80006408:	30 1c       	mov	r12,1
8000640a:	f0 1f 00 11 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 10, onOffn);
8000640e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006412:	10 9a       	mov	r10,r8
80006414:	30 ab       	mov	r11,10
80006416:	30 1c       	mov	r12,1
80006418:	f0 1f 00 0d 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 11, onOffn);
8000641c:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006420:	10 9a       	mov	r10,r8
80006422:	30 bb       	mov	r11,11
80006424:	30 1c       	mov	r12,1
80006426:	f0 1f 00 0a 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 6, onOffn);
8000642a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000642e:	10 9a       	mov	r10,r8
80006430:	30 6b       	mov	r11,6
80006432:	30 0c       	mov	r12,0
80006434:	f0 1f 00 06 	mcall	8000644c <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 7, onOffn);
80006438:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000643c:	10 9a       	mov	r10,r8
8000643e:	30 7b       	mov	r11,7
80006440:	30 0c       	mov	r12,0
80006442:	f0 1f 00 03 	mcall	8000644c <led_shelf+0x154>
			break;
	}	
	
}
80006446:	2f ed       	sub	sp,-8
80006448:	e3 cd 80 80 	ldm	sp++,r7,pc
8000644c:	80 00       	ld.sh	r0,r0[0x0]
8000644e:	61 78       	ld.w	r8,r0[0x5c]
80006450:	43 68       	lddsp	r8,sp[0xd8]
80006452:	61 73       	ld.w	r3,r0[0x5c]
80006454:	73 69       	ld.w	r9,r9[0x58]
80006456:	73 20       	ld.w	r0,r9[0x48]
80006458:	65 72       	ld.w	r2,r2[0x5c]
8000645a:	72 6f       	ld.w	pc,r9[0x18]
8000645c:	72 2e       	ld.w	lr,r9[0x8]
8000645e:	2e 2e       	sub	lr,-30
80006460:	73 68       	ld.w	r8,r9[0x58]
80006462:	75 74       	ld.w	r4,r10[0x5c]
80006464:	74 69       	ld.w	r9,r10[0x18]
80006466:	6e 67       	ld.w	r7,r7[0x18]
80006468:	20 64       	sub	r4,6
8000646a:	6f 77       	ld.w	r7,r7[0x5c]
8000646c:	6e 2e       	ld.w	lr,r7[0x8]
8000646e:	0d 0a       	ld.w	r10,r6++
80006470:	00 00       	add	r0,r0
80006472:	00 00       	add	r0,r0
80006474:	25 64       	sub	r4,86
80006476:	00 00       	add	r0,r0
80006478:	4c 45       	lddpc	r5,80006588 <led_shelf+0x290>
8000647a:	44 20       	lddsp	r0,sp[0x108]
8000647c:	62 6f       	ld.w	pc,r1[0x18]
8000647e:	61 72       	ld.w	r2,r0[0x5c]
80006480:	64 20       	ld.w	r0,r2[0x8]
80006482:	64 65       	ld.w	r5,r2[0x18]
80006484:	74 65       	ld.w	r5,r10[0x18]
80006486:	63 74       	ld.w	r4,r1[0x5c]
80006488:	65 64       	ld.w	r4,r2[0x58]
8000648a:	20 69       	sub	r9,6
8000648c:	6e 20       	ld.w	r0,r7[0x8]
8000648e:	73 6c       	ld.w	r12,r9[0x58]
80006490:	6f 74       	ld.w	r4,r7[0x5c]
80006492:	20 00       	sub	r0,0
80006494:	0d 0a       	ld.w	r10,r6++
80006496:	00 00       	add	r0,r0
80006498:	53 68       	stdsp	sp[0xd8],r8
8000649a:	65 6c       	ld.w	r12,r2[0x58]
8000649c:	66 20       	ld.w	r0,r3[0x8]
8000649e:	30 20       	mov	r0,2
800064a0:	70 72       	ld.w	r2,r8[0x1c]
800064a2:	65 73       	ld.w	r3,r2[0x5c]
800064a4:	65 6e       	ld.w	lr,r2[0x58]
800064a6:	74 0d       	ld.w	sp,r10[0x0]
800064a8:	0a 00       	add	r0,r5
800064aa:	00 00       	add	r0,r0
800064ac:	53 68       	stdsp	sp[0xd8],r8
800064ae:	65 6c       	ld.w	r12,r2[0x58]
800064b0:	66 20       	ld.w	r0,r3[0x8]
800064b2:	31 20       	mov	r0,18
800064b4:	70 72       	ld.w	r2,r8[0x1c]
800064b6:	65 73       	ld.w	r3,r2[0x5c]
800064b8:	65 6e       	ld.w	lr,r2[0x58]
800064ba:	74 0d       	ld.w	sp,r10[0x0]
800064bc:	0a 00       	add	r0,r5
800064be:	00 00       	add	r0,r0
800064c0:	53 68       	stdsp	sp[0xd8],r8
800064c2:	65 6c       	ld.w	r12,r2[0x58]
800064c4:	66 20       	ld.w	r0,r3[0x8]
800064c6:	32 20       	mov	r0,34
800064c8:	70 72       	ld.w	r2,r8[0x1c]
800064ca:	65 73       	ld.w	r3,r2[0x5c]
800064cc:	65 6e       	ld.w	lr,r2[0x58]
800064ce:	74 0d       	ld.w	sp,r10[0x0]
800064d0:	0a 00       	add	r0,r5
800064d2:	00 00       	add	r0,r0
800064d4:	53 68       	stdsp	sp[0xd8],r8
800064d6:	65 6c       	ld.w	r12,r2[0x58]
800064d8:	66 20       	ld.w	r0,r3[0x8]
800064da:	33 20       	mov	r0,50
800064dc:	70 72       	ld.w	r2,r8[0x1c]
800064de:	65 73       	ld.w	r3,r2[0x5c]
800064e0:	65 6e       	ld.w	lr,r2[0x58]
800064e2:	74 0d       	ld.w	sp,r10[0x0]
800064e4:	0a 00       	add	r0,r5
800064e6:	00 00       	add	r0,r0
800064e8:	49 6e       	lddpc	lr,80006540 <led_shelf+0x248>
800064ea:	76 61       	ld.w	r1,r11[0x18]
800064ec:	6c 69       	ld.w	r9,r6[0x18]
800064ee:	64 20       	ld.w	r0,r2[0x8]
800064f0:	73 65       	ld.w	r5,r9[0x58]
800064f2:	72 69       	ld.w	r9,r9[0x18]
800064f4:	61 6c       	ld.w	r12,r0[0x58]
800064f6:	20 49       	sub	r9,4
800064f8:	44 20       	lddsp	r0,sp[0x108]
800064fa:	63 68       	ld.w	r8,r1[0x58]
800064fc:	65 63       	ld.w	r3,r2[0x58]
800064fe:	6b 73       	ld.w	r3,r5[0x5c]
80006500:	75 6d       	ld.w	sp,r10[0x58]
80006502:	2e 0d       	sub	sp,-128
80006504:	0a 00       	add	r0,r5
80006506:	00 00       	add	r0,r0
80006508:	44 65       	lddsp	r5,sp[0x118]
8000650a:	76 69       	ld.w	r9,r11[0x18]
8000650c:	63 65       	ld.w	r5,r1[0x58]
8000650e:	73 20       	ld.w	r0,r9[0x48]
80006510:	64 65       	ld.w	r5,r2[0x18]
80006512:	74 65       	ld.w	r5,r10[0x18]
80006514:	63 74       	ld.w	r4,r1[0x5c]
80006516:	65 64       	ld.w	r4,r2[0x58]
80006518:	20 6f       	sub	pc,6
8000651a:	6e 20       	ld.w	r0,r7[0x8]
8000651c:	73 68       	ld.w	r8,r9[0x58]
8000651e:	65 6c       	ld.w	r12,r2[0x58]
80006520:	66 20       	ld.w	r0,r3[0x8]
80006522:	00 00       	add	r0,r0
80006524:	50 43       	stdsp	sp[0x10],r3
80006526:	41 39       	lddsp	r9,sp[0x4c]
80006528:	39 35       	mov	r5,-109
8000652a:	32 20       	mov	r0,34
8000652c:	45 72       	lddsp	r2,sp[0x15c]
8000652e:	72 6f       	ld.w	pc,r9[0x18]
80006530:	72 28       	ld.w	r8,r9[0x8]
80006532:	73 29       	ld.w	r9,r9[0x48]
80006534:	20 6f       	sub	pc,6
80006536:	6e 20       	ld.w	r0,r7[0x8]
80006538:	54 4f       	stdsp	sp[0x110],pc
8000653a:	50 44       	stdsp	sp[0x10],r4
8000653c:	52 49       	stdsp	sp[0x90],r9
8000653e:	56 45       	stdsp	sp[0x190],r5
80006540:	20 00       	sub	r0,0
80006542:	00 00       	add	r0,r0
80006544:	20 00       	sub	r0,0
80006546:	00 00       	add	r0,r0
80006548:	45 52       	lddsp	r2,sp[0x154]
8000654a:	52 4f       	stdsp	sp[0x90],pc
8000654c:	52 20       	stdsp	sp[0x88],r0
8000654e:	6f 6e       	ld.w	lr,r7[0x58]
80006550:	20 75       	sub	r5,7
80006552:	6e 75       	ld.w	r5,r7[0x1c]
80006554:	73 65       	ld.w	r5,r9[0x58]
80006556:	64 20       	ld.w	r0,r2[0x8]
80006558:	63 68       	ld.w	r8,r1[0x58]
8000655a:	61 6e       	ld.w	lr,r0[0x58]
8000655c:	6e 65       	ld.w	r5,r7[0x18]
8000655e:	6c 73       	ld.w	r3,r6[0x1c]
80006560:	3a 20       	mov	r0,-94
80006562:	50 43       	stdsp	sp[0x10],r3
80006564:	41 39       	lddsp	r9,sp[0x4c]
80006566:	39 35       	mov	r5,-109
80006568:	32 20       	mov	r0,34
8000656a:	2d 20       	sub	r0,-46
8000656c:	43 6f       	lddsp	pc,sp[0xd8]
8000656e:	6e 74       	ld.w	r4,r7[0x1c]
80006570:	72 6f       	ld.w	pc,r9[0x18]
80006572:	6c 6c       	ld.w	r12,r6[0x18]
80006574:	65 72       	ld.w	r2,r2[0x5c]
80006576:	20 62       	sub	r2,6
80006578:	6f 61       	ld.w	r1,r7[0x58]
8000657a:	72 64       	ld.w	r4,r9[0x18]
8000657c:	20 55       	sub	r5,5
8000657e:	37 0d       	mov	sp,112
80006580:	0a 00       	add	r0,r5
80006582:	00 00       	add	r0,r0
80006584:	50 43       	stdsp	sp[0x10],r3
80006586:	41 39       	lddsp	r9,sp[0x4c]
80006588:	39 35       	mov	r5,-109
8000658a:	32 20       	mov	r0,34
8000658c:	45 72       	lddsp	r2,sp[0x15c]
8000658e:	72 6f       	ld.w	pc,r9[0x18]
80006590:	72 28       	ld.w	r8,r9[0x8]
80006592:	73 29       	ld.w	r9,r9[0x48]
80006594:	20 6f       	sub	pc,6
80006596:	6e 20       	ld.w	r0,r7[0x8]
80006598:	42 4f       	lddsp	pc,sp[0x90]
8000659a:	54 44       	stdsp	sp[0x110],r4
8000659c:	52 49       	stdsp	sp[0x90],r9
8000659e:	56 45       	stdsp	sp[0x190],r5
800065a0:	20 00       	sub	r0,0
800065a2:	00 00       	add	r0,r0
800065a4:	45 52       	lddsp	r2,sp[0x154]
800065a6:	52 4f       	stdsp	sp[0x90],pc
800065a8:	52 20       	stdsp	sp[0x88],r0
800065aa:	6f 6e       	ld.w	lr,r7[0x58]
800065ac:	20 75       	sub	r5,7
800065ae:	6e 75       	ld.w	r5,r7[0x1c]
800065b0:	73 65       	ld.w	r5,r9[0x58]
800065b2:	64 20       	ld.w	r0,r2[0x8]
800065b4:	63 68       	ld.w	r8,r1[0x58]
800065b6:	61 6e       	ld.w	lr,r0[0x58]
800065b8:	6e 65       	ld.w	r5,r7[0x18]
800065ba:	6c 73       	ld.w	r3,r6[0x1c]
800065bc:	3a 20       	mov	r0,-94
800065be:	50 43       	stdsp	sp[0x10],r3
800065c0:	41 39       	lddsp	r9,sp[0x4c]
800065c2:	39 35       	mov	r5,-109
800065c4:	32 20       	mov	r0,34
800065c6:	2d 20       	sub	r0,-46
800065c8:	43 6f       	lddsp	pc,sp[0xd8]
800065ca:	6e 74       	ld.w	r4,r7[0x1c]
800065cc:	72 6f       	ld.w	pc,r9[0x18]
800065ce:	6c 6c       	ld.w	r12,r6[0x18]
800065d0:	65 72       	ld.w	r2,r2[0x5c]
800065d2:	20 62       	sub	r2,6
800065d4:	6f 61       	ld.w	r1,r7[0x58]
800065d6:	72 64       	ld.w	r4,r9[0x18]
800065d8:	20 55       	sub	r5,5
800065da:	38 0d       	mov	sp,-128
800065dc:	0a 00       	add	r0,r5
800065de:	00 00       	add	r0,r0
800065e0:	53 68       	stdsp	sp[0xd8],r8
800065e2:	65 6c       	ld.w	r12,r2[0x58]
800065e4:	66 20       	ld.w	r0,r3[0x8]
800065e6:	30 20       	mov	r0,2
800065e8:	61 63       	ld.w	r3,r0[0x58]
800065ea:	74 69       	ld.w	r9,r10[0x18]
800065ec:	76 65       	ld.w	r5,r11[0x18]
800065ee:	0d 0a       	ld.w	r10,r6++
800065f0:	00 00       	add	r0,r0
800065f2:	00 00       	add	r0,r0
800065f4:	53 68       	stdsp	sp[0xd8],r8
800065f6:	65 6c       	ld.w	r12,r2[0x58]
800065f8:	66 20       	ld.w	r0,r3[0x8]
800065fa:	31 20       	mov	r0,18
800065fc:	61 63       	ld.w	r3,r0[0x58]
800065fe:	74 69       	ld.w	r9,r10[0x18]
80006600:	76 65       	ld.w	r5,r11[0x18]
80006602:	0d 0a       	ld.w	r10,r6++
80006604:	00 00       	add	r0,r0
80006606:	00 00       	add	r0,r0
80006608:	53 68       	stdsp	sp[0xd8],r8
8000660a:	65 6c       	ld.w	r12,r2[0x58]
8000660c:	66 20       	ld.w	r0,r3[0x8]
8000660e:	32 20       	mov	r0,34
80006610:	61 63       	ld.w	r3,r0[0x58]
80006612:	74 69       	ld.w	r9,r10[0x18]
80006614:	76 65       	ld.w	r5,r11[0x18]
80006616:	0d 0a       	ld.w	r10,r6++
80006618:	00 00       	add	r0,r0
8000661a:	00 00       	add	r0,r0
8000661c:	53 68       	stdsp	sp[0xd8],r8
8000661e:	65 6c       	ld.w	r12,r2[0x58]
80006620:	66 20       	ld.w	r0,r3[0x8]
80006622:	33 20       	mov	r0,50
80006624:	61 63       	ld.w	r3,r0[0x58]
80006626:	74 69       	ld.w	r9,r10[0x18]
80006628:	76 65       	ld.w	r5,r11[0x18]
8000662a:	0d 0a       	ld.w	r10,r6++
8000662c:	00 00       	add	r0,r0
8000662e:	00 00       	add	r0,r0
80006630:	44 6f       	lddsp	pc,sp[0x118]
80006632:	6f 72       	ld.w	r2,r7[0x5c]
80006634:	20 6c       	sub	r12,6
80006636:	61 74       	ld.w	r4,r0[0x5c]
80006638:	63 68       	ld.w	r8,r1[0x58]
8000663a:	20 6f       	sub	pc,6
8000663c:	70 65       	ld.w	r5,r8[0x18]
8000663e:	6e 65       	ld.w	r5,r7[0x18]
80006640:	64 2c       	ld.w	r12,r2[0x8]
80006642:	20 6b       	sub	r11,6
80006644:	69 6c       	ld.w	r12,r4[0x58]
80006646:	6c 20       	ld.w	r0,r6[0x8]
80006648:	61 6c       	ld.w	r12,r0[0x58]
8000664a:	6c 20       	ld.w	r0,r6[0x8]
8000664c:	73 68       	ld.w	r8,r9[0x58]
8000664e:	65 6c       	ld.w	r12,r2[0x58]
80006650:	76 65       	ld.w	r5,r11[0x18]
80006652:	73 20       	ld.w	r0,r9[0x48]
80006654:	66 6f       	ld.w	pc,r3[0x18]
80006656:	72 20       	ld.w	r0,r9[0x8]
80006658:	73 61       	ld.w	r1,r9[0x58]
8000665a:	66 65       	ld.w	r5,r3[0x18]
8000665c:	74 79       	ld.w	r9,r10[0x1c]
8000665e:	2e 0d       	sub	sp,-128
80006660:	0a 00       	add	r0,r5
80006662:	00 00       	add	r0,r0
80006664:	4e 6f       	lddpc	pc,800067fc <led_shelf+0x504>
80006666:	20 6d       	sub	sp,24
80006668:	6f 72       	ld.w	r2,r7[0x5c]
8000666a:	65 20       	ld.w	r0,r2[0x48]
8000666c:	72 6f       	ld.w	pc,r9[0x18]
8000666e:	6f 6d       	ld.w	sp,r7[0x58]
80006670:	20 66       	sub	r6,6
80006672:	6f 72       	ld.w	r2,r7[0x5c]
80006674:	20 4c       	sub	r12,4
80006676:	45 44       	lddsp	r4,sp[0x150]
80006678:	20 62       	sub	r2,6
8000667a:	6f 61       	ld.w	r1,r7[0x58]
8000667c:	72 64       	ld.w	r4,r9[0x18]
8000667e:	20 69       	sub	r9,6
80006680:	6e 66       	ld.w	r6,r7[0x18]
80006682:	6f 2e       	ld.w	lr,r7[0x48]
80006684:	20 43       	sub	r3,4
80006686:	61 6e       	ld.w	lr,r0[0x58]
80006688:	6e 6f       	ld.w	pc,r7[0x18]
8000668a:	74 20       	ld.w	r0,r10[0x8]
8000668c:	74 72       	ld.w	r2,r10[0x1c]
8000668e:	61 63       	ld.w	r3,r0[0x58]
80006690:	6b 20       	ld.w	r0,r5[0x48]
80006692:	6d 69       	ld.w	r9,r6[0x58]
80006694:	6e 75       	ld.w	r5,r7[0x1c]
80006696:	74 65       	ld.w	r5,r10[0x18]
80006698:	20 75       	sub	r5,7
8000669a:	73 61       	ld.w	r1,r9[0x58]
8000669c:	67 65       	ld.w	r5,r3[0x58]
8000669e:	20 66       	sub	r6,6
800066a0:	6f 72       	ld.w	r2,r7[0x5c]
800066a2:	20 61       	sub	r1,6
800066a4:	64 64       	ld.w	r4,r2[0x18]
800066a6:	69 74       	ld.w	r4,r4[0x5c]
800066a8:	69 6f       	ld.w	pc,r4[0x58]
800066aa:	6e 61       	ld.w	r1,r7[0x18]
800066ac:	6c 20       	ld.w	r0,r6[0x8]
800066ae:	62 6f       	ld.w	pc,r1[0x18]
800066b0:	61 72       	ld.w	r2,r0[0x5c]
800066b2:	64 73       	ld.w	r3,r2[0x1c]
800066b4:	2e 0d       	sub	sp,-128
800066b6:	0a 00       	add	r0,r5
800066b8:	41 6c       	lddsp	r12,sp[0x58]
800066ba:	6c 20       	ld.w	r0,r6[0x8]
800066bc:	34 20       	mov	r0,66
800066be:	66 6c       	ld.w	r12,r3[0x18]
800066c0:	61 73       	ld.w	r3,r0[0x5c]
800066c2:	68 20       	ld.w	r0,r4[0x8]
800066c4:	72 65       	ld.w	r5,r9[0x18]
800066c6:	67 69       	ld.w	r9,r3[0x58]
800066c8:	6f 6e       	ld.w	lr,r7[0x58]
800066ca:	73 20       	ld.w	r0,r9[0x48]
800066cc:	68 61       	ld.w	r1,r4[0x18]
800066ce:	76 65       	ld.w	r5,r11[0x18]
800066d0:	20 67       	sub	r7,6
800066d2:	6f 6f       	ld.w	pc,r7[0x58]
800066d4:	64 20       	ld.w	r0,r2[0x8]
800066d6:	64 61       	ld.w	r1,r2[0x18]
800066d8:	74 61       	ld.w	r1,r10[0x18]
800066da:	20 73       	sub	r3,7
800066dc:	65 74       	ld.w	r4,r2[0x5c]
800066de:	73 2e       	ld.w	lr,r9[0x48]
800066e0:	0d 0a       	ld.w	r10,r6++
800066e2:	00 00       	add	r0,r0
800066e4:	46 6c       	lddsp	r12,sp[0x198]
800066e6:	61 73       	ld.w	r3,r0[0x5c]
800066e8:	68 20       	ld.w	r0,r4[0x8]
800066ea:	61 72       	ld.w	r2,r0[0x5c]
800066ec:	65 61       	ld.w	r1,r2[0x58]
800066ee:	20 45       	sub	r5,4
800066f0:	52 52       	stdsp	sp[0x94],r2
800066f2:	4f 52       	lddpc	r2,800068c4 <led_shelf+0x5cc>
800066f4:	3a 20       	mov	r0,-94
800066f6:	72 65       	ld.w	r5,r9[0x18]
800066f8:	67 69       	ld.w	r9,r3[0x58]
800066fa:	6f 6e       	ld.w	lr,r7[0x58]
800066fc:	20 00       	sub	r0,0
800066fe:	00 00       	add	r0,r0
80006700:	0d 0a       	ld.w	r10,r6++
80006702:	2a 2a       	sub	r10,-94
80006704:	2a 49       	sub	r9,-92
80006706:	4e 53       	lddpc	r3,80006898 <led_shelf+0x5a0>
80006708:	54 41       	stdsp	sp[0x110],r1
8000670a:	4c 4c       	lddpc	r12,80006818 <led_shelf+0x520>
8000670c:	45 44       	lddsp	r4,sp[0x150]
8000670e:	20 4c       	sub	r12,4
80006710:	45 44       	lddsp	r4,sp[0x150]
80006712:	20 42       	sub	r2,4
80006714:	4f 41       	lddpc	r1,800068e4 <led_shelf+0x5ec>
80006716:	52 44       	stdsp	sp[0x90],r4
80006718:	53 2a       	stdsp	sp[0xc8],r10
8000671a:	2a 2a       	sub	r10,-94
8000671c:	0d 0a       	ld.w	r10,r6++
8000671e:	0d 0a       	ld.w	r10,r6++
80006720:	00 00       	add	r0,r0
80006722:	00 00       	add	r0,r0
80006724:	20 4c       	sub	r12,4
80006726:	45 44       	lddsp	r4,sp[0x150]
80006728:	20 7c       	sub	r12,7
8000672a:	20 4c       	sub	r12,4
8000672c:	45 44       	lddsp	r4,sp[0x150]
8000672e:	20 42       	sub	r2,4
80006730:	4f 41       	lddpc	r1,80006900 <led_shelf+0x608>
80006732:	52 44       	stdsp	sp[0x90],r4
80006734:	20 20       	sub	r0,2
80006736:	7c 20       	ld.w	r0,lr[0x8]
80006738:	20 20       	sub	r0,2
8000673a:	55 50       	stdsp	sp[0x154],r0
8000673c:	50 45       	stdsp	sp[0x10],r5
8000673e:	52 20       	stdsp	sp[0x88],r0
80006740:	53 49       	stdsp	sp[0xd0],r9
80006742:	44 45       	lddsp	r5,sp[0x110]
80006744:	20 20       	sub	r0,2
80006746:	20 20       	sub	r0,2
80006748:	20 7c       	sub	r12,7
8000674a:	20 20       	sub	r0,2
8000674c:	20 4c       	sub	r12,4
8000674e:	4f 57       	lddpc	r7,80006920 <led_shelf+0x628>
80006750:	45 52       	lddsp	r2,sp[0x154]
80006752:	20 53       	sub	r3,5
80006754:	49 44       	lddpc	r4,800067a4 <led_shelf+0x4ac>
80006756:	45 20       	lddsp	r0,sp[0x148]
80006758:	20 20       	sub	r0,2
8000675a:	20 0d       	sub	sp,0
8000675c:	0a 00       	add	r0,r5
8000675e:	00 00       	add	r0,r0
80006760:	53 4c       	stdsp	sp[0xd0],r12
80006762:	4f 54       	lddpc	r4,80006934 <led_shelf+0x63c>
80006764:	20 7c       	sub	r12,7
80006766:	20 20       	sub	r0,2
80006768:	20 20       	sub	r0,2
8000676a:	49 44       	lddpc	r4,800067b8 <led_shelf+0x4c0>
8000676c:	20 20       	sub	r0,2
8000676e:	20 20       	sub	r0,2
80006770:	20 20       	sub	r0,2
80006772:	7c 20       	ld.w	r0,lr[0x8]
80006774:	48 52       	lddpc	r2,80006788 <led_shelf+0x490>
80006776:	53 3a       	stdsp	sp[0xcc],r10
80006778:	4d 49       	lddpc	r9,800068c8 <led_shelf+0x5d0>
8000677a:	4e 20       	lddpc	r0,80006900 <led_shelf+0x608>
8000677c:	20 20       	sub	r0,2
8000677e:	20 44       	sub	r4,4
80006780:	54 45       	stdsp	sp[0x110],r5
80006782:	20 20       	sub	r0,2
80006784:	20 7c       	sub	r12,7
80006786:	20 48       	sub	r8,4
80006788:	52 53       	stdsp	sp[0x94],r3
8000678a:	3a 4d       	mov	sp,-92
8000678c:	49 4e       	lddpc	lr,800067dc <led_shelf+0x4e4>
8000678e:	20 20       	sub	r0,2
80006790:	20 20       	sub	r0,2
80006792:	44 54       	lddsp	r4,sp[0x114]
80006794:	45 20       	lddsp	r0,sp[0x148]
80006796:	20 20       	sub	r0,2
80006798:	0d 0a       	ld.w	r10,r6++
8000679a:	00 00       	add	r0,r0
8000679c:	2d 2d       	sub	sp,-184
8000679e:	2d 2d       	sub	sp,-184
800067a0:	2d 2d       	sub	sp,-184
800067a2:	2d 2d       	sub	sp,-184
800067a4:	2d 2d       	sub	sp,-184
800067a6:	2d 2d       	sub	sp,-184
800067a8:	2d 2d       	sub	sp,-184
800067aa:	2d 2d       	sub	sp,-184
800067ac:	2d 2d       	sub	sp,-184
800067ae:	2d 2d       	sub	sp,-184
800067b0:	2d 2d       	sub	sp,-184
800067b2:	2d 2d       	sub	sp,-184
800067b4:	2d 2d       	sub	sp,-184
800067b6:	2d 2d       	sub	sp,-184
800067b8:	2d 2d       	sub	sp,-184
800067ba:	2d 2d       	sub	sp,-184
800067bc:	2d 2d       	sub	sp,-184
800067be:	2d 2d       	sub	sp,-184
800067c0:	2d 2d       	sub	sp,-184
800067c2:	2d 2d       	sub	sp,-184
800067c4:	2d 2d       	sub	sp,-184
800067c6:	2d 2d       	sub	sp,-184
800067c8:	2d 2d       	sub	sp,-184
800067ca:	2d 2d       	sub	sp,-184
800067cc:	2d 2d       	sub	sp,-184
800067ce:	2d 2d       	sub	sp,-184
800067d0:	2d 2d       	sub	sp,-184
800067d2:	2d 2d       	sub	sp,-184
800067d4:	0d 0a       	ld.w	r10,r6++
800067d6:	00 00       	add	r0,r0
800067d8:	25 32       	sub	r2,83
800067da:	64 20       	ld.w	r0,r2[0x8]
800067dc:	20 20       	sub	r0,2
800067de:	20 20       	sub	r0,2
800067e0:	25 58       	sub	r8,85
800067e2:	25 58       	sub	r8,85
800067e4:	25 58       	sub	r8,85
800067e6:	25 58       	sub	r8,85
800067e8:	25 58       	sub	r8,85
800067ea:	25 58       	sub	r8,85
800067ec:	20 20       	sub	r0,2
800067ee:	25 30       	sub	r0,83
800067f0:	34 64       	mov	r4,70
800067f2:	3a 25       	mov	r5,-94
800067f4:	30 32       	mov	r2,3
800067f6:	64 20       	ld.w	r0,r2[0x8]
800067f8:	20 20       	sub	r0,2
800067fa:	20 20       	sub	r0,2
800067fc:	25 30       	sub	r0,83
800067fe:	32 64       	mov	r4,38
80006800:	20 20       	sub	r0,2
80006802:	20 20       	sub	r0,2
80006804:	20 25       	sub	r5,2
80006806:	30 34       	mov	r4,3
80006808:	64 3a       	ld.w	r10,r2[0xc]
8000680a:	25 30       	sub	r0,83
8000680c:	32 64       	mov	r4,38
8000680e:	20 20       	sub	r0,2
80006810:	20 20       	sub	r0,2
80006812:	20 25       	sub	r5,2
80006814:	30 32       	mov	r2,3
80006816:	64 0d       	ld.w	sp,r2[0x0]
80006818:	0a 00       	add	r0,r5
8000681a:	00 00       	add	r0,r0
8000681c:	4d 41       	lddpc	r1,8000696c <led_shelf+0x674>
8000681e:	58 20       	cp.w	r0,2
80006820:	44 54       	lddsp	r4,sp[0x114]
80006822:	45 3a       	lddsp	r10,sp[0x14c]
80006824:	20 00       	sub	r0,0
80006826:	00 00       	add	r0,r0
80006828:	20 4d       	sub	sp,16
8000682a:	49 4e       	lddpc	lr,80006878 <led_shelf+0x580>
8000682c:	20 44       	sub	r4,4
8000682e:	54 45       	stdsp	sp[0x110],r5
80006830:	3a 20       	mov	r0,-94
80006832:	00 00       	add	r0,r0
80006834:	54 4f       	stdsp	sp[0x110],pc
80006836:	54 41       	stdsp	sp[0x110],r1
80006838:	4c 20       	lddpc	r0,80006940 <led_shelf+0x648>
8000683a:	53 41       	stdsp	sp[0xd0],r1
8000683c:	4e 49       	lddpc	r9,800069cc <led_shelf+0x6d4>
8000683e:	54 49       	stdsp	sp[0x110],r9
80006840:	5a 45       	cp.w	r5,-28
80006842:	20 48       	sub	r8,4
80006844:	4f 55       	lddpc	r5,80006a18 <led_shelf+0x720>
80006846:	52 53       	stdsp	sp[0x94],r3
80006848:	3a 20       	mov	r0,-94
8000684a:	00 00       	add	r0,r0
8000684c:	20 54       	sub	r4,5
8000684e:	4f 54       	lddpc	r4,80006a20 <led_shelf+0x728>
80006850:	41 4c       	lddsp	r12,sp[0x50]
80006852:	20 53       	sub	r3,5
80006854:	41 4e       	lddsp	lr,sp[0x50]
80006856:	49 54       	lddpc	r4,800068a8 <led_shelf+0x5b0>
80006858:	49 5a       	lddpc	r10,800068ac <led_shelf+0x5b4>
8000685a:	45 20       	lddsp	r0,sp[0x148]
8000685c:	43 59       	lddsp	r9,sp[0xd4]
8000685e:	43 4c       	lddsp	r12,sp[0xd0]
80006860:	45 53       	lddsp	r3,sp[0x154]
80006862:	3a 20       	mov	r0,-94
80006864:	00 00       	add	r0,r0
80006866:	00 00       	add	r0,r0
80006868:	0d 0a       	ld.w	r10,r6++
8000686a:	2a 2a       	sub	r10,-94
8000686c:	2a 53       	sub	r3,-91
8000686e:	59 53       	cp.w	r3,21
80006870:	54 45       	stdsp	sp[0x110],r5
80006872:	4d 20       	lddpc	r0,800069b8 <led_shelf+0x6c0>
80006874:	54 45       	stdsp	sp[0x110],r5
80006876:	53 54       	stdsp	sp[0xd4],r4
80006878:	53 2a       	stdsp	sp[0xc8],r10
8000687a:	2a 2a       	sub	r10,-94
8000687c:	0d 0a       	ld.w	r10,r6++
8000687e:	0d 0a       	ld.w	r10,r6++
80006880:	00 00       	add	r0,r0
80006882:	00 00       	add	r0,r0
80006884:	4c 45       	lddpc	r5,80006994 <led_shelf+0x69c>
80006886:	44 20       	lddsp	r0,sp[0x108]
80006888:	44 72       	lddsp	r2,sp[0x11c]
8000688a:	69 76       	ld.w	r6,r4[0x5c]
8000688c:	65 72       	ld.w	r2,r2[0x5c]
8000688e:	3a 20       	mov	r0,-94
80006890:	54 4f       	stdsp	sp[0x110],pc
80006892:	50 20       	stdsp	sp[0x8],r0
80006894:	28 37       	sub	r7,-125
80006896:	2e 2e       	sub	lr,-30
80006898:	30 29       	mov	r9,2
8000689a:	20 20       	sub	r0,2
8000689c:	20 20       	sub	r0,2
8000689e:	20 20       	sub	r0,2
800068a0:	20 20       	sub	r0,2
800068a2:	20 20       	sub	r0,2
800068a4:	20 20       	sub	r0,2
800068a6:	20 20       	sub	r0,2
800068a8:	20 20       	sub	r0,2
800068aa:	20 00       	sub	r0,0
800068ac:	46 20       	lddsp	r0,sp[0x188]
800068ae:	00 00       	add	r0,r0
800068b0:	50 20       	stdsp	sp[0x8],r0
800068b2:	00 00       	add	r0,r0
800068b4:	4c 45       	lddpc	r5,800069c4 <led_shelf+0x6cc>
800068b6:	44 20       	lddsp	r0,sp[0x108]
800068b8:	44 72       	lddsp	r2,sp[0x11c]
800068ba:	69 76       	ld.w	r6,r4[0x5c]
800068bc:	65 72       	ld.w	r2,r2[0x5c]
800068be:	3a 20       	mov	r0,-94
800068c0:	42 4f       	lddsp	pc,sp[0x90]
800068c2:	54 54       	stdsp	sp[0x114],r4
800068c4:	4f 4d       	lddpc	sp,80006a94 <led_shelf+0x79c>
800068c6:	20 28       	sub	r8,2
800068c8:	31 31       	mov	r1,19
800068ca:	2e 2e       	sub	lr,-30
800068cc:	30 29       	mov	r9,2
800068ce:	20 20       	sub	r0,2
800068d0:	20 20       	sub	r0,2
800068d2:	20 20       	sub	r0,2
800068d4:	20 20       	sub	r0,2
800068d6:	20 20       	sub	r0,2
800068d8:	20 20       	sub	r0,2
800068da:	20 00       	sub	r0,0
800068dc:	46 6c       	lddsp	r12,sp[0x198]
800068de:	61 73       	ld.w	r3,r0[0x5c]
800068e0:	68 20       	ld.w	r0,r4[0x8]
800068e2:	28 30       	sub	r0,-125
800068e4:	2e 2e       	sub	lr,-30
800068e6:	31 29       	mov	r9,18
800068e8:	20 20       	sub	r0,2
800068ea:	20 20       	sub	r0,2
800068ec:	20 20       	sub	r0,2
800068ee:	20 20       	sub	r0,2
800068f0:	20 20       	sub	r0,2
800068f2:	20 20       	sub	r0,2
800068f4:	20 20       	sub	r0,2
800068f6:	20 20       	sub	r0,2
800068f8:	20 20       	sub	r0,2
800068fa:	20 20       	sub	r0,2
800068fc:	20 20       	sub	r0,2
800068fe:	20 20       	sub	r0,2
80006900:	20 20       	sub	r0,2
80006902:	20 00       	sub	r0,0
80006904:	4c 45       	lddpc	r5,80006a14 <led_shelf+0x71c>
80006906:	44 20       	lddsp	r0,sp[0x108]
80006908:	42 6f       	lddsp	pc,sp[0x98]
8000690a:	61 72       	ld.w	r2,r0[0x5c]
8000690c:	64 20       	ld.w	r0,r2[0x8]
8000690e:	53 65       	stdsp	sp[0xd8],r5
80006910:	72 69       	ld.w	r9,r9[0x18]
80006912:	61 6c       	ld.w	r12,r0[0x58]
80006914:	20 49       	sub	r9,4
80006916:	44 20       	lddsp	r0,sp[0x108]
80006918:	43 68       	lddsp	r8,sp[0xd8]
8000691a:	65 63       	ld.w	r3,r2[0x58]
8000691c:	6b 73       	ld.w	r3,r5[0x5c]
8000691e:	75 6d       	ld.w	sp,r10[0x58]
80006920:	73 20       	ld.w	r0,r9[0x48]
80006922:	28 30       	sub	r0,-125
80006924:	2e 2e       	sub	lr,-30
80006926:	34 29       	mov	r9,66
80006928:	20 20       	sub	r0,2
8000692a:	20 00       	sub	r0,0
8000692c:	4c 45       	lddpc	r5,80006a3c <led_shelf+0x744>
8000692e:	44 20       	lddsp	r0,sp[0x108]
80006930:	42 6f       	lddsp	pc,sp[0x98]
80006932:	61 72       	ld.w	r2,r0[0x5c]
80006934:	64 20       	ld.w	r0,r2[0x8]
80006936:	53 69       	stdsp	sp[0xd8],r9
80006938:	64 65       	ld.w	r5,r2[0x18]
8000693a:	20 4d       	sub	sp,16
8000693c:	61 78       	ld.w	r8,r0[0x5c]
8000693e:	20 55       	sub	r5,5
80006940:	73 61       	ld.w	r1,r9[0x58]
80006942:	67 65       	ld.w	r5,r3[0x58]
80006944:	20 28       	sub	r8,2
80006946:	30 2e       	mov	lr,2
80006948:	2e 37       	sub	r7,-29
8000694a:	29 20       	sub	r0,-110
8000694c:	20 20       	sub	r0,2
8000694e:	20 20       	sub	r0,2
80006950:	20 20       	sub	r0,2
80006952:	20 00       	sub	r0,0
80006954:	55 73       	stdsp	sp[0x15c],r3
80006956:	61 67       	ld.w	r7,r0[0x58]
80006958:	65 20       	ld.w	r0,r2[0x48]
8000695a:	53 74       	stdsp	sp[0xdc],r4
8000695c:	72 75       	ld.w	r5,r9[0x1c]
8000695e:	63 74       	ld.w	r4,r1[0x5c]
80006960:	20 4f       	sub	pc,4
80006962:	70 65       	ld.w	r5,r8[0x18]
80006964:	6e 20       	ld.w	r0,r7[0x8]
80006966:	53 6c       	stdsp	sp[0xd8],r12
80006968:	6f 74       	ld.w	r4,r7[0x5c]
8000696a:	73 20       	ld.w	r0,r9[0x48]
8000696c:	20 20       	sub	r0,2
8000696e:	20 20       	sub	r0,2
80006970:	20 20       	sub	r0,2
80006972:	20 20       	sub	r0,2
80006974:	20 20       	sub	r0,2
80006976:	20 20       	sub	r0,2
80006978:	20 20       	sub	r0,2
8000697a:	20 00       	sub	r0,0
8000697c:	46 20       	lddsp	r0,sp[0x188]
8000697e:	0d 0a       	ld.w	r10,r6++
80006980:	00 00       	add	r0,r0
80006982:	00 00       	add	r0,r0
80006984:	50 20       	stdsp	sp[0x8],r0
80006986:	0d 0a       	ld.w	r10,r6++
80006988:	00 00       	add	r0,r0
8000698a:	00 00       	add	r0,r0
8000698c:	0d 0a       	ld.w	r10,r6++
8000698e:	2a 2a       	sub	r10,-94
80006990:	2a 4c       	sub	r12,-92
80006992:	45 44       	lddsp	r4,sp[0x150]
80006994:	20 42       	sub	r2,4
80006996:	4f 41       	lddpc	r1,80006b64 <osc_enable+0x24>
80006998:	52 44       	stdsp	sp[0x90],r4
8000699a:	53 20       	stdsp	sp[0xc8],r0
8000699c:	4d 41       	lddpc	r1,80006aec <led_shelf+0x7f4>
8000699e:	53 54       	stdsp	sp[0xd4],r4
800069a0:	45 52       	lddsp	r2,sp[0x154]
800069a2:	20 4c       	sub	r12,4
800069a4:	49 53       	lddpc	r3,800069f8 <led_shelf+0x700>
800069a6:	54 2a       	stdsp	sp[0x108],r10
800069a8:	2a 2a       	sub	r10,-94
800069aa:	0d 0a       	ld.w	r10,r6++
800069ac:	0d 0a       	ld.w	r10,r6++
800069ae:	00 00       	add	r0,r0
800069b0:	25 32       	sub	r2,83
800069b2:	64 29       	ld.w	r9,r2[0x8]
800069b4:	20 25       	sub	r5,2
800069b6:	58 25       	cp.w	r5,2
800069b8:	58 25       	cp.w	r5,2
800069ba:	58 25       	cp.w	r5,2
800069bc:	58 25       	cp.w	r5,2
800069be:	58 25       	cp.w	r5,2
800069c0:	58 20       	cp.w	r0,2
800069c2:	00 00       	add	r0,r0
800069c4:	20 54       	sub	r4,5
800069c6:	4f 50       	lddpc	r0,80006b98 <osc_is_ready>
800069c8:	0d 0a       	ld.w	r10,r6++
800069ca:	00 00       	add	r0,r0
800069cc:	20 42       	sub	r2,4
800069ce:	4f 54       	lddpc	r4,80006ba0 <osc_is_ready+0x8>
800069d0:	0d 0a       	ld.w	r10,r6++
800069d2:	00 00       	add	r0,r0
800069d4:	0d 0a       	ld.w	r10,r6++
800069d6:	0d 0a       	ld.w	r10,r6++
800069d8:	00 00       	add	r0,r0
800069da:	00 00       	add	r0,r0
800069dc:	0d 0a       	ld.w	r10,r6++
800069de:	45 4c       	lddsp	r12,sp[0x150]
800069e0:	45 43       	lddsp	r3,sp[0x150]
800069e2:	54 52       	stdsp	sp[0x114],r2
800069e4:	4f 43       	lddpc	r3,80006bb4 <osc_is_ready+0x1c>
800069e6:	4c 41       	lddpc	r1,80006af4 <led_shelf+0x7fc>
800069e8:	56 45       	stdsp	sp[0x190],r5
800069ea:	0d 0a       	ld.w	r10,r6++
800069ec:	43 6f       	lddsp	pc,sp[0xd8]
800069ee:	70 79       	ld.w	r9,r8[0x1c]
800069f0:	72 69       	ld.w	r9,r9[0x18]
800069f2:	67 68       	ld.w	r8,r3[0x58]
800069f4:	74 20       	ld.w	r0,r10[0x8]
800069f6:	28 63       	sub	r3,-122
800069f8:	29 20       	sub	r0,-110
800069fa:	32 30       	mov	r0,35
800069fc:	31 35       	mov	r5,19
800069fe:	20 53       	sub	r3,5
80006a00:	65 61       	ld.w	r1,r2[0x58]
80006a02:	6c 20       	ld.w	r0,r6[0x8]
80006a04:	53 68       	stdsp	sp[0xd8],r8
80006a06:	69 65       	ld.w	r5,r4[0x58]
80006a08:	6c 64       	ld.w	r4,r6[0x18]
80006a0a:	2c 20       	sub	r0,-62
80006a0c:	49 6e       	lddpc	lr,80006a64 <led_shelf+0x76c>
80006a0e:	63 2e       	ld.w	lr,r1[0x48]
80006a10:	0d 0a       	ld.w	r10,r6++
80006a12:	00 00       	add	r0,r0
80006a14:	48 61       	lddpc	r1,80006a2c <led_shelf+0x734>
80006a16:	72 64       	ld.w	r4,r9[0x18]
80006a18:	77 61       	ld.w	r1,r11[0x58]
80006a1a:	72 65       	ld.w	r5,r9[0x18]
80006a1c:	20 56       	sub	r6,5
80006a1e:	65 72       	ld.w	r2,r2[0x5c]
80006a20:	73 69       	ld.w	r9,r9[0x58]
80006a22:	6f 6e       	ld.w	lr,r7[0x58]
80006a24:	3a 20       	mov	r0,-94
80006a26:	43 6c       	lddsp	r12,sp[0xd8]
80006a28:	61 73       	ld.w	r3,r0[0x5c]
80006a2a:	73 69       	ld.w	r9,r9[0x58]
80006a2c:	63 20       	ld.w	r0,r1[0x48]
80006a2e:	2b 2b       	sub	r11,-78
80006a30:	2b 20       	sub	r0,-78
80006a32:	53 6f       	stdsp	sp[0xd8],pc
80006a34:	66 74       	ld.w	r4,r3[0x1c]
80006a36:	77 61       	ld.w	r1,r11[0x58]
80006a38:	72 65       	ld.w	r5,r9[0x18]
80006a3a:	20 56       	sub	r6,5
80006a3c:	65 72       	ld.w	r2,r2[0x5c]
80006a3e:	73 69       	ld.w	r9,r9[0x58]
80006a40:	6f 6e       	ld.w	lr,r7[0x58]
80006a42:	3a 20       	mov	r0,-94
80006a44:	30 2e       	mov	lr,2
80006a46:	30 30       	mov	r0,3
80006a48:	35 0d       	mov	sp,80
80006a4a:	0a 00       	add	r0,r5
80006a4c:	44 6f       	lddsp	pc,sp[0x118]
80006a4e:	6f 72       	ld.w	r2,r7[0x5c]
80006a50:	20 6c       	sub	r12,6
80006a52:	61 74       	ld.w	r4,r0[0x5c]
80006a54:	63 68       	ld.w	r8,r1[0x58]
80006a56:	20 64       	sub	r4,6
80006a58:	65 74       	ld.w	r4,r2[0x5c]
80006a5a:	65 63       	ld.w	r3,r2[0x58]
80006a5c:	74 65       	ld.w	r5,r10[0x18]
80006a5e:	64 0d       	ld.w	sp,r2[0x0]
80006a60:	0a 00       	add	r0,r5
80006a62:	00 00       	add	r0,r0
80006a64:	41 63       	lddsp	r3,sp[0x58]
80006a66:	74 69       	ld.w	r9,r10[0x18]
80006a68:	6f 6e       	ld.w	lr,r7[0x58]
80006a6a:	20 70       	sub	r0,7
80006a6c:	75 73       	ld.w	r3,r10[0x5c]
80006a6e:	68 20       	ld.w	r0,r4[0x8]
80006a70:	62 75       	ld.w	r5,r1[0x1c]
80006a72:	74 74       	ld.w	r4,r10[0x1c]
80006a74:	6f 6e       	ld.w	lr,r7[0x58]
80006a76:	20 70       	sub	r0,7
80006a78:	72 65       	ld.w	r5,r9[0x18]
80006a7a:	73 73       	ld.w	r3,r9[0x5c]
80006a7c:	20 64       	sub	r4,6
80006a7e:	65 74       	ld.w	r4,r2[0x5c]
80006a80:	65 63       	ld.w	r3,r2[0x58]
80006a82:	74 65       	ld.w	r5,r10[0x18]
80006a84:	64 0d       	ld.w	sp,r2[0x0]
80006a86:	0a 00       	add	r0,r5
80006a88:	41 63       	lddsp	r3,sp[0x58]
80006a8a:	74 69       	ld.w	r9,r10[0x18]
80006a8c:	6f 6e       	ld.w	lr,r7[0x58]
80006a8e:	20 70       	sub	r0,7
80006a90:	75 73       	ld.w	r3,r10[0x5c]
80006a92:	68 20       	ld.w	r0,r4[0x8]
80006a94:	62 75       	ld.w	r5,r1[0x1c]
80006a96:	74 74       	ld.w	r4,r10[0x1c]
80006a98:	6f 6e       	ld.w	lr,r7[0x58]
80006a9a:	20 72       	sub	r2,7
80006a9c:	65 6c       	ld.w	r12,r2[0x58]
80006a9e:	65 61       	ld.w	r1,r2[0x58]
80006aa0:	73 65       	ld.w	r5,r9[0x58]
80006aa2:	20 64       	sub	r4,6
80006aa4:	65 74       	ld.w	r4,r2[0x5c]
80006aa6:	65 63       	ld.w	r3,r2[0x58]
80006aa8:	74 65       	ld.w	r5,r10[0x18]
80006aaa:	64 0d       	ld.w	sp,r2[0x0]
80006aac:	0a 00       	add	r0,r5
80006aae:	00 00       	add	r0,r0
80006ab0:	53 74       	stdsp	sp[0xdc],r4
80006ab2:	61 72       	ld.w	r2,r0[0x5c]
80006ab4:	74 20       	ld.w	r0,r10[0x8]
80006ab6:	73 61       	ld.w	r1,r9[0x58]
80006ab8:	6e 69       	ld.w	r9,r7[0x18]
80006aba:	74 69       	ld.w	r9,r10[0x18]
80006abc:	7a 69       	ld.w	r9,sp[0x18]
80006abe:	6e 67       	ld.w	r7,r7[0x18]
80006ac0:	0d 0a       	ld.w	r10,r6++
80006ac2:	00 00       	add	r0,r0
80006ac4:	4e 6f       	lddpc	pc,80006c5c <osc_get_rate+0x48>
80006ac6:	20 73       	sub	r3,7
80006ac8:	68 65       	ld.w	r5,r4[0x18]
80006aca:	6c 76       	ld.w	r6,r6[0x1c]
80006acc:	65 73       	ld.w	r3,r2[0x5c]
80006ace:	2c 20       	sub	r0,-62
80006ad0:	6e 6f       	ld.w	pc,r7[0x18]
80006ad2:	20 64       	sub	r4,6
80006ad4:	65 76       	ld.w	r6,r2[0x5c]
80006ad6:	69 63       	ld.w	r3,r4[0x58]
80006ad8:	65 73       	ld.w	r3,r2[0x5c]
80006ada:	20 6f       	sub	pc,6
80006adc:	72 20       	ld.w	r0,r9[0x8]
80006ade:	73 68       	ld.w	r8,r9[0x58]
80006ae0:	65 6c       	ld.w	r12,r2[0x58]
80006ae2:	76 65       	ld.w	r5,r11[0x18]
80006ae4:	73 20       	ld.w	r0,r9[0x48]
80006ae6:	61 72       	ld.w	r2,r0[0x5c]
80006ae8:	65 20       	ld.w	r0,r2[0x48]
80006aea:	70 61       	ld.w	r1,r8[0x18]
80006aec:	73 74       	ld.w	r4,r9[0x5c]
80006aee:	20 6c       	sub	r12,6
80006af0:	69 66       	ld.w	r6,r4[0x58]
80006af2:	65 74       	ld.w	r4,r2[0x5c]
80006af4:	69 6d       	ld.w	sp,r4[0x58]
80006af6:	65 0d       	ld.w	sp,r2[0x40]
80006af8:	0a 00       	add	r0,r5
80006afa:	00 00       	add	r0,r0
80006afc:	53 68       	stdsp	sp[0xd8],r8
80006afe:	65 6c       	ld.w	r12,r2[0x58]
80006b00:	66 20       	ld.w	r0,r3[0x8]
80006b02:	63 6c       	ld.w	r12,r1[0x58]
80006b04:	65 61       	ld.w	r1,r2[0x58]
80006b06:	6e 0d       	ld.w	sp,r7[0x0]
80006b08:	0a 00       	add	r0,r5
80006b0a:	00 00       	add	r0,r0
80006b0c:	44 6f       	lddsp	pc,sp[0x118]
80006b0e:	6f 72       	ld.w	r2,r7[0x5c]
80006b10:	20 6c       	sub	r12,6
80006b12:	61 74       	ld.w	r4,r0[0x5c]
80006b14:	63 68       	ld.w	r8,r1[0x58]
80006b16:	20 6f       	sub	pc,6
80006b18:	70 65       	ld.w	r5,r8[0x18]
80006b1a:	6e 65       	ld.w	r5,r7[0x18]
80006b1c:	64 2c       	ld.w	r12,r2[0x8]
80006b1e:	20 73       	sub	r3,7
80006b20:	68 75       	ld.w	r5,r4[0x1c]
80006b22:	74 74       	ld.w	r4,r10[0x1c]
80006b24:	69 6e       	ld.w	lr,r4[0x58]
80006b26:	67 20       	ld.w	r0,r3[0x48]
80006b28:	64 6f       	ld.w	pc,r2[0x18]
80006b2a:	77 6e       	ld.w	lr,r11[0x58]
80006b2c:	20 61       	sub	r1,6
80006b2e:	6c 6c       	ld.w	r12,r6[0x18]
80006b30:	20 70       	sub	r0,7
80006b32:	72 6f       	ld.w	pc,r9[0x18]
80006b34:	63 65       	ld.w	r5,r1[0x58]
80006b36:	73 73       	ld.w	r3,r9[0x5c]
80006b38:	65 73       	ld.w	r3,r2[0x5c]
80006b3a:	0d 0a       	ld.w	r10,r6++
80006b3c:	00 00       	add	r0,r0
	...

80006b40 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80006b40:	eb cd 40 80 	pushm	r7,lr
80006b44:	1a 97       	mov	r7,sp
80006b46:	20 1d       	sub	sp,4
80006b48:	18 98       	mov	r8,r12
80006b4a:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80006b4e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006b52:	58 28       	cp.w	r8,2
80006b54:	c1 10       	breq	80006b76 <osc_enable+0x36>
80006b56:	e0 89 00 05 	brgt	80006b60 <osc_enable+0x20>
80006b5a:	58 08       	cp.w	r8,0
80006b5c:	c0 70       	breq	80006b6a <osc_enable+0x2a>
80006b5e:	c1 18       	rjmp	80006b80 <osc_enable+0x40>
80006b60:	58 38       	cp.w	r8,3
80006b62:	c0 70       	breq	80006b70 <osc_enable+0x30>
80006b64:	58 48       	cp.w	r8,4
80006b66:	c0 b0       	breq	80006b7c <osc_enable+0x3c>
80006b68:	c0 c8       	rjmp	80006b80 <osc_enable+0x40>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		osc_priv_enable_osc0();
80006b6a:	f0 1f 00 08 	mcall	80006b88 <osc_enable+0x48>
		break;
80006b6e:	c0 98       	rjmp	80006b80 <osc_enable+0x40>
		break;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		osc_priv_enable_osc32();
80006b70:	f0 1f 00 07 	mcall	80006b8c <osc_enable+0x4c>
		break;
80006b74:	c0 68       	rjmp	80006b80 <osc_enable+0x40>
#endif

	case OSC_ID_RC8M:
		osc_priv_enable_rc8m();
80006b76:	f0 1f 00 07 	mcall	80006b90 <osc_enable+0x50>
		break;
80006b7a:	c0 38       	rjmp	80006b80 <osc_enable+0x40>

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80006b7c:	f0 1f 00 06 	mcall	80006b94 <osc_enable+0x54>

	default:
		/* unhandled_case(id); */
		break;
	}
}
80006b80:	2f fd       	sub	sp,-4
80006b82:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b86:	00 00       	add	r0,r0
80006b88:	80 00       	ld.sh	r0,r0[0x0]
80006b8a:	59 e0       	cp.w	r0,30
80006b8c:	80 00       	ld.sh	r0,r0[0x0]
80006b8e:	5a 20       	cp.w	r0,-30
80006b90:	80 00       	ld.sh	r0,r0[0x0]
80006b92:	5a 60       	cp.w	r0,-26
80006b94:	80 00       	ld.sh	r0,r0[0x0]
80006b96:	5a e4       	cp.w	r4,-18

80006b98 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
80006b98:	eb cd 40 80 	pushm	r7,lr
80006b9c:	1a 97       	mov	r7,sp
80006b9e:	20 1d       	sub	sp,4
80006ba0:	18 98       	mov	r8,r12
80006ba2:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80006ba6:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006baa:	58 38       	cp.w	r8,3
80006bac:	c1 50       	breq	80006bd6 <osc_is_ready+0x3e>
80006bae:	e0 89 00 07 	brgt	80006bbc <osc_is_ready+0x24>
80006bb2:	58 08       	cp.w	r8,0
80006bb4:	c0 90       	breq	80006bc6 <osc_is_ready+0x2e>
80006bb6:	58 28       	cp.w	r8,2
80006bb8:	c1 70       	breq	80006be6 <osc_is_ready+0x4e>
80006bba:	c2 88       	rjmp	80006c0a <osc_is_ready+0x72>
80006bbc:	58 48       	cp.w	r8,4
80006bbe:	c1 c0       	breq	80006bf6 <osc_is_ready+0x5e>
80006bc0:	58 58       	cp.w	r8,5
80006bc2:	c2 20       	breq	80006c06 <osc_is_ready+0x6e>
80006bc4:	c2 38       	rjmp	80006c0a <osc_is_ready+0x72>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC0RDY));
80006bc6:	fe 78 08 00 	mov	r8,-63488
80006bca:	70 58       	ld.w	r8,r8[0x14]
80006bcc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006bd0:	5f 18       	srne	r8
80006bd2:	5c 58       	castu.b	r8
80006bd4:	c1 c8       	rjmp	80006c0c <osc_is_ready+0x74>
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC1RDY));
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
80006bd6:	fe 78 08 00 	mov	r8,-63488
80006bda:	70 58       	ld.w	r8,r8[0x14]
80006bdc:	e2 18 00 04 	andl	r8,0x4,COH
80006be0:	5f 18       	srne	r8
80006be2:	5c 58       	castu.b	r8
80006be4:	c1 48       	rjmp	80006c0c <osc_is_ready+0x74>
#endif

	case OSC_ID_RC8M:
		return !!(AVR32_SCIF.pclksr & (1U << AVR32_SCIF_RCOSC8MRDY));
80006be6:	fe 78 08 00 	mov	r8,-63488
80006bea:	70 58       	ld.w	r8,r8[0x14]
80006bec:	e2 18 00 08 	andl	r8,0x8,COH
80006bf0:	5f 18       	srne	r8
80006bf2:	5c 58       	castu.b	r8
80006bf4:	c0 c8       	rjmp	80006c0c <osc_is_ready+0x74>

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
80006bf6:	fe 78 08 00 	mov	r8,-63488
80006bfa:	71 68       	ld.w	r8,r8[0x58]
80006bfc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006c00:	5f 18       	srne	r8
80006c02:	5c 58       	castu.b	r8
80006c04:	c0 48       	rjmp	80006c0c <osc_is_ready+0x74>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
80006c06:	30 18       	mov	r8,1
80006c08:	c0 28       	rjmp	80006c0c <osc_is_ready+0x74>

	default:
		/* unhandled_case(id); */
		return false;
80006c0a:	30 08       	mov	r8,0
	}
}
80006c0c:	10 9c       	mov	r12,r8
80006c0e:	2f fd       	sub	sp,-4
80006c10:	e3 cd 80 80 	ldm	sp++,r7,pc

80006c14 <osc_get_rate>:
/**
 * \todo RC8M may run at either 8 MHz or 1 MHz. Currently, we assume
 * it's always running at 8 MHz.
 */
static inline uint32_t osc_get_rate(uint8_t id)
{
80006c14:	eb cd 40 80 	pushm	r7,lr
80006c18:	1a 97       	mov	r7,sp
80006c1a:	20 1d       	sub	sp,4
80006c1c:	18 98       	mov	r8,r12
80006c1e:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80006c22:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006c26:	58 38       	cp.w	r8,3
80006c28:	c1 20       	breq	80006c4c <osc_get_rate+0x38>
80006c2a:	e0 89 00 07 	brgt	80006c38 <osc_get_rate+0x24>
80006c2e:	58 08       	cp.w	r8,0
80006c30:	c0 90       	breq	80006c42 <osc_get_rate+0x2e>
80006c32:	58 28       	cp.w	r8,2
80006c34:	c0 f0       	breq	80006c52 <osc_get_rate+0x3e>
80006c36:	c1 b8       	rjmp	80006c6c <osc_get_rate+0x58>
80006c38:	58 48       	cp.w	r8,4
80006c3a:	c1 10       	breq	80006c5c <osc_get_rate+0x48>
80006c3c:	58 58       	cp.w	r8,5
80006c3e:	c1 40       	breq	80006c66 <osc_get_rate+0x52>
80006c40:	c1 68       	rjmp	80006c6c <osc_get_rate+0x58>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return BOARD_OSC0_HZ;
80006c42:	e0 68 24 00 	mov	r8,9216
80006c46:	ea 18 00 f4 	orh	r8,0xf4
80006c4a:	c1 28       	rjmp	80006c6e <osc_get_rate+0x5a>
		return BOARD_OSC1_HZ;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		return BOARD_OSC32_HZ;
80006c4c:	e0 68 80 00 	mov	r8,32768
80006c50:	c0 f8       	rjmp	80006c6e <osc_get_rate+0x5a>
#endif

	case OSC_ID_RC8M:
		return OSC_RC8M_NOMINAL_HZ;
80006c52:	e0 68 12 00 	mov	r8,4608
80006c56:	ea 18 00 7a 	orh	r8,0x7a
80006c5a:	c0 a8       	rjmp	80006c6e <osc_get_rate+0x5a>

	case OSC_ID_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80006c5c:	e0 68 0e 00 	mov	r8,3584
80006c60:	ea 18 07 27 	orh	r8,0x727
80006c64:	c0 58       	rjmp	80006c6e <osc_get_rate+0x5a>

	case OSC_ID_RCSYS:
		return OSC_RCSYS_NOMINAL_HZ;
80006c66:	e0 78 c1 38 	mov	r8,115000
80006c6a:	c0 28       	rjmp	80006c6e <osc_get_rate+0x5a>

	default:
		/* unhandled_case(id); */
		return 0;
80006c6c:	30 08       	mov	r8,0
	}
}
80006c6e:	10 9c       	mov	r12,r8
80006c70:	2f fd       	sub	sp,-4
80006c72:	e3 cd 80 80 	ldm	sp++,r7,pc
80006c76:	d7 03       	nop

80006c78 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
80006c78:	eb cd 40 80 	pushm	r7,lr
80006c7c:	1a 97       	mov	r7,sp
80006c7e:	20 1d       	sub	sp,4
80006c80:	18 98       	mov	r8,r12
80006c82:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
80006c86:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006c8a:	10 9c       	mov	r12,r8
80006c8c:	f0 1f 00 05 	mcall	80006ca0 <osc_wait_ready+0x28>
80006c90:	18 98       	mov	r8,r12
80006c92:	ec 18 00 01 	eorl	r8,0x1
80006c96:	5c 58       	castu.b	r8
80006c98:	cf 71       	brne	80006c86 <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
80006c9a:	2f fd       	sub	sp,-4
80006c9c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ca0:	80 00       	ld.sh	r0,r0[0x0]
80006ca2:	6b 98       	ld.w	r8,r5[0x64]

80006ca4 <pll_config_set_option>:
			* CONFIG_PLL##pll_id##_MUL)                            \
			/ CONFIG_PLL##pll_id##_DIV)

static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
80006ca4:	eb cd 40 80 	pushm	r7,lr
80006ca8:	1a 97       	mov	r7,sp
80006caa:	20 2d       	sub	sp,8
80006cac:	ef 4c ff fc 	st.w	r7[-4],r12
80006cb0:	ef 4b ff f8 	st.w	r7[-8],r11
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_SCIF_PLLOPT + option);
80006cb4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cb8:	70 09       	ld.w	r9,r8[0x0]
80006cba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006cbe:	2f d8       	sub	r8,-3
80006cc0:	30 1a       	mov	r10,1
80006cc2:	f4 08 09 48 	lsl	r8,r10,r8
80006cc6:	10 49       	or	r9,r8
80006cc8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ccc:	91 09       	st.w	r8[0x0],r9
}
80006cce:	2f ed       	sub	sp,-8
80006cd0:	e3 cd 80 80 	ldm	sp++,r7,pc

80006cd4 <pll_config_init>:
 * The PLL options #PLL_OPT_VCO_RANGE_LOW and #PLL_OPT_OUTPUT_DIV will
 * be set automatically based on the calculated target frequency.
 */
static inline void pll_config_init(struct pll_config *cfg,
		enum pll_source src, unsigned int div, unsigned int mul)
{
80006cd4:	eb cd 40 80 	pushm	r7,lr
80006cd8:	1a 97       	mov	r7,sp
80006cda:	20 5d       	sub	sp,20
80006cdc:	ef 4c ff f8 	st.w	r7[-8],r12
80006ce0:	ef 4b ff f4 	st.w	r7[-12],r11
80006ce4:	ef 4a ff f0 	st.w	r7[-16],r10
80006ce8:	ef 49 ff ec 	st.w	r7[-20],r9
	uint32_t vco_hz;

	Assert(src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(src) * mul;
80006cec:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006cf0:	5c 58       	castu.b	r8
80006cf2:	10 9c       	mov	r12,r8
80006cf4:	f0 1f 00 2e 	mcall	80006dac <pll_config_init+0xd8>
80006cf8:	18 99       	mov	r9,r12
80006cfa:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006cfe:	f2 08 02 48 	mul	r8,r9,r8
80006d02:	ef 48 ff fc 	st.w	r7[-4],r8
	vco_hz /= div;
80006d06:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d0a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006d0e:	f0 09 0d 08 	divu	r8,r8,r9
80006d12:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert(vco_hz >= PLL_MIN_HZ);
	Assert(vco_hz <= PLL_MAX_HZ);

	cfg->ctrl = 0;
80006d16:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d1a:	30 09       	mov	r9,0
80006d1c:	91 09       	st.w	r8[0x0],r9

	/* Bring the internal VCO frequency up to the minimum value */
	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
80006d1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d22:	e0 69 b3 ff 	mov	r9,46079
80006d26:	ea 19 04 c4 	orh	r9,0x4c4
80006d2a:	12 38       	cp.w	r8,r9
80006d2c:	e0 8b 00 16 	brhi	80006d58 <pll_config_init+0x84>
80006d30:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006d34:	58 88       	cp.w	r8,8
80006d36:	e0 8b 00 11 	brhi	80006d58 <pll_config_init+0x84>
		mul *= 2;
80006d3a:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006d3e:	a1 78       	lsl	r8,0x1
80006d40:	ef 48 ff ec 	st.w	r7[-20],r8
		vco_hz *= 2;
80006d44:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d48:	a1 78       	lsl	r8,0x1
80006d4a:	ef 48 ff fc 	st.w	r7[-4],r8
		pll_config_set_option(cfg, PLL_OPT_OUTPUT_DIV);
80006d4e:	30 1b       	mov	r11,1
80006d50:	ee fc ff f8 	ld.w	r12,r7[-8]
80006d54:	f0 1f 00 17 	mcall	80006db0 <pll_config_init+0xdc>
	}

	/* Set VCO frequency range according to calculated value */
	if (vco_hz < PLL_VCO_LOW_THRESHOLD)
80006d58:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d5c:	e0 69 fe 7f 	mov	r9,65151
80006d60:	ea 19 0a 21 	orh	r9,0xa21
80006d64:	12 38       	cp.w	r8,r9
80006d66:	e0 8b 00 07 	brhi	80006d74 <pll_config_init+0xa0>
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);
80006d6a:	30 0b       	mov	r11,0
80006d6c:	ee fc ff f8 	ld.w	r12,r7[-8]
80006d70:	f0 1f 00 10 	mcall	80006db0 <pll_config_init+0xdc>

	Assert(mul > 2 && mul <= 16);
	Assert(div > 0 && div <= 15);

	cfg->ctrl |= ((mul - 1) << AVR32_SCIF_PLLMUL)
80006d74:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d78:	70 09       	ld.w	r9,r8[0x0]
80006d7a:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006d7e:	20 18       	sub	r8,1
80006d80:	f0 0a 15 10 	lsl	r10,r8,0x10
		| (div << AVR32_SCIF_PLLDIV)
80006d84:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006d88:	a9 68       	lsl	r8,0x8
		| (PLL_MAX_STARTUP_CYCLES << AVR32_SCIF_PLLCOUNT)
80006d8a:	10 4a       	or	r10,r8
		| (src << AVR32_SCIF_PLLOSC);
80006d8c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006d90:	a1 78       	lsl	r8,0x1
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert(mul > 2 && mul <= 16);
	Assert(div > 0 && div <= 15);

	cfg->ctrl |= ((mul - 1) << AVR32_SCIF_PLLMUL)
80006d92:	f5 e8 10 08 	or	r8,r10,r8
80006d96:	f3 e8 10 08 	or	r8,r9,r8
80006d9a:	10 99       	mov	r9,r8
80006d9c:	ea 19 3f 00 	orh	r9,0x3f00
80006da0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006da4:	91 09       	st.w	r8[0x0],r9
		| (div << AVR32_SCIF_PLLDIV)
		| (PLL_MAX_STARTUP_CYCLES << AVR32_SCIF_PLLCOUNT)
		| (src << AVR32_SCIF_PLLOSC);
}
80006da6:	2f bd       	sub	sp,-20
80006da8:	e3 cd 80 80 	ldm	sp++,r7,pc
80006dac:	80 00       	ld.sh	r0,r0[0x0]
80006dae:	6c 14       	ld.w	r4,r6[0x4]
80006db0:	80 00       	ld.sh	r0,r0[0x0]
80006db2:	6c a4       	ld.w	r4,r6[0x28]

80006db4 <pll_is_locked>:
extern void pll_config_write(const struct pll_config *cfg, unsigned int pll_id);
extern void pll_enable(const struct pll_config *cfg, unsigned int pll_id);
extern void pll_disable(unsigned int pll_id);

static inline bool pll_is_locked(unsigned int pll_id)
{
80006db4:	eb cd 40 80 	pushm	r7,lr
80006db8:	1a 97       	mov	r7,sp
80006dba:	20 1d       	sub	sp,4
80006dbc:	ef 4c ff fc 	st.w	r7[-4],r12
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006dc0:	fe 78 08 00 	mov	r8,-63488
80006dc4:	70 59       	ld.w	r9,r8[0x14]
80006dc6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006dca:	2f c8       	sub	r8,-4
80006dcc:	30 1a       	mov	r10,1
80006dce:	f4 08 09 48 	lsl	r8,r10,r8
80006dd2:	f3 e8 00 08 	and	r8,r9,r8
80006dd6:	5f 18       	srne	r8
80006dd8:	5c 58       	castu.b	r8
}
80006dda:	10 9c       	mov	r12,r8
80006ddc:	2f fd       	sub	sp,-4
80006dde:	e3 cd 80 80 	ldm	sp++,r7,pc
80006de2:	d7 03       	nop

80006de4 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
80006de4:	eb cd 40 80 	pushm	r7,lr
80006de8:	1a 97       	mov	r7,sp
80006dea:	20 1d       	sub	sp,4
80006dec:	ef 4c ff fc 	st.w	r7[-4],r12
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
80006df0:	ee fc ff fc 	ld.w	r12,r7[-4]
80006df4:	f0 1f 00 06 	mcall	80006e0c <pll_wait_for_lock+0x28>
80006df8:	18 98       	mov	r8,r12
80006dfa:	ec 18 00 01 	eorl	r8,0x1
80006dfe:	5c 58       	castu.b	r8
80006e00:	cf 81       	brne	80006df0 <pll_wait_for_lock+0xc>
		/* Do nothing */
	}

	return 0;
80006e02:	30 08       	mov	r8,0
}
80006e04:	10 9c       	mov	r12,r8
80006e06:	2f fd       	sub	sp,-4
80006e08:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e0c:	80 00       	ld.sh	r0,r0[0x0]
80006e0e:	6d b4       	ld.w	r4,r6[0x6c]

80006e10 <init_sysErr>:

#define BIT(x) (1<<(x))

void init_sysErr(void);
void init_sysErr(void)
{
80006e10:	eb cd 40 80 	pushm	r7,lr
80006e14:	1a 97       	mov	r7,sp
	memset(&sysErr, 0x00, sizeof(sysErr)); //Init everything to "PASS"
80006e16:	31 0a       	mov	r10,16
80006e18:	30 0b       	mov	r11,0
80006e1a:	48 3c       	lddpc	r12,80006e24 <init_sysErr+0x14>
80006e1c:	f0 1f 00 03 	mcall	80006e28 <init_sysErr+0x18>
}
80006e20:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e24:	00 00       	add	r0,r0
80006e26:	0c 2c       	rsub	r12,r6
80006e28:	80 00       	ld.sh	r0,r0[0x0]
80006e2a:	bd ba       	sbr	r10,0x1d

80006e2c <display_text>:
};


void display_text(unsigned char idx);
void display_text(unsigned char idx)
{
80006e2c:	eb cd 40 80 	pushm	r7,lr
80006e30:	1a 97       	mov	r7,sp
80006e32:	20 2d       	sub	sp,8
80006e34:	18 98       	mov	r8,r12
80006e36:	ef 68 ff f8 	st.b	r7[-8],r8
	for (int i = 0; i<7; i++)
80006e3a:	30 08       	mov	r8,0
80006e3c:	ef 48 ff fc 	st.w	r7[-4],r8
80006e40:	c1 58       	rjmp	80006e6a <display_text+0x3e>
	{
		usart_putchar(DISPLAY_USART, ((unsigned char) ((*(cmdPtrArray[idx]+i)))));
80006e42:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80006e46:	48 e8       	lddpc	r8,80006e7c <display_text+0x50>
80006e48:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006e4c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e50:	f2 08 00 08 	add	r8,r9,r8
80006e54:	11 88       	ld.ub	r8,r8[0x0]
80006e56:	10 9b       	mov	r11,r8
80006e58:	fc 7c 14 00 	mov	r12,-191488
80006e5c:	f0 1f 00 09 	mcall	80006e80 <display_text+0x54>


void display_text(unsigned char idx);
void display_text(unsigned char idx)
{
	for (int i = 0; i<7; i++)
80006e60:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e64:	2f f8       	sub	r8,-1
80006e66:	ef 48 ff fc 	st.w	r7[-4],r8
80006e6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e6e:	58 68       	cp.w	r8,6
80006e70:	fe 9a ff e9 	brle	80006e42 <display_text+0x16>
	{
		usart_putchar(DISPLAY_USART, ((unsigned char) ((*(cmdPtrArray[idx]+i)))));
	}
	
}
80006e74:	2f ed       	sub	sp,-8
80006e76:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e7a:	00 00       	add	r0,r0
80006e7c:	00 00       	add	r0,r0
80006e7e:	00 60       	and	r0,r0
80006e80:	80 00       	ld.sh	r0,r0[0x0]
80006e82:	58 94       	cp.w	r4,9

80006e84 <chassis_error>:

void chassis_error(void);
void chassis_error(void)
{
80006e84:	eb cd 40 80 	pushm	r7,lr
80006e88:	1a 97       	mov	r7,sp
	display_text(IDX_ERROR);
80006e8a:	30 4c       	mov	r12,4
80006e8c:	f0 1f 00 03 	mcall	80006e98 <chassis_error+0x14>
	print_ecdbg("Chassis error...shutting down.\r\n");
80006e90:	48 3c       	lddpc	r12,80006e9c <chassis_error+0x18>
80006e92:	f0 1f 00 04 	mcall	80006ea0 <chassis_error+0x1c>
	
	while(1); //catastrophic error, just hang TODO: allow technician interface to work here possibly
80006e96:	c0 08       	rjmp	80006e96 <chassis_error+0x12>
80006e98:	80 00       	ld.sh	r0,r0[0x0]
80006e9a:	6e 2c       	ld.w	r12,r7[0x8]
80006e9c:	80 00       	ld.sh	r0,r0[0x0]
80006e9e:	64 50       	ld.w	r0,r2[0x14]
80006ea0:	80 00       	ld.sh	r0,r0[0x0]
80006ea2:	33 38       	mov	r8,51

80006ea4 <init_io>:
	
}

void init_io(void);
void init_io(void)
{
80006ea4:	eb cd 40 80 	pushm	r7,lr
80006ea8:	1a 97       	mov	r7,sp
80006eaa:	20 1d       	sub	sp,4
	uint32_t ioFlags;
	
	
	ioFlags = (GPIO_DIR_INPUT);
80006eac:	30 08       	mov	r8,0
80006eae:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_DOOR_LATCH, ioFlags);
80006eb2:	ee fb ff fc 	ld.w	r11,r7[-4]
80006eb6:	33 ec       	mov	r12,62
80006eb8:	f0 1f 00 2b 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_INPUT);
80006ebc:	30 08       	mov	r8,0
80006ebe:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_ACTION_PB, ioFlags);
80006ec2:	ee fb ff fc 	ld.w	r11,r7[-4]
80006ec6:	33 fc       	mov	r12,63
80006ec8:	f0 1f 00 27 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80006ecc:	30 38       	mov	r8,3
80006ece:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID0, ioFlags);
80006ed2:	ee fb ff fc 	ld.w	r11,r7[-4]
80006ed6:	33 3c       	mov	r12,51
80006ed8:	f0 1f 00 23 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80006edc:	30 38       	mov	r8,3
80006ede:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID1, ioFlags);
80006ee2:	ee fb ff fc 	ld.w	r11,r7[-4]
80006ee6:	33 4c       	mov	r12,52
80006ee8:	f0 1f 00 1f 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80006eec:	30 38       	mov	r8,3
80006eee:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID2, ioFlags);
80006ef2:	ee fb ff fc 	ld.w	r11,r7[-4]
80006ef6:	33 5c       	mov	r12,53
80006ef8:	f0 1f 00 1b 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80006efc:	30 38       	mov	r8,3
80006efe:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID3, ioFlags);
80006f02:	ee fb ff fc 	ld.w	r11,r7[-4]
80006f06:	33 6c       	mov	r12,54
80006f08:	f0 1f 00 17 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80006f0c:	30 38       	mov	r8,3
80006f0e:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID4, ioFlags);
80006f12:	ee fb ff fc 	ld.w	r11,r7[-4]
80006f16:	33 7c       	mov	r12,55
80006f18:	f0 1f 00 13 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_LOW);
80006f1c:	30 18       	mov	r8,1
80006f1e:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_DEBUG_LED, ioFlags);
80006f22:	ee fb ff fc 	ld.w	r11,r7[-4]
80006f26:	37 cc       	mov	r12,124
80006f28:	f0 1f 00 0f 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80006f2c:	30 38       	mov	r8,3
80006f2e:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_PSUPPLY_ONn, ioFlags);
80006f32:	ee fb ff fc 	ld.w	r11,r7[-4]
80006f36:	31 7c       	mov	r12,23
80006f38:	f0 1f 00 0b 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80006f3c:	30 38       	mov	r8,3
80006f3e:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_LED_OEn, ioFlags);
80006f42:	ee fb ff fc 	ld.w	r11,r7[-4]
80006f46:	31 6c       	mov	r12,22
80006f48:	f0 1f 00 07 	mcall	80006f64 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_LOW); //high=1x multiplier, low=4x multiplier 10apr15
80006f4c:	30 18       	mov	r8,1
80006f4e:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_MFP, ioFlags);
80006f52:	ee fb ff fc 	ld.w	r11,r7[-4]
80006f56:	31 5c       	mov	r12,21
80006f58:	f0 1f 00 03 	mcall	80006f64 <init_io+0xc0>

}
80006f5c:	2f fd       	sub	sp,-4
80006f5e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006f62:	00 00       	add	r0,r0
80006f64:	80 00       	ld.sh	r0,r0[0x0]
80006f66:	48 28       	lddpc	r8,80006f6c <print_ecdbg_num+0x4>

80006f68 <print_ecdbg_num>:
};


void print_ecdbg_num(unsigned int num);
void print_ecdbg_num(unsigned int num)
{
80006f68:	eb cd 40 80 	pushm	r7,lr
80006f6c:	1a 97       	mov	r7,sp
80006f6e:	20 3d       	sub	sp,12
80006f70:	ef 4c ff f4 	st.w	r7[-12],r12
	char str[6];
	
	sprintf(str, "%d", num);	
80006f74:	ee c8 00 08 	sub	r8,r7,8
80006f78:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006f7c:	1a d9       	st.w	--sp,r9
80006f7e:	48 7b       	lddpc	r11,80006f98 <print_ecdbg_num+0x30>
80006f80:	10 9c       	mov	r12,r8
80006f82:	f0 1f 00 07 	mcall	80006f9c <print_ecdbg_num+0x34>
80006f86:	2f fd       	sub	sp,-4
	
	print_ecdbg(str);
80006f88:	ee c8 00 08 	sub	r8,r7,8
80006f8c:	10 9c       	mov	r12,r8
80006f8e:	f0 1f 00 05 	mcall	80006fa0 <print_ecdbg_num+0x38>
}
80006f92:	2f dd       	sub	sp,-12
80006f94:	e3 cd 80 80 	ldm	sp++,r7,pc
80006f98:	80 00       	ld.sh	r0,r0[0x0]
80006f9a:	64 74       	ld.w	r4,r2[0x1c]
80006f9c:	80 00       	ld.sh	r0,r0[0x0]
80006f9e:	bd c8       	cbr	r8,0x1c
80006fa0:	80 00       	ld.sh	r0,r0[0x0]
80006fa2:	33 38       	mov	r8,51

80006fa4 <read_led_board_serial_ids>:

/* One serial ID chip per board */
void read_led_board_serial_ids(void);
void read_led_board_serial_ids(void)
{
80006fa4:	eb cd 40 e0 	pushm	r5-r7,lr
80006fa8:	1a 97       	mov	r7,sp
80006faa:	20 4d       	sub	sp,16
	/*
	 * Check for LED board presence by issuing a reset to the serial ID chip and checking for a response.
	 */
	
	SetSpeed(1); //1==standard speed, not overdrive 
80006fac:	30 1c       	mov	r12,1
80006fae:	f0 1f 00 b1 	mcall	80007270 <read_led_board_serial_ids+0x2cc>
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
80006fb2:	30 08       	mov	r8,0
80006fb4:	ef 48 ff f0 	st.w	r7[-16],r8
80006fb8:	c3 88       	rjmp	80007028 <read_led_board_serial_ids+0x84>
	{
		ledBrd[i].present = !OWTouchReset(i);
80006fba:	ee f6 ff f0 	ld.w	r6,r7[-16]
80006fbe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006fc2:	5c 58       	castu.b	r8
80006fc4:	10 9c       	mov	r12,r8
80006fc6:	f0 1f 00 ac 	mcall	80007274 <read_led_board_serial_ids+0x2d0>
80006fca:	18 98       	mov	r8,r12
80006fcc:	58 08       	cp.w	r8,0
80006fce:	5f 09       	sreq	r9
80006fd0:	fe fa 02 a8 	ld.w	r10,pc[680]
80006fd4:	0c 98       	mov	r8,r6
80006fd6:	a3 78       	lsl	r8,0x3
80006fd8:	0c 18       	sub	r8,r6
80006fda:	a1 78       	lsl	r8,0x1
80006fdc:	f4 08 00 08 	add	r8,r10,r8
80006fe0:	f0 ca ff f8 	sub	r10,r8,-8
80006fe4:	12 98       	mov	r8,r9
80006fe6:	b4 88       	st.b	r10[0x0],r8
		if (ledBrd[i].present)
80006fe8:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006fec:	fe fa 02 8c 	ld.w	r10,pc[652]
80006ff0:	12 98       	mov	r8,r9
80006ff2:	a3 78       	lsl	r8,0x3
80006ff4:	12 18       	sub	r8,r9
80006ff6:	a1 78       	lsl	r8,0x1
80006ff8:	f4 08 00 08 	add	r8,r10,r8
80006ffc:	2f 88       	sub	r8,-8
80006ffe:	11 88       	ld.ub	r8,r8[0x0]
80007000:	58 08       	cp.w	r8,0
80007002:	c0 e0       	breq	8000701e <read_led_board_serial_ids+0x7a>
		{
			print_ecdbg("LED board detected in slot ");
80007004:	fe fc 02 78 	ld.w	r12,pc[632]
80007008:	f0 1f 00 9e 	mcall	80007280 <read_led_board_serial_ids+0x2dc>
			print_ecdbg_num(i);
8000700c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007010:	10 9c       	mov	r12,r8
80007012:	f0 1f 00 9d 	mcall	80007284 <read_led_board_serial_ids+0x2e0>
			print_ecdbg("\r\n");
80007016:	fe fc 02 72 	ld.w	r12,pc[626]
8000701a:	f0 1f 00 9a 	mcall	80007280 <read_led_board_serial_ids+0x2dc>
	 * Check for LED board presence by issuing a reset to the serial ID chip and checking for a response.
	 */
	
	SetSpeed(1); //1==standard speed, not overdrive 
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
8000701e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007022:	2f f8       	sub	r8,-1
80007024:	ef 48 ff f0 	st.w	r7[-16],r8
80007028:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000702c:	58 48       	cp.w	r8,4
8000702e:	fe 9a ff c6 	brle	80006fba <read_led_board_serial_ids+0x16>
			print_ecdbg_num(i);
			print_ecdbg("\r\n");
		}
	}
	
	if (ledBrd[0].present && ledBrd[1].present)
80007032:	fe f8 02 46 	ld.w	r8,pc[582]
80007036:	f1 38 00 08 	ld.ub	r8,r8[8]
8000703a:	58 08       	cp.w	r8,0
8000703c:	c0 f0       	breq	8000705a <read_led_board_serial_ids+0xb6>
8000703e:	fe f8 02 3a 	ld.w	r8,pc[570]
80007042:	f1 38 00 16 	ld.ub	r8,r8[22]
80007046:	58 08       	cp.w	r8,0
80007048:	c0 90       	breq	8000705a <read_led_board_serial_ids+0xb6>
	{
		shelf[0].present = 1;
8000704a:	fe f9 02 42 	ld.w	r9,pc[578]
8000704e:	30 18       	mov	r8,1
80007050:	b2 c8       	st.b	r9[0x4],r8
		
		print_ecdbg("Shelf 0 present\r\n");
80007052:	fe fc 02 3e 	ld.w	r12,pc[574]
80007056:	f0 1f 00 8b 	mcall	80007280 <read_led_board_serial_ids+0x2dc>
	}
	if (ledBrd[1].present && ledBrd[2].present)
8000705a:	fe f8 02 1e 	ld.w	r8,pc[542]
8000705e:	f1 38 00 16 	ld.ub	r8,r8[22]
80007062:	58 08       	cp.w	r8,0
80007064:	c1 00       	breq	80007084 <read_led_board_serial_ids+0xe0>
80007066:	fe f8 02 12 	ld.w	r8,pc[530]
8000706a:	f1 38 00 24 	ld.ub	r8,r8[36]
8000706e:	58 08       	cp.w	r8,0
80007070:	c0 a0       	breq	80007084 <read_led_board_serial_ids+0xe0>
	{
		shelf[1].present = 1;
80007072:	fe f9 02 1a 	ld.w	r9,pc[538]
80007076:	30 18       	mov	r8,1
80007078:	f3 68 00 09 	st.b	r9[9],r8
		print_ecdbg("Shelf 1 present\r\n");
8000707c:	fe fc 02 18 	ld.w	r12,pc[536]
80007080:	f0 1f 00 80 	mcall	80007280 <read_led_board_serial_ids+0x2dc>
	}
	if (ledBrd[2].present && ledBrd[3].present)
80007084:	4f d8       	lddpc	r8,80007278 <read_led_board_serial_ids+0x2d4>
80007086:	f1 38 00 24 	ld.ub	r8,r8[36]
8000708a:	58 08       	cp.w	r8,0
8000708c:	c0 d0       	breq	800070a6 <read_led_board_serial_ids+0x102>
8000708e:	4f b8       	lddpc	r8,80007278 <read_led_board_serial_ids+0x2d4>
80007090:	f1 38 00 32 	ld.ub	r8,r8[50]
80007094:	58 08       	cp.w	r8,0
80007096:	c0 80       	breq	800070a6 <read_led_board_serial_ids+0x102>
	{
		shelf[2].present = 1;
80007098:	4f d9       	lddpc	r9,8000728c <read_led_board_serial_ids+0x2e8>
8000709a:	30 18       	mov	r8,1
8000709c:	f3 68 00 0e 	st.b	r9[14],r8
		print_ecdbg("Shelf 2 present\r\n");
800070a0:	4f ec       	lddpc	r12,80007298 <read_led_board_serial_ids+0x2f4>
800070a2:	f0 1f 00 78 	mcall	80007280 <read_led_board_serial_ids+0x2dc>
	}
	if (ledBrd[3].present && ledBrd[4].present)
800070a6:	4f 58       	lddpc	r8,80007278 <read_led_board_serial_ids+0x2d4>
800070a8:	f1 38 00 32 	ld.ub	r8,r8[50]
800070ac:	58 08       	cp.w	r8,0
800070ae:	c0 d0       	breq	800070c8 <read_led_board_serial_ids+0x124>
800070b0:	4f 28       	lddpc	r8,80007278 <read_led_board_serial_ids+0x2d4>
800070b2:	f1 38 00 40 	ld.ub	r8,r8[64]
800070b6:	58 08       	cp.w	r8,0
800070b8:	c0 80       	breq	800070c8 <read_led_board_serial_ids+0x124>
	{
		shelf[3].present = 1;
800070ba:	4f 59       	lddpc	r9,8000728c <read_led_board_serial_ids+0x2e8>
800070bc:	30 18       	mov	r8,1
800070be:	f3 68 00 13 	st.b	r9[19],r8
		print_ecdbg("Shelf 3 present\r\n");
800070c2:	4f 7c       	lddpc	r12,8000729c <read_led_board_serial_ids+0x2f8>
800070c4:	f0 1f 00 6f 	mcall	80007280 <read_led_board_serial_ids+0x2dc>
	}
	

	for (int i=0; i<NUM_LED_BOARDS; i++)
800070c8:	30 08       	mov	r8,0
800070ca:	ef 48 ff f4 	st.w	r7[-12],r8
800070ce:	cc 88       	rjmp	8000725e <read_led_board_serial_ids+0x2ba>
	{
		unsigned char acc = 0;
800070d0:	30 08       	mov	r8,0
800070d2:	ef 68 ff fb 	st.b	r7[-5],r8
		
		if (ledBrd[i].present)
800070d6:	ee f9 ff f4 	ld.w	r9,r7[-12]
800070da:	4e 8a       	lddpc	r10,80007278 <read_led_board_serial_ids+0x2d4>
800070dc:	12 98       	mov	r8,r9
800070de:	a3 78       	lsl	r8,0x3
800070e0:	12 18       	sub	r8,r9
800070e2:	a1 78       	lsl	r8,0x1
800070e4:	f4 08 00 08 	add	r8,r10,r8
800070e8:	2f 88       	sub	r8,-8
800070ea:	11 88       	ld.ub	r8,r8[0x0]
800070ec:	58 08       	cp.w	r8,0
800070ee:	e0 80 00 b3 	breq	80007254 <read_led_board_serial_ids+0x2b0>
		{
			OWWriteByte(i, 0x33); //Read ID command
800070f2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800070f6:	5c 58       	castu.b	r8
800070f8:	33 3b       	mov	r11,51
800070fa:	10 9c       	mov	r12,r8
800070fc:	f0 1f 00 69 	mcall	800072a0 <read_led_board_serial_ids+0x2fc>
			
			ledBrd[i].idFamily = OWReadByte(i);
80007100:	ee f6 ff f4 	ld.w	r6,r7[-12]
80007104:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007108:	5c 58       	castu.b	r8
8000710a:	10 9c       	mov	r12,r8
8000710c:	f0 1f 00 66 	mcall	800072a4 <read_led_board_serial_ids+0x300>
80007110:	18 98       	mov	r8,r12
80007112:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80007116:	4d 9a       	lddpc	r10,80007278 <read_led_board_serial_ids+0x2d4>
80007118:	0c 98       	mov	r8,r6
8000711a:	a3 78       	lsl	r8,0x3
8000711c:	0c 18       	sub	r8,r6
8000711e:	a1 78       	lsl	r8,0x1
80007120:	10 0a       	add	r10,r8
80007122:	12 98       	mov	r8,r9
80007124:	b4 88       	st.b	r10[0x0],r8
			
			acc = crc8_add(0x00, ledBrd[i].idFamily);
80007126:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000712a:	4d 4a       	lddpc	r10,80007278 <read_led_board_serial_ids+0x2d4>
8000712c:	12 98       	mov	r8,r9
8000712e:	a3 78       	lsl	r8,0x3
80007130:	12 18       	sub	r8,r9
80007132:	a1 78       	lsl	r8,0x1
80007134:	f4 08 00 08 	add	r8,r10,r8
80007138:	11 88       	ld.ub	r8,r8[0x0]
8000713a:	10 9b       	mov	r11,r8
8000713c:	30 0c       	mov	r12,0
8000713e:	f0 1f 00 5b 	mcall	800072a8 <read_led_board_serial_ids+0x304>
80007142:	18 98       	mov	r8,r12
80007144:	ef 68 ff fb 	st.b	r7[-5],r8
			
			for (int j=0; j<6; j++)
80007148:	30 08       	mov	r8,0
8000714a:	ef 48 ff fc 	st.w	r7[-4],r8
8000714e:	c3 78       	rjmp	800071bc <read_led_board_serial_ids+0x218>
			{
				ledBrd[i].id[j] = OWReadByte(i);
80007150:	ee f6 ff f4 	ld.w	r6,r7[-12]
80007154:	ee f5 ff fc 	ld.w	r5,r7[-4]
80007158:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000715c:	5c 58       	castu.b	r8
8000715e:	10 9c       	mov	r12,r8
80007160:	f0 1f 00 51 	mcall	800072a4 <read_led_board_serial_ids+0x300>
80007164:	18 98       	mov	r8,r12
80007166:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000716a:	4c 4a       	lddpc	r10,80007278 <read_led_board_serial_ids+0x2d4>
8000716c:	0c 98       	mov	r8,r6
8000716e:	a3 78       	lsl	r8,0x3
80007170:	0c 18       	sub	r8,r6
80007172:	a1 78       	lsl	r8,0x1
80007174:	f4 08 00 08 	add	r8,r10,r8
80007178:	0a 08       	add	r8,r5
8000717a:	f0 ca ff ff 	sub	r10,r8,-1
8000717e:	12 98       	mov	r8,r9
80007180:	b4 88       	st.b	r10[0x0],r8
				acc = crc8_add(acc, ledBrd[i].id[j]);
80007182:	ee f9 ff f4 	ld.w	r9,r7[-12]
80007186:	ee fa ff fc 	ld.w	r10,r7[-4]
8000718a:	4b cb       	lddpc	r11,80007278 <read_led_board_serial_ids+0x2d4>
8000718c:	12 98       	mov	r8,r9
8000718e:	a3 78       	lsl	r8,0x3
80007190:	12 18       	sub	r8,r9
80007192:	a1 78       	lsl	r8,0x1
80007194:	f6 08 00 08 	add	r8,r11,r8
80007198:	14 08       	add	r8,r10
8000719a:	2f f8       	sub	r8,-1
8000719c:	11 88       	ld.ub	r8,r8[0x0]
8000719e:	10 99       	mov	r9,r8
800071a0:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800071a4:	12 9b       	mov	r11,r9
800071a6:	10 9c       	mov	r12,r8
800071a8:	f0 1f 00 40 	mcall	800072a8 <read_led_board_serial_ids+0x304>
800071ac:	18 98       	mov	r8,r12
800071ae:	ef 68 ff fb 	st.b	r7[-5],r8
			
			ledBrd[i].idFamily = OWReadByte(i);
			
			acc = crc8_add(0x00, ledBrd[i].idFamily);
			
			for (int j=0; j<6; j++)
800071b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800071b6:	2f f8       	sub	r8,-1
800071b8:	ef 48 ff fc 	st.w	r7[-4],r8
800071bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800071c0:	58 58       	cp.w	r8,5
800071c2:	fe 9a ff c7 	brle	80007150 <read_led_board_serial_ids+0x1ac>
			{
				ledBrd[i].id[j] = OWReadByte(i);
				acc = crc8_add(acc, ledBrd[i].id[j]);
			}
			
			ledBrd[i].idcsum = OWReadByte(i);
800071c6:	ee f6 ff f4 	ld.w	r6,r7[-12]
800071ca:	ee f8 ff f4 	ld.w	r8,r7[-12]
800071ce:	5c 58       	castu.b	r8
800071d0:	10 9c       	mov	r12,r8
800071d2:	f0 1f 00 35 	mcall	800072a4 <read_led_board_serial_ids+0x300>
800071d6:	18 98       	mov	r8,r12
800071d8:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800071dc:	4a 7a       	lddpc	r10,80007278 <read_led_board_serial_ids+0x2d4>
800071de:	0c 98       	mov	r8,r6
800071e0:	a3 78       	lsl	r8,0x3
800071e2:	0c 18       	sub	r8,r6
800071e4:	a1 78       	lsl	r8,0x1
800071e6:	f4 08 00 08 	add	r8,r10,r8
800071ea:	f0 ca ff f9 	sub	r10,r8,-7
800071ee:	12 98       	mov	r8,r9
800071f0:	b4 88       	st.b	r10[0x0],r8
			
			if (acc != ledBrd[i].idcsum)
800071f2:	ee f9 ff f4 	ld.w	r9,r7[-12]
800071f6:	4a 1a       	lddpc	r10,80007278 <read_led_board_serial_ids+0x2d4>
800071f8:	12 98       	mov	r8,r9
800071fa:	a3 78       	lsl	r8,0x3
800071fc:	12 18       	sub	r8,r9
800071fe:	a1 78       	lsl	r8,0x1
80007200:	f4 08 00 08 	add	r8,r10,r8
80007204:	2f 98       	sub	r8,-7
80007206:	11 88       	ld.ub	r8,r8[0x0]
80007208:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000720c:	f0 09 18 00 	cp.b	r9,r8
80007210:	c2 20       	breq	80007254 <read_led_board_serial_ids+0x2b0>
			{
				sysErr.ledBrdSerialIdCsum |= BIT(i); //SE_FAIL;
80007212:	4a 78       	lddpc	r8,800072ac <read_led_board_serial_ids+0x308>
80007214:	f1 38 00 0c 	ld.ub	r8,r8[12]
80007218:	10 99       	mov	r9,r8
8000721a:	30 1a       	mov	r10,1
8000721c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007220:	f4 08 09 48 	lsl	r8,r10,r8
80007224:	5c 58       	castu.b	r8
80007226:	f3 e8 10 08 	or	r8,r9,r8
8000722a:	5c 58       	castu.b	r8
8000722c:	5c 58       	castu.b	r8
8000722e:	4a 09       	lddpc	r9,800072ac <read_led_board_serial_ids+0x308>
80007230:	f3 68 00 0c 	st.b	r9[12],r8
				ledBrd[i].present = 0; //crc8 wasn't valid for this ID chip, don't trust the board
80007234:	ee f9 ff f4 	ld.w	r9,r7[-12]
80007238:	49 0a       	lddpc	r10,80007278 <read_led_board_serial_ids+0x2d4>
8000723a:	12 98       	mov	r8,r9
8000723c:	a3 78       	lsl	r8,0x3
8000723e:	12 18       	sub	r8,r9
80007240:	a1 78       	lsl	r8,0x1
80007242:	f4 08 00 08 	add	r8,r10,r8
80007246:	f0 c9 ff f8 	sub	r9,r8,-8
8000724a:	30 08       	mov	r8,0
8000724c:	b2 88       	st.b	r9[0x0],r8
				print_ecdbg("Invalid serial ID checksum.\r\n");
8000724e:	49 9c       	lddpc	r12,800072b0 <read_led_board_serial_ids+0x30c>
80007250:	f0 1f 00 0c 	mcall	80007280 <read_led_board_serial_ids+0x2dc>
		shelf[3].present = 1;
		print_ecdbg("Shelf 3 present\r\n");
	}
	

	for (int i=0; i<NUM_LED_BOARDS; i++)
80007254:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007258:	2f f8       	sub	r8,-1
8000725a:	ef 48 ff f4 	st.w	r7[-12],r8
8000725e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007262:	58 48       	cp.w	r8,4
80007264:	fe 9a ff 36 	brle	800070d0 <read_led_board_serial_ids+0x12c>
				ledBrd[i].present = 0; //crc8 wasn't valid for this ID chip, don't trust the board
				print_ecdbg("Invalid serial ID checksum.\r\n");
			}
		}
	}
}
80007268:	2f cd       	sub	sp,-16
8000726a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000726e:	00 00       	add	r0,r0
80007270:	80 00       	ld.sh	r0,r0[0x0]
80007272:	21 74       	sub	r4,23
80007274:	80 00       	ld.sh	r0,r0[0x0]
80007276:	22 34       	sub	r4,35
80007278:	00 00       	add	r0,r0
8000727a:	0b 3e       	ld.ub	lr,r5++
8000727c:	80 00       	ld.sh	r0,r0[0x0]
8000727e:	64 78       	ld.w	r8,r2[0x1c]
80007280:	80 00       	ld.sh	r0,r0[0x0]
80007282:	33 38       	mov	r8,51
80007284:	80 00       	ld.sh	r0,r0[0x0]
80007286:	6f 68       	ld.w	r8,r7[0x58]
80007288:	80 00       	ld.sh	r0,r0[0x0]
8000728a:	64 94       	ld.w	r4,r2[0x24]
8000728c:	00 00       	add	r0,r0
8000728e:	0b 84       	ld.ub	r4,r5[0x0]
80007290:	80 00       	ld.sh	r0,r0[0x0]
80007292:	64 98       	ld.w	r8,r2[0x24]
80007294:	80 00       	ld.sh	r0,r0[0x0]
80007296:	64 ac       	ld.w	r12,r2[0x28]
80007298:	80 00       	ld.sh	r0,r0[0x0]
8000729a:	64 c0       	ld.w	r0,r2[0x30]
8000729c:	80 00       	ld.sh	r0,r0[0x0]
8000729e:	64 d4       	ld.w	r4,r2[0x34]
800072a0:	80 00       	ld.sh	r0,r0[0x0]
800072a2:	31 04       	mov	r4,16
800072a4:	80 00       	ld.sh	r0,r0[0x0]
800072a6:	31 5c       	mov	r12,21
800072a8:	80 00       	ld.sh	r0,r0[0x0]
800072aa:	31 c0       	mov	r0,28
800072ac:	00 00       	add	r0,r0
800072ae:	0c 2c       	rsub	r12,r6
800072b0:	80 00       	ld.sh	r0,r0[0x0]
800072b2:	64 e8       	ld.w	r8,r2[0x38]

800072b4 <check_led_brd_side_lifetime>:
};

/* Each side of an LED board will get different usage */
unsigned char check_led_brd_side_lifetime(unsigned char sideIdx);
unsigned char check_led_brd_side_lifetime(unsigned char sideIdx)
{
800072b4:	eb cd 40 cc 	pushm	r2-r3,r6-r7,lr
800072b8:	1a 97       	mov	r7,sp
800072ba:	20 4d       	sub	sp,16
800072bc:	18 98       	mov	r8,r12
800072be:	ef 68 ff f0 	st.b	r7[-16],r8
	 * Find the record for this board's serial ID number, and check the usage hours and see if we
	 *	are past the 2000 hour mark. If we are, this board is considered un-usuable until it is
	 *	refurbished. 
	 */
	
	idx = ledBrdSide[sideIdx].ushdwIdx;
800072c2:	ef 39 ff f0 	ld.ub	r9,r7[-16]
800072c6:	4d 3a       	lddpc	r10,80007410 <check_led_brd_side_lifetime+0x15c>
800072c8:	12 98       	mov	r8,r9
800072ca:	a3 68       	lsl	r8,0x2
800072cc:	12 08       	add	r8,r9
800072ce:	f4 08 00 08 	add	r8,r10,r8
800072d2:	2f f8       	sub	r8,-1
800072d4:	11 88       	ld.ub	r8,r8[0x0]
800072d6:	ef 68 ff f7 	st.b	r7[-9],r8
		hours++;
	}
	
	#else
	
	hours = um.mins[idx]/60;
800072da:	ef 38 ff f7 	ld.ub	r8,r7[-9]
800072de:	4c e9       	lddpc	r9,80007414 <check_led_brd_side_lifetime+0x160>
800072e0:	f2 08 07 09 	ld.ub	r9,r9[r8]
800072e4:	e0 68 88 89 	mov	r8,34953
800072e8:	ea 18 88 88 	orh	r8,0x8888
800072ec:	f2 08 06 48 	mulu.d	r8,r9,r8
800072f0:	f2 08 16 05 	lsr	r8,r9,0x5
800072f4:	5c 58       	castu.b	r8
800072f6:	ef 48 ff f8 	st.w	r7[-8],r8
	if ((um.mins[idx]%60) > 30)
800072fa:	ef 38 ff f7 	ld.ub	r8,r7[-9]
800072fe:	4c 69       	lddpc	r9,80007414 <check_led_brd_side_lifetime+0x160>
80007300:	f2 08 07 0a 	ld.ub	r10,r9[r8]
80007304:	e0 68 88 89 	mov	r8,34953
80007308:	ea 18 88 88 	orh	r8,0x8888
8000730c:	f4 08 06 48 	mulu.d	r8,r10,r8
80007310:	a5 99       	lsr	r9,0x5
80007312:	12 98       	mov	r8,r9
80007314:	a5 68       	lsl	r8,0x4
80007316:	12 18       	sub	r8,r9
80007318:	a3 68       	lsl	r8,0x2
8000731a:	f4 08 01 08 	sub	r8,r10,r8
8000731e:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80007322:	31 e8       	mov	r8,30
80007324:	f0 09 18 00 	cp.b	r9,r8
80007328:	e0 88 00 07 	brls	80007336 <check_led_brd_side_lifetime+0x82>
	{
		hours++;
8000732c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007330:	2f f8       	sub	r8,-1
80007332:	ef 48 ff f8 	st.w	r7[-8],r8
		

/*
 * Since we have to calculate the hours to see if the shelf is valid, finish out the calculations for the sanitizing time also. We'll need it later.
 */
	intensity = ((0.00002 * hours * hours) - (0.0699 * hours) + 92.879);
80007336:	ee fc ff f8 	ld.w	r12,r7[-8]
8000733a:	f0 1f 00 38 	mcall	80007418 <check_led_brd_side_lifetime+0x164>
8000733e:	e0 68 68 f1 	mov	r8,26865
80007342:	ea 18 88 e3 	orh	r8,0x88e3
80007346:	e0 69 f8 b5 	mov	r9,63669
8000734a:	ea 19 3e f4 	orh	r9,0x3ef4
8000734e:	f0 1f 00 34 	mcall	8000741c <check_led_brd_side_lifetime+0x168>
80007352:	14 98       	mov	r8,r10
80007354:	16 99       	mov	r9,r11
80007356:	10 92       	mov	r2,r8
80007358:	12 93       	mov	r3,r9
8000735a:	ee fc ff f8 	ld.w	r12,r7[-8]
8000735e:	f0 1f 00 2f 	mcall	80007418 <check_led_brd_side_lifetime+0x164>
80007362:	14 98       	mov	r8,r10
80007364:	16 99       	mov	r9,r11
80007366:	04 9a       	mov	r10,r2
80007368:	06 9b       	mov	r11,r3
8000736a:	f0 1f 00 2d 	mcall	8000741c <check_led_brd_side_lifetime+0x168>
8000736e:	14 98       	mov	r8,r10
80007370:	16 99       	mov	r9,r11
80007372:	10 92       	mov	r2,r8
80007374:	12 93       	mov	r3,r9
80007376:	ee fc ff f8 	ld.w	r12,r7[-8]
8000737a:	f0 1f 00 28 	mcall	80007418 <check_led_brd_side_lifetime+0x164>
8000737e:	e0 68 8a db 	mov	r8,35547
80007382:	ea 18 65 fd 	orh	r8,0x65fd
80007386:	e0 69 e4 f7 	mov	r9,58615
8000738a:	ea 19 bf b1 	orh	r9,0xbfb1
8000738e:	f0 1f 00 24 	mcall	8000741c <check_led_brd_side_lifetime+0x168>
80007392:	14 98       	mov	r8,r10
80007394:	16 99       	mov	r9,r11
80007396:	04 9a       	mov	r10,r2
80007398:	06 9b       	mov	r11,r3
8000739a:	f0 1f 00 22 	mcall	80007420 <check_led_brd_side_lifetime+0x16c>
8000739e:	14 98       	mov	r8,r10
800073a0:	16 99       	mov	r9,r11
800073a2:	10 9a       	mov	r10,r8
800073a4:	12 9b       	mov	r11,r9
800073a6:	e0 68 4b c7 	mov	r8,19399
800073aa:	ea 18 89 37 	orh	r8,0x8937
800073ae:	e0 69 38 41 	mov	r9,14401
800073b2:	ea 19 40 57 	orh	r9,0x4057
800073b6:	f0 1f 00 1b 	mcall	80007420 <check_led_brd_side_lifetime+0x16c>
800073ba:	14 98       	mov	r8,r10
800073bc:	16 99       	mov	r9,r11
800073be:	10 9a       	mov	r10,r8
800073c0:	12 9b       	mov	r11,r9
800073c2:	f0 1f 00 19 	mcall	80007424 <check_led_brd_side_lifetime+0x170>
800073c6:	18 98       	mov	r8,r12
800073c8:	ef 48 ff fc 	st.w	r7[-4],r8
		
	ledBrdSide[sideIdx].sanitizeMinutes = (20 * 100)/intensity; //Shortest sanitize time is 20 minutes. Sanitize time increases as LED intensity drops with usage. Sanitize time is around 49 minutes when usage is at 2000 hours.
800073cc:	ef 36 ff f0 	ld.ub	r6,r7[-16]
800073d0:	ee fb ff fc 	ld.w	r11,r7[-4]
800073d4:	fc 1c 44 fa 	movh	r12,0x44fa
800073d8:	f0 1f 00 14 	mcall	80007428 <check_led_brd_side_lifetime+0x174>
800073dc:	18 98       	mov	r8,r12
800073de:	e5 a9 08 08 	cop	cp0,cr8,cr0,cr8,0x52
800073e2:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800073e6:	48 ba       	lddpc	r10,80007410 <check_led_brd_side_lifetime+0x15c>
800073e8:	0c 98       	mov	r8,r6
800073ea:	a3 68       	lsl	r8,0x2
800073ec:	0c 08       	add	r8,r6
800073ee:	10 0a       	add	r10,r8
800073f0:	12 98       	mov	r8,r9
800073f2:	b4 88       	st.b	r10[0x0],r8
	
	if (hours < 1999)
800073f4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800073f8:	e0 48 07 ce 	cp.w	r8,1998
800073fc:	e0 8b 00 04 	brhi	80007404 <check_led_brd_side_lifetime+0x150>
	{
		return LED_BOARD_SIDE_WITHIN_LIFETIME_LIMIT;
80007400:	30 18       	mov	r8,1
80007402:	c0 28       	rjmp	80007406 <check_led_brd_side_lifetime+0x152>
	}
	else
	{
		return LED_BOARD_SIDE_PAST_LIFETIME_LIMIT;
80007404:	30 08       	mov	r8,0
	}
}
80007406:	10 9c       	mov	r12,r8
80007408:	2f cd       	sub	sp,-16
8000740a:	e3 cd 80 cc 	ldm	sp++,r2-r3,r6-r7,pc
8000740e:	00 00       	add	r0,r0
80007410:	00 00       	add	r0,r0
80007412:	0c 54       	eor	r4,r6
80007414:	00 00       	add	r0,r0
80007416:	0b a4       	ld.ub	r4,r5[0x2]
80007418:	80 00       	ld.sh	r0,r0[0x0]
8000741a:	b7 3c       	mul	r12,r11
8000741c:	80 00       	ld.sh	r0,r0[0x0]
8000741e:	b2 b8       	st.b	r9[0x3],r8
80007420:	80 00       	ld.sh	r0,r0[0x0]
80007422:	b6 2c       	st.h	r11[0x4],r12
80007424:	80 00       	ld.sh	r0,r0[0x0]
80007426:	b9 84       	lsr	r4,0x18
80007428:	80 00       	ld.sh	r0,r0[0x0]
8000742a:	b8 24       	st.h	r12[0x4],r4

8000742c <check_led_brd_side_lifetimes>:

/* Aggregate the information */
void check_led_brd_side_lifetimes(void);
void check_led_brd_side_lifetimes(void)
{
8000742c:	eb cd 40 c0 	pushm	r6-r7,lr
80007430:	1a 97       	mov	r7,sp
80007432:	20 2d       	sub	sp,8
	unsigned char brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
80007434:	30 08       	mov	r8,0
80007436:	ef 48 ff fc 	st.w	r7[-4],r8
8000743a:	c3 78       	rjmp	800074a8 <check_led_brd_side_lifetimes+0x7c>
	{
		brdIdx = ledBrdSide[i].boardIdx;
8000743c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007440:	49 ea       	lddpc	r10,800074b8 <check_led_brd_side_lifetimes+0x8c>
80007442:	12 98       	mov	r8,r9
80007444:	a3 68       	lsl	r8,0x2
80007446:	12 08       	add	r8,r9
80007448:	f4 08 00 08 	add	r8,r10,r8
8000744c:	2f c8       	sub	r8,-4
8000744e:	11 88       	ld.ub	r8,r8[0x0]
80007450:	ef 68 ff fb 	st.b	r7[-5],r8
		
		if (ledBrd[brdIdx].present)
80007454:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80007458:	49 9a       	lddpc	r10,800074bc <check_led_brd_side_lifetimes+0x90>
8000745a:	12 98       	mov	r8,r9
8000745c:	a3 78       	lsl	r8,0x3
8000745e:	12 18       	sub	r8,r9
80007460:	a1 78       	lsl	r8,0x1
80007462:	f4 08 00 08 	add	r8,r10,r8
80007466:	2f 88       	sub	r8,-8
80007468:	11 88       	ld.ub	r8,r8[0x0]
8000746a:	58 08       	cp.w	r8,0
8000746c:	c1 90       	breq	8000749e <check_led_brd_side_lifetimes+0x72>
		{
			ledBrdSide[i].maxUsageReached = !check_led_brd_side_lifetime(i);	
8000746e:	ee f6 ff fc 	ld.w	r6,r7[-4]
80007472:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007476:	5c 58       	castu.b	r8
80007478:	10 9c       	mov	r12,r8
8000747a:	f0 1f 00 12 	mcall	800074c0 <check_led_brd_side_lifetimes+0x94>
8000747e:	18 98       	mov	r8,r12
80007480:	10 99       	mov	r9,r8
80007482:	30 08       	mov	r8,0
80007484:	f0 09 18 00 	cp.b	r9,r8
80007488:	5f 09       	sreq	r9
8000748a:	48 ca       	lddpc	r10,800074b8 <check_led_brd_side_lifetimes+0x8c>
8000748c:	0c 98       	mov	r8,r6
8000748e:	a3 68       	lsl	r8,0x2
80007490:	0c 08       	add	r8,r6
80007492:	f4 08 00 08 	add	r8,r10,r8
80007496:	f0 ca ff fe 	sub	r10,r8,-2
8000749a:	12 98       	mov	r8,r9
8000749c:	b4 88       	st.b	r10[0x0],r8
void check_led_brd_side_lifetimes(void);
void check_led_brd_side_lifetimes(void)
{
	unsigned char brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
8000749e:	ee f8 ff fc 	ld.w	r8,r7[-4]
800074a2:	2f f8       	sub	r8,-1
800074a4:	ef 48 ff fc 	st.w	r7[-4],r8
800074a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800074ac:	58 78       	cp.w	r8,7
800074ae:	fe 9a ff c7 	brle	8000743c <check_led_brd_side_lifetimes+0x10>
		if (ledBrd[brdIdx].present)
		{
			ledBrdSide[i].maxUsageReached = !check_led_brd_side_lifetime(i);	
		}	
	}
}
800074b2:	2f ed       	sub	sp,-8
800074b4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800074b8:	00 00       	add	r0,r0
800074ba:	0c 54       	eor	r4,r6
800074bc:	00 00       	add	r0,r0
800074be:	0b 3e       	ld.ub	lr,r5++
800074c0:	80 00       	ld.sh	r0,r0[0x0]
800074c2:	72 b4       	ld.w	r4,r9[0x2c]

800074c4 <adc_process_task>:

volatile avr32_adcifa_t *adcifa = &AVR32_ADCIFA; // ADCIFA IP registers address

int16_t adc_process_task(unsigned char shelfIdx);
int16_t adc_process_task(unsigned char shelfIdx)
{
800074c4:	eb cd 40 80 	pushm	r7,lr
800074c8:	1a 97       	mov	r7,sp
800074ca:	20 1d       	sub	sp,4
800074cc:	18 98       	mov	r8,r12
800074ce:	ef 68 ff fc 	st.b	r7[-4],r8
	// Configure ADCIFA sequencer 0 for this particular shelf
	adcifa_configure_sequencer(adcifa, 0, &adcifa_sequence_opt,
800074d2:	ef 39 ff fc 	ld.ub	r9,r7[-4]
		&adcifa_sequence_conversion_opt_seq0_shelf[shelfIdx]);
800074d6:	12 98       	mov	r8,r9
800074d8:	a1 78       	lsl	r8,0x1
800074da:	f0 09 00 09 	add	r9,r8,r9

int16_t adc_process_task(unsigned char shelfIdx);
int16_t adc_process_task(unsigned char shelfIdx)
{
	// Configure ADCIFA sequencer 0 for this particular shelf
	adcifa_configure_sequencer(adcifa, 0, &adcifa_sequence_opt,
800074de:	49 88       	lddpc	r8,8000753c <adc_process_task+0x78>
800074e0:	10 09       	add	r9,r8
800074e2:	49 88       	lddpc	r8,80007540 <adc_process_task+0x7c>
800074e4:	70 08       	ld.w	r8,r8[0x0]
800074e6:	49 8a       	lddpc	r10,80007544 <adc_process_task+0x80>
800074e8:	30 0b       	mov	r11,0
800074ea:	10 9c       	mov	r12,r8
800074ec:	f0 1f 00 17 	mcall	80007548 <adc_process_task+0x84>
		&adcifa_sequence_conversion_opt_seq0_shelf[shelfIdx]);

	// Start ADCIFA sequencer 0
	adcifa_start_sequencer(adcifa, 0);
800074f0:	49 48       	lddpc	r8,80007540 <adc_process_task+0x7c>
800074f2:	70 08       	ld.w	r8,r8[0x0]
800074f4:	30 0b       	mov	r11,0
800074f6:	10 9c       	mov	r12,r8
800074f8:	f0 1f 00 15 	mcall	8000754c <adc_process_task+0x88>
800074fc:	c0 28       	rjmp	80007500 <adc_process_task+0x3c>
		if (adcifa_get_values_from_sequencer(adcifa, 0, &adcifa_sequence_opt, &adc_values_seq0) == ADCIFA_STATUS_COMPLETED) 
		{
			bluesense_buf[shelfIdx] = adc_values_seq0;
			return bluesense_buf[shelfIdx];
		}
	}
800074fe:	d7 03       	nop
	// Get Values from sequencer 0
	while(1)
	{
		//TODO: need a timeout here and error handling in case the ADC gets stuck for some reason
		
		if (adcifa_get_values_from_sequencer(adcifa, 0, &adcifa_sequence_opt, &adc_values_seq0) == ADCIFA_STATUS_COMPLETED) 
80007500:	49 08       	lddpc	r8,80007540 <adc_process_task+0x7c>
80007502:	70 08       	ld.w	r8,r8[0x0]
80007504:	49 39       	lddpc	r9,80007550 <adc_process_task+0x8c>
80007506:	49 0a       	lddpc	r10,80007544 <adc_process_task+0x80>
80007508:	30 0b       	mov	r11,0
8000750a:	10 9c       	mov	r12,r8
8000750c:	f0 1f 00 12 	mcall	80007554 <adc_process_task+0x90>
80007510:	18 98       	mov	r8,r12
80007512:	10 99       	mov	r9,r8
80007514:	30 28       	mov	r8,2
80007516:	f0 09 18 00 	cp.b	r9,r8
8000751a:	cf 21       	brne	800074fe <adc_process_task+0x3a>
		{
			bluesense_buf[shelfIdx] = adc_values_seq0;
8000751c:	ef 3a ff fc 	ld.ub	r10,r7[-4]
80007520:	48 c8       	lddpc	r8,80007550 <adc_process_task+0x8c>
80007522:	90 08       	ld.sh	r8,r8[0x0]
80007524:	48 d9       	lddpc	r9,80007558 <adc_process_task+0x94>
80007526:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
			return bluesense_buf[shelfIdx];
8000752a:	ef 39 ff fc 	ld.ub	r9,r7[-4]
8000752e:	48 b8       	lddpc	r8,80007558 <adc_process_task+0x94>
80007530:	f0 09 04 18 	ld.sh	r8,r8[r9<<0x1]
		}
	}
}
80007534:	10 9c       	mov	r12,r8
80007536:	2f fd       	sub	sp,-4
80007538:	e3 cd 80 80 	ldm	sp++,r7,pc
8000753c:	00 00       	add	r0,r0
8000753e:	00 a3       	st.w	r0++,r3
80007540:	00 00       	add	r0,r0
80007542:	00 b0       	st.h	r0++,r0
80007544:	00 00       	add	r0,r0
80007546:	00 9c       	mov	r12,r0
80007548:	80 00       	ld.sh	r0,r0[0x0]
8000754a:	35 7c       	mov	r12,87
8000754c:	80 00       	ld.sh	r0,r0[0x0]
8000754e:	3a 8c       	mov	r12,-88
80007550:	00 00       	add	r0,r0
80007552:	0b 3c       	ld.ub	r12,r5++
80007554:	80 00       	ld.sh	r0,r0[0x0]
80007556:	3b 18       	mov	r8,-79
80007558:	00 00       	add	r0,r0
8000755a:	0b 34       	ld.ub	r4,r5++

8000755c <check_shelf_for_devices>:
	DEVICES_PRESENT
};

unsigned char check_shelf_for_devices(unsigned char shelfPosition);
unsigned char check_shelf_for_devices(unsigned char shelfPosition)
{
8000755c:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80007560:	1a 97       	mov	r7,sp
80007562:	20 dd       	sub	sp,52
80007564:	18 98       	mov	r8,r12
80007566:	ef 68 ff cc 	st.b	r7[-52],r8
	U16 bluesense;
	
	led_shelf(shelfPosition, LED_ON); //TODO: do we finish this task fast enough to not check the door latch in here? Can't have LEDs on if the door opens
8000756a:	ef 38 ff cc 	ld.ub	r8,r7[-52]
8000756e:	30 1b       	mov	r11,1
80007570:	10 9c       	mov	r12,r8
80007572:	f0 1f 00 61 	mcall	800076f4 <check_shelf_for_devices+0x198>
80007576:	33 28       	mov	r8,50
80007578:	ef 48 ff e4 	st.w	r7[-28],r8
8000757c:	e0 68 12 00 	mov	r8,4608
80007580:	ea 18 00 7a 	orh	r8,0x7a
80007584:	ef 48 ff e0 	st.w	r7[-32],r8
80007588:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000758c:	ef 48 ff ec 	st.w	r7[-20],r8
80007590:	ee f8 ff e0 	ld.w	r8,r7[-32]
80007594:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80007598:	ee f0 ff ec 	ld.w	r0,r7[-20]
8000759c:	30 01       	mov	r1,0
8000759e:	ee f2 ff e8 	ld.w	r2,r7[-24]
800075a2:	30 03       	mov	r3,0
800075a4:	e2 02 02 4a 	mul	r10,r1,r2
800075a8:	e6 00 02 48 	mul	r8,r3,r0
800075ac:	10 0a       	add	r10,r8
800075ae:	e0 02 06 48 	mulu.d	r8,r0,r2
800075b2:	12 0a       	add	r10,r9
800075b4:	14 99       	mov	r9,r10
800075b6:	e0 6a 03 e7 	mov	r10,999
800075ba:	30 0b       	mov	r11,0
800075bc:	f0 0a 00 0a 	add	r10,r8,r10
800075c0:	f2 0b 00 4b 	adc	r11,r9,r11
800075c4:	e0 68 03 e8 	mov	r8,1000
800075c8:	30 09       	mov	r9,0
800075ca:	f0 1f 00 4c 	mcall	800076f8 <check_shelf_for_devices+0x19c>
800075ce:	14 98       	mov	r8,r10
800075d0:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
800075d2:	ef 48 ff f4 	st.w	r7[-12],r8
800075d6:	ee c8 00 30 	sub	r8,r7,48
800075da:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800075de:	e1 b8 00 42 	mfsr	r8,0x108
800075e2:	10 99       	mov	r9,r8
800075e4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800075e8:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800075ea:	ee f8 ff f0 	ld.w	r8,r7[-16]
800075ee:	70 09       	ld.w	r9,r8[0x0]
800075f0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800075f4:	10 09       	add	r9,r8
800075f6:	ee f8 ff f0 	ld.w	r8,r7[-16]
800075fa:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800075fc:	ee f9 ff f0 	ld.w	r9,r7[-16]
80007600:	30 08       	mov	r8,0
80007602:	f3 68 00 08 	st.b	r9[8],r8
80007606:	ee c8 00 30 	sub	r8,r7,48
8000760a:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000760e:	e1 b8 00 42 	mfsr	r8,0x108
80007612:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80007616:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000761a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000761e:	30 28       	mov	r8,2
80007620:	f0 09 18 00 	cp.b	r9,r8
80007624:	c0 31       	brne	8000762a <check_shelf_for_devices+0xce>
    return false;
80007626:	30 08       	mov	r8,0
80007628:	c4 38       	rjmp	800076ae <check_shelf_for_devices+0x152>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000762a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000762e:	f1 39 00 08 	ld.ub	r9,r8[8]
80007632:	30 18       	mov	r8,1
80007634:	f0 09 18 00 	cp.b	r9,r8
80007638:	c0 31       	brne	8000763e <check_shelf_for_devices+0xe2>
    return true;
8000763a:	30 18       	mov	r8,1
8000763c:	c3 98       	rjmp	800076ae <check_shelf_for_devices+0x152>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000763e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007642:	70 09       	ld.w	r9,r8[0x0]
80007644:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007648:	70 18       	ld.w	r8,r8[0x4]
8000764a:	10 39       	cp.w	r9,r8
8000764c:	e0 88 00 1a 	brls	80007680 <check_shelf_for_devices+0x124>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80007650:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007654:	70 08       	ld.w	r8,r8[0x0]
80007656:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000765a:	10 39       	cp.w	r9,r8
8000765c:	c1 02       	brcc	8000767c <check_shelf_for_devices+0x120>
8000765e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007662:	70 18       	ld.w	r8,r8[0x4]
80007664:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007668:	10 39       	cp.w	r9,r8
8000766a:	e0 88 00 09 	brls	8000767c <check_shelf_for_devices+0x120>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000766e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80007672:	30 18       	mov	r8,1
80007674:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80007678:	30 18       	mov	r8,1
8000767a:	c1 a8       	rjmp	800076ae <check_shelf_for_devices+0x152>
    }
    return false;
8000767c:	30 08       	mov	r8,0
8000767e:	c1 88       	rjmp	800076ae <check_shelf_for_devices+0x152>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80007680:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007684:	70 08       	ld.w	r8,r8[0x0]
80007686:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000768a:	10 39       	cp.w	r9,r8
8000768c:	c0 93       	brcs	8000769e <check_shelf_for_devices+0x142>
8000768e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007692:	70 18       	ld.w	r8,r8[0x4]
80007694:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007698:	10 39       	cp.w	r9,r8
8000769a:	e0 88 00 09 	brls	800076ac <check_shelf_for_devices+0x150>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000769e:	ee f9 ff f8 	ld.w	r9,r7[-8]
800076a2:	30 18       	mov	r8,1
800076a4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800076a8:	30 18       	mov	r8,1
800076aa:	c0 28       	rjmp	800076ae <check_shelf_for_devices+0x152>
    }
    return false;
800076ac:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800076ae:	58 08       	cp.w	r8,0
800076b0:	ca b0       	breq	80007606 <check_shelf_for_devices+0xaa>
	
	cpu_delay_ms(50, EC_CPU_CLOCK_FREQ);
		
	//Read bluesense for this shelf
	bluesense = 0;
800076b2:	30 08       	mov	r8,0
800076b4:	ef 58 ff de 	st.h	r7[-34],r8
	bluesense = adc_process_task(shelfPosition);
800076b8:	ef 38 ff cc 	ld.ub	r8,r7[-52]
800076bc:	10 9c       	mov	r12,r8
800076be:	f0 1f 00 10 	mcall	800076fc <check_shelf_for_devices+0x1a0>
800076c2:	18 98       	mov	r8,r12
800076c4:	ef 58 ff de 	st.h	r7[-34],r8

	led_shelf(shelfPosition, LED_OFF);
800076c8:	ef 38 ff cc 	ld.ub	r8,r7[-52]
800076cc:	30 0b       	mov	r11,0
800076ce:	10 9c       	mov	r12,r8
800076d0:	f0 1f 00 09 	mcall	800076f4 <check_shelf_for_devices+0x198>
	

	if (bluesense > 0x800)
800076d4:	ef 09 ff de 	ld.sh	r9,r7[-34]
800076d8:	e0 68 08 00 	mov	r8,2048
800076dc:	f0 09 19 00 	cp.h	r9,r8
800076e0:	e0 88 00 04 	brls	800076e8 <check_shelf_for_devices+0x18c>
	{
		return DEVICES_PRESENT;
800076e4:	30 18       	mov	r8,1
800076e6:	c0 28       	rjmp	800076ea <check_shelf_for_devices+0x18e>
	}
	else
	{
		return NO_DEVICES_PRESENT;
800076e8:	30 08       	mov	r8,0
	}
}
800076ea:	10 9c       	mov	r12,r8
800076ec:	2f 3d       	sub	sp,-52
800076ee:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800076f2:	00 00       	add	r0,r0
800076f4:	80 00       	ld.sh	r0,r0[0x0]
800076f6:	62 f8       	ld.w	r8,r1[0x3c]
800076f8:	80 00       	ld.sh	r0,r0[0x0]
800076fa:	ba 0e       	st.h	sp[0x0],lr
800076fc:	80 00       	ld.sh	r0,r0[0x0]
800076fe:	74 c4       	ld.w	r4,r10[0x30]

80007700 <check_shelves_for_devices>:

void check_shelves_for_devices(void);
void check_shelves_for_devices(void)
{
80007700:	eb cd 40 c0 	pushm	r6-r7,lr
80007704:	1a 97       	mov	r7,sp
80007706:	20 1d       	sub	sp,4
	for (int i=0; i<NUM_SHELVES; i++)
80007708:	30 08       	mov	r8,0
8000770a:	ef 48 ff fc 	st.w	r7[-4],r8
8000770e:	c3 d8       	rjmp	80007788 <check_shelves_for_devices+0x88>
	{
		if (shelf[i].present)
80007710:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007714:	4a 1a       	lddpc	r10,80007798 <check_shelves_for_devices+0x98>
80007716:	12 98       	mov	r8,r9
80007718:	a3 68       	lsl	r8,0x2
8000771a:	12 08       	add	r8,r9
8000771c:	f4 08 00 08 	add	r8,r10,r8
80007720:	2f c8       	sub	r8,-4
80007722:	11 88       	ld.ub	r8,r8[0x0]
80007724:	58 08       	cp.w	r8,0
80007726:	c2 c0       	breq	8000777e <check_shelves_for_devices+0x7e>
		{
			shelf[i].devicesPresent = check_shelf_for_devices(i);
80007728:	ee f6 ff fc 	ld.w	r6,r7[-4]
8000772c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007730:	5c 58       	castu.b	r8
80007732:	10 9c       	mov	r12,r8
80007734:	f0 1f 00 1a 	mcall	8000779c <check_shelves_for_devices+0x9c>
80007738:	18 98       	mov	r8,r12
8000773a:	10 99       	mov	r9,r8
8000773c:	49 7a       	lddpc	r10,80007798 <check_shelves_for_devices+0x98>
8000773e:	0c 98       	mov	r8,r6
80007740:	a3 68       	lsl	r8,0x2
80007742:	0c 08       	add	r8,r6
80007744:	f4 08 00 08 	add	r8,r10,r8
80007748:	f0 ca ff fd 	sub	r10,r8,-3
8000774c:	12 98       	mov	r8,r9
8000774e:	b4 88       	st.b	r10[0x0],r8
			
			if (shelf[i].devicesPresent)
80007750:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007754:	49 1a       	lddpc	r10,80007798 <check_shelves_for_devices+0x98>
80007756:	12 98       	mov	r8,r9
80007758:	a3 68       	lsl	r8,0x2
8000775a:	12 08       	add	r8,r9
8000775c:	f4 08 00 08 	add	r8,r10,r8
80007760:	2f d8       	sub	r8,-3
80007762:	11 88       	ld.ub	r8,r8[0x0]
80007764:	58 08       	cp.w	r8,0
80007766:	c0 c0       	breq	8000777e <check_shelves_for_devices+0x7e>
			{
				print_ecdbg("Devices detected on shelf ");
80007768:	48 ec       	lddpc	r12,800077a0 <check_shelves_for_devices+0xa0>
8000776a:	f0 1f 00 0f 	mcall	800077a4 <check_shelves_for_devices+0xa4>
				print_ecdbg_num(i);
8000776e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007772:	10 9c       	mov	r12,r8
80007774:	f0 1f 00 0d 	mcall	800077a8 <check_shelves_for_devices+0xa8>
				print_ecdbg("\r\n");
80007778:	48 dc       	lddpc	r12,800077ac <check_shelves_for_devices+0xac>
8000777a:	f0 1f 00 0b 	mcall	800077a4 <check_shelves_for_devices+0xa4>
}

void check_shelves_for_devices(void);
void check_shelves_for_devices(void)
{
	for (int i=0; i<NUM_SHELVES; i++)
8000777e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007782:	2f f8       	sub	r8,-1
80007784:	ef 48 ff fc 	st.w	r7[-4],r8
80007788:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000778c:	58 38       	cp.w	r8,3
8000778e:	fe 9a ff c1 	brle	80007710 <check_shelves_for_devices+0x10>
				print_ecdbg_num(i);
				print_ecdbg("\r\n");
			}
		}
	}
}
80007792:	2f fd       	sub	sp,-4
80007794:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80007798:	00 00       	add	r0,r0
8000779a:	0b 84       	ld.ub	r4,r5[0x0]
8000779c:	80 00       	ld.sh	r0,r0[0x0]
8000779e:	75 5c       	ld.w	r12,r10[0x54]
800077a0:	80 00       	ld.sh	r0,r0[0x0]
800077a2:	65 08       	ld.w	r8,r2[0x40]
800077a4:	80 00       	ld.sh	r0,r0[0x0]
800077a6:	33 38       	mov	r8,51
800077a8:	80 00       	ld.sh	r0,r0[0x0]
800077aa:	6f 68       	ld.w	r8,r7[0x58]
800077ac:	80 00       	ld.sh	r0,r0[0x0]
800077ae:	64 94       	ld.w	r4,r2[0x24]

800077b0 <print_pca9952_errors>:


void print_pca9952_errors(unsigned char sideSel, unsigned char eflag0, unsigned char eflag1);
void print_pca9952_errors(unsigned char sideSel, unsigned char eflag0, unsigned char eflag1)
{
800077b0:	eb cd 40 80 	pushm	r7,lr
800077b4:	1a 97       	mov	r7,sp
800077b6:	20 7d       	sub	sp,28
800077b8:	16 99       	mov	r9,r11
800077ba:	14 98       	mov	r8,r10
800077bc:	18 9a       	mov	r10,r12
800077be:	ef 6a ff ec 	st.b	r7[-20],r10
800077c2:	ef 69 ff e8 	st.b	r7[-24],r9
800077c6:	ef 68 ff e4 	st.b	r7[-28],r8
	unsigned char bit;
	
	switch (sideSel)
800077ca:	ef 38 ff ec 	ld.ub	r8,r7[-20]
800077ce:	58 08       	cp.w	r8,0
800077d0:	c4 80       	breq	80007860 <print_pca9952_errors+0xb0>
800077d2:	58 18       	cp.w	r8,1
800077d4:	e0 81 00 b6 	brne	80007940 <print_pca9952_errors+0x190>
	{
		case TOP:
			print_ecdbg("PCA9952 Error(s) on TOPDRIVE ");
800077d8:	4d cc       	lddpc	r12,80007948 <print_pca9952_errors+0x198>
800077da:	f0 1f 00 5d 	mcall	8000794c <print_pca9952_errors+0x19c>
			
			for (int i=0; i<8; i++)
800077de:	30 08       	mov	r8,0
800077e0:	ef 48 ff f4 	st.w	r7[-12],r8
800077e4:	c2 c8       	rjmp	8000783c <print_pca9952_errors+0x8c>
			{
				bit = (1 << i);
800077e6:	30 19       	mov	r9,1
800077e8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800077ec:	f2 08 09 48 	lsl	r8,r9,r8
800077f0:	ef 68 ff f3 	st.b	r7[-13],r8
				if (bit & eflag0)
800077f4:	ef 39 ff f3 	ld.ub	r9,r7[-13]
800077f8:	ef 38 ff e8 	ld.ub	r8,r7[-24]
800077fc:	f3 e8 00 08 	and	r8,r9,r8
80007800:	5c 58       	castu.b	r8
80007802:	c1 80       	breq	80007832 <print_pca9952_errors+0x82>
				{
					print_ecdbg_num(i);
80007804:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007808:	10 9c       	mov	r12,r8
8000780a:	f0 1f 00 52 	mcall	80007950 <print_pca9952_errors+0x1a0>
					print_ecdbg(" ");
8000780e:	4d 2c       	lddpc	r12,80007954 <print_pca9952_errors+0x1a4>
80007810:	f0 1f 00 4f 	mcall	8000794c <print_pca9952_errors+0x19c>
					sysErr.topdrive |= BIT(i); //SE_FAIL
80007814:	4d 18       	lddpc	r8,80007958 <print_pca9952_errors+0x1a8>
80007816:	11 88       	ld.ub	r8,r8[0x0]
80007818:	10 99       	mov	r9,r8
8000781a:	30 1a       	mov	r10,1
8000781c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007820:	f4 08 09 48 	lsl	r8,r10,r8
80007824:	5c 58       	castu.b	r8
80007826:	f3 e8 10 08 	or	r8,r9,r8
8000782a:	5c 58       	castu.b	r8
8000782c:	5c 58       	castu.b	r8
8000782e:	4c b9       	lddpc	r9,80007958 <print_pca9952_errors+0x1a8>
80007830:	b2 88       	st.b	r9[0x0],r8
	switch (sideSel)
	{
		case TOP:
			print_ecdbg("PCA9952 Error(s) on TOPDRIVE ");
			
			for (int i=0; i<8; i++)
80007832:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007836:	2f f8       	sub	r8,-1
80007838:	ef 48 ff f4 	st.w	r7[-12],r8
8000783c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007840:	58 78       	cp.w	r8,7
80007842:	fe 9a ff d2 	brle	800077e6 <print_pca9952_errors+0x36>
					print_ecdbg(" ");
					sysErr.topdrive |= BIT(i); //SE_FAIL
				}
			}
			
			print_ecdbg("\r\n");
80007846:	4c 6c       	lddpc	r12,8000795c <print_pca9952_errors+0x1ac>
80007848:	f0 1f 00 41 	mcall	8000794c <print_pca9952_errors+0x19c>
			
			if (eflag1 != 0)
8000784c:	ef 39 ff e4 	ld.ub	r9,r7[-28]
80007850:	30 08       	mov	r8,0
80007852:	f0 09 18 00 	cp.b	r9,r8
80007856:	c7 40       	breq	8000793e <print_pca9952_errors+0x18e>
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U7\r\n");
80007858:	4c 2c       	lddpc	r12,80007960 <print_pca9952_errors+0x1b0>
8000785a:	f0 1f 00 3d 	mcall	8000794c <print_pca9952_errors+0x19c>
			}
			
			break;
8000785e:	c7 18       	rjmp	80007940 <print_pca9952_errors+0x190>

		case BOTTOM:
			print_ecdbg("PCA9952 Error(s) on BOTDRIVE ");
80007860:	4c 1c       	lddpc	r12,80007964 <print_pca9952_errors+0x1b4>
80007862:	f0 1f 00 3b 	mcall	8000794c <print_pca9952_errors+0x19c>
			
			for (int i=0; i<8; i++)
80007866:	30 08       	mov	r8,0
80007868:	ef 48 ff f8 	st.w	r7[-8],r8
8000786c:	c2 78       	rjmp	800078ba <print_pca9952_errors+0x10a>
			{
				bit = (1 << i);
8000786e:	30 19       	mov	r9,1
80007870:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007874:	f2 08 09 48 	lsl	r8,r9,r8
80007878:	ef 68 ff f3 	st.b	r7[-13],r8
				if (bit & eflag0)
8000787c:	ef 39 ff f3 	ld.ub	r9,r7[-13]
80007880:	ef 38 ff e8 	ld.ub	r8,r7[-24]
80007884:	f3 e8 00 08 	and	r8,r9,r8
80007888:	5c 58       	castu.b	r8
8000788a:	c1 30       	breq	800078b0 <print_pca9952_errors+0x100>
				{
					print_ecdbg_num(i);
8000788c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007890:	10 9c       	mov	r12,r8
80007892:	f0 1f 00 30 	mcall	80007950 <print_pca9952_errors+0x1a0>
					print_ecdbg(" ");
80007896:	4b 0c       	lddpc	r12,80007954 <print_pca9952_errors+0x1a4>
80007898:	f0 1f 00 2d 	mcall	8000794c <print_pca9952_errors+0x19c>
					sysErr.botdrive |= BIT(i); //SE_FAIL;
8000789c:	4a f8       	lddpc	r8,80007958 <print_pca9952_errors+0x1a8>
8000789e:	70 19       	ld.w	r9,r8[0x4]
800078a0:	30 1a       	mov	r10,1
800078a2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800078a6:	f4 08 09 48 	lsl	r8,r10,r8
800078aa:	10 49       	or	r9,r8
800078ac:	4a b8       	lddpc	r8,80007958 <print_pca9952_errors+0x1a8>
800078ae:	91 19       	st.w	r8[0x4],r9
			break;

		case BOTTOM:
			print_ecdbg("PCA9952 Error(s) on BOTDRIVE ");
			
			for (int i=0; i<8; i++)
800078b0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800078b4:	2f f8       	sub	r8,-1
800078b6:	ef 48 ff f8 	st.w	r7[-8],r8
800078ba:	ee f8 ff f8 	ld.w	r8,r7[-8]
800078be:	58 78       	cp.w	r8,7
800078c0:	fe 9a ff d7 	brle	8000786e <print_pca9952_errors+0xbe>
					print_ecdbg(" ");
					sysErr.botdrive |= BIT(i); //SE_FAIL;
				}
			}
			
			for (int i=0; i<4; i++)
800078c4:	30 08       	mov	r8,0
800078c6:	ef 48 ff fc 	st.w	r7[-4],r8
800078ca:	c2 98       	rjmp	8000791c <print_pca9952_errors+0x16c>
			{
				bit = (1 << i);
800078cc:	30 19       	mov	r9,1
800078ce:	ee f8 ff fc 	ld.w	r8,r7[-4]
800078d2:	f2 08 09 48 	lsl	r8,r9,r8
800078d6:	ef 68 ff f3 	st.b	r7[-13],r8
				if (bit & eflag1)
800078da:	ef 39 ff f3 	ld.ub	r9,r7[-13]
800078de:	ef 38 ff e4 	ld.ub	r8,r7[-28]
800078e2:	f3 e8 00 08 	and	r8,r9,r8
800078e6:	5c 58       	castu.b	r8
800078e8:	c1 50       	breq	80007912 <print_pca9952_errors+0x162>
				{
					print_ecdbg_num((i+8));
800078ea:	ee f8 ff fc 	ld.w	r8,r7[-4]
800078ee:	2f 88       	sub	r8,-8
800078f0:	10 9c       	mov	r12,r8
800078f2:	f0 1f 00 18 	mcall	80007950 <print_pca9952_errors+0x1a0>
					print_ecdbg(" ");
800078f6:	49 8c       	lddpc	r12,80007954 <print_pca9952_errors+0x1a4>
800078f8:	f0 1f 00 15 	mcall	8000794c <print_pca9952_errors+0x19c>
					sysErr.botdrive |= BIT(i+8); //SE_FAIL;
800078fc:	49 78       	lddpc	r8,80007958 <print_pca9952_errors+0x1a8>
800078fe:	70 19       	ld.w	r9,r8[0x4]
80007900:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007904:	2f 88       	sub	r8,-8
80007906:	30 1a       	mov	r10,1
80007908:	f4 08 09 48 	lsl	r8,r10,r8
8000790c:	10 49       	or	r9,r8
8000790e:	49 38       	lddpc	r8,80007958 <print_pca9952_errors+0x1a8>
80007910:	91 19       	st.w	r8[0x4],r9
					print_ecdbg(" ");
					sysErr.botdrive |= BIT(i); //SE_FAIL;
				}
			}
			
			for (int i=0; i<4; i++)
80007912:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007916:	2f f8       	sub	r8,-1
80007918:	ef 48 ff fc 	st.w	r7[-4],r8
8000791c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007920:	58 38       	cp.w	r8,3
80007922:	fe 9a ff d5 	brle	800078cc <print_pca9952_errors+0x11c>
					print_ecdbg(" ");
					sysErr.botdrive |= BIT(i+8); //SE_FAIL;
				}
			}
			
			print_ecdbg("\r\n");
80007926:	48 ec       	lddpc	r12,8000795c <print_pca9952_errors+0x1ac>
80007928:	f0 1f 00 09 	mcall	8000794c <print_pca9952_errors+0x19c>
			
			if ((eflag1 & 0xF0) != 0)
8000792c:	ef 38 ff e4 	ld.ub	r8,r7[-28]
80007930:	e2 18 00 f0 	andl	r8,0xf0,COH
80007934:	c0 60       	breq	80007940 <print_pca9952_errors+0x190>
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U8\r\n");
80007936:	48 dc       	lddpc	r12,80007968 <print_pca9952_errors+0x1b8>
80007938:	f0 1f 00 05 	mcall	8000794c <print_pca9952_errors+0x19c>
8000793c:	c0 28       	rjmp	80007940 <print_pca9952_errors+0x190>
			if (eflag1 != 0)
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U7\r\n");
			}
			
			break;
8000793e:	d7 03       	nop
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U8\r\n");
			}
			break;
	}
}
80007940:	2f 9d       	sub	sp,-28
80007942:	e3 cd 80 80 	ldm	sp++,r7,pc
80007946:	00 00       	add	r0,r0
80007948:	80 00       	ld.sh	r0,r0[0x0]
8000794a:	65 24       	ld.w	r4,r2[0x48]
8000794c:	80 00       	ld.sh	r0,r0[0x0]
8000794e:	33 38       	mov	r8,51
80007950:	80 00       	ld.sh	r0,r0[0x0]
80007952:	6f 68       	ld.w	r8,r7[0x58]
80007954:	80 00       	ld.sh	r0,r0[0x0]
80007956:	65 44       	ld.w	r4,r2[0x50]
80007958:	00 00       	add	r0,r0
8000795a:	0c 2c       	rsub	r12,r6
8000795c:	80 00       	ld.sh	r0,r0[0x0]
8000795e:	64 94       	ld.w	r4,r2[0x24]
80007960:	80 00       	ld.sh	r0,r0[0x0]
80007962:	65 48       	ld.w	r8,r2[0x50]
80007964:	80 00       	ld.sh	r0,r0[0x0]
80007966:	65 84       	ld.w	r4,r2[0x60]
80007968:	80 00       	ld.sh	r0,r0[0x0]
8000796a:	65 a4       	ld.w	r4,r2[0x68]

8000796c <test_led_driver_channels>:

unsigned char topEflag0 = 0, topEflag1 = 0, botEflag0 = 0, botEflag1 = 0;

void test_led_driver_channels(void);
void test_led_driver_channels(void)
{
8000796c:	eb cd 40 80 	pushm	r7,lr
80007970:	1a 97       	mov	r7,sp
80007972:	20 4d       	sub	sp,16
	unsigned char tmp1, tmp2, numShelvesPresent = 0;
80007974:	30 08       	mov	r8,0
80007976:	ef 68 ff f3 	st.b	r7[-13],r8
	
	
	for (int i=0; i<NUM_SHELVES; i++)
8000797a:	30 08       	mov	r8,0
8000797c:	ef 48 ff f4 	st.w	r7[-12],r8
80007980:	c1 78       	rjmp	800079ae <test_led_driver_channels+0x42>
	{
		if (shelf[i].present)
80007982:	ee f9 ff f4 	ld.w	r9,r7[-12]
80007986:	4f 9a       	lddpc	r10,80007b68 <test_led_driver_channels+0x1fc>
80007988:	12 98       	mov	r8,r9
8000798a:	a3 68       	lsl	r8,0x2
8000798c:	12 08       	add	r8,r9
8000798e:	f4 08 00 08 	add	r8,r10,r8
80007992:	2f c8       	sub	r8,-4
80007994:	11 88       	ld.ub	r8,r8[0x0]
80007996:	58 08       	cp.w	r8,0
80007998:	c0 60       	breq	800079a4 <test_led_driver_channels+0x38>
		{
			numShelvesPresent++;
8000799a:	ef 38 ff f3 	ld.ub	r8,r7[-13]
8000799e:	2f f8       	sub	r8,-1
800079a0:	ef 68 ff f3 	st.b	r7[-13],r8
void test_led_driver_channels(void)
{
	unsigned char tmp1, tmp2, numShelvesPresent = 0;
	
	
	for (int i=0; i<NUM_SHELVES; i++)
800079a4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800079a8:	2f f8       	sub	r8,-1
800079aa:	ef 48 ff f4 	st.w	r7[-12],r8
800079ae:	ee f8 ff f4 	ld.w	r8,r7[-12]
800079b2:	58 38       	cp.w	r8,3
800079b4:	fe 9a ff e7 	brle	80007982 <test_led_driver_channels+0x16>
		{
			numShelvesPresent++;
		}
	}
	
	if (numShelvesPresent !=0)
800079b8:	ef 39 ff f3 	ld.ub	r9,r7[-13]
800079bc:	30 08       	mov	r8,0
800079be:	f0 09 18 00 	cp.b	r9,r8
800079c2:	e0 80 00 be 	breq	80007b3e <test_led_driver_channels+0x1d2>
	{
		//Tone down the current so all shelves can be turned on at once
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
800079c6:	30 ca       	mov	r10,12
800079c8:	34 3b       	mov	r11,67
800079ca:	30 0c       	mov	r12,0
800079cc:	f0 1f 00 68 	mcall	80007b6c <test_led_driver_channels+0x200>
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
800079d0:	30 ca       	mov	r10,12
800079d2:	34 3b       	mov	r11,67
800079d4:	30 1c       	mov	r12,1
800079d6:	f0 1f 00 66 	mcall	80007b6c <test_led_driver_channels+0x200>

		for (int i=0; i<NUM_SHELVES; i++)
800079da:	30 08       	mov	r8,0
800079dc:	ef 48 ff f8 	st.w	r7[-8],r8
800079e0:	c1 98       	rjmp	80007a12 <test_led_driver_channels+0xa6>
		{
			if (shelf[i].present)
800079e2:	ee f9 ff f8 	ld.w	r9,r7[-8]
800079e6:	4e 1a       	lddpc	r10,80007b68 <test_led_driver_channels+0x1fc>
800079e8:	12 98       	mov	r8,r9
800079ea:	a3 68       	lsl	r8,0x2
800079ec:	12 08       	add	r8,r9
800079ee:	f4 08 00 08 	add	r8,r10,r8
800079f2:	2f c8       	sub	r8,-4
800079f4:	11 88       	ld.ub	r8,r8[0x0]
800079f6:	58 08       	cp.w	r8,0
800079f8:	c0 80       	breq	80007a08 <test_led_driver_channels+0x9c>
			{
				led_shelf(i, LED_ON);
800079fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800079fe:	5c 58       	castu.b	r8
80007a00:	30 1b       	mov	r11,1
80007a02:	10 9c       	mov	r12,r8
80007a04:	f0 1f 00 5b 	mcall	80007b70 <test_led_driver_channels+0x204>
	{
		//Tone down the current so all shelves can be turned on at once
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);

		for (int i=0; i<NUM_SHELVES; i++)
80007a08:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007a0c:	2f f8       	sub	r8,-1
80007a0e:	ef 48 ff f8 	st.w	r7[-8],r8
80007a12:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007a16:	58 38       	cp.w	r8,3
80007a18:	fe 9a ff e5 	brle	800079e2 <test_led_driver_channels+0x76>
			{
				led_shelf(i, LED_ON);
			}
		}

		PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0x40); //starts fault test
80007a1c:	34 0a       	mov	r10,64
80007a1e:	30 1b       	mov	r11,1
80007a20:	30 0c       	mov	r12,0
80007a22:	f0 1f 00 53 	mcall	80007b6c <test_led_driver_channels+0x200>
		PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0x40); //starts fault test
80007a26:	34 0a       	mov	r10,64
80007a28:	30 1b       	mov	r11,1
80007a2a:	30 1c       	mov	r12,1
80007a2c:	f0 1f 00 50 	mcall	80007b6c <test_led_driver_channels+0x200>
80007a30:	c0 28       	rjmp	80007a34 <test_led_driver_channels+0xc8>
				}
				
				break; //fault test for LED_TOP strings is complete
			}
			
		}
80007a32:	d7 03       	nop
		PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0x40); //starts fault test
		PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0x40); //starts fault test
		
		while (1)
		{
			tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_MODE2);
80007a34:	30 1b       	mov	r11,1
80007a36:	30 0c       	mov	r12,0
80007a38:	f0 1f 00 4f 	mcall	80007b74 <test_led_driver_channels+0x208>
80007a3c:	18 98       	mov	r8,r12
80007a3e:	ef 68 ff f1 	st.b	r7[-15],r8
			
			if ((tmp1 & 0x40) == 0)
80007a42:	ef 38 ff f1 	ld.ub	r8,r7[-15]
80007a46:	e2 18 00 40 	andl	r8,0x40,COH
80007a4a:	cf 41       	brne	80007a32 <test_led_driver_channels+0xc6>
			{
				topEflag0 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);
80007a4c:	34 4b       	mov	r11,68
80007a4e:	30 0c       	mov	r12,0
80007a50:	f0 1f 00 49 	mcall	80007b74 <test_led_driver_channels+0x208>
80007a54:	18 98       	mov	r8,r12
80007a56:	4c 99       	lddpc	r9,80007b78 <test_led_driver_channels+0x20c>
80007a58:	b2 88       	st.b	r9[0x0],r8
				topEflag1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
80007a5a:	34 5b       	mov	r11,69
80007a5c:	30 0c       	mov	r12,0
80007a5e:	f0 1f 00 46 	mcall	80007b74 <test_led_driver_channels+0x208>
80007a62:	18 98       	mov	r8,r12
80007a64:	4c 69       	lddpc	r9,80007b7c <test_led_driver_channels+0x210>
80007a66:	b2 88       	st.b	r9[0x0],r8
				
				if ((topEflag0 != 0) || (topEflag1 != 0))
80007a68:	4c 48       	lddpc	r8,80007b78 <test_led_driver_channels+0x20c>
80007a6a:	11 88       	ld.ub	r8,r8[0x0]
80007a6c:	58 08       	cp.w	r8,0
80007a6e:	c0 51       	brne	80007a78 <test_led_driver_channels+0x10c>
80007a70:	4c 38       	lddpc	r8,80007b7c <test_led_driver_channels+0x210>
80007a72:	11 88       	ld.ub	r8,r8[0x0]
80007a74:	58 08       	cp.w	r8,0
80007a76:	c1 00       	breq	80007a96 <test_led_driver_channels+0x12a>
				{
					if (!firstTimeThroughPCA9952)
80007a78:	4c 28       	lddpc	r8,80007b80 <test_led_driver_channels+0x214>
80007a7a:	11 88       	ld.ub	r8,r8[0x0]
80007a7c:	58 08       	cp.w	r8,0
80007a7e:	c0 e1       	brne	80007a9a <test_led_driver_channels+0x12e>
					{
						print_pca9952_errors(TOP, topEflag0, topEflag1);
80007a80:	4b f8       	lddpc	r8,80007b7c <test_led_driver_channels+0x210>
80007a82:	11 88       	ld.ub	r8,r8[0x0]
80007a84:	10 99       	mov	r9,r8
80007a86:	4b d8       	lddpc	r8,80007b78 <test_led_driver_channels+0x20c>
80007a88:	11 88       	ld.ub	r8,r8[0x0]
80007a8a:	12 9a       	mov	r10,r9
80007a8c:	10 9b       	mov	r11,r8
80007a8e:	30 1c       	mov	r12,1
80007a90:	f0 1f 00 3d 	mcall	80007b84 <test_led_driver_channels+0x218>
					}
				}
				
				break; //fault test for LED_TOP strings is complete
80007a94:	c0 68       	rjmp	80007aa0 <test_led_driver_channels+0x134>
80007a96:	d7 03       	nop
80007a98:	c0 48       	rjmp	80007aa0 <test_led_driver_channels+0x134>
80007a9a:	d7 03       	nop
80007a9c:	c0 28       	rjmp	80007aa0 <test_led_driver_channels+0x134>
				}
				
				break; //fault test for LED_BOTTOM strings is complete
			}
			
		}
80007a9e:	d7 03       	nop
			
		}
		
		while (1)
		{
			tmp2 = PCA9952_read_reg(LED_BOTTOM, PCA9952_MODE2);
80007aa0:	30 1b       	mov	r11,1
80007aa2:	30 1c       	mov	r12,1
80007aa4:	f0 1f 00 34 	mcall	80007b74 <test_led_driver_channels+0x208>
80007aa8:	18 98       	mov	r8,r12
80007aaa:	ef 68 ff f2 	st.b	r7[-14],r8
			
			if ((tmp2 & 0x40) == 0)
80007aae:	ef 38 ff f2 	ld.ub	r8,r7[-14]
80007ab2:	e2 18 00 40 	andl	r8,0x40,COH
80007ab6:	cf 41       	brne	80007a9e <test_led_driver_channels+0x132>
			{
				botEflag0 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);
80007ab8:	34 4b       	mov	r11,68
80007aba:	30 1c       	mov	r12,1
80007abc:	f0 1f 00 2e 	mcall	80007b74 <test_led_driver_channels+0x208>
80007ac0:	18 98       	mov	r8,r12
80007ac2:	4b 29       	lddpc	r9,80007b88 <test_led_driver_channels+0x21c>
80007ac4:	b2 88       	st.b	r9[0x0],r8
				botEflag1 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
80007ac6:	34 5b       	mov	r11,69
80007ac8:	30 1c       	mov	r12,1
80007aca:	f0 1f 00 2b 	mcall	80007b74 <test_led_driver_channels+0x208>
80007ace:	18 98       	mov	r8,r12
80007ad0:	4a f9       	lddpc	r9,80007b8c <test_led_driver_channels+0x220>
80007ad2:	b2 88       	st.b	r9[0x0],r8
				
				if ((botEflag0 != 0) || (botEflag1 != 0))
80007ad4:	4a d8       	lddpc	r8,80007b88 <test_led_driver_channels+0x21c>
80007ad6:	11 88       	ld.ub	r8,r8[0x0]
80007ad8:	58 08       	cp.w	r8,0
80007ada:	c0 51       	brne	80007ae4 <test_led_driver_channels+0x178>
80007adc:	4a c8       	lddpc	r8,80007b8c <test_led_driver_channels+0x220>
80007ade:	11 88       	ld.ub	r8,r8[0x0]
80007ae0:	58 08       	cp.w	r8,0
80007ae2:	c0 f0       	breq	80007b00 <test_led_driver_channels+0x194>
				{
					if (!firstTimeThroughPCA9952)
80007ae4:	4a 78       	lddpc	r8,80007b80 <test_led_driver_channels+0x214>
80007ae6:	11 88       	ld.ub	r8,r8[0x0]
80007ae8:	58 08       	cp.w	r8,0
80007aea:	c0 b1       	brne	80007b00 <test_led_driver_channels+0x194>
					{
						print_pca9952_errors(BOTTOM, botEflag0, botEflag1);
80007aec:	4a 88       	lddpc	r8,80007b8c <test_led_driver_channels+0x220>
80007aee:	11 88       	ld.ub	r8,r8[0x0]
80007af0:	10 99       	mov	r9,r8
80007af2:	4a 68       	lddpc	r8,80007b88 <test_led_driver_channels+0x21c>
80007af4:	11 88       	ld.ub	r8,r8[0x0]
80007af6:	12 9a       	mov	r10,r9
80007af8:	10 9b       	mov	r11,r8
80007afa:	30 0c       	mov	r12,0
80007afc:	f0 1f 00 22 	mcall	80007b84 <test_led_driver_channels+0x218>
				break; //fault test for LED_BOTTOM strings is complete
			}
			
		}
		
		for (int i=0; i<NUM_SHELVES; i++)
80007b00:	30 08       	mov	r8,0
80007b02:	ef 48 ff fc 	st.w	r7[-4],r8
80007b06:	c0 d8       	rjmp	80007b20 <test_led_driver_channels+0x1b4>
		{
			led_shelf(i, LED_OFF);
80007b08:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007b0c:	5c 58       	castu.b	r8
80007b0e:	30 0b       	mov	r11,0
80007b10:	10 9c       	mov	r12,r8
80007b12:	f0 1f 00 18 	mcall	80007b70 <test_led_driver_channels+0x204>
				break; //fault test for LED_BOTTOM strings is complete
			}
			
		}
		
		for (int i=0; i<NUM_SHELVES; i++)
80007b16:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007b1a:	2f f8       	sub	r8,-1
80007b1c:	ef 48 ff fc 	st.w	r7[-4],r8
80007b20:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007b24:	58 38       	cp.w	r8,3
80007b26:	fe 9a ff f1 	brle	80007b08 <test_led_driver_channels+0x19c>
		{
			led_shelf(i, LED_OFF);
		}
		
		//Put driver current back to full power
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT);
80007b2a:	36 4a       	mov	r10,100
80007b2c:	34 3b       	mov	r11,67
80007b2e:	30 0c       	mov	r12,0
80007b30:	f0 1f 00 0f 	mcall	80007b6c <test_led_driver_channels+0x200>
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT);
80007b34:	36 4a       	mov	r10,100
80007b36:	34 3b       	mov	r11,67
80007b38:	30 1c       	mov	r12,1
80007b3a:	f0 1f 00 0d 	mcall	80007b6c <test_led_driver_channels+0x200>
	}
	
	sysErr.topdrive = topEflag0;
80007b3e:	48 f8       	lddpc	r8,80007b78 <test_led_driver_channels+0x20c>
80007b40:	11 88       	ld.ub	r8,r8[0x0]
80007b42:	49 49       	lddpc	r9,80007b90 <test_led_driver_channels+0x224>
80007b44:	b2 88       	st.b	r9[0x0],r8
	sysErr.botdrive = (botEflag1 << 8) | botEflag0;
80007b46:	49 28       	lddpc	r8,80007b8c <test_led_driver_channels+0x220>
80007b48:	11 88       	ld.ub	r8,r8[0x0]
80007b4a:	f0 09 15 08 	lsl	r9,r8,0x8
80007b4e:	48 f8       	lddpc	r8,80007b88 <test_led_driver_channels+0x21c>
80007b50:	11 88       	ld.ub	r8,r8[0x0]
80007b52:	f3 e8 10 08 	or	r8,r9,r8
80007b56:	10 99       	mov	r9,r8
80007b58:	48 e8       	lddpc	r8,80007b90 <test_led_driver_channels+0x224>
80007b5a:	91 19       	st.w	r8[0x4],r9
	firstTimeThroughPCA9952 = 0;
80007b5c:	48 99       	lddpc	r9,80007b80 <test_led_driver_channels+0x214>
80007b5e:	30 08       	mov	r8,0
80007b60:	b2 88       	st.b	r9[0x0],r8
}
80007b62:	2f cd       	sub	sp,-16
80007b64:	e3 cd 80 80 	ldm	sp++,r7,pc
80007b68:	00 00       	add	r0,r0
80007b6a:	0b 84       	ld.ub	r4,r5[0x0]
80007b6c:	80 00       	ld.sh	r0,r0[0x0]
80007b6e:	5e 38       	retlo	r8
80007b70:	80 00       	ld.sh	r0,r0[0x0]
80007b72:	62 f8       	ld.w	r8,r1[0x3c]
80007b74:	80 00       	ld.sh	r0,r0[0x0]
80007b76:	5e bc       	rethi	r12
80007b78:	00 00       	add	r0,r0
80007b7a:	07 c0       	ld.ub	r0,r3[0x4]
80007b7c:	00 00       	add	r0,r0
80007b7e:	07 c1       	ld.ub	r1,r3[0x4]
80007b80:	00 00       	add	r0,r0
80007b82:	00 0d       	add	sp,r0
80007b84:	80 00       	ld.sh	r0,r0[0x0]
80007b86:	77 b0       	ld.w	r0,r11[0x6c]
80007b88:	00 00       	add	r0,r0
80007b8a:	07 c2       	ld.ub	r2,r3[0x4]
80007b8c:	00 00       	add	r0,r0
80007b8e:	07 c3       	ld.ub	r3,r3[0x4]
80007b90:	00 00       	add	r0,r0
80007b92:	0c 2c       	rsub	r12,r6

80007b94 <set_shelves_active_inactive>:

void set_shelves_active_inactive(void);
void set_shelves_active_inactive(void)
{
80007b94:	eb cd 40 80 	pushm	r7,lr
80007b98:	1a 97       	mov	r7,sp
80007b9a:	20 1d       	sub	sp,4

	test_led_driver_channels();
80007b9c:	f0 1f 00 4f 	mcall	80007cd8 <set_shelves_active_inactive+0x144>
	
	numActiveShelves = 0;
80007ba0:	4c f9       	lddpc	r9,80007cdc <set_shelves_active_inactive+0x148>
80007ba2:	30 08       	mov	r8,0
80007ba4:	b2 88       	st.b	r9[0x0],r8
	
	for (int i=0; i<NUM_SHELVES; i++)
80007ba6:	30 08       	mov	r8,0
80007ba8:	ef 48 ff fc 	st.w	r7[-4],r8
80007bac:	c1 08       	rjmp	80007bcc <set_shelves_active_inactive+0x38>
	{
		shelf[i].active = SHELF_INACTIVE;
80007bae:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007bb2:	4c ca       	lddpc	r10,80007ce0 <set_shelves_active_inactive+0x14c>
80007bb4:	12 98       	mov	r8,r9
80007bb6:	a3 68       	lsl	r8,0x2
80007bb8:	12 08       	add	r8,r9
80007bba:	f4 08 00 09 	add	r9,r10,r8
80007bbe:	30 08       	mov	r8,0
80007bc0:	b2 88       	st.b	r9[0x0],r8

	test_led_driver_channels();
	
	numActiveShelves = 0;
	
	for (int i=0; i<NUM_SHELVES; i++)
80007bc2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007bc6:	2f f8       	sub	r8,-1
80007bc8:	ef 48 ff fc 	st.w	r7[-4],r8
80007bcc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007bd0:	58 38       	cp.w	r8,3
80007bd2:	fe 9a ff ee 	brle	80007bae <set_shelves_active_inactive+0x1a>
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
80007bd6:	4c 38       	lddpc	r8,80007ce0 <set_shelves_active_inactive+0x14c>
80007bd8:	11 c8       	ld.ub	r8,r8[0x4]
80007bda:	58 08       	cp.w	r8,0
80007bdc:	c1 90       	breq	80007c0e <set_shelves_active_inactive+0x7a>
		shelf[0].devicesPresent && 
80007bde:	4c 18       	lddpc	r8,80007ce0 <set_shelves_active_inactive+0x14c>
80007be0:	11 b8       	ld.ub	r8,r8[0x3]
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
80007be2:	58 08       	cp.w	r8,0
80007be4:	c1 50       	breq	80007c0e <set_shelves_active_inactive+0x7a>
		shelf[0].devicesPresent && 
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
80007be6:	4c 08       	lddpc	r8,80007ce4 <set_shelves_active_inactive+0x150>
80007be8:	11 a8       	ld.ub	r8,r8[0x2]
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
80007bea:	58 08       	cp.w	r8,0
80007bec:	c1 11       	brne	80007c0e <set_shelves_active_inactive+0x7a>
		shelf[0].devicesPresent && 
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
		(!ledBrdSide[LED_BRD_1_TOP].maxUsageReached) )
80007bee:	4b e8       	lddpc	r8,80007ce4 <set_shelves_active_inactive+0x150>
80007bf0:	11 f8       	ld.ub	r8,r8[0x7]
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
80007bf2:	58 08       	cp.w	r8,0
80007bf4:	c0 d1       	brne	80007c0e <set_shelves_active_inactive+0x7a>
		shelf[0].devicesPresent && 
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
		(!ledBrdSide[LED_BRD_1_TOP].maxUsageReached) )
	{
		shelf[0].active = SHELF_ACTIVE;
80007bf6:	4b b9       	lddpc	r9,80007ce0 <set_shelves_active_inactive+0x14c>
80007bf8:	30 18       	mov	r8,1
80007bfa:	b2 88       	st.b	r9[0x0],r8
		numActiveShelves++;
80007bfc:	4b 88       	lddpc	r8,80007cdc <set_shelves_active_inactive+0x148>
80007bfe:	11 88       	ld.ub	r8,r8[0x0]
80007c00:	2f f8       	sub	r8,-1
80007c02:	5c 58       	castu.b	r8
80007c04:	4b 69       	lddpc	r9,80007cdc <set_shelves_active_inactive+0x148>
80007c06:	b2 88       	st.b	r9[0x0],r8
		print_ecdbg("Shelf 0 active\r\n");
80007c08:	4b 8c       	lddpc	r12,80007ce8 <set_shelves_active_inactive+0x154>
80007c0a:	f0 1f 00 39 	mcall	80007cec <set_shelves_active_inactive+0x158>
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
80007c0e:	4b 58       	lddpc	r8,80007ce0 <set_shelves_active_inactive+0x14c>
80007c10:	f1 38 00 09 	ld.ub	r8,r8[9]
80007c14:	58 08       	cp.w	r8,0
80007c16:	c1 c0       	breq	80007c4e <set_shelves_active_inactive+0xba>
	shelf[1].devicesPresent &&
80007c18:	4b 28       	lddpc	r8,80007ce0 <set_shelves_active_inactive+0x14c>
80007c1a:	f1 38 00 08 	ld.ub	r8,r8[8]
		print_ecdbg("Shelf 0 active\r\n");
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
80007c1e:	58 08       	cp.w	r8,0
80007c20:	c1 70       	breq	80007c4e <set_shelves_active_inactive+0xba>
	shelf[1].devicesPresent &&
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
80007c22:	4b 18       	lddpc	r8,80007ce4 <set_shelves_active_inactive+0x150>
80007c24:	f1 38 00 0c 	ld.ub	r8,r8[12]
		print_ecdbg("Shelf 0 active\r\n");
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
80007c28:	58 08       	cp.w	r8,0
80007c2a:	c1 21       	brne	80007c4e <set_shelves_active_inactive+0xba>
	shelf[1].devicesPresent &&
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_2_TOP].maxUsageReached) )
80007c2c:	4a e8       	lddpc	r8,80007ce4 <set_shelves_active_inactive+0x150>
80007c2e:	f1 38 00 11 	ld.ub	r8,r8[17]
		print_ecdbg("Shelf 0 active\r\n");
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
80007c32:	58 08       	cp.w	r8,0
80007c34:	c0 d1       	brne	80007c4e <set_shelves_active_inactive+0xba>
	shelf[1].devicesPresent &&
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_2_TOP].maxUsageReached) )
	{
		shelf[1].active = SHELF_ACTIVE;
80007c36:	4a b9       	lddpc	r9,80007ce0 <set_shelves_active_inactive+0x14c>
80007c38:	30 18       	mov	r8,1
80007c3a:	b2 d8       	st.b	r9[0x5],r8
		numActiveShelves++;
80007c3c:	4a 88       	lddpc	r8,80007cdc <set_shelves_active_inactive+0x148>
80007c3e:	11 88       	ld.ub	r8,r8[0x0]
80007c40:	2f f8       	sub	r8,-1
80007c42:	5c 58       	castu.b	r8
80007c44:	4a 69       	lddpc	r9,80007cdc <set_shelves_active_inactive+0x148>
80007c46:	b2 88       	st.b	r9[0x0],r8
		print_ecdbg("Shelf 1 active\r\n");
80007c48:	4a ac       	lddpc	r12,80007cf0 <set_shelves_active_inactive+0x15c>
80007c4a:	f0 1f 00 29 	mcall	80007cec <set_shelves_active_inactive+0x158>
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
80007c4e:	4a 58       	lddpc	r8,80007ce0 <set_shelves_active_inactive+0x14c>
80007c50:	f1 38 00 0e 	ld.ub	r8,r8[14]
80007c54:	58 08       	cp.w	r8,0
80007c56:	c1 d0       	breq	80007c90 <set_shelves_active_inactive+0xfc>
	shelf[2].devicesPresent &&
80007c58:	4a 28       	lddpc	r8,80007ce0 <set_shelves_active_inactive+0x14c>
80007c5a:	f1 38 00 0d 	ld.ub	r8,r8[13]
		print_ecdbg("Shelf 1 active\r\n");
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
80007c5e:	58 08       	cp.w	r8,0
80007c60:	c1 80       	breq	80007c90 <set_shelves_active_inactive+0xfc>
	shelf[2].devicesPresent &&
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
80007c62:	4a 18       	lddpc	r8,80007ce4 <set_shelves_active_inactive+0x150>
80007c64:	f1 38 00 16 	ld.ub	r8,r8[22]
		print_ecdbg("Shelf 1 active\r\n");
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
80007c68:	58 08       	cp.w	r8,0
80007c6a:	c1 31       	brne	80007c90 <set_shelves_active_inactive+0xfc>
	shelf[2].devicesPresent &&
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_3_TOP].maxUsageReached) )
80007c6c:	49 e8       	lddpc	r8,80007ce4 <set_shelves_active_inactive+0x150>
80007c6e:	f1 38 00 1b 	ld.ub	r8,r8[27]
		print_ecdbg("Shelf 1 active\r\n");
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
80007c72:	58 08       	cp.w	r8,0
80007c74:	c0 e1       	brne	80007c90 <set_shelves_active_inactive+0xfc>
	shelf[2].devicesPresent &&
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_3_TOP].maxUsageReached) )
	{
		shelf[2].active = SHELF_ACTIVE;
80007c76:	49 b9       	lddpc	r9,80007ce0 <set_shelves_active_inactive+0x14c>
80007c78:	30 18       	mov	r8,1
80007c7a:	f3 68 00 0a 	st.b	r9[10],r8
		numActiveShelves++;
80007c7e:	49 88       	lddpc	r8,80007cdc <set_shelves_active_inactive+0x148>
80007c80:	11 88       	ld.ub	r8,r8[0x0]
80007c82:	2f f8       	sub	r8,-1
80007c84:	5c 58       	castu.b	r8
80007c86:	49 69       	lddpc	r9,80007cdc <set_shelves_active_inactive+0x148>
80007c88:	b2 88       	st.b	r9[0x0],r8
		print_ecdbg("Shelf 2 active\r\n");
80007c8a:	49 bc       	lddpc	r12,80007cf4 <set_shelves_active_inactive+0x160>
80007c8c:	f0 1f 00 18 	mcall	80007cec <set_shelves_active_inactive+0x158>
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
80007c90:	49 48       	lddpc	r8,80007ce0 <set_shelves_active_inactive+0x14c>
80007c92:	f1 38 00 13 	ld.ub	r8,r8[19]
80007c96:	58 08       	cp.w	r8,0
80007c98:	c1 d0       	breq	80007cd2 <set_shelves_active_inactive+0x13e>
	shelf[3].devicesPresent &&
80007c9a:	49 28       	lddpc	r8,80007ce0 <set_shelves_active_inactive+0x14c>
80007c9c:	f1 38 00 12 	ld.ub	r8,r8[18]
		print_ecdbg("Shelf 2 active\r\n");
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
80007ca0:	58 08       	cp.w	r8,0
80007ca2:	c1 80       	breq	80007cd2 <set_shelves_active_inactive+0x13e>
	shelf[3].devicesPresent &&
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
80007ca4:	49 08       	lddpc	r8,80007ce4 <set_shelves_active_inactive+0x150>
80007ca6:	f1 38 00 20 	ld.ub	r8,r8[32]
		print_ecdbg("Shelf 2 active\r\n");
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
80007caa:	58 08       	cp.w	r8,0
80007cac:	c1 31       	brne	80007cd2 <set_shelves_active_inactive+0x13e>
	shelf[3].devicesPresent &&
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_4_TOP].maxUsageReached) )
80007cae:	48 e8       	lddpc	r8,80007ce4 <set_shelves_active_inactive+0x150>
80007cb0:	f1 38 00 25 	ld.ub	r8,r8[37]
		print_ecdbg("Shelf 2 active\r\n");
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
80007cb4:	58 08       	cp.w	r8,0
80007cb6:	c0 e1       	brne	80007cd2 <set_shelves_active_inactive+0x13e>
	shelf[3].devicesPresent &&
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_4_TOP].maxUsageReached) )
	{
		shelf[3].active = SHELF_ACTIVE;
80007cb8:	48 a9       	lddpc	r9,80007ce0 <set_shelves_active_inactive+0x14c>
80007cba:	30 18       	mov	r8,1
80007cbc:	f3 68 00 0f 	st.b	r9[15],r8
		numActiveShelves++;
80007cc0:	48 78       	lddpc	r8,80007cdc <set_shelves_active_inactive+0x148>
80007cc2:	11 88       	ld.ub	r8,r8[0x0]
80007cc4:	2f f8       	sub	r8,-1
80007cc6:	5c 58       	castu.b	r8
80007cc8:	48 59       	lddpc	r9,80007cdc <set_shelves_active_inactive+0x148>
80007cca:	b2 88       	st.b	r9[0x0],r8
		print_ecdbg("Shelf 3 active\r\n");
80007ccc:	48 bc       	lddpc	r12,80007cf8 <set_shelves_active_inactive+0x164>
80007cce:	f0 1f 00 08 	mcall	80007cec <set_shelves_active_inactive+0x158>
	}
}
80007cd2:	2f fd       	sub	sp,-4
80007cd4:	e3 cd 80 80 	ldm	sp++,r7,pc
80007cd8:	80 00       	ld.sh	r0,r0[0x0]
80007cda:	79 6c       	ld.w	r12,r12[0x58]
80007cdc:	00 00       	add	r0,r0
80007cde:	0c 84       	andn	r4,r6
80007ce0:	00 00       	add	r0,r0
80007ce2:	0b 84       	ld.ub	r4,r5[0x0]
80007ce4:	00 00       	add	r0,r0
80007ce6:	0c 54       	eor	r4,r6
80007ce8:	80 00       	ld.sh	r0,r0[0x0]
80007cea:	65 e0       	ld.w	r0,r2[0x78]
80007cec:	80 00       	ld.sh	r0,r0[0x0]
80007cee:	33 38       	mov	r8,51
80007cf0:	80 00       	ld.sh	r0,r0[0x0]
80007cf2:	65 f4       	ld.w	r4,r2[0x7c]
80007cf4:	80 00       	ld.sh	r0,r0[0x0]
80007cf6:	66 08       	ld.w	r8,r3[0x0]
80007cf8:	80 00       	ld.sh	r0,r0[0x0]
80007cfa:	66 1c       	ld.w	r12,r3[0x4]

80007cfc <num_active_shelves>:

unsigned char num_active_shelves(void);
unsigned char num_active_shelves(void)
{
80007cfc:	eb cd 40 80 	pushm	r7,lr
80007d00:	1a 97       	mov	r7,sp
	return numActiveShelves;
80007d02:	48 38       	lddpc	r8,80007d0c <num_active_shelves+0x10>
80007d04:	11 88       	ld.ub	r8,r8[0x0]
}
80007d06:	10 9c       	mov	r12,r8
80007d08:	e3 cd 80 80 	ldm	sp++,r7,pc
80007d0c:	00 00       	add	r0,r0
80007d0e:	0c 84       	andn	r4,r6

80007d10 <init_sys_clocks>:
/*
 * Using RC8M (internal 8MHz)
 */
void init_sys_clocks(void);
void init_sys_clocks(void)
{
80007d10:	eb cd 40 80 	pushm	r7,lr
80007d14:	1a 97       	mov	r7,sp
80007d16:	20 1d       	sub	sp,4

//this kinda works for 100MHz, problems with TWIM, but maybe we can work around that 17may15
/*
 * From CLOCK_EXAMPLE31 which changes clock sources on the fly. Trying to get a faster clock so that we can work with the serial ID chip (DS2411) which needs control to 6us. 16may15
 */
	osc_enable(OSC_ID_RC8M);
80007d18:	30 2c       	mov	r12,2
80007d1a:	f0 1f 00 10 	mcall	80007d58 <init_sys_clocks+0x48>
	pll_config_init(&pcfg, PLL_SRC_RC8M, 1, EC_CPU_CLOCK_100MHZ/OSC_RC8M_NOMINAL_HZ);
80007d1e:	ee c8 00 04 	sub	r8,r7,4
80007d22:	30 c9       	mov	r9,12
80007d24:	30 1a       	mov	r10,1
80007d26:	30 2b       	mov	r11,2
80007d28:	10 9c       	mov	r12,r8
80007d2a:	f0 1f 00 0d 	mcall	80007d5c <init_sys_clocks+0x4c>
	pll_enable(&pcfg, 0);
80007d2e:	ee c8 00 04 	sub	r8,r7,4
80007d32:	30 0b       	mov	r11,0
80007d34:	10 9c       	mov	r12,r8
80007d36:	f0 1f 00 0b 	mcall	80007d60 <init_sys_clocks+0x50>
	sysclk_set_prescalers(1,1,1,1);
80007d3a:	30 19       	mov	r9,1
80007d3c:	30 1a       	mov	r10,1
80007d3e:	30 1b       	mov	r11,1
80007d40:	30 1c       	mov	r12,1
80007d42:	f0 1f 00 09 	mcall	80007d64 <init_sys_clocks+0x54>
	pll_wait_for_lock(0);
80007d46:	30 0c       	mov	r12,0
80007d48:	f0 1f 00 08 	mcall	80007d68 <init_sys_clocks+0x58>
	sysclk_set_source(SYSCLK_SRC_PLL0);	
80007d4c:	30 3c       	mov	r12,3
80007d4e:	f0 1f 00 08 	mcall	80007d6c <init_sys_clocks+0x5c>
	/* put the clock out on PC19 so we can check to make sure we set it up correctly */
	//Note this code comes from ASF example AVR32 SCIF example 3
//16may15 seems to cause problems, leave out for now	scif_start_gclk(AVR32_SCIF_GCLK_GCLK0PIN, &gclkOpt);
//16may15 seems to cause problems, leave out for now	gpio_enable_module_pin(AVR32_SCIF_GCLK_0_1_PIN, AVR32_SCIF_GCLK_0_1_FUNCTION);

}
80007d52:	2f fd       	sub	sp,-4
80007d54:	e3 cd 80 80 	ldm	sp++,r7,pc
80007d58:	80 00       	ld.sh	r0,r0[0x0]
80007d5a:	6b 40       	ld.w	r0,r5[0x50]
80007d5c:	80 00       	ld.sh	r0,r0[0x0]
80007d5e:	6c d4       	ld.w	r4,r6[0x34]
80007d60:	80 00       	ld.sh	r0,r0[0x0]
80007d62:	5b 8c       	cp.w	r12,-8
80007d64:	80 00       	ld.sh	r0,r0[0x0]
80007d66:	5c 9c       	brev	r12
80007d68:	80 00       	ld.sh	r0,r0[0x0]
80007d6a:	6d e4       	ld.w	r4,r6[0x78]
80007d6c:	80 00       	ld.sh	r0,r0[0x0]
80007d6e:	5d 9c       	*unknown*

80007d70 <adc_process_init>:
 *
 *
 */
void adc_process_init(void);
void adc_process_init(void)
{
80007d70:	eb cd 40 80 	pushm	r7,lr
80007d74:	1a 97       	mov	r7,sp
		{INPUT3_ADC_PIN, INPUT3_ADC_FUNCTION},
		{INPUT4_ADC_PIN, INPUT4_ADC_FUNCTION}
	};

	// Assign and enable GPIO pins to the ADC function.
	gpio_enable_module(ADCIFA_GPIO_MAP,
80007d76:	30 6b       	mov	r11,6
80007d78:	48 bc       	lddpc	r12,80007da4 <adc_process_init+0x34>
80007d7a:	f0 1f 00 0c 	mcall	80007da8 <adc_process_init+0x38>
			sizeof(ADCIFA_GPIO_MAP) / sizeof(ADCIFA_GPIO_MAP[0]));

	// Get ADCIFA Factory Configuration
	adcifa_get_calibration_data(adcifa, &adc_config_t);
80007d7e:	48 c8       	lddpc	r8,80007dac <adc_process_init+0x3c>
80007d80:	70 08       	ld.w	r8,r8[0x0]
80007d82:	48 cb       	lddpc	r11,80007db0 <adc_process_init+0x40>
80007d84:	10 9c       	mov	r12,r8
80007d86:	f0 1f 00 0c 	mcall	80007db4 <adc_process_init+0x44>

	// Configure ADCIFA core
	adcifa_configure(adcifa, &adc_config_t, EC_CPU_CLOCK_FREQ);
80007d8a:	48 98       	lddpc	r8,80007dac <adc_process_init+0x3c>
80007d8c:	70 08       	ld.w	r8,r8[0x0]
80007d8e:	e0 6a 12 00 	mov	r10,4608
80007d92:	ea 1a 00 7a 	orh	r10,0x7a
80007d96:	48 7b       	lddpc	r11,80007db0 <adc_process_init+0x40>
80007d98:	10 9c       	mov	r12,r8
80007d9a:	f0 1f 00 08 	mcall	80007db8 <adc_process_init+0x48>

}
80007d9e:	e3 cd 80 80 	ldm	sp++,r7,pc
80007da2:	00 00       	add	r0,r0
80007da4:	80 01       	ld.sh	r1,r0[0x0]
80007da6:	16 20       	rsub	r0,r11
80007da8:	80 00       	ld.sh	r0,r0[0x0]
80007daa:	45 3c       	lddsp	r12,sp[0x14c]
80007dac:	00 00       	add	r0,r0
80007dae:	00 b0       	st.h	r0++,r0
80007db0:	00 00       	add	r0,r0
80007db2:	00 88       	andn	r8,r0
80007db4:	80 00       	ld.sh	r0,r0[0x0]
80007db6:	33 84       	mov	r4,56
80007db8:	80 00       	ld.sh	r0,r0[0x0]
80007dba:	34 18       	mov	r8,65

80007dbc <twi_init>:
 *
 *
 */
static void twi_init(void);
static void twi_init(void)
{
80007dbc:	eb cd 40 80 	pushm	r7,lr
80007dc0:	1a 97       	mov	r7,sp
80007dc2:	20 8d       	sub	sp,32
	const gpio_map_t PCA9952_TWI_GPIO_MAP = {
		{PCA9952_TWI_SCL_PIN, PCA9952_TWI_SCL_FUNCTION},
		{PCA9952_TWI_SDA_PIN, PCA9952_TWI_SDA_FUNCTION}
	};
80007dc4:	49 a9       	lddpc	r9,80007e2c <twi_init+0x70>
80007dc6:	ee c8 00 10 	sub	r8,r7,16
80007dca:	20 08       	sub	r8,0
80007dcc:	20 09       	sub	r9,0
80007dce:	72 0a       	ld.w	r10,r9[0x0]
80007dd0:	91 0a       	st.w	r8[0x0],r10
80007dd2:	72 1a       	ld.w	r10,r9[0x4]
80007dd4:	91 1a       	st.w	r8[0x4],r10
80007dd6:	72 2a       	ld.w	r10,r9[0x8]
80007dd8:	91 2a       	st.w	r8[0x8],r10
80007dda:	72 39       	ld.w	r9,r9[0xc]
80007ddc:	91 39       	st.w	r8[0xc],r9
	twi_options_t PCA9952_TWI_OPTIONS = { //7apr15 make this *not* a const so we can change it and rerun twi_master_init() if necessary
		.pba_hz = FPBA_HZ,
		.speed = PCA9952_TWI_MASTER_SPEED,
		.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS, //7apr15
		.smbus        = false,
	};
80007dde:	49 59       	lddpc	r9,80007e30 <twi_init+0x74>
80007de0:	ee c8 00 20 	sub	r8,r7,32
80007de4:	20 08       	sub	r8,0
80007de6:	20 09       	sub	r9,0
80007de8:	72 0a       	ld.w	r10,r9[0x0]
80007dea:	91 0a       	st.w	r8[0x0],r10
80007dec:	72 1a       	ld.w	r10,r9[0x4]
80007dee:	91 1a       	st.w	r8[0x4],r10
80007df0:	72 2a       	ld.w	r10,r9[0x8]
80007df2:	91 2a       	st.w	r8[0x8],r10
80007df4:	72 39       	ld.w	r9,r9[0xc]
80007df6:	91 39       	st.w	r8[0xc],r9

	// Assign I/Os to TWI.
	gpio_enable_module(PCA9952_TWI_GPIO_MAP,
80007df8:	ee c8 00 10 	sub	r8,r7,16
80007dfc:	30 2b       	mov	r11,2
80007dfe:	10 9c       	mov	r12,r8
80007e00:	f0 1f 00 0d 	mcall	80007e34 <twi_init+0x78>
	sizeof(PCA9952_TWI_GPIO_MAP) / sizeof(PCA9952_TWI_GPIO_MAP[0]));
	// Initialize as master.
	twi_master_init(PCA9952_TWI, &PCA9952_TWI_OPTIONS);
80007e04:	ee c8 00 20 	sub	r8,r7,32
80007e08:	10 9b       	mov	r11,r8
80007e0a:	fe 7c 38 00 	mov	r12,-51200
80007e0e:	f0 1f 00 0b 	mcall	80007e38 <twi_init+0x7c>
	
	
	PCA9952_TWI_OPTIONS.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
80007e12:	36 18       	mov	r8,97
80007e14:	ef 48 ff e8 	st.w	r7[-24],r8
	// Initialize as master.
	twi_master_init(PCA9952_TWI, &PCA9952_TWI_OPTIONS);
80007e18:	ee c8 00 20 	sub	r8,r7,32
80007e1c:	10 9b       	mov	r11,r8
80007e1e:	fe 7c 38 00 	mov	r12,-51200
80007e22:	f0 1f 00 06 	mcall	80007e38 <twi_init+0x7c>
	
	
}
80007e26:	2f 8d       	sub	sp,-32
80007e28:	e3 cd 80 80 	ldm	sp++,r7,pc
80007e2c:	80 01       	ld.sh	r1,r0[0x0]
80007e2e:	16 00       	add	r0,r11
80007e30:	80 01       	ld.sh	r1,r0[0x0]
80007e32:	16 10       	sub	r0,r11
80007e34:	80 00       	ld.sh	r0,r0[0x0]
80007e36:	45 3c       	lddsp	r12,sp[0x14c]
80007e38:	80 00       	ld.sh	r0,r0[0x0]
80007e3a:	50 00       	stdsp	sp[0x0],r0

80007e3c <calc_sanitize_time>:
	STATE_SHUTDOWN_PROCESSES
};

unsigned char calc_sanitize_time(unsigned char shelfIdx);
unsigned char calc_sanitize_time(unsigned char shelfIdx)
{
80007e3c:	eb cd 40 80 	pushm	r7,lr
80007e40:	1a 97       	mov	r7,sp
80007e42:	20 3d       	sub	sp,12
80007e44:	18 98       	mov	r8,r12
80007e46:	ef 68 ff f4 	st.b	r7[-12],r8
	unsigned char uSideMinutes, lSideMinutes, minutes, boardIdx, sideIdx;
	
	boardIdx = shelf[shelfIdx].tLedIdx;							//top board in the shelf
80007e4a:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80007e4e:	4a da       	lddpc	r10,80007f00 <calc_sanitize_time+0xc4>
80007e50:	12 98       	mov	r8,r9
80007e52:	a3 68       	lsl	r8,0x2
80007e54:	12 08       	add	r8,r9
80007e56:	f4 08 00 08 	add	r8,r10,r8
80007e5a:	2f f8       	sub	r8,-1
80007e5c:	11 88       	ld.ub	r8,r8[0x0]
80007e5e:	ef 68 ff fe 	st.b	r7[-2],r8
	sideIdx = ledBrd[boardIdx].lSideIdx;						//lower side of the top board
80007e62:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80007e66:	4a 8a       	lddpc	r10,80007f04 <calc_sanitize_time+0xc8>
80007e68:	12 98       	mov	r8,r9
80007e6a:	a3 78       	lsl	r8,0x3
80007e6c:	12 18       	sub	r8,r9
80007e6e:	a1 78       	lsl	r8,0x1
80007e70:	f4 08 00 08 	add	r8,r10,r8
80007e74:	2f 58       	sub	r8,-11
80007e76:	11 88       	ld.ub	r8,r8[0x0]
80007e78:	ef 68 ff ff 	st.b	r7[-1],r8
	lSideMinutes = ledBrdSide[sideIdx].sanitizeMinutes;
80007e7c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80007e80:	4a 2a       	lddpc	r10,80007f08 <calc_sanitize_time+0xcc>
80007e82:	12 98       	mov	r8,r9
80007e84:	a3 68       	lsl	r8,0x2
80007e86:	12 08       	add	r8,r9
80007e88:	f4 08 00 08 	add	r8,r10,r8
80007e8c:	11 88       	ld.ub	r8,r8[0x0]
80007e8e:	ef 68 ff fc 	st.b	r7[-4],r8
	

	boardIdx = shelf[shelfIdx].bLedIdx;							//bottom board in the shelf					
80007e92:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80007e96:	49 ba       	lddpc	r10,80007f00 <calc_sanitize_time+0xc4>
80007e98:	12 98       	mov	r8,r9
80007e9a:	a3 68       	lsl	r8,0x2
80007e9c:	12 08       	add	r8,r9
80007e9e:	f4 08 00 08 	add	r8,r10,r8
80007ea2:	2f e8       	sub	r8,-2
80007ea4:	11 88       	ld.ub	r8,r8[0x0]
80007ea6:	ef 68 ff fe 	st.b	r7[-2],r8
	sideIdx = ledBrd[boardIdx].uSideIdx;						//upper side of the bottom board
80007eaa:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80007eae:	49 6a       	lddpc	r10,80007f04 <calc_sanitize_time+0xc8>
80007eb0:	12 98       	mov	r8,r9
80007eb2:	a3 78       	lsl	r8,0x3
80007eb4:	12 18       	sub	r8,r9
80007eb6:	a1 78       	lsl	r8,0x1
80007eb8:	f4 08 00 08 	add	r8,r10,r8
80007ebc:	2f 68       	sub	r8,-10
80007ebe:	11 88       	ld.ub	r8,r8[0x0]
80007ec0:	ef 68 ff ff 	st.b	r7[-1],r8
	uSideMinutes = ledBrdSide[sideIdx].sanitizeMinutes;
80007ec4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80007ec8:	49 0a       	lddpc	r10,80007f08 <calc_sanitize_time+0xcc>
80007eca:	12 98       	mov	r8,r9
80007ecc:	a3 68       	lsl	r8,0x2
80007ece:	12 08       	add	r8,r9
80007ed0:	f4 08 00 08 	add	r8,r10,r8
80007ed4:	11 88       	ld.ub	r8,r8[0x0]
80007ed6:	ef 68 ff fb 	st.b	r7[-5],r8

	minutes = (uSideMinutes >= lSideMinutes) ? uSideMinutes : lSideMinutes; //choose the sanitize time for the more worn-out leds
80007eda:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80007ede:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80007ee2:	ef 3a ff fb 	ld.ub	r10,r7[-5]
80007ee6:	f0 0a 18 00 	cp.b	r10,r8
80007eea:	f2 08 17 20 	movhs	r8,r9
80007eee:	ef 68 ff fd 	st.b	r7[-3],r8
	
	return (minutes);
80007ef2:	ef 38 ff fd 	ld.ub	r8,r7[-3]
	
}
80007ef6:	10 9c       	mov	r12,r8
80007ef8:	2f dd       	sub	sp,-12
80007efa:	e3 cd 80 80 	ldm	sp++,r7,pc
80007efe:	00 00       	add	r0,r0
80007f00:	00 00       	add	r0,r0
80007f02:	0b 84       	ld.ub	r4,r5[0x0]
80007f04:	00 00       	add	r0,r0
80007f06:	0b 3e       	ld.ub	lr,r5++
80007f08:	00 00       	add	r0,r0
80007f0a:	0c 54       	eor	r4,r6

80007f0c <door_latch_open_kill_all_shelves>:


void door_latch_open_kill_all_shelves(void);
void door_latch_open_kill_all_shelves(void)
{
80007f0c:	eb cd 40 80 	pushm	r7,lr
80007f10:	1a 97       	mov	r7,sp
	led_shelf(0, LED_OFF);
80007f12:	30 0b       	mov	r11,0
80007f14:	30 0c       	mov	r12,0
80007f16:	f0 1f 00 0a 	mcall	80007f3c <door_latch_open_kill_all_shelves+0x30>
	led_shelf(1, LED_OFF);
80007f1a:	30 0b       	mov	r11,0
80007f1c:	30 1c       	mov	r12,1
80007f1e:	f0 1f 00 08 	mcall	80007f3c <door_latch_open_kill_all_shelves+0x30>
	led_shelf(2, LED_OFF);
80007f22:	30 0b       	mov	r11,0
80007f24:	30 2c       	mov	r12,2
80007f26:	f0 1f 00 06 	mcall	80007f3c <door_latch_open_kill_all_shelves+0x30>
	led_shelf(3, LED_OFF);
80007f2a:	30 0b       	mov	r11,0
80007f2c:	30 3c       	mov	r12,3
80007f2e:	f0 1f 00 04 	mcall	80007f3c <door_latch_open_kill_all_shelves+0x30>
	
	print_ecdbg("Door latch opened, kill all shelves for safety.\r\n");
80007f32:	48 4c       	lddpc	r12,80007f40 <door_latch_open_kill_all_shelves+0x34>
80007f34:	f0 1f 00 04 	mcall	80007f44 <door_latch_open_kill_all_shelves+0x38>
}
80007f38:	e3 cd 80 80 	ldm	sp++,r7,pc
80007f3c:	80 00       	ld.sh	r0,r0[0x0]
80007f3e:	62 f8       	ld.w	r8,r1[0x3c]
80007f40:	80 00       	ld.sh	r0,r0[0x0]
80007f42:	66 30       	ld.w	r0,r3[0xc]
80007f44:	80 00       	ld.sh	r0,r0[0x0]
80007f46:	33 38       	mov	r8,51

80007f48 <usage_idx>:

unsigned char usage_idx(unsigned char * idPtr, unsigned char top_botn);
unsigned char usage_idx(unsigned char * idPtr, unsigned char top_botn)

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
{
80007f48:	eb cd 40 80 	pushm	r7,lr
80007f4c:	1a 97       	mov	r7,sp
80007f4e:	20 4d       	sub	sp,16
80007f50:	ef 4c ff f4 	st.w	r7[-12],r12
80007f54:	16 98       	mov	r8,r11
80007f56:	ef 68 ff f0 	st.b	r7[-16],r8
	unsigned char tmpBoardId[6];
	
	for (unsigned char i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80007f5a:	30 08       	mov	r8,0
80007f5c:	ef 68 ff ff 	st.b	r7[-1],r8
80007f60:	c8 d8       	rjmp	8000807a <usage_idx+0x132>
		} //if slotFilled (don't check against slots that haven't been assigned
	} //for each slot in usageShdw[sel]
	
#else

		if (ush.u[i].slotFilled)
80007f62:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80007f66:	4c c8       	lddpc	r8,80008094 <usage_idx+0x14c>
80007f68:	a1 79       	lsl	r9,0x1
80007f6a:	2f f9       	sub	r9,-1
80007f6c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80007f70:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80007f74:	5c 58       	castu.b	r8
80007f76:	e0 80 00 7d 	breq	80008070 <usage_idx+0x128>
		{
			tmpBoardId[0] = *(idPtr+0);
80007f7a:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007f7e:	11 88       	ld.ub	r8,r8[0x0]
80007f80:	ef 68 ff f8 	st.b	r7[-8],r8
			tmpBoardId[1] = *(idPtr+1);
80007f84:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007f88:	2f f8       	sub	r8,-1
80007f8a:	11 88       	ld.ub	r8,r8[0x0]
80007f8c:	ef 68 ff f9 	st.b	r7[-7],r8
			tmpBoardId[2] = *(idPtr+2);
80007f90:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007f94:	2f e8       	sub	r8,-2
80007f96:	11 88       	ld.ub	r8,r8[0x0]
80007f98:	ef 68 ff fa 	st.b	r7[-6],r8
			tmpBoardId[3] = *(idPtr+3);
80007f9c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007fa0:	2f d8       	sub	r8,-3
80007fa2:	11 88       	ld.ub	r8,r8[0x0]
80007fa4:	ef 68 ff fb 	st.b	r7[-5],r8
			tmpBoardId[4] = *(idPtr+4);
80007fa8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007fac:	2f c8       	sub	r8,-4
80007fae:	11 88       	ld.ub	r8,r8[0x0]
80007fb0:	ef 68 ff fc 	st.b	r7[-4],r8
			tmpBoardId[5] = *(idPtr+5);
80007fb4:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007fb8:	2f b8       	sub	r8,-5
80007fba:	11 88       	ld.ub	r8,r8[0x0]
80007fbc:	ef 68 ff fd 	st.b	r7[-3],r8
			
			
			if (tmpBoardId[0] == ush.u[i].id[0]) {
80007fc0:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80007fc4:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80007fc8:	4b 38       	lddpc	r8,80008094 <usage_idx+0x14c>
80007fca:	f0 0a 07 38 	ld.ub	r8,r8[r10<<0x3]
80007fce:	f0 09 18 00 	cp.b	r9,r8
80007fd2:	c4 f1       	brne	80008070 <usage_idx+0x128>
				if (tmpBoardId[1] == ush.u[i].id[1]) {
80007fd4:	ef 39 ff f9 	ld.ub	r9,r7[-7]
80007fd8:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80007fdc:	4a ea       	lddpc	r10,80008094 <usage_idx+0x14c>
80007fde:	a3 78       	lsl	r8,0x3
80007fe0:	f4 08 00 08 	add	r8,r10,r8
80007fe4:	11 98       	ld.ub	r8,r8[0x1]
80007fe6:	f0 09 18 00 	cp.b	r9,r8
80007fea:	c4 31       	brne	80008070 <usage_idx+0x128>
					if (tmpBoardId[2] == ush.u[i].id[2]) {
80007fec:	ef 39 ff fa 	ld.ub	r9,r7[-6]
80007ff0:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80007ff4:	4a 88       	lddpc	r8,80008094 <usage_idx+0x14c>
80007ff6:	a3 6a       	lsl	r10,0x2
80007ff8:	2f fa       	sub	r10,-1
80007ffa:	f0 0a 07 18 	ld.ub	r8,r8[r10<<0x1]
80007ffe:	f0 09 18 00 	cp.b	r9,r8
80008002:	c3 71       	brne	80008070 <usage_idx+0x128>
						if (tmpBoardId[3] == ush.u[i].id[3]) {
80008004:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80008008:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000800c:	4a 2a       	lddpc	r10,80008094 <usage_idx+0x14c>
8000800e:	a3 78       	lsl	r8,0x3
80008010:	f4 08 00 08 	add	r8,r10,r8
80008014:	11 b8       	ld.ub	r8,r8[0x3]
80008016:	f0 09 18 00 	cp.b	r9,r8
8000801a:	c2 b1       	brne	80008070 <usage_idx+0x128>
							if (tmpBoardId[4] == ush.u[i].id[4]) {
8000801c:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80008020:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80008024:	49 c8       	lddpc	r8,80008094 <usage_idx+0x14c>
80008026:	a1 7a       	lsl	r10,0x1
80008028:	2f fa       	sub	r10,-1
8000802a:	f0 0a 07 28 	ld.ub	r8,r8[r10<<0x2]
8000802e:	f0 09 18 00 	cp.b	r9,r8
80008032:	c1 f1       	brne	80008070 <usage_idx+0x128>
								if (tmpBoardId[5] == ush.u[i].id[5]) {
80008034:	ef 39 ff fd 	ld.ub	r9,r7[-3]
80008038:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000803c:	49 6a       	lddpc	r10,80008094 <usage_idx+0x14c>
8000803e:	a3 78       	lsl	r8,0x3
80008040:	f4 08 00 08 	add	r8,r10,r8
80008044:	11 d8       	ld.ub	r8,r8[0x5]
80008046:	f0 09 18 00 	cp.b	r9,r8
8000804a:	c1 31       	brne	80008070 <usage_idx+0x128>
									if (top_botn == ush.u[i].top_botn)
8000804c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008050:	49 18       	lddpc	r8,80008094 <usage_idx+0x14c>
80008052:	a1 79       	lsl	r9,0x1
80008054:	2f f9       	sub	r9,-1
80008056:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000805a:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
8000805e:	5c 58       	castu.b	r8
80008060:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80008064:	f0 09 18 00 	cp.b	r9,r8
80008068:	c0 41       	brne	80008070 <usage_idx+0x128>
									{
										return (i); //found a match!
8000806a:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000806e:	c0 f8       	rjmp	8000808c <usage_idx+0x144>

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
{
	unsigned char tmpBoardId[6];
	
	for (unsigned char i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008070:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008074:	2f f8       	sub	r8,-1
80008076:	ef 68 ff ff 	st.b	r7[-1],r8
8000807a:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000807e:	35 f8       	mov	r8,95
80008080:	f0 09 18 00 	cp.b	r9,r8
80008084:	fe 98 ff 6f 	brls	80007f62 <usage_idx+0x1a>
		} //if slotFilled (don't check against slots that haven't been assigned
	} //for each slot in ush
	
#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
	
	return NO_LED_BOARD_PRESENT; //no match found
80008088:	e0 68 00 ff 	mov	r8,255
}
8000808c:	10 9c       	mov	r12,r8
8000808e:	2f cd       	sub	sp,-16
80008090:	e3 cd 80 80 	ldm	sp++,r7,pc
80008094:	00 00       	add	r0,r0
80008096:	08 2c       	rsub	r12,r4

80008098 <load_usage_indeces>:
	}
}
#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED

void load_usage_indeces(void)
{
80008098:	eb cd 40 c0 	pushm	r6-r7,lr
8000809c:	1a 97       	mov	r7,sp
8000809e:	20 2d       	sub	sp,8
	unsigned char top_botn, brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
800080a0:	30 08       	mov	r8,0
800080a2:	ef 48 ff fc 	st.w	r7[-4],r8
800080a6:	c4 78       	rjmp	80008134 <load_usage_indeces+0x9c>
	{
		brdIdx = ledBrdSide[i].boardIdx;
800080a8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800080ac:	4a 6a       	lddpc	r10,80008144 <load_usage_indeces+0xac>
800080ae:	12 98       	mov	r8,r9
800080b0:	a3 68       	lsl	r8,0x2
800080b2:	12 08       	add	r8,r9
800080b4:	f4 08 00 08 	add	r8,r10,r8
800080b8:	2f c8       	sub	r8,-4
800080ba:	11 88       	ld.ub	r8,r8[0x0]
800080bc:	ef 68 ff fb 	st.b	r7[-5],r8
		
		if (ledBrd[brdIdx].present)
800080c0:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800080c4:	4a 1a       	lddpc	r10,80008148 <load_usage_indeces+0xb0>
800080c6:	12 98       	mov	r8,r9
800080c8:	a3 78       	lsl	r8,0x3
800080ca:	12 18       	sub	r8,r9
800080cc:	a1 78       	lsl	r8,0x1
800080ce:	f4 08 00 08 	add	r8,r10,r8
800080d2:	2f 88       	sub	r8,-8
800080d4:	11 88       	ld.ub	r8,r8[0x0]
800080d6:	58 08       	cp.w	r8,0
800080d8:	c2 30       	breq	8000811e <load_usage_indeces+0x86>
		{
			top_botn = i%2;
800080da:	ee f9 ff fc 	ld.w	r9,r7[-4]
800080de:	f2 08 14 1f 	asr	r8,r9,0x1f
800080e2:	bf 98       	lsr	r8,0x1f
800080e4:	10 09       	add	r9,r8
800080e6:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800080ea:	f2 08 01 08 	sub	r8,r9,r8
800080ee:	ef 68 ff fa 	st.b	r7[-6],r8
			
			usageIdx[i] = usage_idx(&ledBrd[brdIdx].id[0], top_botn); //TODO: should change this nomenclature to upper/lower, we are talking about board sides here, not which board in the shelf, be consistent
800080f2:	ee f6 ff fc 	ld.w	r6,r7[-4]
800080f6:	ef 3a ff fa 	ld.ub	r10,r7[-6]
800080fa:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800080fe:	12 98       	mov	r8,r9
80008100:	a3 78       	lsl	r8,0x3
80008102:	12 18       	sub	r8,r9
80008104:	a1 78       	lsl	r8,0x1
80008106:	49 19       	lddpc	r9,80008148 <load_usage_indeces+0xb0>
80008108:	12 08       	add	r8,r9
8000810a:	2f f8       	sub	r8,-1
8000810c:	14 9b       	mov	r11,r10
8000810e:	10 9c       	mov	r12,r8
80008110:	f0 1f 00 0f 	mcall	8000814c <load_usage_indeces+0xb4>
80008114:	18 98       	mov	r8,r12
80008116:	48 f9       	lddpc	r9,80008150 <load_usage_indeces+0xb8>
80008118:	f2 06 0b 08 	st.b	r9[r6],r8
8000811c:	c0 78       	rjmp	8000812a <load_usage_indeces+0x92>
		}
		else
		{
			usageIdx[i] = NO_LED_BOARD_PRESENT;
8000811e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80008122:	48 ca       	lddpc	r10,80008150 <load_usage_indeces+0xb8>
80008124:	3f f8       	mov	r8,-1
80008126:	f4 09 0b 08 	st.b	r10[r9],r8

void load_usage_indeces(void)
{
	unsigned char top_botn, brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
8000812a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000812e:	2f f8       	sub	r8,-1
80008130:	ef 48 ff fc 	st.w	r7[-4],r8
80008134:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008138:	58 78       	cp.w	r8,7
8000813a:	fe 9a ff b7 	brle	800080a8 <load_usage_indeces+0x10>
		else
		{
			usageIdx[i] = NO_LED_BOARD_PRESENT;
		}
	}
}
8000813e:	2f ed       	sub	sp,-8
80008140:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80008144:	00 00       	add	r0,r0
80008146:	0c 54       	eor	r4,r6
80008148:	00 00       	add	r0,r0
8000814a:	0b 3e       	ld.ub	lr,r5++
8000814c:	80 00       	ld.sh	r0,r0[0x0]
8000814e:	7f 48       	ld.w	r8,pc[0x50]
80008150:	00 00       	add	r0,r0
80008152:	0c 18       	sub	r8,r6

80008154 <test_flash>:
	return SUCCESS;
}

#else
unsigned char test_flash(unsigned char sel)
{
80008154:	eb cd 40 80 	pushm	r7,lr
80008158:	1a 97       	mov	r7,sp
8000815a:	20 8d       	sub	sp,32
8000815c:	18 98       	mov	r8,r12
8000815e:	ef 68 ff e0 	st.b	r7[-32],r8
	volatile void* memPtr;
	unsigned char pattern[4] = {0xFF, 0x00, 0xAA, 0x55}, ubyte;
80008162:	4c 08       	lddpc	r8,80008260 <test_flash+0x10c>
80008164:	70 08       	ld.w	r8,r8[0x0]
80008166:	ef 48 ff e4 	st.w	r7[-28],r8
	unsigned char *ubPtr;
	unsigned long memSize;
	
	switch(sel)
8000816a:	ef 38 ff e0 	ld.ub	r8,r7[-32]
8000816e:	58 18       	cp.w	r8,1
80008170:	c1 30       	breq	80008196 <test_flash+0x42>
80008172:	e0 89 00 05 	brgt	8000817c <test_flash+0x28>
80008176:	58 08       	cp.w	r8,0
80008178:	c0 70       	breq	80008186 <test_flash+0x32>
8000817a:	c2 58       	rjmp	800081c4 <test_flash+0x70>
8000817c:	58 28       	cp.w	r8,2
8000817e:	c1 40       	breq	800081a6 <test_flash+0x52>
80008180:	58 38       	cp.w	r8,3
80008182:	c1 a0       	breq	800081b6 <test_flash+0x62>
80008184:	c2 08       	rjmp	800081c4 <test_flash+0x70>
	{
		case 0:
			memPtr = &sanitationMinutesFlash;
80008186:	4b 88       	lddpc	r8,80008264 <test_flash+0x110>
80008188:	ef 48 ff e8 	st.w	r7[-24],r8
			memSize = NUM_SAN_MIN_BUFS_SECTORS * 128;
8000818c:	e0 68 01 00 	mov	r8,256
80008190:	ef 48 ff f4 	st.w	r7[-12],r8
			break;
80008194:	c1 88       	rjmp	800081c4 <test_flash+0x70>
		case 1:
			memPtr = &sanitationCyclesFlash;
80008196:	4b 58       	lddpc	r8,80008268 <test_flash+0x114>
80008198:	ef 48 ff e8 	st.w	r7[-24],r8
			memSize = NUM_SAN_CYCLE_BUFS_SECTORS * 128;
8000819c:	e0 68 01 00 	mov	r8,256
800081a0:	ef 48 ff f4 	st.w	r7[-12],r8
			break;
800081a4:	c1 08       	rjmp	800081c4 <test_flash+0x70>
		case 2:
			memPtr = &usageSerialIdAndUsageHoursFlash;
800081a6:	4b 28       	lddpc	r8,8000826c <test_flash+0x118>
800081a8:	ef 48 ff e8 	st.w	r7[-24],r8
			memSize = NUM_USAGE_HOURS_BUFS_SECTORS * 128;
800081ac:	e0 68 06 00 	mov	r8,1536
800081b0:	ef 48 ff f4 	st.w	r7[-12],r8
			break;
800081b4:	c0 88       	rjmp	800081c4 <test_flash+0x70>
		case 3:
			memPtr = &usageMinutesFlash;
800081b6:	4a f8       	lddpc	r8,80008270 <test_flash+0x11c>
800081b8:	ef 48 ff e8 	st.w	r7[-24],r8
			memSize = NUM_USAGE_MINS_BUFS_SECTORS * 128;
800081bc:	e0 68 3a 00 	mov	r8,14848
800081c0:	ef 48 ff f4 	st.w	r7[-12],r8
			break;
	}

	for (unsigned char i=0; i<4; i++) //4 patterns to test
800081c4:	30 08       	mov	r8,0
800081c6:	ef 68 ff fb 	st.b	r7[-5],r8
800081ca:	c3 e8       	rjmp	80008246 <test_flash+0xf2>
	{
		flashc_memset(memPtr, pattern[i], 8, memSize, true);
800081cc:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800081d0:	ee 08 00 08 	add	r8,r7,r8
800081d4:	f1 38 ff e4 	ld.ub	r8,r8[-28]
800081d8:	30 19       	mov	r9,1
800081da:	ee fa ff f4 	ld.w	r10,r7[-12]
800081de:	10 9b       	mov	r11,r8
800081e0:	ee fc ff e8 	ld.w	r12,r7[-24]
800081e4:	f0 1f 00 24 	mcall	80008274 <test_flash+0x120>
		
		ubPtr = (unsigned char*) memPtr;
800081e8:	ee f8 ff e8 	ld.w	r8,r7[-24]
800081ec:	ef 48 ff f0 	st.w	r7[-16],r8
		for (unsigned long j=0; j<memSize; j++)
800081f0:	30 08       	mov	r8,0
800081f2:	ef 48 ff fc 	st.w	r7[-4],r8
800081f6:	c1 d8       	rjmp	80008230 <test_flash+0xdc>
		{
			ubyte = (*ubPtr);
800081f8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800081fc:	11 88       	ld.ub	r8,r8[0x0]
800081fe:	ef 68 ff ef 	st.b	r7[-17],r8
			if (ubyte != pattern[i])
80008202:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80008206:	ee 08 00 08 	add	r8,r7,r8
8000820a:	f1 38 ff e4 	ld.ub	r8,r8[-28]
8000820e:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80008212:	f0 09 18 00 	cp.b	r9,r8
80008216:	c0 30       	breq	8000821c <test_flash+0xc8>
			{
				return ERROR;
80008218:	30 18       	mov	r8,1
8000821a:	c1 e8       	rjmp	80008256 <test_flash+0x102>
			}
			ubPtr++;
8000821c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80008220:	2f f8       	sub	r8,-1
80008222:	ef 48 ff f0 	st.w	r7[-16],r8
	for (unsigned char i=0; i<4; i++) //4 patterns to test
	{
		flashc_memset(memPtr, pattern[i], 8, memSize, true);
		
		ubPtr = (unsigned char*) memPtr;
		for (unsigned long j=0; j<memSize; j++)
80008226:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000822a:	2f f8       	sub	r8,-1
8000822c:	ef 48 ff fc 	st.w	r7[-4],r8
80008230:	ee f9 ff fc 	ld.w	r9,r7[-4]
80008234:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008238:	10 39       	cp.w	r9,r8
8000823a:	cd f3       	brcs	800081f8 <test_flash+0xa4>
			memPtr = &usageMinutesFlash;
			memSize = NUM_USAGE_MINS_BUFS_SECTORS * 128;
			break;
	}

	for (unsigned char i=0; i<4; i++) //4 patterns to test
8000823c:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80008240:	2f f8       	sub	r8,-1
80008242:	ef 68 ff fb 	st.b	r7[-5],r8
80008246:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000824a:	30 38       	mov	r8,3
8000824c:	f0 09 18 00 	cp.b	r9,r8
80008250:	fe 98 ff be 	brls	800081cc <test_flash+0x78>
			}
			ubPtr++;
		}
	}
	
	return SUCCESS;
80008254:	30 08       	mov	r8,0
}
80008256:	10 9c       	mov	r12,r8
80008258:	2f 8d       	sub	sp,-32
8000825a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000825e:	00 00       	add	r0,r0
80008260:	80 01       	ld.sh	r1,r0[0x0]
80008262:	15 fc       	ld.ub	r12,r10[0x7]
80008264:	80 07       	ld.sh	r7,r0[0x0]
80008266:	ff 00 80 07 	ld.sh	r0,pc[-32761]
8000826a:	fe 00       	*unknown*
8000826c:	80 07       	ld.sh	r7,r0[0x0]
8000826e:	f8 00       	*unknown*
80008270:	80 07       	ld.sh	r7,r0[0x0]
80008272:	be 00       	st.h	pc[0x0],r0
80008274:	80 00       	ld.sh	r0,r0[0x0]
80008276:	3e 64       	mov	r4,-26

80008278 <calc_region_checksum>:

#ifndef SERIAL_ID_AND_ALL_USAGE_COMBINED

unsigned char calc_region_checksum(unsigned char sel);
unsigned char calc_region_checksum(unsigned char sel)
{
80008278:	eb cd 40 80 	pushm	r7,lr
8000827c:	1a 97       	mov	r7,sp
8000827e:	20 4d       	sub	sp,16
80008280:	18 98       	mov	r8,r12
80008282:	ef 68 ff f0 	st.b	r7[-16],r8
	unsigned char csum;

	switch(sel)
80008286:	ef 38 ff f0 	ld.ub	r8,r7[-16]
8000828a:	58 18       	cp.w	r8,1
8000828c:	c1 50       	breq	800082b6 <calc_region_checksum+0x3e>
8000828e:	e0 89 00 05 	brgt	80008298 <calc_region_checksum+0x20>
80008292:	58 08       	cp.w	r8,0
80008294:	c0 80       	breq	800082a4 <calc_region_checksum+0x2c>
80008296:	ce 38       	rjmp	8000845c <calc_region_checksum+0x1e4>
80008298:	58 28       	cp.w	r8,2
8000829a:	c1 a0       	breq	800082ce <calc_region_checksum+0x56>
8000829c:	58 38       	cp.w	r8,3
8000829e:	e0 80 00 bd 	breq	80008418 <calc_region_checksum+0x1a0>
800082a2:	cd d8       	rjmp	8000845c <calc_region_checksum+0x1e4>
	{
		case 0: //san minutes
			csum = ((sanm.mins ^ 0xFF) & 0xFF);
800082a4:	4f 18       	lddpc	r8,80008468 <calc_region_checksum+0x1f0>
800082a6:	70 08       	ld.w	r8,r8[0x0]
800082a8:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
800082ac:	5c 58       	castu.b	r8
800082ae:	5c d8       	com	r8
800082b0:	ef 68 ff f7 	st.b	r7[-9],r8
			break;
800082b4:	cd 48       	rjmp	8000845c <calc_region_checksum+0x1e4>
		case 1: //san cycles
			csum = ((sanc.cycles ^ 0xFF) & 0x1F);
800082b6:	4e e8       	lddpc	r8,8000846c <calc_region_checksum+0x1f4>
800082b8:	70 08       	ld.w	r8,r8[0x0]
800082ba:	f1 d8 c1 b3 	bfextu	r8,r8,0xd,0x13
800082be:	5c 58       	castu.b	r8
800082c0:	5c d8       	com	r8
800082c2:	5c 58       	castu.b	r8
800082c4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800082c8:	ef 68 ff f7 	st.b	r7[-9],r8
			break;
800082cc:	cc 88       	rjmp	8000845c <calc_region_checksum+0x1e4>
		case 2: //usage hours
			csum = 0;
800082ce:	30 08       	mov	r8,0
800082d0:	ef 68 ff f7 	st.b	r7[-9],r8
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
800082d4:	30 08       	mov	r8,0
800082d6:	ef 48 ff f8 	st.w	r7[-8],r8
800082da:	c9 38       	rjmp	80008400 <calc_region_checksum+0x188>
			{
				csum += ush.u[i].hours;
800082dc:	ee f9 ff f8 	ld.w	r9,r7[-8]
800082e0:	4e 48       	lddpc	r8,80008470 <calc_region_checksum+0x1f8>
800082e2:	a1 79       	lsl	r9,0x1
800082e4:	2f f9       	sub	r9,-1
800082e6:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800082ea:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
800082ee:	5c 88       	casts.h	r8
800082f0:	5c 58       	castu.b	r8
800082f2:	ef 39 ff f7 	ld.ub	r9,r7[-9]
800082f6:	f2 08 00 08 	add	r8,r9,r8
800082fa:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[0];
800082fe:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008302:	4d c8       	lddpc	r8,80008470 <calc_region_checksum+0x1f8>
80008304:	f0 09 07 38 	ld.ub	r8,r8[r9<<0x3]
80008308:	ef 39 ff f7 	ld.ub	r9,r7[-9]
8000830c:	f2 08 00 08 	add	r8,r9,r8
80008310:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[1];
80008314:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008318:	4d 69       	lddpc	r9,80008470 <calc_region_checksum+0x1f8>
8000831a:	a3 78       	lsl	r8,0x3
8000831c:	f2 08 00 08 	add	r8,r9,r8
80008320:	11 98       	ld.ub	r8,r8[0x1]
80008322:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80008326:	f2 08 00 08 	add	r8,r9,r8
8000832a:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[2];
8000832e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008332:	4d 08       	lddpc	r8,80008470 <calc_region_checksum+0x1f8>
80008334:	a3 69       	lsl	r9,0x2
80008336:	2f f9       	sub	r9,-1
80008338:	f0 09 07 18 	ld.ub	r8,r8[r9<<0x1]
8000833c:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80008340:	f2 08 00 08 	add	r8,r9,r8
80008344:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[3];
80008348:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000834c:	4c 99       	lddpc	r9,80008470 <calc_region_checksum+0x1f8>
8000834e:	a3 78       	lsl	r8,0x3
80008350:	f2 08 00 08 	add	r8,r9,r8
80008354:	11 b8       	ld.ub	r8,r8[0x3]
80008356:	ef 39 ff f7 	ld.ub	r9,r7[-9]
8000835a:	f2 08 00 08 	add	r8,r9,r8
8000835e:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[4];
80008362:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008366:	4c 38       	lddpc	r8,80008470 <calc_region_checksum+0x1f8>
80008368:	a1 79       	lsl	r9,0x1
8000836a:	2f f9       	sub	r9,-1
8000836c:	f0 09 07 28 	ld.ub	r8,r8[r9<<0x2]
80008370:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80008374:	f2 08 00 08 	add	r8,r9,r8
80008378:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[5];
8000837c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008380:	4b c9       	lddpc	r9,80008470 <calc_region_checksum+0x1f8>
80008382:	a3 78       	lsl	r8,0x3
80008384:	f2 08 00 08 	add	r8,r9,r8
80008388:	11 d8       	ld.ub	r8,r8[0x5]
8000838a:	ef 39 ff f7 	ld.ub	r9,r7[-9]
8000838e:	f2 08 00 08 	add	r8,r9,r8
80008392:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].maxUsageReached;
80008396:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000839a:	4b 68       	lddpc	r8,80008470 <calc_region_checksum+0x1f8>
8000839c:	a1 79       	lsl	r9,0x1
8000839e:	2f f9       	sub	r9,-1
800083a0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800083a4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800083a8:	5c 58       	castu.b	r8
800083aa:	ef 39 ff f7 	ld.ub	r9,r7[-9]
800083ae:	f2 08 00 08 	add	r8,r9,r8
800083b2:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].slotFilled;
800083b6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800083ba:	4a e8       	lddpc	r8,80008470 <calc_region_checksum+0x1f8>
800083bc:	a1 79       	lsl	r9,0x1
800083be:	2f f9       	sub	r9,-1
800083c0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800083c4:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800083c8:	5c 58       	castu.b	r8
800083ca:	ef 39 ff f7 	ld.ub	r9,r7[-9]
800083ce:	f2 08 00 08 	add	r8,r9,r8
800083d2:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].top_botn;
800083d6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800083da:	4a 68       	lddpc	r8,80008470 <calc_region_checksum+0x1f8>
800083dc:	a1 79       	lsl	r9,0x1
800083de:	2f f9       	sub	r9,-1
800083e0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800083e4:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800083e8:	5c 58       	castu.b	r8
800083ea:	ef 39 ff f7 	ld.ub	r9,r7[-9]
800083ee:	f2 08 00 08 	add	r8,r9,r8
800083f2:	ef 68 ff f7 	st.b	r7[-9],r8
		case 1: //san cycles
			csum = ((sanc.cycles ^ 0xFF) & 0x1F);
			break;
		case 2: //usage hours
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
800083f6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800083fa:	2f f8       	sub	r8,-1
800083fc:	ef 48 ff f8 	st.w	r7[-8],r8
80008400:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008404:	e0 48 00 5f 	cp.w	r8,95
80008408:	fe 9a ff 6a 	brle	800082dc <calc_region_checksum+0x64>
				csum += ush.u[i].id[5];
				csum += ush.u[i].maxUsageReached;
				csum += ush.u[i].slotFilled;
				csum += ush.u[i].top_botn;
			}
			csum = ((csum ^ 0xFF) & 0xFF);
8000840c:	ef 38 ff f7 	ld.ub	r8,r7[-9]
80008410:	5c d8       	com	r8
80008412:	ef 68 ff f7 	st.b	r7[-9],r8
			break;
80008416:	c2 38       	rjmp	8000845c <calc_region_checksum+0x1e4>
		case 3: //usage mins
			csum = 0;
80008418:	30 08       	mov	r8,0
8000841a:	ef 68 ff f7 	st.b	r7[-9],r8
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
8000841e:	30 08       	mov	r8,0
80008420:	ef 48 ff fc 	st.w	r7[-4],r8
80008424:	c1 18       	rjmp	80008446 <calc_region_checksum+0x1ce>
			{
				csum += um.mins[i];
80008426:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000842a:	49 39       	lddpc	r9,80008474 <calc_region_checksum+0x1fc>
8000842c:	f2 08 07 08 	ld.ub	r8,r9[r8]
80008430:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80008434:	f2 08 00 08 	add	r8,r9,r8
80008438:	ef 68 ff f7 	st.b	r7[-9],r8
			}
			csum = ((csum ^ 0xFF) & 0xFF);
			break;
		case 3: //usage mins
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
8000843c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008440:	2f f8       	sub	r8,-1
80008442:	ef 48 ff fc 	st.w	r7[-4],r8
80008446:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000844a:	e0 48 00 5f 	cp.w	r8,95
8000844e:	fe 9a ff ec 	brle	80008426 <calc_region_checksum+0x1ae>
			{
				csum += um.mins[i];
			}
			csum = ((csum ^ 0xFF) & 0xFF);
80008452:	ef 38 ff f7 	ld.ub	r8,r7[-9]
80008456:	5c d8       	com	r8
80008458:	ef 68 ff f7 	st.b	r7[-9],r8
			break;
	}
	
	return csum;	
8000845c:	ef 38 ff f7 	ld.ub	r8,r7[-9]
}
80008460:	10 9c       	mov	r12,r8
80008462:	2f cd       	sub	sp,-16
80008464:	e3 cd 80 80 	ldm	sp++,r7,pc
80008468:	00 00       	add	r0,r0
8000846a:	0c 14       	sub	r4,r6
8000846c:	00 00       	add	r0,r0
8000846e:	0c 80       	andn	r0,r6
80008470:	00 00       	add	r0,r0
80008472:	08 2c       	rsub	r12,r4
80008474:	00 00       	add	r0,r0
80008476:	0b a4       	ld.ub	r4,r5[0x2]

80008478 <eval_region>:

unsigned char eval_region(unsigned char sel);
unsigned char eval_region(unsigned char sel)
{
80008478:	eb cd 40 80 	pushm	r7,lr
8000847c:	1a 97       	mov	r7,sp
8000847e:	fa cd 03 ac 	sub	sp,sp,940
80008482:	18 98       	mov	r8,r12
80008484:	ef 68 fc 54 	st.b	r7[-940],r8
	USAGE_MINS_SET					tmpUm;
	
	unsigned char					csum;
	long							flashOffset;
	long							tmpFlashOffset;
	unsigned char					retVal = ERROR;
80008488:	30 18       	mov	r8,1
8000848a:	ef 68 ff d7 	st.b	r7[-41],r8
	

	unsigned long tmpHours, uHours, tmpMinutes, uMinutes;
	
	switch (sel)
8000848e:	ef 38 fc 54 	ld.ub	r8,r7[-940]
80008492:	58 18       	cp.w	r8,1
80008494:	c7 60       	breq	80008580 <eval_region+0x108>
80008496:	e0 89 00 06 	brgt	800084a2 <eval_region+0x2a>
8000849a:	58 08       	cp.w	r8,0
8000849c:	c0 b0       	breq	800084b2 <eval_region+0x3a>
8000849e:	e0 8f 01 fa 	bral	80008892 <eval_region+0x41a>
800084a2:	58 28       	cp.w	r8,2
800084a4:	e0 80 00 d6 	breq	80008650 <eval_region+0x1d8>
800084a8:	58 38       	cp.w	r8,3
800084aa:	e0 80 01 79 	breq	8000879c <eval_region+0x324>
800084ae:	e0 8f 01 f2 	bral	80008892 <eval_region+0x41a>
	{
		case 0: //san minutes
			
			memset(&tmpSanm, 0x00, sizeof(sanm));
800084b2:	ee c8 00 3c 	sub	r8,r7,60
800084b6:	30 4a       	mov	r10,4
800084b8:	30 0b       	mov	r11,0
800084ba:	10 9c       	mov	r12,r8
800084bc:	f0 1f 00 f9 	mcall	800088a0 <eval_region+0x428>
		
			for (unsigned int i=0; i<(NUM_SAN_MIN_BUFS_PER_SECTOR * NUM_SAN_MIN_BUFS_SECTORS); i++)
800084c0:	30 08       	mov	r8,0
800084c2:	ef 48 ff e8 	st.w	r7[-24],r8
800084c6:	c5 58       	rjmp	80008570 <eval_region+0xf8>
			{
				if (i<NUM_SAN_MIN_BUFS_PER_SECTOR)
800084c8:	ee f8 ff e8 	ld.w	r8,r7[-24]
800084cc:	59 c8       	cp.w	r8,28
800084ce:	e0 8b 00 08 	brhi	800084de <eval_region+0x66>
				{
					flashOffset =  (i*sizeof(sanm));
800084d2:	ee f8 ff e8 	ld.w	r8,r7[-24]
800084d6:	a3 68       	lsl	r8,0x2
800084d8:	ef 48 ff cc 	st.w	r7[-52],r8
800084dc:	c0 78       	rjmp	800084ea <eval_region+0x72>
				}
				else
				{
					flashOffset = (128 + ((i - NUM_SAN_MIN_BUFS_PER_SECTOR) * sizeof(sanm)));
800084de:	ee f8 ff e8 	ld.w	r8,r7[-24]
800084e2:	2f d8       	sub	r8,-3
800084e4:	a3 68       	lsl	r8,0x2
800084e6:	ef 48 ff cc 	st.w	r7[-52],r8
				}

				tmpFlashOffset = flashOffset + (unsigned long)sanitationMinutesFlash;
800084ea:	ee f9 ff cc 	ld.w	r9,r7[-52]
800084ee:	fe f8 03 b6 	ld.w	r8,pc[950]
800084f2:	f2 08 00 08 	add	r8,r9,r8
800084f6:	ef 48 ff d0 	st.w	r7[-48],r8
				memcpy(&sanm, (const void*) tmpFlashOffset, sizeof(sanm));
800084fa:	ee f8 ff d0 	ld.w	r8,r7[-48]
800084fe:	30 4a       	mov	r10,4
80008500:	10 9b       	mov	r11,r8
80008502:	fe fc 03 a6 	ld.w	r12,pc[934]
80008506:	f0 1f 00 ea 	mcall	800088ac <eval_region+0x434>
				
				csum = calc_region_checksum(0);
8000850a:	30 0c       	mov	r12,0
8000850c:	f0 1f 00 e9 	mcall	800088b0 <eval_region+0x438>
80008510:	18 98       	mov	r8,r12
80008512:	ef 68 ff cb 	st.b	r7[-53],r8
				
				if (csum == sanm.csum) //checksum is good
80008516:	fe f8 03 92 	ld.w	r8,pc[914]
8000851a:	70 08       	ld.w	r8,r8[0x0]
8000851c:	f1 d8 c0 28 	bfextu	r8,r8,0x1,0x8
80008520:	5c 58       	castu.b	r8
80008522:	ef 39 ff cb 	ld.ub	r9,r7[-53]
80008526:	f0 09 18 00 	cp.b	r9,r8
8000852a:	c1 e1       	brne	80008566 <eval_region+0xee>
				{
					retVal = SUCCESS; //we have at least one good copy
8000852c:	30 08       	mov	r8,0
8000852e:	ef 68 ff d7 	st.b	r7[-41],r8
					
					if (sanm.mins > tmpSanm.mins)
80008532:	fe f8 03 76 	ld.w	r8,pc[886]
80008536:	70 08       	ld.w	r8,r8[0x0]
80008538:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
8000853c:	10 99       	mov	r9,r8
8000853e:	ee f8 ff c4 	ld.w	r8,r7[-60]
80008542:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
80008546:	10 39       	cp.w	r9,r8
80008548:	e0 8a 00 0f 	brle	80008566 <eval_region+0xee>
					{
						memcpy(&tmpSanm, &sanm, sizeof(sanm));
8000854c:	ee c8 00 3c 	sub	r8,r7,60
80008550:	30 4a       	mov	r10,4
80008552:	fe fb 03 56 	ld.w	r11,pc[854]
80008556:	10 9c       	mov	r12,r8
80008558:	f0 1f 00 d5 	mcall	800088ac <eval_region+0x434>
						sanMinFlashIdx = i; //this is the new best copy	
8000855c:	fe f8 03 58 	ld.w	r8,pc[856]
80008560:	ee f9 ff e8 	ld.w	r9,r7[-24]
80008564:	91 09       	st.w	r8[0x0],r9
	{
		case 0: //san minutes
			
			memset(&tmpSanm, 0x00, sizeof(sanm));
		
			for (unsigned int i=0; i<(NUM_SAN_MIN_BUFS_PER_SECTOR * NUM_SAN_MIN_BUFS_SECTORS); i++)
80008566:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000856a:	2f f8       	sub	r8,-1
8000856c:	ef 48 ff e8 	st.w	r7[-24],r8
80008570:	ee f8 ff e8 	ld.w	r8,r7[-24]
80008574:	e0 48 00 39 	cp.w	r8,57
80008578:	fe 98 ff a8 	brls	800084c8 <eval_region+0x50>
						memcpy(&tmpSanm, &sanm, sizeof(sanm));
						sanMinFlashIdx = i; //this is the new best copy	
					}
				}
			}
			break;
8000857c:	e0 8f 01 8b 	bral	80008892 <eval_region+0x41a>
		case 1: //san cycles

			memset(&tmpSanc, 0x00, sizeof(sanc));
80008580:	ee c8 00 40 	sub	r8,r7,64
80008584:	30 4a       	mov	r10,4
80008586:	30 0b       	mov	r11,0
80008588:	10 9c       	mov	r12,r8
8000858a:	f0 1f 00 c6 	mcall	800088a0 <eval_region+0x428>

			for (unsigned int i=0; i<(NUM_SAN_CYCLE_BUFS_PER_SECTOR * NUM_SAN_CYCLE_BUFS_SECTORS); i++)
8000858e:	30 08       	mov	r8,0
80008590:	ef 48 ff ec 	st.w	r7[-20],r8
80008594:	c5 88       	rjmp	80008644 <eval_region+0x1cc>
			{
				if (i<NUM_SAN_CYCLE_BUFS_PER_SECTOR)
80008596:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000859a:	58 18       	cp.w	r8,1
8000859c:	e0 8b 00 08 	brhi	800085ac <eval_region+0x134>
				{
					flashOffset = (i*sizeof(sanc));
800085a0:	ee f8 ff ec 	ld.w	r8,r7[-20]
800085a4:	a3 68       	lsl	r8,0x2
800085a6:	ef 48 ff cc 	st.w	r7[-52],r8
800085aa:	c0 78       	rjmp	800085b8 <eval_region+0x140>
				}
				else
				{
					flashOffset = (128 + ((i - NUM_SAN_CYCLE_BUFS_PER_SECTOR) * sizeof(sanc)));
800085ac:	ee f8 ff ec 	ld.w	r8,r7[-20]
800085b0:	2e 28       	sub	r8,-30
800085b2:	a3 68       	lsl	r8,0x2
800085b4:	ef 48 ff cc 	st.w	r7[-52],r8
				}
				
				tmpFlashOffset = flashOffset + (unsigned long) sanitationCyclesFlash+flashOffset;
800085b8:	ee f9 ff cc 	ld.w	r9,r7[-52]
800085bc:	ee f8 ff cc 	ld.w	r8,r7[-52]
800085c0:	10 09       	add	r9,r8
800085c2:	fe f8 02 f6 	ld.w	r8,pc[758]
800085c6:	f2 08 00 08 	add	r8,r9,r8
800085ca:	ef 48 ff d0 	st.w	r7[-48],r8
				memcpy(&sanc, (const void*) tmpFlashOffset, sizeof(sanc));
800085ce:	ee f8 ff d0 	ld.w	r8,r7[-48]
800085d2:	30 4a       	mov	r10,4
800085d4:	10 9b       	mov	r11,r8
800085d6:	fe fc 02 e6 	ld.w	r12,pc[742]
800085da:	f0 1f 00 b5 	mcall	800088ac <eval_region+0x434>
				
				csum = calc_region_checksum(1);
800085de:	30 1c       	mov	r12,1
800085e0:	f0 1f 00 b4 	mcall	800088b0 <eval_region+0x438>
800085e4:	18 98       	mov	r8,r12
800085e6:	ef 68 ff cb 	st.b	r7[-53],r8
				
				if (csum == sanc.csum) //checksum is good
800085ea:	fe f8 02 d2 	ld.w	r8,pc[722]
800085ee:	70 08       	ld.w	r8,r8[0x0]
800085f0:	f1 d8 c1 05 	bfextu	r8,r8,0x8,0x5
800085f4:	5c 58       	castu.b	r8
800085f6:	ef 39 ff cb 	ld.ub	r9,r7[-53]
800085fa:	f0 09 18 00 	cp.b	r9,r8
800085fe:	c1 e1       	brne	8000863a <eval_region+0x1c2>
				{
					retVal = SUCCESS; //we have at least one good copy
80008600:	30 08       	mov	r8,0
80008602:	ef 68 ff d7 	st.b	r7[-41],r8
					
					if (sanc.cycles > tmpSanc.cycles)
80008606:	fe f8 02 b6 	ld.w	r8,pc[694]
8000860a:	70 08       	ld.w	r8,r8[0x0]
8000860c:	f1 d8 c1 b3 	bfextu	r8,r8,0xd,0x13
80008610:	10 99       	mov	r9,r8
80008612:	ee f8 ff c0 	ld.w	r8,r7[-64]
80008616:	f1 d8 c1 b3 	bfextu	r8,r8,0xd,0x13
8000861a:	10 39       	cp.w	r9,r8
8000861c:	e0 8a 00 0f 	brle	8000863a <eval_region+0x1c2>
					{
						memcpy(&tmpSanc, &sanc, sizeof(sanc));
80008620:	ee c8 00 40 	sub	r8,r7,64
80008624:	30 4a       	mov	r10,4
80008626:	fe fb 02 96 	ld.w	r11,pc[662]
8000862a:	10 9c       	mov	r12,r8
8000862c:	f0 1f 00 a0 	mcall	800088ac <eval_region+0x434>
						sanCycleFlashIdx = i; //this is the new best copy
80008630:	fe f8 02 90 	ld.w	r8,pc[656]
80008634:	ee f9 ff ec 	ld.w	r9,r7[-20]
80008638:	91 09       	st.w	r8[0x0],r9
			break;
		case 1: //san cycles

			memset(&tmpSanc, 0x00, sizeof(sanc));

			for (unsigned int i=0; i<(NUM_SAN_CYCLE_BUFS_PER_SECTOR * NUM_SAN_CYCLE_BUFS_SECTORS); i++)
8000863a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000863e:	2f f8       	sub	r8,-1
80008640:	ef 48 ff ec 	st.w	r7[-20],r8
80008644:	ee f8 ff ec 	ld.w	r8,r7[-20]
80008648:	58 38       	cp.w	r8,3
8000864a:	fe 98 ff a6 	brls	80008596 <eval_region+0x11e>
						memcpy(&tmpSanc, &sanc, sizeof(sanc));
						sanCycleFlashIdx = i; //this is the new best copy
					}
				}
			}
			break;
8000864e:	c2 29       	rjmp	80008892 <eval_region+0x41a>
		case 2: //usage hours
			
			memset(&tmpUsh, 0x00, sizeof(ush));
80008650:	ee c8 03 44 	sub	r8,r7,836
80008654:	e0 6a 03 04 	mov	r10,772
80008658:	30 0b       	mov	r11,0
8000865a:	10 9c       	mov	r12,r8
8000865c:	f0 1f 00 91 	mcall	800088a0 <eval_region+0x428>

			for (unsigned int i=0; i<(NUM_USAGE_HOURS_BUFS_SECTORS / NUM_USAGE_HOURS_SECTORS_PER_BUF); i++)
80008660:	30 08       	mov	r8,0
80008662:	ef 48 ff f0 	st.w	r7[-16],r8
80008666:	c9 58       	rjmp	80008790 <eval_region+0x318>
			{
				flashOffset = (i * NUM_USAGE_HOURS_SECTORS_PER_BUF * 128);
80008668:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000866c:	12 98       	mov	r8,r9
8000866e:	a1 78       	lsl	r8,0x1
80008670:	12 08       	add	r8,r9
80008672:	a9 68       	lsl	r8,0x8
80008674:	ef 48 ff cc 	st.w	r7[-52],r8
				
				tmpFlashOffset = flashOffset + (unsigned long) usageSerialIdAndUsageHoursFlash;
80008678:	ee f9 ff cc 	ld.w	r9,r7[-52]
8000867c:	fe f8 02 48 	ld.w	r8,pc[584]
80008680:	f2 08 00 08 	add	r8,r9,r8
80008684:	ef 48 ff d0 	st.w	r7[-48],r8
				
				memcpy(&ush, (const void*) tmpFlashOffset, sizeof(ush));
80008688:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000868c:	e0 6a 03 04 	mov	r10,772
80008690:	10 9b       	mov	r11,r8
80008692:	fe fc 02 36 	ld.w	r12,pc[566]
80008696:	f0 1f 00 86 	mcall	800088ac <eval_region+0x434>
				
				csum = calc_region_checksum(2);
8000869a:	30 2c       	mov	r12,2
8000869c:	f0 1f 00 85 	mcall	800088b0 <eval_region+0x438>
800086a0:	18 98       	mov	r8,r12
800086a2:	ef 68 ff cb 	st.b	r7[-53],r8
				
				if (csum == ush.csum) //checksum is good
800086a6:	fe f8 02 22 	ld.w	r8,pc[546]
800086aa:	f1 38 03 00 	ld.ub	r8,r8[768]
800086ae:	ef 39 ff cb 	ld.ub	r9,r7[-53]
800086b2:	f0 09 18 00 	cp.b	r9,r8
800086b6:	c6 81       	brne	80008786 <eval_region+0x30e>
				{
					retVal = SUCCESS; //we have at least one good copy
800086b8:	30 08       	mov	r8,0
800086ba:	ef 68 ff d7 	st.b	r7[-41],r8
					
					tmpHours = 0;
800086be:	30 08       	mov	r8,0
800086c0:	ef 48 ff d8 	st.w	r7[-40],r8
					uHours = 0;
800086c4:	30 08       	mov	r8,0
800086c6:	ef 48 ff dc 	st.w	r7[-36],r8
					
					for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
800086ca:	30 08       	mov	r8,0
800086cc:	ef 48 ff f4 	st.w	r7[-12],r8
800086d0:	c4 28       	rjmp	80008754 <eval_region+0x2dc>
					{
						if (tmpUsh.u[i].slotFilled)
800086d2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800086d6:	a1 78       	lsl	r8,0x1
800086d8:	2f f8       	sub	r8,-1
800086da:	a3 68       	lsl	r8,0x2
800086dc:	ee 08 00 08 	add	r8,r7,r8
800086e0:	f0 f8 fc bc 	ld.w	r8,r8[-836]
800086e4:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800086e8:	5c 58       	castu.b	r8
800086ea:	c1 40       	breq	80008712 <eval_region+0x29a>
						{	
							tmpHours += tmpUsh.u[i].hours;
800086ec:	ee f8 ff f4 	ld.w	r8,r7[-12]
800086f0:	a1 78       	lsl	r8,0x1
800086f2:	2f f8       	sub	r8,-1
800086f4:	a3 68       	lsl	r8,0x2
800086f6:	ee 08 00 08 	add	r8,r7,r8
800086fa:	f0 f8 fc bc 	ld.w	r8,r8[-836]
800086fe:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
80008702:	5c 88       	casts.h	r8
80008704:	5c 78       	castu.h	r8
80008706:	ee f9 ff d8 	ld.w	r9,r7[-40]
8000870a:	f2 08 00 08 	add	r8,r9,r8
8000870e:	ef 48 ff d8 	st.w	r7[-40],r8
						}
						
						if (ush.u[i].slotFilled)
80008712:	ee f9 ff f4 	ld.w	r9,r7[-12]
80008716:	4e d8       	lddpc	r8,800088c8 <eval_region+0x450>
80008718:	a1 79       	lsl	r9,0x1
8000871a:	2f f9       	sub	r9,-1
8000871c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80008720:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80008724:	5c 58       	castu.b	r8
80008726:	c1 20       	breq	8000874a <eval_region+0x2d2>
						{
							uHours += ush.u[i].hours;
80008728:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000872c:	4e 78       	lddpc	r8,800088c8 <eval_region+0x450>
8000872e:	a1 79       	lsl	r9,0x1
80008730:	2f f9       	sub	r9,-1
80008732:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80008736:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
8000873a:	5c 88       	casts.h	r8
8000873c:	5c 78       	castu.h	r8
8000873e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80008742:	f2 08 00 08 	add	r8,r9,r8
80008746:	ef 48 ff dc 	st.w	r7[-36],r8
					retVal = SUCCESS; //we have at least one good copy
					
					tmpHours = 0;
					uHours = 0;
					
					for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
8000874a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000874e:	2f f8       	sub	r8,-1
80008750:	ef 48 ff f4 	st.w	r7[-12],r8
80008754:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008758:	e0 48 00 5f 	cp.w	r8,95
8000875c:	fe 9a ff bb 	brle	800086d2 <eval_region+0x25a>
						{
							uHours += ush.u[i].hours;
						}
					}
					
					if (uHours > tmpHours)
80008760:	ee f9 ff dc 	ld.w	r9,r7[-36]
80008764:	ee f8 ff d8 	ld.w	r8,r7[-40]
80008768:	10 39       	cp.w	r9,r8
8000876a:	e0 88 00 0e 	brls	80008786 <eval_region+0x30e>
					{
						memcpy(&tmpUsh, &ush, sizeof(ush));
8000876e:	ee c8 03 44 	sub	r8,r7,836
80008772:	e0 6a 03 04 	mov	r10,772
80008776:	4d 5b       	lddpc	r11,800088c8 <eval_region+0x450>
80008778:	10 9c       	mov	r12,r8
8000877a:	f0 1f 00 4d 	mcall	800088ac <eval_region+0x434>
						ushFlashIdx = i; //this is the new best copy
8000877e:	4d 48       	lddpc	r8,800088cc <eval_region+0x454>
80008780:	ee f9 ff f0 	ld.w	r9,r7[-16]
80008784:	91 09       	st.w	r8[0x0],r9
			break;
		case 2: //usage hours
			
			memset(&tmpUsh, 0x00, sizeof(ush));

			for (unsigned int i=0; i<(NUM_USAGE_HOURS_BUFS_SECTORS / NUM_USAGE_HOURS_SECTORS_PER_BUF); i++)
80008786:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000878a:	2f f8       	sub	r8,-1
8000878c:	ef 48 ff f0 	st.w	r7[-16],r8
80008790:	ee f8 ff f0 	ld.w	r8,r7[-16]
80008794:	58 18       	cp.w	r8,1
80008796:	fe 98 ff 69 	brls	80008668 <eval_region+0x1f0>
						memcpy(&tmpUsh, &ush, sizeof(ush));
						ushFlashIdx = i; //this is the new best copy
					}
				}
			}
			break;
8000879a:	c7 c8       	rjmp	80008892 <eval_region+0x41a>
		case 3: //usage minutes

			memset(&tmpUm, 0x00, sizeof(um));
8000879c:	ee c8 03 a5 	sub	r8,r7,933
800087a0:	36 1a       	mov	r10,97
800087a2:	30 0b       	mov	r11,0
800087a4:	10 9c       	mov	r12,r8
800087a6:	f0 1f 00 3f 	mcall	800088a0 <eval_region+0x428>
			
			for (unsigned int i=0; i<(NUM_USAGE_MINS_BUFS_PER_SECTOR * NUM_USAGE_MINS_BUFS_SECTORS); i++)
800087aa:	30 08       	mov	r8,0
800087ac:	ef 48 ff f8 	st.w	r7[-8],r8
800087b0:	c6 b8       	rjmp	80008886 <eval_region+0x40e>
			{
				flashOffset = (i * NUM_USAGE_HOURS_SECTORS_PER_BUF * 128);
800087b2:	ee f9 ff f8 	ld.w	r9,r7[-8]
800087b6:	12 98       	mov	r8,r9
800087b8:	a1 78       	lsl	r8,0x1
800087ba:	12 08       	add	r8,r9
800087bc:	a9 68       	lsl	r8,0x8
800087be:	ef 48 ff cc 	st.w	r7[-52],r8
				
				tmpFlashOffset = flashOffset + (unsigned long) usageMinutesFlash;
800087c2:	ee f9 ff cc 	ld.w	r9,r7[-52]
800087c6:	4c 38       	lddpc	r8,800088d0 <eval_region+0x458>
800087c8:	f2 08 00 08 	add	r8,r9,r8
800087cc:	ef 48 ff d0 	st.w	r7[-48],r8
				
				memcpy(&um, (const void*) tmpFlashOffset, sizeof(um));
800087d0:	ee f8 ff d0 	ld.w	r8,r7[-48]
800087d4:	36 1a       	mov	r10,97
800087d6:	10 9b       	mov	r11,r8
800087d8:	4b fc       	lddpc	r12,800088d4 <eval_region+0x45c>
800087da:	f0 1f 00 35 	mcall	800088ac <eval_region+0x434>
				
				csum = calc_region_checksum(3);
800087de:	30 3c       	mov	r12,3
800087e0:	f0 1f 00 34 	mcall	800088b0 <eval_region+0x438>
800087e4:	18 98       	mov	r8,r12
800087e6:	ef 68 ff cb 	st.b	r7[-53],r8
				
				if (csum == um.csum) //checksum is good
800087ea:	4b b8       	lddpc	r8,800088d4 <eval_region+0x45c>
800087ec:	f1 38 00 60 	ld.ub	r8,r8[96]
800087f0:	ef 39 ff cb 	ld.ub	r9,r7[-53]
800087f4:	f0 09 18 00 	cp.b	r9,r8
800087f8:	c4 21       	brne	8000887c <eval_region+0x404>
				{
					retVal = SUCCESS; //we have at least one good copy
800087fa:	30 08       	mov	r8,0
800087fc:	ef 68 ff d7 	st.b	r7[-41],r8
					
					tmpMinutes = 0;
80008800:	30 08       	mov	r8,0
80008802:	ef 48 ff e0 	st.w	r7[-32],r8
					uMinutes = 0;
80008806:	30 08       	mov	r8,0
80008808:	ef 48 ff e4 	st.w	r7[-28],r8
					
					for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
8000880c:	30 08       	mov	r8,0
8000880e:	ef 48 ff fc 	st.w	r7[-4],r8
80008812:	c1 d8       	rjmp	8000884c <eval_region+0x3d4>
					{
						//TODO: I should be checking the ush struct to see if the slot is filled, but i don't have a good way of syncing ush and um right now. In the meantime, just make sure that um.mins[i] is 0 if not used.
						tmpMinutes += tmpUm.mins[i];
80008814:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008818:	ee 08 00 08 	add	r8,r7,r8
8000881c:	f1 38 fc 5b 	ld.ub	r8,r8[-933]
80008820:	ee f9 ff e0 	ld.w	r9,r7[-32]
80008824:	f2 08 00 08 	add	r8,r9,r8
80008828:	ef 48 ff e0 	st.w	r7[-32],r8
						uMinutes += um.mins[i];
8000882c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008830:	4a 99       	lddpc	r9,800088d4 <eval_region+0x45c>
80008832:	f2 08 07 08 	ld.ub	r8,r9[r8]
80008836:	ee f9 ff e4 	ld.w	r9,r7[-28]
8000883a:	f2 08 00 08 	add	r8,r9,r8
8000883e:	ef 48 ff e4 	st.w	r7[-28],r8
					retVal = SUCCESS; //we have at least one good copy
					
					tmpMinutes = 0;
					uMinutes = 0;
					
					for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008842:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008846:	2f f8       	sub	r8,-1
80008848:	ef 48 ff fc 	st.w	r7[-4],r8
8000884c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008850:	e0 48 00 5f 	cp.w	r8,95
80008854:	fe 9a ff e0 	brle	80008814 <eval_region+0x39c>
						//TODO: I should be checking the ush struct to see if the slot is filled, but i don't have a good way of syncing ush and um right now. In the meantime, just make sure that um.mins[i] is 0 if not used.
						tmpMinutes += tmpUm.mins[i];
						uMinutes += um.mins[i];
					}
					
					if (uMinutes > tmpMinutes)
80008858:	ee f9 ff e4 	ld.w	r9,r7[-28]
8000885c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80008860:	10 39       	cp.w	r9,r8
80008862:	e0 88 00 0d 	brls	8000887c <eval_region+0x404>
					{
						memcpy(&tmpUm, &um, sizeof(um));
80008866:	ee c8 03 a5 	sub	r8,r7,933
8000886a:	36 1a       	mov	r10,97
8000886c:	49 ab       	lddpc	r11,800088d4 <eval_region+0x45c>
8000886e:	10 9c       	mov	r12,r8
80008870:	f0 1f 00 0f 	mcall	800088ac <eval_region+0x434>
						umFlashIdx = i; //this is the new best copy
80008874:	49 98       	lddpc	r8,800088d8 <eval_region+0x460>
80008876:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000887a:	91 09       	st.w	r8[0x0],r9
			break;
		case 3: //usage minutes

			memset(&tmpUm, 0x00, sizeof(um));
			
			for (unsigned int i=0; i<(NUM_USAGE_MINS_BUFS_PER_SECTOR * NUM_USAGE_MINS_BUFS_SECTORS); i++)
8000887c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008880:	2f f8       	sub	r8,-1
80008882:	ef 48 ff f8 	st.w	r7[-8],r8
80008886:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000888a:	e0 48 00 73 	cp.w	r8,115
8000888e:	fe 98 ff 92 	brls	800087b2 <eval_region+0x33a>
				}
			}
			break;
	}
	
	return retVal;
80008892:	ef 38 ff d7 	ld.ub	r8,r7[-41]
}
80008896:	10 9c       	mov	r12,r8
80008898:	fe 3d fc 54 	sub	sp,-940
8000889c:	e3 cd 80 80 	ldm	sp++,r7,pc
800088a0:	80 00       	ld.sh	r0,r0[0x0]
800088a2:	bd ba       	sbr	r10,0x1d
800088a4:	80 07       	ld.sh	r7,r0[0x0]
800088a6:	ff 00 00 00 	ld.sh	r0,pc[0]
800088aa:	0c 14       	sub	r4,r6
800088ac:	80 00       	ld.sh	r0,r0[0x0]
800088ae:	bc 72       	st.h	lr[0xe],r2
800088b0:	80 00       	ld.sh	r0,r0[0x0]
800088b2:	82 78       	ld.sh	r8,r1[0xe]
800088b4:	00 00       	add	r0,r0
800088b6:	07 b4       	ld.ub	r4,r3[0x3]
800088b8:	80 07       	ld.sh	r7,r0[0x0]
800088ba:	fe 00 00 00 	add	r0,pc,r0
800088be:	0c 80       	andn	r0,r6
800088c0:	00 00       	add	r0,r0
800088c2:	07 b0       	ld.ub	r0,r3[0x3]
800088c4:	80 07       	ld.sh	r7,r0[0x0]
800088c6:	f8 00 00 00 	add	r0,r12,r0
800088ca:	08 2c       	rsub	r12,r4
800088cc:	00 00       	add	r0,r0
800088ce:	07 b8       	ld.ub	r8,r3[0x3]
800088d0:	80 07       	ld.sh	r7,r0[0x0]
800088d2:	be 00       	st.h	pc[0x0],r0
800088d4:	00 00       	add	r0,r0
800088d6:	0b a4       	ld.ub	r4,r5[0x2]
800088d8:	00 00       	add	r0,r0
800088da:	07 bc       	ld.ub	r12,r3[0x3]

800088dc <write_region_to_flash>:

unsigned char write_region_to_flash(unsigned char sel, unsigned char idx, unsigned char csum);
unsigned char write_region_to_flash(unsigned char sel, unsigned char idx, unsigned char csum)
{
800088dc:	eb cd 40 80 	pushm	r7,lr
800088e0:	1a 97       	mov	r7,sp
800088e2:	20 6d       	sub	sp,24
800088e4:	16 99       	mov	r9,r11
800088e6:	14 98       	mov	r8,r10
800088e8:	18 9a       	mov	r10,r12
800088ea:	ef 6a ff f0 	st.b	r7[-16],r10
800088ee:	ef 69 ff ec 	st.b	r7[-20],r9
800088f2:	ef 68 ff e8 	st.b	r7[-24],r8
	unsigned long tmpFlashOffset, flashOffset;
	bool eraseFlag;
	unsigned char tmpIdx;
	
	if (idx == 0xFF) //use the default system index
800088f6:	ef 39 ff ec 	ld.ub	r9,r7[-20]
800088fa:	3f f8       	mov	r8,-1
800088fc:	f0 09 18 00 	cp.b	r9,r8
80008900:	c2 41       	brne	80008948 <write_region_to_flash+0x6c>
	{
		switch(sel)
80008902:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80008906:	58 18       	cp.w	r8,1
80008908:	c1 00       	breq	80008928 <write_region_to_flash+0x4c>
8000890a:	e0 89 00 05 	brgt	80008914 <write_region_to_flash+0x38>
8000890e:	58 08       	cp.w	r8,0
80008910:	c0 70       	breq	8000891e <write_region_to_flash+0x42>
				break;
			case 2:
				tmpIdx = ushFlashIdx;
				break;
			case 3:
				tmpIdx = umFlashIdx;
80008912:	c1 f8       	rjmp	80008950 <write_region_to_flash+0x74>
	bool eraseFlag;
	unsigned char tmpIdx;
	
	if (idx == 0xFF) //use the default system index
	{
		switch(sel)
80008914:	58 28       	cp.w	r8,2
80008916:	c0 e0       	breq	80008932 <write_region_to_flash+0x56>
80008918:	58 38       	cp.w	r8,3
8000891a:	c1 20       	breq	8000893e <write_region_to_flash+0x62>
				break;
			case 2:
				tmpIdx = ushFlashIdx;
				break;
			case 3:
				tmpIdx = umFlashIdx;
8000891c:	c1 a8       	rjmp	80008950 <write_region_to_flash+0x74>
	if (idx == 0xFF) //use the default system index
	{
		switch(sel)
		{
			case 0:
				tmpIdx = sanMinFlashIdx;
8000891e:	4f 38       	lddpc	r8,80008ae8 <write_region_to_flash+0x20c>
80008920:	70 08       	ld.w	r8,r8[0x0]
80008922:	ef 68 ff ff 	st.b	r7[-1],r8
				break;
80008926:	c1 58       	rjmp	80008950 <write_region_to_flash+0x74>
			case 1:
				tmpIdx = sanCycleFlashIdx;
80008928:	4f 18       	lddpc	r8,80008aec <write_region_to_flash+0x210>
8000892a:	70 08       	ld.w	r8,r8[0x0]
8000892c:	ef 68 ff ff 	st.b	r7[-1],r8
				break;
80008930:	c1 08       	rjmp	80008950 <write_region_to_flash+0x74>
			case 2:
				tmpIdx = ushFlashIdx;
80008932:	4f 08       	lddpc	r8,80008af0 <write_region_to_flash+0x214>
80008934:	70 08       	ld.w	r8,r8[0x0]
80008936:	ef 68 ff ff 	st.b	r7[-1],r8
				break;
8000893a:	d7 03       	nop
8000893c:	c0 a8       	rjmp	80008950 <write_region_to_flash+0x74>
			case 3:
				tmpIdx = umFlashIdx;
8000893e:	4e e8       	lddpc	r8,80008af4 <write_region_to_flash+0x218>
80008940:	70 08       	ld.w	r8,r8[0x0]
80008942:	ef 68 ff ff 	st.b	r7[-1],r8
80008946:	c0 58       	rjmp	80008950 <write_region_to_flash+0x74>
				break;
		}
	}
	else //use the specific index passed to this function
	{
		tmpIdx = idx;
80008948:	ef 38 ff ec 	ld.ub	r8,r7[-20]
8000894c:	ef 68 ff ff 	st.b	r7[-1],r8
	}
	
	switch (sel)
80008950:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80008954:	58 18       	cp.w	r8,1
80008956:	c4 b0       	breq	800089ec <write_region_to_flash+0x110>
80008958:	e0 89 00 05 	brgt	80008962 <write_region_to_flash+0x86>
8000895c:	58 08       	cp.w	r8,0
8000895e:	c0 90       	breq	80008970 <write_region_to_flash+0x94>
80008960:	cb f8       	rjmp	80008ade <write_region_to_flash+0x202>
80008962:	58 28       	cp.w	r8,2
80008964:	e0 80 00 86 	breq	80008a70 <write_region_to_flash+0x194>
80008968:	58 38       	cp.w	r8,3
8000896a:	e0 80 00 a1 	breq	80008aac <write_region_to_flash+0x1d0>
8000896e:	cb 88       	rjmp	80008ade <write_region_to_flash+0x202>
	{
		case 0: //san minutes
			//NOTE: this is not as parameterized as it should be, only good for 2 sectors, but good enough for now. 
			
			sanm.csum = csum;
80008970:	4e 29       	lddpc	r9,80008af8 <write_region_to_flash+0x21c>
80008972:	72 08       	ld.w	r8,r9[0x0]
80008974:	ef 3a ff e8 	ld.ub	r10,r7[-24]
80008978:	f1 da d0 28 	bfins	r8,r10,0x1,0x8
8000897c:	93 08       	st.w	r9[0x0],r8
			
			if (tmpIdx < NUM_SAN_MIN_BUFS_PER_SECTOR)
8000897e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008982:	31 c8       	mov	r8,28
80008984:	f0 09 18 00 	cp.b	r9,r8
80008988:	e0 8b 00 08 	brhi	80008998 <write_region_to_flash+0xbc>
			{
				flashOffset = tmpIdx * sizeof(sanm);
8000898c:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008990:	a3 68       	lsl	r8,0x2
80008992:	ef 48 ff f8 	st.w	r7[-8],r8
80008996:	c0 78       	rjmp	800089a4 <write_region_to_flash+0xc8>
			}
			else
			{
				flashOffset = 128 + ((tmpIdx - NUM_SAN_MIN_BUFS_PER_SECTOR) * sizeof(sanm));
80008998:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000899c:	2f d8       	sub	r8,-3
8000899e:	a3 68       	lsl	r8,0x2
800089a0:	ef 48 ff f8 	st.w	r7[-8],r8
			}
			
			if ((tmpIdx == 0) || (tmpIdx == NUM_SAN_MIN_BUFS_PER_SECTOR))
800089a4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800089a8:	30 08       	mov	r8,0
800089aa:	f0 09 18 00 	cp.b	r9,r8
800089ae:	c0 70       	breq	800089bc <write_region_to_flash+0xe0>
800089b0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800089b4:	31 d8       	mov	r8,29
800089b6:	f0 09 18 00 	cp.b	r9,r8
800089ba:	c0 51       	brne	800089c4 <write_region_to_flash+0xe8>
			{
				eraseFlag = true;
800089bc:	30 18       	mov	r8,1
800089be:	ef 68 ff fe 	st.b	r7[-2],r8
			else
			{
				flashOffset = 128 + ((tmpIdx - NUM_SAN_MIN_BUFS_PER_SECTOR) * sizeof(sanm));
			}
			
			if ((tmpIdx == 0) || (tmpIdx == NUM_SAN_MIN_BUFS_PER_SECTOR))
800089c2:	c0 48       	rjmp	800089ca <write_region_to_flash+0xee>
			{
				eraseFlag = true;
			}
			else
			{
				eraseFlag = false; //only erase the sector when we are writing the first entry in the sector
800089c4:	30 08       	mov	r8,0
800089c6:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			
			tmpFlashOffset = flashOffset + (unsigned long) sanitationMinutesFlash;
800089ca:	4c d8       	lddpc	r8,80008afc <write_region_to_flash+0x220>
800089cc:	ee f9 ff f8 	ld.w	r9,r7[-8]
800089d0:	f2 08 00 08 	add	r8,r9,r8
800089d4:	ef 48 ff f4 	st.w	r7[-12],r8
			
			flashc_memcpy((volatile void*)tmpFlashOffset, &sanm, sizeof(sanm), eraseFlag);
800089d8:	ef 39 ff fe 	ld.ub	r9,r7[-2]
800089dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800089e0:	30 4a       	mov	r10,4
800089e2:	4c 6b       	lddpc	r11,80008af8 <write_region_to_flash+0x21c>
800089e4:	10 9c       	mov	r12,r8
800089e6:	f0 1f 00 47 	mcall	80008b00 <write_region_to_flash+0x224>
			
			break;
800089ea:	c7 a8       	rjmp	80008ade <write_region_to_flash+0x202>

		case 1: //san cycles
			//NOTE: this is not as parameterized as it should be, only good for 2 sectors, but good enough for now.
			
			sanc.csum = csum;
800089ec:	ef 38 ff e8 	ld.ub	r8,r7[-24]
800089f0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800089f4:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
800089f8:	4c 39       	lddpc	r9,80008b04 <write_region_to_flash+0x228>
800089fa:	72 08       	ld.w	r8,r9[0x0]
800089fc:	f1 da d1 05 	bfins	r8,r10,0x8,0x5
80008a00:	93 08       	st.w	r9[0x0],r8
			
			if (tmpIdx < NUM_SAN_CYCLE_BUFS_PER_SECTOR)
80008a02:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008a06:	30 18       	mov	r8,1
80008a08:	f0 09 18 00 	cp.b	r9,r8
80008a0c:	e0 8b 00 08 	brhi	80008a1c <write_region_to_flash+0x140>
			{
				flashOffset = tmpIdx * sizeof(sanc);
80008a10:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008a14:	a3 68       	lsl	r8,0x2
80008a16:	ef 48 ff f8 	st.w	r7[-8],r8
80008a1a:	c0 78       	rjmp	80008a28 <write_region_to_flash+0x14c>
			}
			else
			{
				flashOffset = 128 + ((tmpIdx - NUM_SAN_CYCLE_BUFS_PER_SECTOR) * sizeof(sanc));
80008a1c:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008a20:	2e 28       	sub	r8,-30
80008a22:	a3 68       	lsl	r8,0x2
80008a24:	ef 48 ff f8 	st.w	r7[-8],r8
			}
			
			if ((tmpIdx == 0) || (tmpIdx == NUM_SAN_CYCLE_BUFS_PER_SECTOR))
80008a28:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008a2c:	30 08       	mov	r8,0
80008a2e:	f0 09 18 00 	cp.b	r9,r8
80008a32:	c0 70       	breq	80008a40 <write_region_to_flash+0x164>
80008a34:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008a38:	30 28       	mov	r8,2
80008a3a:	f0 09 18 00 	cp.b	r9,r8
80008a3e:	c0 51       	brne	80008a48 <write_region_to_flash+0x16c>
			{
				eraseFlag = true;
80008a40:	30 18       	mov	r8,1
80008a42:	ef 68 ff fe 	st.b	r7[-2],r8
			else
			{
				flashOffset = 128 + ((tmpIdx - NUM_SAN_CYCLE_BUFS_PER_SECTOR) * sizeof(sanc));
			}
			
			if ((tmpIdx == 0) || (tmpIdx == NUM_SAN_CYCLE_BUFS_PER_SECTOR))
80008a46:	c0 48       	rjmp	80008a4e <write_region_to_flash+0x172>
			{
				eraseFlag = true;
			}
			else
			{
				eraseFlag = false; //only erase the sector when we are writing the first entry in the sector
80008a48:	30 08       	mov	r8,0
80008a4a:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			
			tmpFlashOffset = flashOffset + (unsigned long) sanitationCyclesFlash;
80008a4e:	4a f8       	lddpc	r8,80008b08 <write_region_to_flash+0x22c>
80008a50:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008a54:	f2 08 00 08 	add	r8,r9,r8
80008a58:	ef 48 ff f4 	st.w	r7[-12],r8
			
			flashc_memcpy((volatile void*)tmpFlashOffset, &sanc, sizeof(sanc), eraseFlag);
80008a5c:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80008a60:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008a64:	30 4a       	mov	r10,4
80008a66:	4a 8b       	lddpc	r11,80008b04 <write_region_to_flash+0x228>
80008a68:	10 9c       	mov	r12,r8
80008a6a:	f0 1f 00 26 	mcall	80008b00 <write_region_to_flash+0x224>
			
			break;
80008a6e:	c3 88       	rjmp	80008ade <write_region_to_flash+0x202>

		case 2: //usage hours
			ush.csum = csum;
80008a70:	4a 79       	lddpc	r9,80008b0c <write_region_to_flash+0x230>
80008a72:	ef 38 ff e8 	ld.ub	r8,r7[-24]
80008a76:	f3 68 03 00 	st.b	r9[768],r8

			flashOffset = tmpIdx * NUM_USAGE_HOURS_SECTORS_PER_BUF * 128;
80008a7a:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008a7e:	12 98       	mov	r8,r9
80008a80:	a1 78       	lsl	r8,0x1
80008a82:	12 08       	add	r8,r9
80008a84:	a9 68       	lsl	r8,0x8
80008a86:	ef 48 ff f8 	st.w	r7[-8],r8
			
			tmpFlashOffset = flashOffset + (unsigned long) usageSerialIdAndUsageHoursFlash;
80008a8a:	4a 28       	lddpc	r8,80008b10 <write_region_to_flash+0x234>
80008a8c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008a90:	f2 08 00 08 	add	r8,r9,r8
80008a94:	ef 48 ff f4 	st.w	r7[-12],r8
						
			flashc_memcpy((volatile void*)tmpFlashOffset, &ush, sizeof(ush), true); //we erase every time because this structure takes up multiple sectors
80008a98:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008a9c:	30 19       	mov	r9,1
80008a9e:	e0 6a 03 04 	mov	r10,772
80008aa2:	49 bb       	lddpc	r11,80008b0c <write_region_to_flash+0x230>
80008aa4:	10 9c       	mov	r12,r8
80008aa6:	f0 1f 00 17 	mcall	80008b00 <write_region_to_flash+0x224>
			break;
80008aaa:	c1 a8       	rjmp	80008ade <write_region_to_flash+0x202>
		case 3: //usage minutes
			//NOTE: this is not as parameterized as it should be, but good enough for now.
			um.csum = csum;
80008aac:	49 a9       	lddpc	r9,80008b14 <write_region_to_flash+0x238>
80008aae:	ef 38 ff e8 	ld.ub	r8,r7[-24]
80008ab2:	f3 68 00 60 	st.b	r9[96],r8
			
			flashOffset = tmpIdx * 128;
80008ab6:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008aba:	a7 78       	lsl	r8,0x7
80008abc:	ef 48 ff f8 	st.w	r7[-8],r8
			
			tmpFlashOffset = flashOffset + (unsigned long) usageMinutesFlash;
80008ac0:	49 68       	lddpc	r8,80008b18 <write_region_to_flash+0x23c>
80008ac2:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008ac6:	f2 08 00 08 	add	r8,r9,r8
80008aca:	ef 48 ff f4 	st.w	r7[-12],r8

			flashc_memcpy((volatile void*)tmpFlashOffset, &um, sizeof(um), true); //we erase every time because this structure takes up one whole sector
80008ace:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008ad2:	30 19       	mov	r9,1
80008ad4:	36 1a       	mov	r10,97
80008ad6:	49 0b       	lddpc	r11,80008b14 <write_region_to_flash+0x238>
80008ad8:	10 9c       	mov	r12,r8
80008ada:	f0 1f 00 0a 	mcall	80008b00 <write_region_to_flash+0x224>
			break;
	}
	
	return SUCCESS;	
80008ade:	30 08       	mov	r8,0
}
80008ae0:	10 9c       	mov	r12,r8
80008ae2:	2f ad       	sub	sp,-24
80008ae4:	e3 cd 80 80 	ldm	sp++,r7,pc
80008ae8:	00 00       	add	r0,r0
80008aea:	07 b4       	ld.ub	r4,r3[0x3]
80008aec:	00 00       	add	r0,r0
80008aee:	07 b0       	ld.ub	r0,r3[0x3]
80008af0:	00 00       	add	r0,r0
80008af2:	07 b8       	ld.ub	r8,r3[0x3]
80008af4:	00 00       	add	r0,r0
80008af6:	07 bc       	ld.ub	r12,r3[0x3]
80008af8:	00 00       	add	r0,r0
80008afa:	0c 14       	sub	r4,r6
80008afc:	80 07       	ld.sh	r7,r0[0x0]
80008afe:	ff 00 80 00 	ld.sh	r0,pc[-32768]
80008b02:	43 84       	lddsp	r4,sp[0xe0]
80008b04:	00 00       	add	r0,r0
80008b06:	0c 80       	andn	r0,r6
80008b08:	80 07       	ld.sh	r7,r0[0x0]
80008b0a:	fe 00 00 00 	add	r0,pc,r0
80008b0e:	08 2c       	rsub	r12,r4
80008b10:	80 07       	ld.sh	r7,r0[0x0]
80008b12:	f8 00 00 00 	add	r0,r12,r0
80008b16:	0b a4       	ld.ub	r4,r5[0x2]
80008b18:	80 07       	ld.sh	r7,r0[0x0]
80008b1a:	be 00       	st.h	pc[0x0],r0

80008b1c <copy_region_to_another_sector>:

void copy_region_to_another_sector(unsigned char sel);
void copy_region_to_another_sector(unsigned char sel)
{
80008b1c:	eb cd 40 80 	pushm	r7,lr
80008b20:	1a 97       	mov	r7,sp
80008b22:	20 2d       	sub	sp,8
80008b24:	18 98       	mov	r8,r12
80008b26:	ef 68 ff f8 	st.b	r7[-8],r8
	unsigned char tmpIdx, csum;
	
	switch (sel)
80008b2a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80008b2e:	58 18       	cp.w	r8,1
80008b30:	c2 d0       	breq	80008b8a <copy_region_to_another_sector+0x6e>
80008b32:	e0 89 00 05 	brgt	80008b3c <copy_region_to_another_sector+0x20>
80008b36:	58 08       	cp.w	r8,0
80008b38:	c0 70       	breq	80008b46 <copy_region_to_another_sector+0x2a>
80008b3a:	c8 48       	rjmp	80008c42 <copy_region_to_another_sector+0x126>
80008b3c:	58 28       	cp.w	r8,2
80008b3e:	c4 80       	breq	80008bce <copy_region_to_another_sector+0xb2>
80008b40:	58 38       	cp.w	r8,3
80008b42:	c5 f0       	breq	80008c00 <copy_region_to_another_sector+0xe4>
80008b44:	c7 f8       	rjmp	80008c42 <copy_region_to_another_sector+0x126>
	{
		case 0: //san minutes
			if (sanMinFlashIdx < NUM_SAN_MIN_BUFS_PER_SECTOR)
80008b46:	4c 18       	lddpc	r8,80008c48 <copy_region_to_another_sector+0x12c>
80008b48:	70 08       	ld.w	r8,r8[0x0]
80008b4a:	59 c8       	cp.w	r8,28
80008b4c:	e0 8b 00 09 	brhi	80008b5e <copy_region_to_another_sector+0x42>
			{
				tmpIdx = sanMinFlashIdx + NUM_SAN_MIN_BUFS_PER_SECTOR;
80008b50:	4b e8       	lddpc	r8,80008c48 <copy_region_to_another_sector+0x12c>
80008b52:	70 08       	ld.w	r8,r8[0x0]
80008b54:	5c 58       	castu.b	r8
80008b56:	2e 38       	sub	r8,-29
80008b58:	ef 68 ff fe 	st.b	r7[-2],r8
80008b5c:	c0 78       	rjmp	80008b6a <copy_region_to_another_sector+0x4e>
			}
			else
			{
				tmpIdx = sanMinFlashIdx - NUM_SAN_MIN_BUFS_PER_SECTOR;
80008b5e:	4b b8       	lddpc	r8,80008c48 <copy_region_to_another_sector+0x12c>
80008b60:	70 08       	ld.w	r8,r8[0x0]
80008b62:	5c 58       	castu.b	r8
80008b64:	21 d8       	sub	r8,29
80008b66:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			
			csum = calc_region_checksum(0);
80008b6a:	30 0c       	mov	r12,0
80008b6c:	f0 1f 00 38 	mcall	80008c4c <copy_region_to_another_sector+0x130>
80008b70:	18 98       	mov	r8,r12
80008b72:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(0, tmpIdx, csum);
80008b76:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008b7a:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008b7e:	12 9a       	mov	r10,r9
80008b80:	10 9b       	mov	r11,r8
80008b82:	30 0c       	mov	r12,0
80008b84:	f0 1f 00 33 	mcall	80008c50 <copy_region_to_another_sector+0x134>
			break;
80008b88:	c5 d8       	rjmp	80008c42 <copy_region_to_another_sector+0x126>
		case 1: //san cycles
			if (sanCycleFlashIdx < NUM_SAN_CYCLE_BUFS_PER_SECTOR)
80008b8a:	4b 38       	lddpc	r8,80008c54 <copy_region_to_another_sector+0x138>
80008b8c:	70 08       	ld.w	r8,r8[0x0]
80008b8e:	58 18       	cp.w	r8,1
80008b90:	e0 8b 00 09 	brhi	80008ba2 <copy_region_to_another_sector+0x86>
			{
				tmpIdx = sanCycleFlashIdx + NUM_SAN_CYCLE_BUFS_PER_SECTOR;
80008b94:	4b 08       	lddpc	r8,80008c54 <copy_region_to_another_sector+0x138>
80008b96:	70 08       	ld.w	r8,r8[0x0]
80008b98:	5c 58       	castu.b	r8
80008b9a:	2f e8       	sub	r8,-2
80008b9c:	ef 68 ff fe 	st.b	r7[-2],r8
80008ba0:	c0 78       	rjmp	80008bae <copy_region_to_another_sector+0x92>
			}
			else
			{
				tmpIdx = sanCycleFlashIdx - NUM_SAN_CYCLE_BUFS_PER_SECTOR;
80008ba2:	4a d8       	lddpc	r8,80008c54 <copy_region_to_another_sector+0x138>
80008ba4:	70 08       	ld.w	r8,r8[0x0]
80008ba6:	5c 58       	castu.b	r8
80008ba8:	20 28       	sub	r8,2
80008baa:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			csum = calc_region_checksum(1);
80008bae:	30 1c       	mov	r12,1
80008bb0:	f0 1f 00 27 	mcall	80008c4c <copy_region_to_another_sector+0x130>
80008bb4:	18 98       	mov	r8,r12
80008bb6:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(1, tmpIdx, csum);
80008bba:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008bbe:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008bc2:	12 9a       	mov	r10,r9
80008bc4:	10 9b       	mov	r11,r8
80008bc6:	30 1c       	mov	r12,1
80008bc8:	f0 1f 00 22 	mcall	80008c50 <copy_region_to_another_sector+0x134>
			break;
80008bcc:	c3 b8       	rjmp	80008c42 <copy_region_to_another_sector+0x126>
		case 2: //usage hours
			tmpIdx = ((ushFlashIdx + 1) & 1);
80008bce:	4a 38       	lddpc	r8,80008c58 <copy_region_to_another_sector+0x13c>
80008bd0:	70 08       	ld.w	r8,r8[0x0]
80008bd2:	5c 58       	castu.b	r8
80008bd4:	2f f8       	sub	r8,-1
80008bd6:	5c 58       	castu.b	r8
80008bd8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008bdc:	ef 68 ff fe 	st.b	r7[-2],r8
			csum = calc_region_checksum(2);
80008be0:	30 2c       	mov	r12,2
80008be2:	f0 1f 00 1b 	mcall	80008c4c <copy_region_to_another_sector+0x130>
80008be6:	18 98       	mov	r8,r12
80008be8:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(2, tmpIdx, csum);
80008bec:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008bf0:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008bf4:	12 9a       	mov	r10,r9
80008bf6:	10 9b       	mov	r11,r8
80008bf8:	30 2c       	mov	r12,2
80008bfa:	f0 1f 00 16 	mcall	80008c50 <copy_region_to_another_sector+0x134>
			break;
80008bfe:	c2 28       	rjmp	80008c42 <copy_region_to_another_sector+0x126>
		case 3: //usage minutes
			tmpIdx = umFlashIdx + (NUM_USAGE_MINS_BUFS_SECTORS/2);
80008c00:	49 78       	lddpc	r8,80008c5c <copy_region_to_another_sector+0x140>
80008c02:	70 08       	ld.w	r8,r8[0x0]
80008c04:	5c 58       	castu.b	r8
80008c06:	2c 68       	sub	r8,-58
80008c08:	ef 68 ff fe 	st.b	r7[-2],r8
			if (tmpIdx > NUM_USAGE_MINS_BUFS_SECTORS)
80008c0c:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80008c10:	37 48       	mov	r8,116
80008c12:	f0 09 18 00 	cp.b	r9,r8
80008c16:	e0 88 00 07 	brls	80008c24 <copy_region_to_another_sector+0x108>
			{
				tmpIdx -= NUM_USAGE_MINS_BUFS_SECTORS; //wrap if necessary
80008c1a:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008c1e:	27 48       	sub	r8,116
80008c20:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			csum = calc_region_checksum(3);
80008c24:	30 3c       	mov	r12,3
80008c26:	f0 1f 00 0a 	mcall	80008c4c <copy_region_to_another_sector+0x130>
80008c2a:	18 98       	mov	r8,r12
80008c2c:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(3, tmpIdx, csum);
80008c30:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008c34:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008c38:	12 9a       	mov	r10,r9
80008c3a:	10 9b       	mov	r11,r8
80008c3c:	30 3c       	mov	r12,3
80008c3e:	f0 1f 00 05 	mcall	80008c50 <copy_region_to_another_sector+0x134>
			break;
	}
	
}
80008c42:	2f ed       	sub	sp,-8
80008c44:	e3 cd 80 80 	ldm	sp++,r7,pc
80008c48:	00 00       	add	r0,r0
80008c4a:	07 b4       	ld.ub	r4,r3[0x3]
80008c4c:	80 00       	ld.sh	r0,r0[0x0]
80008c4e:	82 78       	ld.sh	r8,r1[0xe]
80008c50:	80 00       	ld.sh	r0,r0[0x0]
80008c52:	88 dc       	ld.uh	r12,r4[0xa]
80008c54:	00 00       	add	r0,r0
80008c56:	07 b0       	ld.ub	r0,r3[0x3]
80008c58:	00 00       	add	r0,r0
80008c5a:	07 b8       	ld.ub	r8,r3[0x3]
80008c5c:	00 00       	add	r0,r0
80008c5e:	07 bc       	ld.ub	r12,r3[0x3]

80008c60 <find_first_open_usage_slot>:
unsigned char find_first_open_usage_slot(unsigned char sel)
#else
unsigned char find_first_open_usage_slot(void);
unsigned char find_first_open_usage_slot(void)
#endif
{
80008c60:	eb cd 40 80 	pushm	r7,lr
80008c64:	1a 97       	mov	r7,sp
80008c66:	20 1d       	sub	sp,4
	for (unsigned int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008c68:	30 08       	mov	r8,0
80008c6a:	ef 48 ff fc 	st.w	r7[-4],r8
80008c6e:	c1 58       	rjmp	80008c98 <find_first_open_usage_slot+0x38>
	{
		
#ifdef SERIAL_ID_AND_ALL_USAGE_COMBINED		
		if (!usageShdw[sel].u[i].slotFilled)
#else
		if (!ush.u[i].slotFilled)
80008c70:	ee f9 ff fc 	ld.w	r9,r7[-4]
80008c74:	49 38       	lddpc	r8,80008cc0 <find_first_open_usage_slot+0x60>
80008c76:	a1 79       	lsl	r9,0x1
80008c78:	2f f9       	sub	r9,-1
80008c7a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80008c7e:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80008c82:	5c 58       	castu.b	r8
80008c84:	c0 51       	brne	80008c8e <find_first_open_usage_slot+0x2e>
#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
		{
			return i;
80008c86:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008c8a:	5c 58       	castu.b	r8
80008c8c:	c1 58       	rjmp	80008cb6 <find_first_open_usage_slot+0x56>
#else
unsigned char find_first_open_usage_slot(void);
unsigned char find_first_open_usage_slot(void)
#endif
{
	for (unsigned int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008c8e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008c92:	2f f8       	sub	r8,-1
80008c94:	ef 48 ff fc 	st.w	r7[-4],r8
80008c98:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008c9c:	e0 48 00 5f 	cp.w	r8,95
80008ca0:	fe 98 ff e8 	brls	80008c70 <find_first_open_usage_slot+0x10>
		{
			return i;
		}
	}
	
	print_ecdbg("No more room for LED board info. Cannot track minute usage for additional boards.\r\n");
80008ca4:	48 8c       	lddpc	r12,80008cc4 <find_first_open_usage_slot+0x64>
80008ca6:	f0 1f 00 09 	mcall	80008cc8 <find_first_open_usage_slot+0x68>
	
	sysErr.usageStructsFull = FAIL;
80008caa:	48 99       	lddpc	r9,80008ccc <find_first_open_usage_slot+0x6c>
80008cac:	30 18       	mov	r8,1
80008cae:	f3 68 00 0e 	st.b	r9[14],r8
	
	return USAGE_FULL; //Error, no open slots
80008cb2:	e0 68 00 ff 	mov	r8,255
}
80008cb6:	10 9c       	mov	r12,r8
80008cb8:	2f fd       	sub	sp,-4
80008cba:	e3 cd 80 80 	ldm	sp++,r7,pc
80008cbe:	00 00       	add	r0,r0
80008cc0:	00 00       	add	r0,r0
80008cc2:	08 2c       	rsub	r12,r4
80008cc4:	80 00       	ld.sh	r0,r0[0x0]
80008cc6:	66 64       	ld.w	r4,r3[0x18]
80008cc8:	80 00       	ld.sh	r0,r0[0x0]
80008cca:	33 38       	mov	r8,51
80008ccc:	00 00       	add	r0,r0
80008cce:	0c 2c       	rsub	r12,r6

80008cd0 <add_new_led_board_sides_to_usage>:
#if 0 //SERIAL_ID_AND_ALL_USAGE_COMBINED
void add_new_led_board_sides_to_usage(unsigned char sel)
#endif
void add_new_led_board_sides_to_usage(void)

{
80008cd0:	eb cd 40 80 	pushm	r7,lr
80008cd4:	1a 97       	mov	r7,sp
80008cd6:	20 2d       	sub	sp,8
			usageShdw[sel].u[slotAssignment].slotFilled = 1;

			usageIdx[sel][i] = slotAssignment++;
#else

	firstOpenSlot = find_first_open_usage_slot();
80008cd8:	f0 1f 00 43 	mcall	80008de4 <add_new_led_board_sides_to_usage+0x114>
80008cdc:	18 98       	mov	r8,r12
80008cde:	ef 68 ff fb 	st.b	r7[-5],r8
	
	slotAssignment = firstOpenSlot;
80008ce2:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80008ce6:	ef 68 ff fc 	st.b	r7[-4],r8
	
	for (unsigned char i=0; i<NUM_LED_BOARD_SIDES; i++)
80008cea:	30 08       	mov	r8,0
80008cec:	ef 68 ff ff 	st.b	r7[-1],r8
80008cf0:	c7 08       	rjmp	80008dd0 <add_new_led_board_sides_to_usage+0x100>
	{
		brdIdx = ledBrdSide[i].boardIdx;
80008cf2:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008cf6:	4b da       	lddpc	r10,80008de8 <add_new_led_board_sides_to_usage+0x118>
80008cf8:	12 98       	mov	r8,r9
80008cfa:	a3 68       	lsl	r8,0x2
80008cfc:	12 08       	add	r8,r9
80008cfe:	f4 08 00 08 	add	r8,r10,r8
80008d02:	2f c8       	sub	r8,-4
80008d04:	11 88       	ld.ub	r8,r8[0x0]
80008d06:	ef 68 ff fd 	st.b	r7[-3],r8
		
		top_botn = (i%2) ? TOP : BOTTOM; //odd sides are top, even sides are bottom
80008d0a:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008d0e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008d12:	ef 68 ff fe 	st.b	r7[-2],r8
		
		if ((ledBrd[brdIdx].present) && (usageIdx[i] == NO_LED_BOARD_PRESENT)) //TODO: do I need the NO_LED_BOARD_PRESENT check? this should always be open at this point
80008d16:	ef 39 ff fd 	ld.ub	r9,r7[-3]
80008d1a:	4b 5a       	lddpc	r10,80008dec <add_new_led_board_sides_to_usage+0x11c>
80008d1c:	12 98       	mov	r8,r9
80008d1e:	a3 78       	lsl	r8,0x3
80008d20:	12 18       	sub	r8,r9
80008d22:	a1 78       	lsl	r8,0x1
80008d24:	f4 08 00 08 	add	r8,r10,r8
80008d28:	2f 88       	sub	r8,-8
80008d2a:	11 88       	ld.ub	r8,r8[0x0]
80008d2c:	58 08       	cp.w	r8,0
80008d2e:	c4 c0       	breq	80008dc6 <add_new_led_board_sides_to_usage+0xf6>
80008d30:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008d34:	4a f9       	lddpc	r9,80008df0 <add_new_led_board_sides_to_usage+0x120>
80008d36:	f2 08 07 09 	ld.ub	r9,r9[r8]
80008d3a:	3f f8       	mov	r8,-1
80008d3c:	f0 09 18 00 	cp.b	r9,r8
80008d40:	c4 31       	brne	80008dc6 <add_new_led_board_sides_to_usage+0xf6>
		{
			strncpy((char*)&ush.u[slotAssignment].id[0], (char*)&ledBrd[brdIdx].id[0],6);
80008d42:	ef 39 ff fd 	ld.ub	r9,r7[-3]
80008d46:	12 98       	mov	r8,r9
80008d48:	a3 78       	lsl	r8,0x3
80008d4a:	12 18       	sub	r8,r9
80008d4c:	a1 78       	lsl	r8,0x1
80008d4e:	4a 89       	lddpc	r9,80008dec <add_new_led_board_sides_to_usage+0x11c>
80008d50:	12 08       	add	r8,r9
80008d52:	f0 c9 ff ff 	sub	r9,r8,-1
80008d56:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80008d5a:	f0 0a 15 03 	lsl	r10,r8,0x3
80008d5e:	4a 68       	lddpc	r8,80008df4 <add_new_led_board_sides_to_usage+0x124>
80008d60:	f4 08 00 08 	add	r8,r10,r8
80008d64:	30 6a       	mov	r10,6
80008d66:	12 9b       	mov	r11,r9
80008d68:	10 9c       	mov	r12,r8
80008d6a:	f0 1f 00 24 	mcall	80008df8 <add_new_led_board_sides_to_usage+0x128>
			
			ush.u[slotAssignment].top_botn = top_botn;
80008d6e:	ef 3a ff fc 	ld.ub	r10,r7[-4]
80008d72:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008d76:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008d7a:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80008d7e:	49 e9       	lddpc	r9,80008df4 <add_new_led_board_sides_to_usage+0x124>
80008d80:	f4 08 15 01 	lsl	r8,r10,0x1
80008d84:	f0 ca ff ff 	sub	r10,r8,-1
80008d88:	f2 0a 03 28 	ld.w	r8,r9[r10<<0x2]
80008d8c:	f1 db d0 81 	bfins	r8,r11,0x4,0x1
80008d90:	f2 0a 09 28 	st.w	r9[r10<<0x2],r8
			
			ush.u[slotAssignment].slotFilled = 1;
80008d94:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80008d98:	49 79       	lddpc	r9,80008df4 <add_new_led_board_sides_to_usage+0x124>
80008d9a:	a1 78       	lsl	r8,0x1
80008d9c:	f0 ca ff ff 	sub	r10,r8,-1
80008da0:	f2 0a 03 28 	ld.w	r8,r9[r10<<0x2]
80008da4:	30 1b       	mov	r11,1
80008da6:	f1 db d0 41 	bfins	r8,r11,0x2,0x1
80008daa:	f2 0a 09 28 	st.w	r9[r10<<0x2],r8

			usageIdx[i] = slotAssignment++;
80008dae:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008db2:	49 0a       	lddpc	r10,80008df0 <add_new_led_board_sides_to_usage+0x120>
80008db4:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80008db8:	f4 09 0b 08 	st.b	r10[r9],r8
80008dbc:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80008dc0:	2f f8       	sub	r8,-1
80008dc2:	ef 68 ff fc 	st.b	r7[-4],r8

	firstOpenSlot = find_first_open_usage_slot();
	
	slotAssignment = firstOpenSlot;
	
	for (unsigned char i=0; i<NUM_LED_BOARD_SIDES; i++)
80008dc6:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008dca:	2f f8       	sub	r8,-1
80008dcc:	ef 68 ff ff 	st.b	r7[-1],r8
80008dd0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008dd4:	30 78       	mov	r8,7
80008dd6:	f0 09 18 00 	cp.b	r9,r8
80008dda:	fe 98 ff 8c 	brls	80008cf2 <add_new_led_board_sides_to_usage+0x22>
			usageIdx[i] = slotAssignment++;

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED			
		}
	}
}
80008dde:	2f ed       	sub	sp,-8
80008de0:	e3 cd 80 80 	ldm	sp++,r7,pc
80008de4:	80 00       	ld.sh	r0,r0[0x0]
80008de6:	8c 60       	ld.sh	r0,r6[0xc]
80008de8:	00 00       	add	r0,r0
80008dea:	0c 54       	eor	r4,r6
80008dec:	00 00       	add	r0,r0
80008dee:	0b 3e       	ld.ub	lr,r5++
80008df0:	00 00       	add	r0,r0
80008df2:	0c 18       	sub	r8,r6
80008df4:	00 00       	add	r0,r0
80008df6:	08 2c       	rsub	r12,r4
80008df8:	80 00       	ld.sh	r0,r0[0x0]
80008dfa:	be 20       	st.h	pc[0x4],r0

80008dfc <inc_sanMins>:

#else

void inc_sanMins(void);
void inc_sanMins(void)
{
80008dfc:	eb cd 40 80 	pushm	r7,lr
80008e00:	1a 97       	mov	r7,sp
	sanm.csum = calc_region_checksum(0);
80008e02:	30 0c       	mov	r12,0
80008e04:	f0 1f 00 13 	mcall	80008e50 <inc_sanMins+0x54>
80008e08:	18 98       	mov	r8,r12
80008e0a:	10 9a       	mov	r10,r8
80008e0c:	49 29       	lddpc	r9,80008e54 <inc_sanMins+0x58>
80008e0e:	72 08       	ld.w	r8,r9[0x0]
80008e10:	f1 da d0 28 	bfins	r8,r10,0x1,0x8
80008e14:	93 08       	st.w	r9[0x0],r8
	write_region_to_flash(0, 0xFF, sanm.csum);
80008e16:	49 08       	lddpc	r8,80008e54 <inc_sanMins+0x58>
80008e18:	70 08       	ld.w	r8,r8[0x0]
80008e1a:	f1 d8 c0 28 	bfextu	r8,r8,0x1,0x8
80008e1e:	5c 58       	castu.b	r8
80008e20:	10 9a       	mov	r10,r8
80008e22:	e0 6b 00 ff 	mov	r11,255
80008e26:	30 0c       	mov	r12,0
80008e28:	f0 1f 00 0c 	mcall	80008e58 <inc_sanMins+0x5c>
	if (++sanMinFlashIdx > (NUM_SAN_MIN_BUFS_PER_SECTOR * NUM_SAN_MIN_BUFS_SECTORS))
80008e2c:	48 c8       	lddpc	r8,80008e5c <inc_sanMins+0x60>
80008e2e:	70 08       	ld.w	r8,r8[0x0]
80008e30:	f0 c9 ff ff 	sub	r9,r8,-1
80008e34:	48 a8       	lddpc	r8,80008e5c <inc_sanMins+0x60>
80008e36:	91 09       	st.w	r8[0x0],r9
80008e38:	48 98       	lddpc	r8,80008e5c <inc_sanMins+0x60>
80008e3a:	70 08       	ld.w	r8,r8[0x0]
80008e3c:	e0 48 00 3a 	cp.w	r8,58
80008e40:	e0 88 00 05 	brls	80008e4a <inc_sanMins+0x4e>
	{
		sanMinFlashIdx = 0;
80008e44:	48 68       	lddpc	r8,80008e5c <inc_sanMins+0x60>
80008e46:	30 09       	mov	r9,0
80008e48:	91 09       	st.w	r8[0x0],r9
	}
}
80008e4a:	e3 cd 80 80 	ldm	sp++,r7,pc
80008e4e:	00 00       	add	r0,r0
80008e50:	80 00       	ld.sh	r0,r0[0x0]
80008e52:	82 78       	ld.sh	r8,r1[0xe]
80008e54:	00 00       	add	r0,r0
80008e56:	0c 14       	sub	r4,r6
80008e58:	80 00       	ld.sh	r0,r0[0x0]
80008e5a:	88 dc       	ld.uh	r12,r4[0xa]
80008e5c:	00 00       	add	r0,r0
80008e5e:	07 b4       	ld.ub	r4,r3[0x3]

80008e60 <inc_sanCycles>:

void inc_sanCycles(void);
void inc_sanCycles(void)
{
80008e60:	eb cd 40 80 	pushm	r7,lr
80008e64:	1a 97       	mov	r7,sp
	sanc.csum = calc_region_checksum(1);
80008e66:	30 1c       	mov	r12,1
80008e68:	f0 1f 00 14 	mcall	80008eb8 <inc_sanCycles+0x58>
80008e6c:	18 98       	mov	r8,r12
80008e6e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80008e72:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80008e76:	49 29       	lddpc	r9,80008ebc <inc_sanCycles+0x5c>
80008e78:	72 08       	ld.w	r8,r9[0x0]
80008e7a:	f1 da d1 05 	bfins	r8,r10,0x8,0x5
80008e7e:	93 08       	st.w	r9[0x0],r8
	write_region_to_flash(1, 0xFF, sanc.csum);
80008e80:	48 f8       	lddpc	r8,80008ebc <inc_sanCycles+0x5c>
80008e82:	70 08       	ld.w	r8,r8[0x0]
80008e84:	f1 d8 c1 05 	bfextu	r8,r8,0x8,0x5
80008e88:	5c 58       	castu.b	r8
80008e8a:	10 9a       	mov	r10,r8
80008e8c:	e0 6b 00 ff 	mov	r11,255
80008e90:	30 1c       	mov	r12,1
80008e92:	f0 1f 00 0c 	mcall	80008ec0 <inc_sanCycles+0x60>
	if (++sanCycleFlashIdx > (NUM_SAN_CYCLE_BUFS_PER_SECTOR * NUM_SAN_CYCLE_BUFS_SECTORS))
80008e96:	48 c8       	lddpc	r8,80008ec4 <inc_sanCycles+0x64>
80008e98:	70 08       	ld.w	r8,r8[0x0]
80008e9a:	f0 c9 ff ff 	sub	r9,r8,-1
80008e9e:	48 a8       	lddpc	r8,80008ec4 <inc_sanCycles+0x64>
80008ea0:	91 09       	st.w	r8[0x0],r9
80008ea2:	48 98       	lddpc	r8,80008ec4 <inc_sanCycles+0x64>
80008ea4:	70 08       	ld.w	r8,r8[0x0]
80008ea6:	58 48       	cp.w	r8,4
80008ea8:	e0 88 00 05 	brls	80008eb2 <inc_sanCycles+0x52>
	{
		sanCycleFlashIdx = 0;
80008eac:	48 68       	lddpc	r8,80008ec4 <inc_sanCycles+0x64>
80008eae:	30 09       	mov	r9,0
80008eb0:	91 09       	st.w	r8[0x0],r9
	}
}
80008eb2:	e3 cd 80 80 	ldm	sp++,r7,pc
80008eb6:	00 00       	add	r0,r0
80008eb8:	80 00       	ld.sh	r0,r0[0x0]
80008eba:	82 78       	ld.sh	r8,r1[0xe]
80008ebc:	00 00       	add	r0,r0
80008ebe:	0c 80       	andn	r0,r6
80008ec0:	80 00       	ld.sh	r0,r0[0x0]
80008ec2:	88 dc       	ld.uh	r12,r4[0xa]
80008ec4:	00 00       	add	r0,r0
80008ec6:	07 b0       	ld.ub	r0,r3[0x3]

80008ec8 <increment_ledBoard_usage_min>:


void increment_ledBoard_usage_min(void)
{
80008ec8:	eb cd 40 80 	pushm	r7,lr
80008ecc:	1a 97       	mov	r7,sp
80008ece:	20 2d       	sub	sp,8
	unsigned char idx;
	unsigned char topLEDboardLowerSideIdx;
	unsigned char bottomLEDboardUpperSideIdx;
	unsigned char topUIdx;
	unsigned char bottomUIdx;
	unsigned char hourRollover = 0;
80008ed0:	30 08       	mov	r8,0
80008ed2:	ef 68 ff fd 	st.b	r7[-3],r8
	
	inc_sanMins();
80008ed6:	f0 1f 00 99 	mcall	80009138 <increment_ledBoard_usage_min+0x270>

	for (unsigned char i=0; i<NUM_SHELVES; i++) //check every active shelf
80008eda:	30 08       	mov	r8,0
80008edc:	ef 68 ff fe 	st.b	r7[-2],r8
80008ee0:	cd b8       	rjmp	80009096 <increment_ledBoard_usage_min+0x1ce>
	{
		if (shelf[i].active == SHELF_ACTIVE)
80008ee2:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80008ee6:	fe fa 02 56 	ld.w	r10,pc[598]
80008eea:	12 98       	mov	r8,r9
80008eec:	a3 68       	lsl	r8,0x2
80008eee:	12 08       	add	r8,r9
80008ef0:	f4 08 00 08 	add	r8,r10,r8
80008ef4:	11 89       	ld.ub	r9,r8[0x0]
80008ef6:	30 18       	mov	r8,1
80008ef8:	f0 09 18 00 	cp.b	r9,r8
80008efc:	e0 81 00 c8 	brne	8000908c <increment_ledBoard_usage_min+0x1c4>
		{
			topLEDboardLowerSideIdx = ledBrd[shelf[i].tLedIdx].lSideIdx;
80008f00:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80008f04:	fe fa 02 38 	ld.w	r10,pc[568]
80008f08:	12 98       	mov	r8,r9
80008f0a:	a3 68       	lsl	r8,0x2
80008f0c:	12 08       	add	r8,r9
80008f0e:	f4 08 00 08 	add	r8,r10,r8
80008f12:	2f f8       	sub	r8,-1
80008f14:	11 88       	ld.ub	r8,r8[0x0]
80008f16:	10 99       	mov	r9,r8
80008f18:	fe fa 02 28 	ld.w	r10,pc[552]
80008f1c:	12 98       	mov	r8,r9
80008f1e:	a3 78       	lsl	r8,0x3
80008f20:	12 18       	sub	r8,r9
80008f22:	a1 78       	lsl	r8,0x1
80008f24:	f4 08 00 08 	add	r8,r10,r8
80008f28:	2f 58       	sub	r8,-11
80008f2a:	11 88       	ld.ub	r8,r8[0x0]
80008f2c:	ef 68 ff f9 	st.b	r7[-7],r8
			bottomLEDboardUpperSideIdx = ledBrd[shelf[i].bLedIdx].uSideIdx;
80008f30:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80008f34:	fe fa 02 08 	ld.w	r10,pc[520]
80008f38:	12 98       	mov	r8,r9
80008f3a:	a3 68       	lsl	r8,0x2
80008f3c:	12 08       	add	r8,r9
80008f3e:	f4 08 00 08 	add	r8,r10,r8
80008f42:	2f e8       	sub	r8,-2
80008f44:	11 88       	ld.ub	r8,r8[0x0]
80008f46:	10 99       	mov	r9,r8
80008f48:	4f ea       	lddpc	r10,80009140 <increment_ledBoard_usage_min+0x278>
80008f4a:	12 98       	mov	r8,r9
80008f4c:	a3 78       	lsl	r8,0x3
80008f4e:	12 18       	sub	r8,r9
80008f50:	a1 78       	lsl	r8,0x1
80008f52:	f4 08 00 08 	add	r8,r10,r8
80008f56:	2f 68       	sub	r8,-10
80008f58:	11 88       	ld.ub	r8,r8[0x0]
80008f5a:	ef 68 ff fa 	st.b	r7[-6],r8
			
			topUIdx = ledBrdSide[topLEDboardLowerSideIdx].ushdwIdx;
80008f5e:	ef 39 ff f9 	ld.ub	r9,r7[-7]
80008f62:	4f 9a       	lddpc	r10,80009144 <increment_ledBoard_usage_min+0x27c>
80008f64:	12 98       	mov	r8,r9
80008f66:	a3 68       	lsl	r8,0x2
80008f68:	12 08       	add	r8,r9
80008f6a:	f4 08 00 08 	add	r8,r10,r8
80008f6e:	2f f8       	sub	r8,-1
80008f70:	11 88       	ld.ub	r8,r8[0x0]
80008f72:	ef 68 ff fb 	st.b	r7[-5],r8
			bottomUIdx = ledBrdSide[bottomLEDboardUpperSideIdx].ushdwIdx;
80008f76:	ef 39 ff fa 	ld.ub	r9,r7[-6]
80008f7a:	4f 3a       	lddpc	r10,80009144 <increment_ledBoard_usage_min+0x27c>
80008f7c:	12 98       	mov	r8,r9
80008f7e:	a3 68       	lsl	r8,0x2
80008f80:	12 08       	add	r8,r9
80008f82:	f4 08 00 08 	add	r8,r10,r8
80008f86:	2f f8       	sub	r8,-1
80008f88:	11 88       	ld.ub	r8,r8[0x0]
80008f8a:	ef 68 ff fc 	st.b	r7[-4],r8
			
			for (unsigned char k=0; k<2; k++) //for each board side in the shelf
80008f8e:	30 08       	mov	r8,0
80008f90:	ef 68 ff ff 	st.b	r7[-1],r8
80008f94:	c7 58       	rjmp	8000907e <increment_ledBoard_usage_min+0x1b6>
			{
				switch (k)
80008f96:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008f9a:	58 08       	cp.w	r8,0
80008f9c:	c0 40       	breq	80008fa4 <increment_ledBoard_usage_min+0xdc>
80008f9e:	58 18       	cp.w	r8,1
80008fa0:	c0 70       	breq	80008fae <increment_ledBoard_usage_min+0xe6>
80008fa2:	c0 a8       	rjmp	80008fb6 <increment_ledBoard_usage_min+0xee>
				{
					case 0:
						idx = topUIdx;
80008fa4:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80008fa8:	ef 68 ff f8 	st.b	r7[-8],r8
						break;
80008fac:	c0 58       	rjmp	80008fb6 <increment_ledBoard_usage_min+0xee>
					case 1:
						idx = bottomUIdx;
80008fae:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80008fb2:	ef 68 ff f8 	st.b	r7[-8],r8
						break;

				}

				um.mins[idx] = um.mins[idx] + 1;
80008fb6:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80008fba:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80008fbe:	4e 3a       	lddpc	r10,80009148 <increment_ledBoard_usage_min+0x280>
80008fc0:	f4 08 07 08 	ld.ub	r8,r10[r8]
80008fc4:	2f f8       	sub	r8,-1
80008fc6:	5c 58       	castu.b	r8
80008fc8:	4e 0a       	lddpc	r10,80009148 <increment_ledBoard_usage_min+0x280>
80008fca:	f4 09 0b 08 	st.b	r10[r9],r8
				if (((um.mins[idx]) %60) == 0)
80008fce:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80008fd2:	4d e9       	lddpc	r9,80009148 <increment_ledBoard_usage_min+0x280>
80008fd4:	f2 08 07 0a 	ld.ub	r10,r9[r8]
80008fd8:	e0 68 88 89 	mov	r8,34953
80008fdc:	ea 18 88 88 	orh	r8,0x8888
80008fe0:	f4 08 06 48 	mulu.d	r8,r10,r8
80008fe4:	a5 99       	lsr	r9,0x5
80008fe6:	12 98       	mov	r8,r9
80008fe8:	a5 68       	lsl	r8,0x4
80008fea:	12 18       	sub	r8,r9
80008fec:	a3 68       	lsl	r8,0x2
80008fee:	f4 08 01 08 	sub	r8,r10,r8
80008ff2:	5c 58       	castu.b	r8
80008ff4:	c4 01       	brne	80009074 <increment_ledBoard_usage_min+0x1ac>
				{
					hourRollover++; //count number of board sides that had hours rollover this pass for the current hourPingPong selection
80008ff6:	ef 38 ff fd 	ld.ub	r8,r7[-3]
80008ffa:	2f f8       	sub	r8,-1
80008ffc:	ef 68 ff fd 	st.b	r7[-3],r8
					ush.u[idx].hours = ush.u[idx].hours + 1;
80009000:	ef 3a ff f8 	ld.ub	r10,r7[-8]
80009004:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80009008:	4d 18       	lddpc	r8,8000914c <increment_ledBoard_usage_min+0x284>
8000900a:	a1 79       	lsl	r9,0x1
8000900c:	2f f9       	sub	r9,-1
8000900e:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80009012:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
80009016:	5c 88       	casts.h	r8
80009018:	5c 78       	castu.h	r8
8000901a:	2f f8       	sub	r8,-1
8000901c:	5c 88       	casts.h	r8
8000901e:	f1 d8 c0 0b 	bfextu	r8,r8,0x0,0xb
80009022:	f7 d8 b0 10 	bfexts	r11,r8,0x0,0x10
80009026:	4c a9       	lddpc	r9,8000914c <increment_ledBoard_usage_min+0x284>
80009028:	f4 08 15 01 	lsl	r8,r10,0x1
8000902c:	f0 ca ff ff 	sub	r10,r8,-1
80009030:	f2 0a 03 28 	ld.w	r8,r9[r10<<0x2]
80009034:	f1 db d0 ab 	bfins	r8,r11,0x5,0xb
80009038:	f2 0a 09 28 	st.w	r9[r10<<0x2],r8
						
					if ((ush.u[idx].hours) >= 2000) //2000 hours * 60 minutes per hour
8000903c:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80009040:	4c 38       	lddpc	r8,8000914c <increment_ledBoard_usage_min+0x284>
80009042:	a1 79       	lsl	r9,0x1
80009044:	2f f9       	sub	r9,-1
80009046:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000904a:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
8000904e:	5c 88       	casts.h	r8
80009050:	5c 78       	castu.h	r8
80009052:	e0 48 07 cf 	cp.w	r8,1999
80009056:	e0 8a 00 0f 	brle	80009074 <increment_ledBoard_usage_min+0x1ac>
					{
						ush.u[idx].maxUsageReached = 1; //And...we're done. Reached 2000 hours.
8000905a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000905e:	4b c9       	lddpc	r9,8000914c <increment_ledBoard_usage_min+0x284>
80009060:	a1 78       	lsl	r8,0x1
80009062:	f0 ca ff ff 	sub	r10,r8,-1
80009066:	f2 0a 03 28 	ld.w	r8,r9[r10<<0x2]
8000906a:	30 1b       	mov	r11,1
8000906c:	f1 db d0 61 	bfins	r8,r11,0x3,0x1
80009070:	f2 0a 09 28 	st.w	r9[r10<<0x2],r8
			bottomLEDboardUpperSideIdx = ledBrd[shelf[i].bLedIdx].uSideIdx;
			
			topUIdx = ledBrdSide[topLEDboardLowerSideIdx].ushdwIdx;
			bottomUIdx = ledBrdSide[bottomLEDboardUpperSideIdx].ushdwIdx;
			
			for (unsigned char k=0; k<2; k++) //for each board side in the shelf
80009074:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80009078:	2f f8       	sub	r8,-1
8000907a:	ef 68 ff ff 	st.b	r7[-1],r8
8000907e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80009082:	30 18       	mov	r8,1
80009084:	f0 09 18 00 	cp.b	r9,r8
80009088:	fe 98 ff 87 	brls	80008f96 <increment_ledBoard_usage_min+0xce>
	unsigned char bottomUIdx;
	unsigned char hourRollover = 0;
	
	inc_sanMins();

	for (unsigned char i=0; i<NUM_SHELVES; i++) //check every active shelf
8000908c:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80009090:	2f f8       	sub	r8,-1
80009092:	ef 68 ff fe 	st.b	r7[-2],r8
80009096:	ef 39 ff fe 	ld.ub	r9,r7[-2]
8000909a:	30 38       	mov	r8,3
8000909c:	f0 09 18 00 	cp.b	r9,r8
800090a0:	fe 98 ff 21 	brls	80008ee2 <increment_ledBoard_usage_min+0x1a>
			} //for each board side in the shelf (k)
		} //if (shelf[i].active)
	} //for (i=0; i<NUM_SHELVES; i++)
	

	um.csum = calc_region_checksum(3);
800090a4:	30 3c       	mov	r12,3
800090a6:	f0 1f 00 2b 	mcall	80009150 <increment_ledBoard_usage_min+0x288>
800090aa:	18 98       	mov	r8,r12
800090ac:	4a 79       	lddpc	r9,80009148 <increment_ledBoard_usage_min+0x280>
800090ae:	f3 68 00 60 	st.b	r9[96],r8
	write_region_to_flash(3, 0xFF, um.csum);
800090b2:	4a 68       	lddpc	r8,80009148 <increment_ledBoard_usage_min+0x280>
800090b4:	f1 38 00 60 	ld.ub	r8,r8[96]
800090b8:	10 9a       	mov	r10,r8
800090ba:	e0 6b 00 ff 	mov	r11,255
800090be:	30 3c       	mov	r12,3
800090c0:	f0 1f 00 25 	mcall	80009154 <increment_ledBoard_usage_min+0x28c>
	if (++umFlashIdx > NUM_USAGE_MINS_BUFS_SECTORS)
800090c4:	4a 58       	lddpc	r8,80009158 <increment_ledBoard_usage_min+0x290>
800090c6:	70 08       	ld.w	r8,r8[0x0]
800090c8:	f0 c9 ff ff 	sub	r9,r8,-1
800090cc:	4a 38       	lddpc	r8,80009158 <increment_ledBoard_usage_min+0x290>
800090ce:	91 09       	st.w	r8[0x0],r9
800090d0:	4a 28       	lddpc	r8,80009158 <increment_ledBoard_usage_min+0x290>
800090d2:	70 08       	ld.w	r8,r8[0x0]
800090d4:	e0 48 00 74 	cp.w	r8,116
800090d8:	e0 88 00 05 	brls	800090e2 <increment_ledBoard_usage_min+0x21a>
	{
		umFlashIdx = 0;
800090dc:	49 f8       	lddpc	r8,80009158 <increment_ledBoard_usage_min+0x290>
800090de:	30 09       	mov	r9,0
800090e0:	91 09       	st.w	r8[0x0],r9
	}

	if (hourRollover)
800090e2:	ef 39 ff fd 	ld.ub	r9,r7[-3]
800090e6:	30 08       	mov	r8,0
800090e8:	f0 09 18 00 	cp.b	r9,r8
800090ec:	c2 20       	breq	80009130 <increment_ledBoard_usage_min+0x268>
	{
		ush.csum = calc_region_checksum(2);
800090ee:	30 2c       	mov	r12,2
800090f0:	f0 1f 00 18 	mcall	80009150 <increment_ledBoard_usage_min+0x288>
800090f4:	18 98       	mov	r8,r12
800090f6:	49 69       	lddpc	r9,8000914c <increment_ledBoard_usage_min+0x284>
800090f8:	f3 68 03 00 	st.b	r9[768],r8
		write_region_to_flash(2, 0xFF, ush.csum);
800090fc:	49 48       	lddpc	r8,8000914c <increment_ledBoard_usage_min+0x284>
800090fe:	f1 38 03 00 	ld.ub	r8,r8[768]
80009102:	10 9a       	mov	r10,r8
80009104:	e0 6b 00 ff 	mov	r11,255
80009108:	30 2c       	mov	r12,2
8000910a:	f0 1f 00 13 	mcall	80009154 <increment_ledBoard_usage_min+0x28c>
		if (++ushFlashIdx > (NUM_USAGE_HOURS_BUFS_SECTORS/NUM_USAGE_HOURS_SECTORS_PER_BUF))
8000910e:	49 48       	lddpc	r8,8000915c <increment_ledBoard_usage_min+0x294>
80009110:	70 08       	ld.w	r8,r8[0x0]
80009112:	f0 c9 ff ff 	sub	r9,r8,-1
80009116:	49 28       	lddpc	r8,8000915c <increment_ledBoard_usage_min+0x294>
80009118:	91 09       	st.w	r8[0x0],r9
8000911a:	49 18       	lddpc	r8,8000915c <increment_ledBoard_usage_min+0x294>
8000911c:	70 08       	ld.w	r8,r8[0x0]
8000911e:	58 28       	cp.w	r8,2
80009120:	e0 88 00 05 	brls	8000912a <increment_ledBoard_usage_min+0x262>
		{
			ushFlashIdx = 0;
80009124:	48 e8       	lddpc	r8,8000915c <increment_ledBoard_usage_min+0x294>
80009126:	30 09       	mov	r9,0
80009128:	91 09       	st.w	r8[0x0],r9
		}

		hourRollover = 0; //reset for next pass
8000912a:	30 08       	mov	r8,0
8000912c:	ef 68 ff fd 	st.b	r7[-3],r8
	}
}
80009130:	2f ed       	sub	sp,-8
80009132:	e3 cd 80 80 	ldm	sp++,r7,pc
80009136:	00 00       	add	r0,r0
80009138:	80 00       	ld.sh	r0,r0[0x0]
8000913a:	8d fc       	st.w	r6[0x3c],r12
8000913c:	00 00       	add	r0,r0
8000913e:	0b 84       	ld.ub	r4,r5[0x0]
80009140:	00 00       	add	r0,r0
80009142:	0b 3e       	ld.ub	lr,r5++
80009144:	00 00       	add	r0,r0
80009146:	0c 54       	eor	r4,r6
80009148:	00 00       	add	r0,r0
8000914a:	0b a4       	ld.ub	r4,r5[0x2]
8000914c:	00 00       	add	r0,r0
8000914e:	08 2c       	rsub	r12,r4
80009150:	80 00       	ld.sh	r0,r0[0x0]
80009152:	82 78       	ld.sh	r8,r1[0xe]
80009154:	80 00       	ld.sh	r0,r0[0x0]
80009156:	88 dc       	ld.uh	r12,r4[0xa]
80009158:	00 00       	add	r0,r0
8000915a:	07 bc       	ld.ub	r12,r3[0x3]
8000915c:	00 00       	add	r0,r0
8000915e:	07 b8       	ld.ub	r8,r3[0x3]

80009160 <init_shelf_n_ledBrd_structs>:
#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED


void init_shelf_n_ledBrd_structs(void);
void init_shelf_n_ledBrd_structs(void)
{
80009160:	eb cd 40 80 	pushm	r7,lr
80009164:	1a 97       	mov	r7,sp
80009166:	20 4d       	sub	sp,16
	
	for (int i=0; i<NUM_SHELVES; i++)
80009168:	30 08       	mov	r8,0
8000916a:	ef 48 ff f0 	st.w	r7[-16],r8
8000916e:	c2 b8       	rjmp	800091c4 <init_shelf_n_ledBrd_structs+0x64>
	{
		shelf[i].present = 0;
80009170:	ee f9 ff f0 	ld.w	r9,r7[-16]
80009174:	fe fa 02 7c 	ld.w	r10,pc[636]
80009178:	12 98       	mov	r8,r9
8000917a:	a3 68       	lsl	r8,0x2
8000917c:	12 08       	add	r8,r9
8000917e:	f4 08 00 08 	add	r8,r10,r8
80009182:	f0 c9 ff fc 	sub	r9,r8,-4
80009186:	30 08       	mov	r8,0
80009188:	b2 88       	st.b	r9[0x0],r8
		shelf[i].devicesPresent = 0;
8000918a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000918e:	fe fa 02 62 	ld.w	r10,pc[610]
80009192:	12 98       	mov	r8,r9
80009194:	a3 68       	lsl	r8,0x2
80009196:	12 08       	add	r8,r9
80009198:	f4 08 00 08 	add	r8,r10,r8
8000919c:	f0 c9 ff fd 	sub	r9,r8,-3
800091a0:	30 08       	mov	r8,0
800091a2:	b2 88       	st.b	r9[0x0],r8
		shelf[i].active = 0;
800091a4:	ee f9 ff f0 	ld.w	r9,r7[-16]
800091a8:	fe fa 02 48 	ld.w	r10,pc[584]
800091ac:	12 98       	mov	r8,r9
800091ae:	a3 68       	lsl	r8,0x2
800091b0:	12 08       	add	r8,r9
800091b2:	f4 08 00 09 	add	r9,r10,r8
800091b6:	30 08       	mov	r8,0
800091b8:	b2 88       	st.b	r9[0x0],r8

void init_shelf_n_ledBrd_structs(void);
void init_shelf_n_ledBrd_structs(void)
{
	
	for (int i=0; i<NUM_SHELVES; i++)
800091ba:	ee f8 ff f0 	ld.w	r8,r7[-16]
800091be:	2f f8       	sub	r8,-1
800091c0:	ef 48 ff f0 	st.w	r7[-16],r8
800091c4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800091c8:	58 38       	cp.w	r8,3
800091ca:	fe 9a ff d3 	brle	80009170 <init_shelf_n_ledBrd_structs+0x10>
		shelf[i].present = 0;
		shelf[i].devicesPresent = 0;
		shelf[i].active = 0;
	}
	
	shelf[0].tLedIdx = 0;
800091ce:	fe f9 02 22 	ld.w	r9,pc[546]
800091d2:	30 08       	mov	r8,0
800091d4:	b2 98       	st.b	r9[0x1],r8
	shelf[0].bLedIdx = 1;
800091d6:	fe f9 02 1a 	ld.w	r9,pc[538]
800091da:	30 18       	mov	r8,1
800091dc:	b2 a8       	st.b	r9[0x2],r8
	shelf[1].tLedIdx = 1;
800091de:	fe f9 02 12 	ld.w	r9,pc[530]
800091e2:	30 18       	mov	r8,1
800091e4:	b2 e8       	st.b	r9[0x6],r8
	shelf[1].bLedIdx = 2;
800091e6:	fe f9 02 0a 	ld.w	r9,pc[522]
800091ea:	30 28       	mov	r8,2
800091ec:	b2 f8       	st.b	r9[0x7],r8
	shelf[2].tLedIdx = 2;
800091ee:	fe f9 02 02 	ld.w	r9,pc[514]
800091f2:	30 28       	mov	r8,2
800091f4:	f3 68 00 0b 	st.b	r9[11],r8
	shelf[2].bLedIdx = 3;
800091f8:	4f e9       	lddpc	r9,800093f0 <init_shelf_n_ledBrd_structs+0x290>
800091fa:	30 38       	mov	r8,3
800091fc:	f3 68 00 0c 	st.b	r9[12],r8
	shelf[3].tLedIdx = 3;
80009200:	4f c9       	lddpc	r9,800093f0 <init_shelf_n_ledBrd_structs+0x290>
80009202:	30 38       	mov	r8,3
80009204:	f3 68 00 10 	st.b	r9[16],r8
	shelf[3].bLedIdx = 4;
80009208:	4f a9       	lddpc	r9,800093f0 <init_shelf_n_ledBrd_structs+0x290>
8000920a:	30 48       	mov	r8,4
8000920c:	f3 68 00 11 	st.b	r9[17],r8
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
80009210:	30 08       	mov	r8,0
80009212:	ef 48 ff f4 	st.w	r7[-12],r8
80009216:	c1 38       	rjmp	8000923c <init_shelf_n_ledBrd_structs+0xdc>
	{
		ledBrd[i].present = 0;
80009218:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000921c:	4f 6a       	lddpc	r10,800093f4 <init_shelf_n_ledBrd_structs+0x294>
8000921e:	12 98       	mov	r8,r9
80009220:	a3 78       	lsl	r8,0x3
80009222:	12 18       	sub	r8,r9
80009224:	a1 78       	lsl	r8,0x1
80009226:	f4 08 00 08 	add	r8,r10,r8
8000922a:	f0 c9 ff f8 	sub	r9,r8,-8
8000922e:	30 08       	mov	r8,0
80009230:	b2 88       	st.b	r9[0x0],r8
	shelf[2].tLedIdx = 2;
	shelf[2].bLedIdx = 3;
	shelf[3].tLedIdx = 3;
	shelf[3].bLedIdx = 4;
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
80009232:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009236:	2f f8       	sub	r8,-1
80009238:	ef 48 ff f4 	st.w	r7[-12],r8
8000923c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009240:	58 48       	cp.w	r8,4
80009242:	fe 9a ff eb 	brle	80009218 <init_shelf_n_ledBrd_structs+0xb8>
	{
		ledBrd[i].present = 0;
	}
	
	ledBrd[0].uSideIdx = 0xFF;
80009246:	4e c9       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009248:	3f f8       	mov	r8,-1
8000924a:	f3 68 00 0a 	st.b	r9[10],r8
	ledBrd[0].lSideIdx = 0;
8000924e:	4e a9       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009250:	30 08       	mov	r8,0
80009252:	f3 68 00 0b 	st.b	r9[11],r8
	ledBrd[1].uSideIdx = 1;
80009256:	4e 89       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009258:	30 18       	mov	r8,1
8000925a:	f3 68 00 18 	st.b	r9[24],r8
	ledBrd[1].lSideIdx = 2;
8000925e:	4e 69       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009260:	30 28       	mov	r8,2
80009262:	f3 68 00 19 	st.b	r9[25],r8
	ledBrd[2].uSideIdx = 3;
80009266:	4e 49       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009268:	30 38       	mov	r8,3
8000926a:	f3 68 00 26 	st.b	r9[38],r8
	ledBrd[2].lSideIdx = 4;
8000926e:	4e 29       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009270:	30 48       	mov	r8,4
80009272:	f3 68 00 27 	st.b	r9[39],r8
	ledBrd[3].uSideIdx = 5;
80009276:	4e 09       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009278:	30 58       	mov	r8,5
8000927a:	f3 68 00 34 	st.b	r9[52],r8
	ledBrd[3].lSideIdx = 6;
8000927e:	4d e9       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009280:	30 68       	mov	r8,6
80009282:	f3 68 00 35 	st.b	r9[53],r8
	ledBrd[4].uSideIdx = 7;
80009286:	4d c9       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009288:	30 78       	mov	r8,7
8000928a:	f3 68 00 42 	st.b	r9[66],r8
	ledBrd[4].lSideIdx = 0xFF;
8000928e:	4d a9       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009290:	3f f8       	mov	r8,-1
80009292:	f3 68 00 43 	st.b	r9[67],r8

	ledBrd[0].uSideShelfIdx = 0xFF;
80009296:	4d 89       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
80009298:	3f f8       	mov	r8,-1
8000929a:	f3 68 00 0c 	st.b	r9[12],r8
	ledBrd[1].uSideShelfIdx = 0;
8000929e:	4d 69       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
800092a0:	30 08       	mov	r8,0
800092a2:	f3 68 00 1a 	st.b	r9[26],r8
	ledBrd[2].uSideShelfIdx = 1;
800092a6:	4d 49       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
800092a8:	30 18       	mov	r8,1
800092aa:	f3 68 00 28 	st.b	r9[40],r8
	ledBrd[3].uSideShelfIdx = 2;
800092ae:	4d 29       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
800092b0:	30 28       	mov	r8,2
800092b2:	f3 68 00 36 	st.b	r9[54],r8
	ledBrd[4].uSideShelfIdx = 3;
800092b6:	4d 09       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
800092b8:	30 38       	mov	r8,3
800092ba:	f3 68 00 44 	st.b	r9[68],r8
 
	ledBrd[0].lSideShelfIdx = 0;
800092be:	4c e9       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
800092c0:	30 08       	mov	r8,0
800092c2:	f3 68 00 0d 	st.b	r9[13],r8
	ledBrd[1].lSideShelfIdx = 1;
800092c6:	4c c9       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
800092c8:	30 18       	mov	r8,1
800092ca:	f3 68 00 1b 	st.b	r9[27],r8
	ledBrd[2].lSideShelfIdx = 2;
800092ce:	4c a9       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
800092d0:	30 28       	mov	r8,2
800092d2:	f3 68 00 29 	st.b	r9[41],r8
	ledBrd[3].lSideShelfIdx = 3;
800092d6:	4c 89       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
800092d8:	30 38       	mov	r8,3
800092da:	f3 68 00 37 	st.b	r9[55],r8
	ledBrd[4].lSideShelfIdx = 0xFF;
800092de:	4c 69       	lddpc	r9,800093f4 <init_shelf_n_ledBrd_structs+0x294>
800092e0:	3f f8       	mov	r8,-1
800092e2:	f3 68 00 45 	st.b	r9[69],r8
	

	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
800092e6:	30 08       	mov	r8,0
800092e8:	ef 48 ff f8 	st.w	r7[-8],r8
800092ec:	c2 88       	rjmp	8000933c <init_shelf_n_ledBrd_structs+0x1dc>
	{
		ledBrdSide[i].maxUsageReached = 0;
800092ee:	ee f9 ff f8 	ld.w	r9,r7[-8]
800092f2:	4c 2a       	lddpc	r10,800093f8 <init_shelf_n_ledBrd_structs+0x298>
800092f4:	12 98       	mov	r8,r9
800092f6:	a3 68       	lsl	r8,0x2
800092f8:	12 08       	add	r8,r9
800092fa:	f4 08 00 08 	add	r8,r10,r8
800092fe:	f0 c9 ff fe 	sub	r9,r8,-2
80009302:	30 08       	mov	r8,0
80009304:	b2 88       	st.b	r9[0x0],r8
		ledBrdSide[i].sanitizeMinutes = 0;
80009306:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000930a:	4b ca       	lddpc	r10,800093f8 <init_shelf_n_ledBrd_structs+0x298>
8000930c:	12 98       	mov	r8,r9
8000930e:	a3 68       	lsl	r8,0x2
80009310:	12 08       	add	r8,r9
80009312:	f4 08 00 09 	add	r9,r10,r8
80009316:	30 08       	mov	r8,0
80009318:	b2 88       	st.b	r9[0x0],r8
		ledBrdSide[i].ushdwIdx = 0xFF;
8000931a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000931e:	4b 7a       	lddpc	r10,800093f8 <init_shelf_n_ledBrd_structs+0x298>
80009320:	12 98       	mov	r8,r9
80009322:	a3 68       	lsl	r8,0x2
80009324:	12 08       	add	r8,r9
80009326:	f4 08 00 08 	add	r8,r10,r8
8000932a:	f0 c9 ff ff 	sub	r9,r8,-1
8000932e:	3f f8       	mov	r8,-1
80009330:	b2 88       	st.b	r9[0x0],r8
	ledBrd[2].lSideShelfIdx = 2;
	ledBrd[3].lSideShelfIdx = 3;
	ledBrd[4].lSideShelfIdx = 0xFF;
	

	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
80009332:	ee f8 ff f8 	ld.w	r8,r7[-8]
80009336:	2f f8       	sub	r8,-1
80009338:	ef 48 ff f8 	st.w	r7[-8],r8
8000933c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80009340:	58 78       	cp.w	r8,7
80009342:	fe 9a ff d6 	brle	800092ee <init_shelf_n_ledBrd_structs+0x18e>
		ledBrdSide[i].maxUsageReached = 0;
		ledBrdSide[i].sanitizeMinutes = 0;
		ledBrdSide[i].ushdwIdx = 0xFF;
	}
	
	ledBrdSide[0].boardIdx = 0;
80009346:	4a d9       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
80009348:	30 08       	mov	r8,0
8000934a:	b2 c8       	st.b	r9[0x4],r8
	ledBrdSide[1].boardIdx = 1;
8000934c:	4a b9       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
8000934e:	30 18       	mov	r8,1
80009350:	f3 68 00 09 	st.b	r9[9],r8
	ledBrdSide[2].boardIdx = 1;
80009354:	4a 99       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
80009356:	30 18       	mov	r8,1
80009358:	f3 68 00 0e 	st.b	r9[14],r8
	ledBrdSide[3].boardIdx = 2;
8000935c:	4a 79       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
8000935e:	30 28       	mov	r8,2
80009360:	f3 68 00 13 	st.b	r9[19],r8
	ledBrdSide[4].boardIdx = 2;
80009364:	4a 59       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
80009366:	30 28       	mov	r8,2
80009368:	f3 68 00 18 	st.b	r9[24],r8
	ledBrdSide[5].boardIdx = 3;
8000936c:	4a 39       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
8000936e:	30 38       	mov	r8,3
80009370:	f3 68 00 1d 	st.b	r9[29],r8
	ledBrdSide[6].boardIdx = 3;
80009374:	4a 19       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
80009376:	30 38       	mov	r8,3
80009378:	f3 68 00 22 	st.b	r9[34],r8
	ledBrdSide[7].boardIdx = 4;
8000937c:	49 f9       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
8000937e:	30 48       	mov	r8,4
80009380:	f3 68 00 27 	st.b	r9[39],r8
	

	ledBrdSide[0].shelfIdx = 0;
80009384:	49 d9       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
80009386:	30 08       	mov	r8,0
80009388:	b2 b8       	st.b	r9[0x3],r8
	ledBrdSide[1].shelfIdx = 0;
8000938a:	49 c9       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
8000938c:	30 08       	mov	r8,0
8000938e:	f3 68 00 08 	st.b	r9[8],r8
	ledBrdSide[2].shelfIdx = 1;
80009392:	49 a9       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
80009394:	30 18       	mov	r8,1
80009396:	f3 68 00 0d 	st.b	r9[13],r8
	ledBrdSide[3].shelfIdx = 1;
8000939a:	49 89       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
8000939c:	30 18       	mov	r8,1
8000939e:	f3 68 00 12 	st.b	r9[18],r8
	ledBrdSide[4].shelfIdx = 2;
800093a2:	49 69       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
800093a4:	30 28       	mov	r8,2
800093a6:	f3 68 00 17 	st.b	r9[23],r8
	ledBrdSide[5].shelfIdx = 2;
800093aa:	49 49       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
800093ac:	30 28       	mov	r8,2
800093ae:	f3 68 00 1c 	st.b	r9[28],r8
	ledBrdSide[6].shelfIdx = 3;
800093b2:	49 29       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
800093b4:	30 38       	mov	r8,3
800093b6:	f3 68 00 21 	st.b	r9[33],r8
	ledBrdSide[7].shelfIdx = 3;
800093ba:	49 09       	lddpc	r9,800093f8 <init_shelf_n_ledBrd_structs+0x298>
800093bc:	30 38       	mov	r8,3
800093be:	f3 68 00 26 	st.b	r9[38],r8
		{
			usageIdx[i][j] = NO_LED_BOARD_PRESENT;
		}
	}
#else
	for (int j=0; j<NUM_LED_BOARD_SIDES; j++)
800093c2:	30 08       	mov	r8,0
800093c4:	ef 48 ff fc 	st.w	r7[-4],r8
800093c8:	c0 c8       	rjmp	800093e0 <init_shelf_n_ledBrd_structs+0x280>
	{
		usageIdx[j] = NO_LED_BOARD_PRESENT;
800093ca:	ee f9 ff fc 	ld.w	r9,r7[-4]
800093ce:	48 ca       	lddpc	r10,800093fc <init_shelf_n_ledBrd_structs+0x29c>
800093d0:	3f f8       	mov	r8,-1
800093d2:	f4 09 0b 08 	st.b	r10[r9],r8
		{
			usageIdx[i][j] = NO_LED_BOARD_PRESENT;
		}
	}
#else
	for (int j=0; j<NUM_LED_BOARD_SIDES; j++)
800093d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800093da:	2f f8       	sub	r8,-1
800093dc:	ef 48 ff fc 	st.w	r7[-4],r8
800093e0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800093e4:	58 78       	cp.w	r8,7
800093e6:	fe 9a ff f2 	brle	800093ca <init_shelf_n_ledBrd_structs+0x26a>
	{
		usageIdx[j] = NO_LED_BOARD_PRESENT;
	}
#endif

}
800093ea:	2f cd       	sub	sp,-16
800093ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800093f0:	00 00       	add	r0,r0
800093f2:	0b 84       	ld.ub	r4,r5[0x0]
800093f4:	00 00       	add	r0,r0
800093f6:	0b 3e       	ld.ub	lr,r5++
800093f8:	00 00       	add	r0,r0
800093fa:	0c 54       	eor	r4,r6
800093fc:	00 00       	add	r0,r0
800093fe:	0c 18       	sub	r8,r6

80009400 <load_usageIdx_to_ledBrdSide>:

#else

void load_usageIdx_to_ledBrdSide(void);
void load_usageIdx_to_ledBrdSide(void)
{
80009400:	eb cd 40 80 	pushm	r7,lr
80009404:	1a 97       	mov	r7,sp
80009406:	20 1d       	sub	sp,4
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
80009408:	30 08       	mov	r8,0
8000940a:	ef 48 ff fc 	st.w	r7[-4],r8
8000940e:	c1 78       	rjmp	8000943c <load_usageIdx_to_ledBrdSide+0x3c>
	{
		ledBrdSide[i].ushdwIdx = usageIdx[i];
80009410:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009414:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009418:	48 da       	lddpc	r10,8000944c <load_usageIdx_to_ledBrdSide+0x4c>
8000941a:	f4 08 07 0a 	ld.ub	r10,r10[r8]
8000941e:	48 db       	lddpc	r11,80009450 <load_usageIdx_to_ledBrdSide+0x50>
80009420:	12 98       	mov	r8,r9
80009422:	a3 68       	lsl	r8,0x2
80009424:	12 08       	add	r8,r9
80009426:	f6 08 00 08 	add	r8,r11,r8
8000942a:	f0 c9 ff ff 	sub	r9,r8,-1
8000942e:	14 98       	mov	r8,r10
80009430:	b2 88       	st.b	r9[0x0],r8
#else

void load_usageIdx_to_ledBrdSide(void);
void load_usageIdx_to_ledBrdSide(void)
{
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
80009432:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009436:	2f f8       	sub	r8,-1
80009438:	ef 48 ff fc 	st.w	r7[-4],r8
8000943c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009440:	58 78       	cp.w	r8,7
80009442:	fe 9a ff e7 	brle	80009410 <load_usageIdx_to_ledBrdSide+0x10>
	{
		ledBrdSide[i].ushdwIdx = usageIdx[i];
	}
}
80009446:	2f fd       	sub	sp,-4
80009448:	e3 cd 80 80 	ldm	sp++,r7,pc
8000944c:	00 00       	add	r0,r0
8000944e:	0c 18       	sub	r8,r6
80009450:	00 00       	add	r0,r0
80009452:	0c 54       	eor	r4,r6

80009454 <init_led_board_info>:

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED

void init_led_board_info(void);
void init_led_board_info(void)
{
80009454:	eb cd 40 c0 	pushm	r6-r7,lr
80009458:	1a 97       	mov	r7,sp
8000945a:	20 6d       	sub	sp,24
	unsigned char regionGood[4];
	unsigned char csum;
	
	init_shelf_n_ledBrd_structs();
8000945c:	f0 1f 00 77 	mcall	80009638 <init_led_board_info+0x1e4>
	
	read_led_board_serial_ids();
80009460:	f0 1f 00 77 	mcall	8000963c <init_led_board_info+0x1e8>
	
	for (int i=0; i<4; i++)
80009464:	30 08       	mov	r8,0
80009466:	ef 48 ff f0 	st.w	r7[-16],r8
8000946a:	c1 38       	rjmp	80009490 <init_led_board_info+0x3c>
	{
		regionGood[i] = eval_region(i);
8000946c:	ee f6 ff f0 	ld.w	r6,r7[-16]
80009470:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009474:	5c 58       	castu.b	r8
80009476:	10 9c       	mov	r12,r8
80009478:	f0 1f 00 72 	mcall	80009640 <init_led_board_info+0x1ec>
8000947c:	18 98       	mov	r8,r12
8000947e:	ee 06 00 09 	add	r9,r7,r6
80009482:	f3 68 ff e8 	st.b	r9[-24],r8
	
	init_shelf_n_ledBrd_structs();
	
	read_led_board_serial_ids();
	
	for (int i=0; i<4; i++)
80009486:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000948a:	2f f8       	sub	r8,-1
8000948c:	ef 48 ff f0 	st.w	r7[-16],r8
80009490:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009494:	58 38       	cp.w	r8,3
80009496:	fe 9a ff eb 	brle	8000946c <init_led_board_info+0x18>
	{
		regionGood[i] = eval_region(i);
	}
	
	if (regionGood[0] && regionGood[1] && regionGood[2] && regionGood[3])
8000949a:	ef 38 ff e8 	ld.ub	r8,r7[-24]
8000949e:	58 08       	cp.w	r8,0
800094a0:	c5 b0       	breq	80009556 <init_led_board_info+0x102>
800094a2:	ef 38 ff e9 	ld.ub	r8,r7[-23]
800094a6:	58 08       	cp.w	r8,0
800094a8:	c5 70       	breq	80009556 <init_led_board_info+0x102>
800094aa:	ef 38 ff ea 	ld.ub	r8,r7[-22]
800094ae:	58 08       	cp.w	r8,0
800094b0:	c5 30       	breq	80009556 <init_led_board_info+0x102>
800094b2:	ef 38 ff eb 	ld.ub	r8,r7[-21]
800094b6:	58 08       	cp.w	r8,0
800094b8:	c4 f0       	breq	80009556 <init_led_board_info+0x102>
	{
		print_ecdbg("All 4 flash regions have good data sets.\r\n");
800094ba:	4e 3c       	lddpc	r12,80009644 <init_led_board_info+0x1f0>
800094bc:	f0 1f 00 63 	mcall	80009648 <init_led_board_info+0x1f4>

		load_usage_indeces();
800094c0:	f0 1f 00 63 	mcall	8000964c <init_led_board_info+0x1f8>
		
		add_new_led_board_sides_to_usage();
800094c4:	f0 1f 00 63 	mcall	80009650 <init_led_board_info+0x1fc>
		load_usageIdx_to_ledBrdSide();
800094c8:	f0 1f 00 63 	mcall	80009654 <init_led_board_info+0x200>

		//san minutes
		csum = calc_region_checksum(0);
800094cc:	30 0c       	mov	r12,0
800094ce:	f0 1f 00 63 	mcall	80009658 <init_led_board_info+0x204>
800094d2:	18 98       	mov	r8,r12
800094d4:	ef 68 ff ef 	st.b	r7[-17],r8
		write_region_to_flash(0, 0xFF, csum);
800094d8:	ef 38 ff ef 	ld.ub	r8,r7[-17]
800094dc:	10 9a       	mov	r10,r8
800094de:	e0 6b 00 ff 	mov	r11,255
800094e2:	30 0c       	mov	r12,0
800094e4:	f0 1f 00 5e 	mcall	8000965c <init_led_board_info+0x208>
		copy_region_to_another_sector(0);
800094e8:	30 0c       	mov	r12,0
800094ea:	f0 1f 00 5e 	mcall	80009660 <init_led_board_info+0x20c>

		//san cycles
		csum = calc_region_checksum(1);
800094ee:	30 1c       	mov	r12,1
800094f0:	f0 1f 00 5a 	mcall	80009658 <init_led_board_info+0x204>
800094f4:	18 98       	mov	r8,r12
800094f6:	ef 68 ff ef 	st.b	r7[-17],r8
		write_region_to_flash(1,  0xFF, csum);
800094fa:	ef 38 ff ef 	ld.ub	r8,r7[-17]
800094fe:	10 9a       	mov	r10,r8
80009500:	e0 6b 00 ff 	mov	r11,255
80009504:	30 1c       	mov	r12,1
80009506:	f0 1f 00 56 	mcall	8000965c <init_led_board_info+0x208>
		copy_region_to_another_sector(1);
8000950a:	30 1c       	mov	r12,1
8000950c:	f0 1f 00 55 	mcall	80009660 <init_led_board_info+0x20c>

		//usage hours
		csum = calc_region_checksum(2);
80009510:	30 2c       	mov	r12,2
80009512:	f0 1f 00 52 	mcall	80009658 <init_led_board_info+0x204>
80009516:	18 98       	mov	r8,r12
80009518:	ef 68 ff ef 	st.b	r7[-17],r8
		write_region_to_flash(2,  0xFF, csum);
8000951c:	ef 38 ff ef 	ld.ub	r8,r7[-17]
80009520:	10 9a       	mov	r10,r8
80009522:	e0 6b 00 ff 	mov	r11,255
80009526:	30 2c       	mov	r12,2
80009528:	f0 1f 00 4d 	mcall	8000965c <init_led_board_info+0x208>
		copy_region_to_another_sector(2);
8000952c:	30 2c       	mov	r12,2
8000952e:	f0 1f 00 4d 	mcall	80009660 <init_led_board_info+0x20c>

		//usage minutes
		csum = calc_region_checksum(3);
80009532:	30 3c       	mov	r12,3
80009534:	f0 1f 00 49 	mcall	80009658 <init_led_board_info+0x204>
80009538:	18 98       	mov	r8,r12
8000953a:	ef 68 ff ef 	st.b	r7[-17],r8
		write_region_to_flash(3,  0xFF, csum);
8000953e:	ef 38 ff ef 	ld.ub	r8,r7[-17]
80009542:	10 9a       	mov	r10,r8
80009544:	e0 6b 00 ff 	mov	r11,255
80009548:	30 3c       	mov	r12,3
8000954a:	f0 1f 00 45 	mcall	8000965c <init_led_board_info+0x208>
		copy_region_to_another_sector(3);
8000954e:	30 3c       	mov	r12,3
80009550:	f0 1f 00 44 	mcall	80009660 <init_led_board_info+0x20c>
	for (int i=0; i<4; i++)
	{
		regionGood[i] = eval_region(i);
	}
	
	if (regionGood[0] && regionGood[1] && regionGood[2] && regionGood[3])
80009554:	c6 f8       	rjmp	80009632 <init_led_board_info+0x1de>
		write_region_to_flash(3,  0xFF, csum);
		copy_region_to_another_sector(3);
	}
	else
	{
		memset(&ush, 0x00, sizeof(ush));	//serial id's and usage hours
80009556:	e0 6a 03 04 	mov	r10,772
8000955a:	30 0b       	mov	r11,0
8000955c:	4c 2c       	lddpc	r12,80009664 <init_led_board_info+0x210>
8000955e:	f0 1f 00 43 	mcall	80009668 <init_led_board_info+0x214>
		memset(&um, 0x00, sizeof(um));		//usage minutes
80009562:	36 1a       	mov	r10,97
80009564:	30 0b       	mov	r11,0
80009566:	4c 2c       	lddpc	r12,8000966c <init_led_board_info+0x218>
80009568:	f0 1f 00 40 	mcall	80009668 <init_led_board_info+0x214>
		memset(&sanm, 0x00, sizeof(sanm));	//total chassis sanitation minutes
8000956c:	30 4a       	mov	r10,4
8000956e:	30 0b       	mov	r11,0
80009570:	4c 0c       	lddpc	r12,80009670 <init_led_board_info+0x21c>
80009572:	f0 1f 00 3e 	mcall	80009668 <init_led_board_info+0x214>
		memset(&sanc, 0x00, sizeof(sanc));	//total chassis sanitation hours
80009576:	30 4a       	mov	r10,4
80009578:	30 0b       	mov	r11,0
8000957a:	4b fc       	lddpc	r12,80009674 <init_led_board_info+0x220>
8000957c:	f0 1f 00 3b 	mcall	80009668 <init_led_board_info+0x214>

		for (int i=0; i<4; i++)
80009580:	30 08       	mov	r8,0
80009582:	ef 48 ff f4 	st.w	r7[-12],r8
80009586:	c2 58       	rjmp	800095d0 <init_led_board_info+0x17c>
		{
			if (test_flash(i) == ERROR)
80009588:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000958c:	5c 58       	castu.b	r8
8000958e:	10 9c       	mov	r12,r8
80009590:	f0 1f 00 3a 	mcall	80009678 <init_led_board_info+0x224>
80009594:	18 98       	mov	r8,r12
80009596:	10 99       	mov	r9,r8
80009598:	30 18       	mov	r8,1
8000959a:	f0 09 18 00 	cp.b	r9,r8
8000959e:	c1 41       	brne	800095c6 <init_led_board_info+0x172>
			{
				print_ecdbg("Flash area ERROR: region ");
800095a0:	4b 7c       	lddpc	r12,8000967c <init_led_board_info+0x228>
800095a2:	f0 1f 00 2a 	mcall	80009648 <init_led_board_info+0x1f4>
				print_ecdbg_num(i);
800095a6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800095aa:	10 9c       	mov	r12,r8
800095ac:	f0 1f 00 35 	mcall	80009680 <init_led_board_info+0x22c>
				print_ecdbg("\r\n");
800095b0:	4b 5c       	lddpc	r12,80009684 <init_led_board_info+0x230>
800095b2:	f0 1f 00 26 	mcall	80009648 <init_led_board_info+0x1f4>
				sysErr.flashArea |= BIT(0); //SE_FAIL;
800095b6:	4b 58       	lddpc	r8,80009688 <init_led_board_info+0x234>
800095b8:	70 28       	ld.w	r8,r8[0x8]
800095ba:	10 99       	mov	r9,r8
800095bc:	a1 a9       	sbr	r9,0x0
800095be:	4b 38       	lddpc	r8,80009688 <init_led_board_info+0x234>
800095c0:	91 29       	st.w	r8[0x8],r9
				chassis_error();
800095c2:	f0 1f 00 33 	mcall	8000968c <init_led_board_info+0x238>
		memset(&ush, 0x00, sizeof(ush));	//serial id's and usage hours
		memset(&um, 0x00, sizeof(um));		//usage minutes
		memset(&sanm, 0x00, sizeof(sanm));	//total chassis sanitation minutes
		memset(&sanc, 0x00, sizeof(sanc));	//total chassis sanitation hours

		for (int i=0; i<4; i++)
800095c6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800095ca:	2f f8       	sub	r8,-1
800095cc:	ef 48 ff f4 	st.w	r7[-12],r8
800095d0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800095d4:	58 38       	cp.w	r8,3
800095d6:	fe 9a ff d9 	brle	80009588 <init_led_board_info+0x134>
				sysErr.flashArea |= BIT(0); //SE_FAIL;
				chassis_error();
			}

		}
		add_new_led_board_sides_to_usage();
800095da:	f0 1f 00 1e 	mcall	80009650 <init_led_board_info+0x1fc>
		load_usageIdx_to_ledBrdSide();
800095de:	f0 1f 00 1e 	mcall	80009654 <init_led_board_info+0x200>

		for (int i=0; i<4; i++)
800095e2:	30 08       	mov	r8,0
800095e4:	ef 48 ff f8 	st.w	r7[-8],r8
800095e8:	c2 08       	rjmp	80009628 <init_led_board_info+0x1d4>
		{
			unsigned char csum;
			csum = calc_region_checksum(i);
800095ea:	ee f8 ff f8 	ld.w	r8,r7[-8]
800095ee:	5c 58       	castu.b	r8
800095f0:	10 9c       	mov	r12,r8
800095f2:	f0 1f 00 1a 	mcall	80009658 <init_led_board_info+0x204>
800095f6:	18 98       	mov	r8,r12
800095f8:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(i,  0xFF, csum);
800095fc:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80009600:	ee f8 ff f8 	ld.w	r8,r7[-8]
80009604:	5c 58       	castu.b	r8
80009606:	12 9a       	mov	r10,r9
80009608:	e0 6b 00 ff 	mov	r11,255
8000960c:	10 9c       	mov	r12,r8
8000960e:	f0 1f 00 14 	mcall	8000965c <init_led_board_info+0x208>
			copy_region_to_another_sector(i);
80009612:	ee f8 ff f8 	ld.w	r8,r7[-8]
80009616:	5c 58       	castu.b	r8
80009618:	10 9c       	mov	r12,r8
8000961a:	f0 1f 00 12 	mcall	80009660 <init_led_board_info+0x20c>

		}
		add_new_led_board_sides_to_usage();
		load_usageIdx_to_ledBrdSide();

		for (int i=0; i<4; i++)
8000961e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80009622:	2f f8       	sub	r8,-1
80009624:	ef 48 ff f8 	st.w	r7[-8],r8
80009628:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000962c:	58 38       	cp.w	r8,3
8000962e:	fe 9a ff de 	brle	800095ea <init_led_board_info+0x196>
			csum = calc_region_checksum(i);
			write_region_to_flash(i,  0xFF, csum);
			copy_region_to_another_sector(i);
		}
	}
}
80009632:	2f ad       	sub	sp,-24
80009634:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80009638:	80 00       	ld.sh	r0,r0[0x0]
8000963a:	91 60       	st.w	r8[0x18],r0
8000963c:	80 00       	ld.sh	r0,r0[0x0]
8000963e:	6f a4       	ld.w	r4,r7[0x68]
80009640:	80 00       	ld.sh	r0,r0[0x0]
80009642:	84 78       	ld.sh	r8,r2[0xe]
80009644:	80 00       	ld.sh	r0,r0[0x0]
80009646:	66 b8       	ld.w	r8,r3[0x2c]
80009648:	80 00       	ld.sh	r0,r0[0x0]
8000964a:	33 38       	mov	r8,51
8000964c:	80 00       	ld.sh	r0,r0[0x0]
8000964e:	80 98       	ld.uh	r8,r0[0x2]
80009650:	80 00       	ld.sh	r0,r0[0x0]
80009652:	8c d0       	ld.uh	r0,r6[0xa]
80009654:	80 00       	ld.sh	r0,r0[0x0]
80009656:	94 00       	ld.sh	r0,r10[0x0]
80009658:	80 00       	ld.sh	r0,r0[0x0]
8000965a:	82 78       	ld.sh	r8,r1[0xe]
8000965c:	80 00       	ld.sh	r0,r0[0x0]
8000965e:	88 dc       	ld.uh	r12,r4[0xa]
80009660:	80 00       	ld.sh	r0,r0[0x0]
80009662:	8b 1c       	st.w	r5[0x4],r12
80009664:	00 00       	add	r0,r0
80009666:	08 2c       	rsub	r12,r4
80009668:	80 00       	ld.sh	r0,r0[0x0]
8000966a:	bd ba       	sbr	r10,0x1d
8000966c:	00 00       	add	r0,r0
8000966e:	0b a4       	ld.ub	r4,r5[0x2]
80009670:	00 00       	add	r0,r0
80009672:	0c 14       	sub	r4,r6
80009674:	00 00       	add	r0,r0
80009676:	0c 80       	andn	r0,r6
80009678:	80 00       	ld.sh	r0,r0[0x0]
8000967a:	81 54       	st.w	r0[0x14],r4
8000967c:	80 00       	ld.sh	r0,r0[0x0]
8000967e:	66 e4       	ld.w	r4,r3[0x38]
80009680:	80 00       	ld.sh	r0,r0[0x0]
80009682:	6f 68       	ld.w	r8,r7[0x58]
80009684:	80 00       	ld.sh	r0,r0[0x0]
80009686:	64 94       	ld.w	r4,r2[0x24]
80009688:	00 00       	add	r0,r0
8000968a:	0c 2c       	rsub	r12,r6
8000968c:	80 00       	ld.sh	r0,r0[0x0]
8000968e:	6e 84       	ld.w	r4,r7[0x20]

80009690 <show_chassis_status_info>:

void show_chassis_status_info(void);
void show_chassis_status_info(void)
{
80009690:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
80009694:	1a 97       	mov	r7,sp
80009696:	21 ad       	sub	sp,104
	char pStr[80];
	unsigned char uSideIdx, lSideIdx, uSideUsageIdx, lSideUsageIdx;
	unsigned char sanMinutesMax = 0, sanMinutesMin = 0xFF, sanMinutesUpper, sanMinutesLower, uMins, lMins;
80009698:	30 08       	mov	r8,0
8000969a:	ef 68 ff ee 	st.b	r7[-18],r8
8000969e:	3f f8       	mov	r8,-1
800096a0:	ef 68 ff ef 	st.b	r7[-17],r8
	unsigned int uHrs, lHrs;
	
	
	print_ecdbg("\r\n***INSTALLED LED BOARDS***\r\n\r\n");
800096a4:	fe fc 04 34 	ld.w	r12,pc[1076]
800096a8:	f0 1f 01 0d 	mcall	80009adc <show_chassis_status_info+0x44c>
	
	print_ecdbg(" LED | LED BOARD  |   UPPER SIDE     |   LOWER SIDE    \r\n");
800096ac:	fe fc 04 34 	ld.w	r12,pc[1076]
800096b0:	f0 1f 01 0b 	mcall	80009adc <show_chassis_status_info+0x44c>
	print_ecdbg("SLOT |    ID      | HRS:MIN    DTE   | HRS:MIN    DTE   \r\n");
800096b4:	fe fc 04 30 	ld.w	r12,pc[1072]
800096b8:	f0 1f 01 09 	mcall	80009adc <show_chassis_status_info+0x44c>
	print_ecdbg("--------------------------------------------------------\r\n");
800096bc:	fe fc 04 2c 	ld.w	r12,pc[1068]
800096c0:	f0 1f 01 07 	mcall	80009adc <show_chassis_status_info+0x44c>
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
800096c4:	30 08       	mov	r8,0
800096c6:	ef 48 ff fc 	st.w	r7[-4],r8
800096ca:	c9 89       	rjmp	800099fa <show_chassis_status_info+0x36a>
	{
		if (ledBrd[i].present)
800096cc:	ee f9 ff fc 	ld.w	r9,r7[-4]
800096d0:	fe fa 04 1c 	ld.w	r10,pc[1052]
800096d4:	12 98       	mov	r8,r9
800096d6:	a3 78       	lsl	r8,0x3
800096d8:	12 18       	sub	r8,r9
800096da:	a1 78       	lsl	r8,0x1
800096dc:	f4 08 00 08 	add	r8,r10,r8
800096e0:	2f 88       	sub	r8,-8
800096e2:	11 88       	ld.ub	r8,r8[0x0]
800096e4:	58 08       	cp.w	r8,0
800096e6:	e0 80 01 85 	breq	800099f0 <show_chassis_status_info+0x360>
		{
			uSideIdx = ledBrd[i].uSideIdx;
800096ea:	ee f9 ff fc 	ld.w	r9,r7[-4]
800096ee:	fe fa 03 fe 	ld.w	r10,pc[1022]
800096f2:	12 98       	mov	r8,r9
800096f4:	a3 78       	lsl	r8,0x3
800096f6:	12 18       	sub	r8,r9
800096f8:	a1 78       	lsl	r8,0x1
800096fa:	f4 08 00 08 	add	r8,r10,r8
800096fe:	2f 68       	sub	r8,-10
80009700:	11 88       	ld.ub	r8,r8[0x0]
80009702:	ef 68 ff ea 	st.b	r7[-22],r8
			lSideIdx = ledBrd[i].lSideIdx;
80009706:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000970a:	fe fa 03 e2 	ld.w	r10,pc[994]
8000970e:	12 98       	mov	r8,r9
80009710:	a3 78       	lsl	r8,0x3
80009712:	12 18       	sub	r8,r9
80009714:	a1 78       	lsl	r8,0x1
80009716:	f4 08 00 08 	add	r8,r10,r8
8000971a:	2f 58       	sub	r8,-11
8000971c:	11 88       	ld.ub	r8,r8[0x0]
8000971e:	ef 68 ff eb 	st.b	r7[-21],r8
			
			if (uSideIdx != NO_LED_BOARD_PRESENT)
80009722:	ef 39 ff ea 	ld.ub	r9,r7[-22]
80009726:	3f f8       	mov	r8,-1
80009728:	f0 09 18 00 	cp.b	r9,r8
8000972c:	c4 90       	breq	800097be <show_chassis_status_info+0x12e>
			{
				uSideUsageIdx = ledBrdSide[uSideIdx].ushdwIdx;	
8000972e:	ef 39 ff ea 	ld.ub	r9,r7[-22]
80009732:	fe fa 03 be 	ld.w	r10,pc[958]
80009736:	12 98       	mov	r8,r9
80009738:	a3 68       	lsl	r8,0x2
8000973a:	12 08       	add	r8,r9
8000973c:	f4 08 00 08 	add	r8,r10,r8
80009740:	2f f8       	sub	r8,-1
80009742:	11 88       	ld.ub	r8,r8[0x0]
80009744:	ef 68 ff ec 	st.b	r7[-20],r8
				ledBrdSide[uSideIdx].maxUsageReached = !check_led_brd_side_lifetime(uSideIdx);
80009748:	ef 36 ff ea 	ld.ub	r6,r7[-22]
8000974c:	ef 38 ff ea 	ld.ub	r8,r7[-22]
80009750:	10 9c       	mov	r12,r8
80009752:	f0 1f 00 e9 	mcall	80009af4 <show_chassis_status_info+0x464>
80009756:	18 98       	mov	r8,r12
80009758:	10 99       	mov	r9,r8
8000975a:	30 08       	mov	r8,0
8000975c:	f0 09 18 00 	cp.b	r9,r8
80009760:	5f 09       	sreq	r9
80009762:	fe fa 03 8e 	ld.w	r10,pc[910]
80009766:	0c 98       	mov	r8,r6
80009768:	a3 68       	lsl	r8,0x2
8000976a:	0c 08       	add	r8,r6
8000976c:	f4 08 00 08 	add	r8,r10,r8
80009770:	f0 ca ff fe 	sub	r10,r8,-2
80009774:	12 98       	mov	r8,r9
80009776:	b4 88       	st.b	r10[0x0],r8
				sanMinutesUpper = ledBrdSide[uSideIdx].sanitizeMinutes;
80009778:	ef 39 ff ea 	ld.ub	r9,r7[-22]
8000977c:	fe fa 03 74 	ld.w	r10,pc[884]
80009780:	12 98       	mov	r8,r9
80009782:	a3 68       	lsl	r8,0x2
80009784:	12 08       	add	r8,r9
80009786:	f4 08 00 08 	add	r8,r10,r8
8000978a:	11 88       	ld.ub	r8,r8[0x0]
8000978c:	ef 68 ff f0 	st.b	r7[-16],r8
#ifdef SERIAL_ID_AND_ALL_USAGE_COMBINED
				uHrs = usageShdw[0].u[uSideUsageIdx].minutes/60;
				uMins = usageShdw[0].u[uSideUsageIdx].minutes%60;
#else
				uHrs = ush.u[uSideUsageIdx].hours;
80009790:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80009794:	fe f8 03 64 	ld.w	r8,pc[868]
80009798:	a1 79       	lsl	r9,0x1
8000979a:	2f f9       	sub	r9,-1
8000979c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800097a0:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
800097a4:	5c 88       	casts.h	r8
800097a6:	5c 78       	castu.h	r8
800097a8:	ef 48 ff f4 	st.w	r7[-12],r8
				uMins = um.mins[uSideUsageIdx];
800097ac:	ef 38 ff ec 	ld.ub	r8,r7[-20]
800097b0:	fe f9 03 4c 	ld.w	r9,pc[844]
800097b4:	f2 08 07 08 	ld.ub	r8,r9[r8]
800097b8:	ef 68 ff f2 	st.b	r7[-14],r8
800097bc:	c0 a8       	rjmp	800097d0 <show_chassis_status_info+0x140>
#endif				
			}
			else
			{
				uHrs = 0;
800097be:	30 08       	mov	r8,0
800097c0:	ef 48 ff f4 	st.w	r7[-12],r8
				uMins = 0;
800097c4:	30 08       	mov	r8,0
800097c6:	ef 68 ff f2 	st.b	r7[-14],r8
				sanMinutesUpper = 0;
800097ca:	30 08       	mov	r8,0
800097cc:	ef 68 ff f0 	st.b	r7[-16],r8
			}
			
			if (lSideIdx != NO_LED_BOARD_PRESENT)
800097d0:	ef 39 ff eb 	ld.ub	r9,r7[-21]
800097d4:	3f f8       	mov	r8,-1
800097d6:	f0 09 18 00 	cp.b	r9,r8
800097da:	c4 90       	breq	8000986c <show_chassis_status_info+0x1dc>
			{
				lSideUsageIdx = ledBrdSide[lSideIdx].ushdwIdx;	
800097dc:	ef 39 ff eb 	ld.ub	r9,r7[-21]
800097e0:	fe fa 03 10 	ld.w	r10,pc[784]
800097e4:	12 98       	mov	r8,r9
800097e6:	a3 68       	lsl	r8,0x2
800097e8:	12 08       	add	r8,r9
800097ea:	f4 08 00 08 	add	r8,r10,r8
800097ee:	2f f8       	sub	r8,-1
800097f0:	11 88       	ld.ub	r8,r8[0x0]
800097f2:	ef 68 ff ed 	st.b	r7[-19],r8
				ledBrdSide[uSideIdx].maxUsageReached = !check_led_brd_side_lifetime(lSideIdx);
800097f6:	ef 36 ff ea 	ld.ub	r6,r7[-22]
800097fa:	ef 38 ff eb 	ld.ub	r8,r7[-21]
800097fe:	10 9c       	mov	r12,r8
80009800:	f0 1f 00 bd 	mcall	80009af4 <show_chassis_status_info+0x464>
80009804:	18 98       	mov	r8,r12
80009806:	10 99       	mov	r9,r8
80009808:	30 08       	mov	r8,0
8000980a:	f0 09 18 00 	cp.b	r9,r8
8000980e:	5f 09       	sreq	r9
80009810:	fe fa 02 e0 	ld.w	r10,pc[736]
80009814:	0c 98       	mov	r8,r6
80009816:	a3 68       	lsl	r8,0x2
80009818:	0c 08       	add	r8,r6
8000981a:	f4 08 00 08 	add	r8,r10,r8
8000981e:	f0 ca ff fe 	sub	r10,r8,-2
80009822:	12 98       	mov	r8,r9
80009824:	b4 88       	st.b	r10[0x0],r8
				sanMinutesLower = ledBrdSide[lSideIdx].sanitizeMinutes;
80009826:	ef 39 ff eb 	ld.ub	r9,r7[-21]
8000982a:	fe fa 02 c6 	ld.w	r10,pc[710]
8000982e:	12 98       	mov	r8,r9
80009830:	a3 68       	lsl	r8,0x2
80009832:	12 08       	add	r8,r9
80009834:	f4 08 00 08 	add	r8,r10,r8
80009838:	11 88       	ld.ub	r8,r8[0x0]
8000983a:	ef 68 ff f1 	st.b	r7[-15],r8
#ifdef SERIAL_ID_AND_ALL_USAGE_COMBINED
				lHrs = usageShdw[0].u[lSideUsageIdx].minutes/60;
				lMins = usageShdw[0].u[lSideUsageIdx].minutes%60;
#else
				lHrs = ush.u[lSideUsageIdx].hours;
8000983e:	ef 39 ff ed 	ld.ub	r9,r7[-19]
80009842:	fe f8 02 b6 	ld.w	r8,pc[694]
80009846:	a1 79       	lsl	r9,0x1
80009848:	2f f9       	sub	r9,-1
8000984a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000984e:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
80009852:	5c 88       	casts.h	r8
80009854:	5c 78       	castu.h	r8
80009856:	ef 48 ff f8 	st.w	r7[-8],r8
				lMins = um.mins[lSideUsageIdx];
8000985a:	ef 38 ff ed 	ld.ub	r8,r7[-19]
8000985e:	fe f9 02 9e 	ld.w	r9,pc[670]
80009862:	f2 08 07 08 	ld.ub	r8,r9[r8]
80009866:	ef 68 ff f3 	st.b	r7[-13],r8
8000986a:	c0 a8       	rjmp	8000987e <show_chassis_status_info+0x1ee>
#endif
			}
			else
			{
				lHrs = 0;
8000986c:	30 08       	mov	r8,0
8000986e:	ef 48 ff f8 	st.w	r7[-8],r8
				lMins = 0;
80009872:	30 08       	mov	r8,0
80009874:	ef 68 ff f3 	st.b	r7[-13],r8
				sanMinutesLower = 0;
80009878:	30 08       	mov	r8,0
8000987a:	ef 68 ff f1 	st.b	r7[-15],r8
			} 
			
			
			sprintf(pStr, "%2d     %X%X%X%X%X%X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
8000987e:	ef 31 ff f1 	ld.ub	r1,r7[-15]
80009882:	ef 32 ff f3 	ld.ub	r2,r7[-13]
80009886:	ef 33 ff f0 	ld.ub	r3,r7[-16]
8000988a:	ef 35 ff f2 	ld.ub	r5,r7[-14]
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
8000988e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009892:	fe fa 02 5a 	ld.w	r10,pc[602]
80009896:	12 98       	mov	r8,r9
80009898:	a3 78       	lsl	r8,0x3
8000989a:	12 18       	sub	r8,r9
8000989c:	a1 78       	lsl	r8,0x1
8000989e:	f4 08 00 08 	add	r8,r10,r8
800098a2:	2f a8       	sub	r8,-6
800098a4:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %X%X%X%X%X%X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
800098a6:	10 96       	mov	r6,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
800098a8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800098ac:	fe fa 02 40 	ld.w	r10,pc[576]
800098b0:	12 98       	mov	r8,r9
800098b2:	a3 78       	lsl	r8,0x3
800098b4:	12 18       	sub	r8,r9
800098b6:	a1 78       	lsl	r8,0x1
800098b8:	f4 08 00 08 	add	r8,r10,r8
800098bc:	2f b8       	sub	r8,-5
800098be:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %X%X%X%X%X%X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
800098c0:	10 9e       	mov	lr,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
800098c2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800098c6:	fe fa 02 26 	ld.w	r10,pc[550]
800098ca:	12 98       	mov	r8,r9
800098cc:	a3 78       	lsl	r8,0x3
800098ce:	12 18       	sub	r8,r9
800098d0:	a1 78       	lsl	r8,0x1
800098d2:	f4 08 00 08 	add	r8,r10,r8
800098d6:	2f c8       	sub	r8,-4
800098d8:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %X%X%X%X%X%X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
800098da:	10 9c       	mov	r12,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
800098dc:	ee f9 ff fc 	ld.w	r9,r7[-4]
800098e0:	fe fa 02 0c 	ld.w	r10,pc[524]
800098e4:	12 98       	mov	r8,r9
800098e6:	a3 78       	lsl	r8,0x3
800098e8:	12 18       	sub	r8,r9
800098ea:	2f f8       	sub	r8,-1
800098ec:	a1 78       	lsl	r8,0x1
800098ee:	f4 08 00 08 	add	r8,r10,r8
800098f2:	11 98       	ld.ub	r8,r8[0x1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %X%X%X%X%X%X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
800098f4:	10 9b       	mov	r11,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
800098f6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800098fa:	4f da       	lddpc	r10,80009aec <show_chassis_status_info+0x45c>
800098fc:	12 98       	mov	r8,r9
800098fe:	a3 78       	lsl	r8,0x3
80009900:	12 18       	sub	r8,r9
80009902:	a1 78       	lsl	r8,0x1
80009904:	f4 08 00 08 	add	r8,r10,r8
80009908:	2f e8       	sub	r8,-2
8000990a:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %X%X%X%X%X%X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
8000990c:	10 9a       	mov	r10,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
8000990e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009912:	4f 70       	lddpc	r0,80009aec <show_chassis_status_info+0x45c>
80009914:	12 98       	mov	r8,r9
80009916:	a3 78       	lsl	r8,0x3
80009918:	12 18       	sub	r8,r9
8000991a:	a1 78       	lsl	r8,0x1
8000991c:	e0 08 00 08 	add	r8,r0,r8
80009920:	2f f8       	sub	r8,-1
80009922:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %X%X%X%X%X%X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
80009924:	10 99       	mov	r9,r8
80009926:	ee c8 00 68 	sub	r8,r7,104
8000992a:	1a d1       	st.w	--sp,r1
8000992c:	1a d2       	st.w	--sp,r2
8000992e:	ee f2 ff f8 	ld.w	r2,r7[-8]
80009932:	1a d2       	st.w	--sp,r2
80009934:	1a d3       	st.w	--sp,r3
80009936:	1a d5       	st.w	--sp,r5
80009938:	ee f5 ff f4 	ld.w	r5,r7[-12]
8000993c:	1a d5       	st.w	--sp,r5
8000993e:	1a d6       	st.w	--sp,r6
80009940:	1a de       	st.w	--sp,lr
80009942:	1a dc       	st.w	--sp,r12
80009944:	1a db       	st.w	--sp,r11
80009946:	1a da       	st.w	--sp,r10
80009948:	1a d9       	st.w	--sp,r9
8000994a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000994e:	1a d9       	st.w	--sp,r9
80009950:	4e cb       	lddpc	r11,80009b00 <show_chassis_status_info+0x470>
80009952:	10 9c       	mov	r12,r8
80009954:	f0 1f 00 6c 	mcall	80009b04 <show_chassis_status_info+0x474>
80009958:	2f 3d       	sub	sp,-52
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
				uHrs, uMins,
				sanMinutesUpper,
				lHrs, lMins,
				sanMinutesLower);
			print_ecdbg(pStr);
8000995a:	ee c8 00 68 	sub	r8,r7,104
8000995e:	10 9c       	mov	r12,r8
80009960:	f0 1f 00 5f 	mcall	80009adc <show_chassis_status_info+0x44c>
			

			/* 
			 * Determine the min and max sanitize times for the LED boards that are currently installed
			 */
			if ((sanMinutesMax < sanMinutesUpper) && (sanMinutesUpper != 0))
80009964:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80009968:	ef 38 ff f0 	ld.ub	r8,r7[-16]
8000996c:	f0 09 18 00 	cp.b	r9,r8
80009970:	c0 b2       	brcc	80009986 <show_chassis_status_info+0x2f6>
80009972:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80009976:	30 08       	mov	r8,0
80009978:	f0 09 18 00 	cp.b	r9,r8
8000997c:	c0 50       	breq	80009986 <show_chassis_status_info+0x2f6>
			{
				sanMinutesMax = sanMinutesUpper;
8000997e:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80009982:	ef 68 ff ee 	st.b	r7[-18],r8
			}
			if ((sanMinutesMax < sanMinutesLower) && (sanMinutesLower != 0))
80009986:	ef 39 ff ee 	ld.ub	r9,r7[-18]
8000998a:	ef 38 ff f1 	ld.ub	r8,r7[-15]
8000998e:	f0 09 18 00 	cp.b	r9,r8
80009992:	c0 b2       	brcc	800099a8 <show_chassis_status_info+0x318>
80009994:	ef 39 ff f1 	ld.ub	r9,r7[-15]
80009998:	30 08       	mov	r8,0
8000999a:	f0 09 18 00 	cp.b	r9,r8
8000999e:	c0 50       	breq	800099a8 <show_chassis_status_info+0x318>
			{
				sanMinutesMax = sanMinutesLower;
800099a0:	ef 38 ff f1 	ld.ub	r8,r7[-15]
800099a4:	ef 68 ff ee 	st.b	r7[-18],r8
			}
			if ((sanMinutesMin > sanMinutesUpper) && (sanMinutesUpper != 0))
800099a8:	ef 39 ff ef 	ld.ub	r9,r7[-17]
800099ac:	ef 38 ff f0 	ld.ub	r8,r7[-16]
800099b0:	f0 09 18 00 	cp.b	r9,r8
800099b4:	e0 88 00 0c 	brls	800099cc <show_chassis_status_info+0x33c>
800099b8:	ef 39 ff f0 	ld.ub	r9,r7[-16]
800099bc:	30 08       	mov	r8,0
800099be:	f0 09 18 00 	cp.b	r9,r8
800099c2:	c0 50       	breq	800099cc <show_chassis_status_info+0x33c>
			{
				sanMinutesMin = sanMinutesUpper;
800099c4:	ef 38 ff f0 	ld.ub	r8,r7[-16]
800099c8:	ef 68 ff ef 	st.b	r7[-17],r8
			}
			if ((sanMinutesMin > sanMinutesLower) && (sanMinutesLower != 0))
800099cc:	ef 39 ff ef 	ld.ub	r9,r7[-17]
800099d0:	ef 38 ff f1 	ld.ub	r8,r7[-15]
800099d4:	f0 09 18 00 	cp.b	r9,r8
800099d8:	e0 88 00 0c 	brls	800099f0 <show_chassis_status_info+0x360>
800099dc:	ef 39 ff f1 	ld.ub	r9,r7[-15]
800099e0:	30 08       	mov	r8,0
800099e2:	f0 09 18 00 	cp.b	r9,r8
800099e6:	c0 50       	breq	800099f0 <show_chassis_status_info+0x360>
			{
				sanMinutesMin = sanMinutesLower;
800099e8:	ef 38 ff f1 	ld.ub	r8,r7[-15]
800099ec:	ef 68 ff ef 	st.b	r7[-17],r8
	
	print_ecdbg(" LED | LED BOARD  |   UPPER SIDE     |   LOWER SIDE    \r\n");
	print_ecdbg("SLOT |    ID      | HRS:MIN    DTE   | HRS:MIN    DTE   \r\n");
	print_ecdbg("--------------------------------------------------------\r\n");
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
800099f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800099f4:	2f f8       	sub	r8,-1
800099f6:	ef 48 ff fc 	st.w	r7[-4],r8
800099fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800099fe:	58 48       	cp.w	r8,4
80009a00:	fe 9a fe 66 	brle	800096cc <show_chassis_status_info+0x3c>
				sanMinutesMin = sanMinutesLower;
			}
		}
	}
	
	print_ecdbg("MAX DTE: ");
80009a04:	4c 1c       	lddpc	r12,80009b08 <show_chassis_status_info+0x478>
80009a06:	f0 1f 00 36 	mcall	80009adc <show_chassis_status_info+0x44c>
	print_ecdbg_num(sanMinutesMax);
80009a0a:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80009a0e:	10 9c       	mov	r12,r8
80009a10:	f0 1f 00 3f 	mcall	80009b0c <show_chassis_status_info+0x47c>
	print_ecdbg(" MIN DTE: ");
80009a14:	4b fc       	lddpc	r12,80009b10 <show_chassis_status_info+0x480>
80009a16:	f0 1f 00 32 	mcall	80009adc <show_chassis_status_info+0x44c>
	print_ecdbg_num(sanMinutesMin);
80009a1a:	ef 38 ff ef 	ld.ub	r8,r7[-17]
80009a1e:	10 9c       	mov	r12,r8
80009a20:	f0 1f 00 3b 	mcall	80009b0c <show_chassis_status_info+0x47c>
	print_ecdbg("\r\n");
80009a24:	4b cc       	lddpc	r12,80009b14 <show_chassis_status_info+0x484>
80009a26:	f0 1f 00 2e 	mcall	80009adc <show_chassis_status_info+0x44c>
	
	print_ecdbg("TOTAL SANITIZE HOURS: ");
80009a2a:	4b cc       	lddpc	r12,80009b18 <show_chassis_status_info+0x488>
80009a2c:	f0 1f 00 2c 	mcall	80009adc <show_chassis_status_info+0x44c>
		print_ecdbg_num(usageShdw[0].totalSanitationMinutes/60);
	}
	print_ecdbg(" TOTAL SANITIZE CYCLES: ");
	print_ecdbg_num(usageShdw[0].totalSanitationCycles);
#else
	if ((sanm.mins%60) > 30)
80009a30:	4b b8       	lddpc	r8,80009b1c <show_chassis_status_info+0x48c>
80009a32:	70 08       	ld.w	r8,r8[0x0]
80009a34:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
80009a38:	10 9a       	mov	r10,r8
80009a3a:	e0 68 88 89 	mov	r8,34953
80009a3e:	ea 18 88 88 	orh	r8,0x8888
80009a42:	f4 08 04 48 	muls.d	r8,r10,r8
80009a46:	f4 09 00 08 	add	r8,r10,r9
80009a4a:	f0 09 14 05 	asr	r9,r8,0x5
80009a4e:	f4 08 14 1f 	asr	r8,r10,0x1f
80009a52:	10 19       	sub	r9,r8
80009a54:	12 98       	mov	r8,r9
80009a56:	a5 68       	lsl	r8,0x4
80009a58:	12 18       	sub	r8,r9
80009a5a:	a3 68       	lsl	r8,0x2
80009a5c:	f4 08 01 09 	sub	r9,r10,r8
80009a60:	59 e9       	cp.w	r9,30
80009a62:	e0 8a 00 17 	brle	80009a90 <show_chassis_status_info+0x400>
	{
		print_ecdbg_num((sanm.mins/60)+1);
80009a66:	4a e8       	lddpc	r8,80009b1c <show_chassis_status_info+0x48c>
80009a68:	70 08       	ld.w	r8,r8[0x0]
80009a6a:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
80009a6e:	e0 69 88 89 	mov	r9,34953
80009a72:	ea 19 88 88 	orh	r9,0x8888
80009a76:	f0 09 04 4a 	muls.d	r10,r8,r9
80009a7a:	f0 0b 00 09 	add	r9,r8,r11
80009a7e:	a5 59       	asr	r9,0x5
80009a80:	bf 58       	asr	r8,0x1f
80009a82:	f2 08 01 08 	sub	r8,r9,r8
80009a86:	2f f8       	sub	r8,-1
80009a88:	10 9c       	mov	r12,r8
80009a8a:	f0 1f 00 21 	mcall	80009b0c <show_chassis_status_info+0x47c>
80009a8e:	c1 48       	rjmp	80009ab6 <show_chassis_status_info+0x426>
	}
	else
	{
		print_ecdbg_num(sanm.mins/60);
80009a90:	4a 38       	lddpc	r8,80009b1c <show_chassis_status_info+0x48c>
80009a92:	70 08       	ld.w	r8,r8[0x0]
80009a94:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
80009a98:	e0 69 88 89 	mov	r9,34953
80009a9c:	ea 19 88 88 	orh	r9,0x8888
80009aa0:	f0 09 04 4a 	muls.d	r10,r8,r9
80009aa4:	f0 0b 00 09 	add	r9,r8,r11
80009aa8:	a5 59       	asr	r9,0x5
80009aaa:	bf 58       	asr	r8,0x1f
80009aac:	f2 08 01 08 	sub	r8,r9,r8
80009ab0:	10 9c       	mov	r12,r8
80009ab2:	f0 1f 00 17 	mcall	80009b0c <show_chassis_status_info+0x47c>
	}
	print_ecdbg(" TOTAL SANITIZE CYCLES: ");
80009ab6:	49 bc       	lddpc	r12,80009b20 <show_chassis_status_info+0x490>
80009ab8:	f0 1f 00 09 	mcall	80009adc <show_chassis_status_info+0x44c>
	print_ecdbg_num(sanc.cycles);
80009abc:	49 a8       	lddpc	r8,80009b24 <show_chassis_status_info+0x494>
80009abe:	70 08       	ld.w	r8,r8[0x0]
80009ac0:	f1 d8 c1 b3 	bfextu	r8,r8,0xd,0x13
80009ac4:	10 9c       	mov	r12,r8
80009ac6:	f0 1f 00 12 	mcall	80009b0c <show_chassis_status_info+0x47c>

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED	
	print_ecdbg("\r\n");
80009aca:	49 3c       	lddpc	r12,80009b14 <show_chassis_status_info+0x484>
80009acc:	f0 1f 00 04 	mcall	80009adc <show_chassis_status_info+0x44c>
	
}
80009ad0:	2e 6d       	sub	sp,-104
80009ad2:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
80009ad6:	00 00       	add	r0,r0
80009ad8:	80 00       	ld.sh	r0,r0[0x0]
80009ada:	67 00       	ld.w	r0,r3[0x40]
80009adc:	80 00       	ld.sh	r0,r0[0x0]
80009ade:	33 38       	mov	r8,51
80009ae0:	80 00       	ld.sh	r0,r0[0x0]
80009ae2:	67 24       	ld.w	r4,r3[0x48]
80009ae4:	80 00       	ld.sh	r0,r0[0x0]
80009ae6:	67 60       	ld.w	r0,r3[0x58]
80009ae8:	80 00       	ld.sh	r0,r0[0x0]
80009aea:	67 9c       	ld.w	r12,r3[0x64]
80009aec:	00 00       	add	r0,r0
80009aee:	0b 3e       	ld.ub	lr,r5++
80009af0:	00 00       	add	r0,r0
80009af2:	0c 54       	eor	r4,r6
80009af4:	80 00       	ld.sh	r0,r0[0x0]
80009af6:	72 b4       	ld.w	r4,r9[0x2c]
80009af8:	00 00       	add	r0,r0
80009afa:	08 2c       	rsub	r12,r4
80009afc:	00 00       	add	r0,r0
80009afe:	0b a4       	ld.ub	r4,r5[0x2]
80009b00:	80 00       	ld.sh	r0,r0[0x0]
80009b02:	67 d8       	ld.w	r8,r3[0x74]
80009b04:	80 00       	ld.sh	r0,r0[0x0]
80009b06:	bd c8       	cbr	r8,0x1c
80009b08:	80 00       	ld.sh	r0,r0[0x0]
80009b0a:	68 1c       	ld.w	r12,r4[0x4]
80009b0c:	80 00       	ld.sh	r0,r0[0x0]
80009b0e:	6f 68       	ld.w	r8,r7[0x58]
80009b10:	80 00       	ld.sh	r0,r0[0x0]
80009b12:	68 28       	ld.w	r8,r4[0x8]
80009b14:	80 00       	ld.sh	r0,r0[0x0]
80009b16:	64 94       	ld.w	r4,r2[0x24]
80009b18:	80 00       	ld.sh	r0,r0[0x0]
80009b1a:	68 34       	ld.w	r4,r4[0xc]
80009b1c:	00 00       	add	r0,r0
80009b1e:	0c 14       	sub	r4,r6
80009b20:	80 00       	ld.sh	r0,r0[0x0]
80009b22:	68 4c       	ld.w	r12,r4[0x10]
80009b24:	00 00       	add	r0,r0
80009b26:	0c 80       	andn	r0,r6

80009b28 <show_chassis_sysErr>:


void show_chassis_sysErr(void);
void show_chassis_sysErr(void)
{
80009b28:	eb cd 40 c0 	pushm	r6-r7,lr
80009b2c:	1a 97       	mov	r7,sp
80009b2e:	21 9d       	sub	sp,100
	char str[80];
	

	print_ecdbg("\r\n***SYSTEM TESTS***\r\n\r\n");
80009b30:	fe fc 03 60 	ld.w	r12,pc[864]
80009b34:	f0 1f 00 d8 	mcall	80009e94 <show_chassis_sysErr+0x36c>


/*
 *	LED Driver: Top
 */
	sprintf(str, "LED Driver: TOP (7..0)                 ");
80009b38:	ee c8 00 64 	sub	r8,r7,100
80009b3c:	32 8a       	mov	r10,40
80009b3e:	fe fb 03 5a 	ld.w	r11,pc[858]
80009b42:	10 9c       	mov	r12,r8
80009b44:	f0 1f 00 d6 	mcall	80009e9c <show_chassis_sysErr+0x374>
	
	for (int i=8; i>0; i--)
80009b48:	30 88       	mov	r8,8
80009b4a:	ef 48 ff ec 	st.w	r7[-20],r8
80009b4e:	c3 48       	rjmp	80009bb6 <show_chassis_sysErr+0x8e>
	{
		if ((sysErr.topdrive & BIT(i-1)))
80009b50:	fe f8 03 50 	ld.w	r8,pc[848]
80009b54:	11 88       	ld.ub	r8,r8[0x0]
80009b56:	10 99       	mov	r9,r8
80009b58:	ee f8 ff ec 	ld.w	r8,r7[-20]
80009b5c:	20 18       	sub	r8,1
80009b5e:	f2 08 08 48 	asr	r8,r9,r8
80009b62:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009b66:	5c 58       	castu.b	r8
80009b68:	c1 20       	breq	80009b8c <show_chassis_sysErr+0x64>
		{
			strcat(str,"F ");			
80009b6a:	ee c6 00 64 	sub	r6,r7,100
80009b6e:	ee c8 00 64 	sub	r8,r7,100
80009b72:	10 9c       	mov	r12,r8
80009b74:	f0 1f 00 cc 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009b78:	18 98       	mov	r8,r12
80009b7a:	ec 08 00 08 	add	r8,r6,r8
80009b7e:	30 3a       	mov	r10,3
80009b80:	fe fb 03 28 	ld.w	r11,pc[808]
80009b84:	10 9c       	mov	r12,r8
80009b86:	f0 1f 00 c6 	mcall	80009e9c <show_chassis_sysErr+0x374>
80009b8a:	c1 18       	rjmp	80009bac <show_chassis_sysErr+0x84>
		}
		else
		{
			strcat(str,"P ");
80009b8c:	ee c6 00 64 	sub	r6,r7,100
80009b90:	ee c8 00 64 	sub	r8,r7,100
80009b94:	10 9c       	mov	r12,r8
80009b96:	f0 1f 00 c4 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009b9a:	18 98       	mov	r8,r12
80009b9c:	ec 08 00 08 	add	r8,r6,r8
80009ba0:	30 3a       	mov	r10,3
80009ba2:	fe fb 03 0a 	ld.w	r11,pc[778]
80009ba6:	10 9c       	mov	r12,r8
80009ba8:	f0 1f 00 bd 	mcall	80009e9c <show_chassis_sysErr+0x374>
/*
 *	LED Driver: Top
 */
	sprintf(str, "LED Driver: TOP (7..0)                 ");
	
	for (int i=8; i>0; i--)
80009bac:	ee f8 ff ec 	ld.w	r8,r7[-20]
80009bb0:	20 18       	sub	r8,1
80009bb2:	ef 48 ff ec 	st.w	r7[-20],r8
80009bb6:	ee f8 ff ec 	ld.w	r8,r7[-20]
80009bba:	58 08       	cp.w	r8,0
80009bbc:	fe 99 ff ca 	brgt	80009b50 <show_chassis_sysErr+0x28>
		{
			strcat(str,"P ");
		}
	}
	
	print_ecdbg(str);
80009bc0:	ee c8 00 64 	sub	r8,r7,100
80009bc4:	10 9c       	mov	r12,r8
80009bc6:	f0 1f 00 b4 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
80009bca:	fe fc 02 e6 	ld.w	r12,pc[742]
80009bce:	f0 1f 00 b2 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	
/*
 *	LED Driver: Bottom
 */
	sprintf(str, "LED Driver: BOTTOM (11..0)             ");
80009bd2:	ee c8 00 64 	sub	r8,r7,100
80009bd6:	32 8a       	mov	r10,40
80009bd8:	fe fb 02 dc 	ld.w	r11,pc[732]
80009bdc:	10 9c       	mov	r12,r8
80009bde:	f0 1f 00 b0 	mcall	80009e9c <show_chassis_sysErr+0x374>
	
	for (int i=12; i>0; i--)
80009be2:	30 c8       	mov	r8,12
80009be4:	ef 48 ff f0 	st.w	r7[-16],r8
80009be8:	c3 38       	rjmp	80009c4e <show_chassis_sysErr+0x126>
	{
		if ((sysErr.botdrive & BIT(i-1)))
80009bea:	fe f8 02 b6 	ld.w	r8,pc[694]
80009bee:	70 19       	ld.w	r9,r8[0x4]
80009bf0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009bf4:	20 18       	sub	r8,1
80009bf6:	30 1a       	mov	r10,1
80009bf8:	f4 08 09 48 	lsl	r8,r10,r8
80009bfc:	f3 e8 00 08 	and	r8,r9,r8
80009c00:	c1 20       	breq	80009c24 <show_chassis_sysErr+0xfc>
		{
			strcat(str,"F ");			
80009c02:	ee c6 00 64 	sub	r6,r7,100
80009c06:	ee c8 00 64 	sub	r8,r7,100
80009c0a:	10 9c       	mov	r12,r8
80009c0c:	f0 1f 00 a6 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009c10:	18 98       	mov	r8,r12
80009c12:	ec 08 00 08 	add	r8,r6,r8
80009c16:	30 3a       	mov	r10,3
80009c18:	fe fb 02 90 	ld.w	r11,pc[656]
80009c1c:	10 9c       	mov	r12,r8
80009c1e:	f0 1f 00 a0 	mcall	80009e9c <show_chassis_sysErr+0x374>
80009c22:	c1 18       	rjmp	80009c44 <show_chassis_sysErr+0x11c>
		}
		else
		{
			strcat(str,"P ");
80009c24:	ee c6 00 64 	sub	r6,r7,100
80009c28:	ee c8 00 64 	sub	r8,r7,100
80009c2c:	10 9c       	mov	r12,r8
80009c2e:	f0 1f 00 9e 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009c32:	18 98       	mov	r8,r12
80009c34:	ec 08 00 08 	add	r8,r6,r8
80009c38:	30 3a       	mov	r10,3
80009c3a:	fe fb 02 72 	ld.w	r11,pc[626]
80009c3e:	10 9c       	mov	r12,r8
80009c40:	f0 1f 00 97 	mcall	80009e9c <show_chassis_sysErr+0x374>
/*
 *	LED Driver: Bottom
 */
	sprintf(str, "LED Driver: BOTTOM (11..0)             ");
	
	for (int i=12; i>0; i--)
80009c44:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009c48:	20 18       	sub	r8,1
80009c4a:	ef 48 ff f0 	st.w	r7[-16],r8
80009c4e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009c52:	58 08       	cp.w	r8,0
80009c54:	fe 99 ff cb 	brgt	80009bea <show_chassis_sysErr+0xc2>
		{
			strcat(str,"P ");
		}
	}
	
	print_ecdbg(str);
80009c58:	ee c8 00 64 	sub	r8,r7,100
80009c5c:	10 9c       	mov	r12,r8
80009c5e:	f0 1f 00 8e 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
80009c62:	fe fc 02 4e 	ld.w	r12,pc[590]
80009c66:	f0 1f 00 8c 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	
/*
 *	Flash
 */

	sprintf(str, "Flash (0..1)                           ");
80009c6a:	ee c8 00 64 	sub	r8,r7,100
80009c6e:	32 8a       	mov	r10,40
80009c70:	fe fb 02 48 	ld.w	r11,pc[584]
80009c74:	10 9c       	mov	r12,r8
80009c76:	f0 1f 00 8a 	mcall	80009e9c <show_chassis_sysErr+0x374>
	
	for (int i=0; i<2; i++)
80009c7a:	30 08       	mov	r8,0
80009c7c:	ef 48 ff f4 	st.w	r7[-12],r8
80009c80:	c3 18       	rjmp	80009ce2 <show_chassis_sysErr+0x1ba>
	{
		if ((sysErr.flashArea & BIT(i)) == SE_FAIL)
80009c82:	fe f8 02 1e 	ld.w	r8,pc[542]
80009c86:	70 29       	ld.w	r9,r8[0x8]
80009c88:	30 1a       	mov	r10,1
80009c8a:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009c8e:	f4 08 09 48 	lsl	r8,r10,r8
80009c92:	f3 e8 00 08 	and	r8,r9,r8
80009c96:	58 18       	cp.w	r8,1
80009c98:	c1 11       	brne	80009cba <show_chassis_sysErr+0x192>
		{
			strcat(str, "F ");
80009c9a:	ee c6 00 64 	sub	r6,r7,100
80009c9e:	ee c8 00 64 	sub	r8,r7,100
80009ca2:	10 9c       	mov	r12,r8
80009ca4:	f0 1f 00 80 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009ca8:	18 98       	mov	r8,r12
80009caa:	ec 08 00 08 	add	r8,r6,r8
80009cae:	30 3a       	mov	r10,3
80009cb0:	4f eb       	lddpc	r11,80009ea8 <show_chassis_sysErr+0x380>
80009cb2:	10 9c       	mov	r12,r8
80009cb4:	f0 1f 00 7a 	mcall	80009e9c <show_chassis_sysErr+0x374>
80009cb8:	c1 08       	rjmp	80009cd8 <show_chassis_sysErr+0x1b0>
		}
		else
		{
			strcat(str, "P ");
80009cba:	ee c6 00 64 	sub	r6,r7,100
80009cbe:	ee c8 00 64 	sub	r8,r7,100
80009cc2:	10 9c       	mov	r12,r8
80009cc4:	f0 1f 00 78 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009cc8:	18 98       	mov	r8,r12
80009cca:	ec 08 00 08 	add	r8,r6,r8
80009cce:	30 3a       	mov	r10,3
80009cd0:	4f 7b       	lddpc	r11,80009eac <show_chassis_sysErr+0x384>
80009cd2:	10 9c       	mov	r12,r8
80009cd4:	f0 1f 00 72 	mcall	80009e9c <show_chassis_sysErr+0x374>
 *	Flash
 */

	sprintf(str, "Flash (0..1)                           ");
	
	for (int i=0; i<2; i++)
80009cd8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009cdc:	2f f8       	sub	r8,-1
80009cde:	ef 48 ff f4 	st.w	r7[-12],r8
80009ce2:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009ce6:	58 18       	cp.w	r8,1
80009ce8:	fe 9a ff cd 	brle	80009c82 <show_chassis_sysErr+0x15a>
		{
			strcat(str, "P ");
		}
	}
	
	print_ecdbg(str);
80009cec:	ee c8 00 64 	sub	r8,r7,100
80009cf0:	10 9c       	mov	r12,r8
80009cf2:	f0 1f 00 69 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
80009cf6:	4e fc       	lddpc	r12,80009eb0 <show_chassis_sysErr+0x388>
80009cf8:	f0 1f 00 67 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	
/*
 * LED board serial ID checksums
 */	
	sprintf(str, "LED Board Serial ID Checksums (0..4)   ");
80009cfc:	ee c8 00 64 	sub	r8,r7,100
80009d00:	32 8a       	mov	r10,40
80009d02:	4e fb       	lddpc	r11,80009ebc <show_chassis_sysErr+0x394>
80009d04:	10 9c       	mov	r12,r8
80009d06:	f0 1f 00 66 	mcall	80009e9c <show_chassis_sysErr+0x374>
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
80009d0a:	30 08       	mov	r8,0
80009d0c:	ef 48 ff f8 	st.w	r7[-8],r8
80009d10:	c3 28       	rjmp	80009d74 <show_chassis_sysErr+0x24c>
	{
		if ((sysErr.ledBrdSerialIdCsum & BIT(i)) == SE_FAIL)
80009d12:	4e 48       	lddpc	r8,80009ea0 <show_chassis_sysErr+0x378>
80009d14:	f1 38 00 0c 	ld.ub	r8,r8[12]
80009d18:	10 99       	mov	r9,r8
80009d1a:	30 1a       	mov	r10,1
80009d1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80009d20:	f4 08 09 48 	lsl	r8,r10,r8
80009d24:	f3 e8 00 08 	and	r8,r9,r8
80009d28:	58 18       	cp.w	r8,1
80009d2a:	c1 11       	brne	80009d4c <show_chassis_sysErr+0x224>
		{
			strcat(str, "F ");
80009d2c:	ee c6 00 64 	sub	r6,r7,100
80009d30:	ee c8 00 64 	sub	r8,r7,100
80009d34:	10 9c       	mov	r12,r8
80009d36:	f0 1f 00 5c 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009d3a:	18 98       	mov	r8,r12
80009d3c:	ec 08 00 08 	add	r8,r6,r8
80009d40:	30 3a       	mov	r10,3
80009d42:	4d ab       	lddpc	r11,80009ea8 <show_chassis_sysErr+0x380>
80009d44:	10 9c       	mov	r12,r8
80009d46:	f0 1f 00 56 	mcall	80009e9c <show_chassis_sysErr+0x374>
80009d4a:	c1 08       	rjmp	80009d6a <show_chassis_sysErr+0x242>
		}
		else
		{
			strcat(str, "P ");
80009d4c:	ee c6 00 64 	sub	r6,r7,100
80009d50:	ee c8 00 64 	sub	r8,r7,100
80009d54:	10 9c       	mov	r12,r8
80009d56:	f0 1f 00 54 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009d5a:	18 98       	mov	r8,r12
80009d5c:	ec 08 00 08 	add	r8,r6,r8
80009d60:	30 3a       	mov	r10,3
80009d62:	4d 3b       	lddpc	r11,80009eac <show_chassis_sysErr+0x384>
80009d64:	10 9c       	mov	r12,r8
80009d66:	f0 1f 00 4e 	mcall	80009e9c <show_chassis_sysErr+0x374>
/*
 * LED board serial ID checksums
 */	
	sprintf(str, "LED Board Serial ID Checksums (0..4)   ");
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
80009d6a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80009d6e:	2f f8       	sub	r8,-1
80009d70:	ef 48 ff f8 	st.w	r7[-8],r8
80009d74:	ee f8 ff f8 	ld.w	r8,r7[-8]
80009d78:	58 48       	cp.w	r8,4
80009d7a:	fe 9a ff cc 	brle	80009d12 <show_chassis_sysErr+0x1ea>
		{
			strcat(str, "P ");
		}
	}

	print_ecdbg(str);
80009d7e:	ee c8 00 64 	sub	r8,r7,100
80009d82:	10 9c       	mov	r12,r8
80009d84:	f0 1f 00 44 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
80009d88:	4c ac       	lddpc	r12,80009eb0 <show_chassis_sysErr+0x388>
80009d8a:	f0 1f 00 43 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	

/*
 * LED Board Side Max Usage Reached
 */
	sprintf(str, "LED Board Side Max Usage (0..7)        ");
80009d8e:	ee c8 00 64 	sub	r8,r7,100
80009d92:	32 8a       	mov	r10,40
80009d94:	4c bb       	lddpc	r11,80009ec0 <show_chassis_sysErr+0x398>
80009d96:	10 9c       	mov	r12,r8
80009d98:	f0 1f 00 41 	mcall	80009e9c <show_chassis_sysErr+0x374>
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
80009d9c:	30 08       	mov	r8,0
80009d9e:	ef 48 ff fc 	st.w	r7[-4],r8
80009da2:	c3 18       	rjmp	80009e04 <show_chassis_sysErr+0x2dc>
	{
		if (ledBrdSide[i].maxUsageReached)
80009da4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009da8:	4c 7a       	lddpc	r10,80009ec4 <show_chassis_sysErr+0x39c>
80009daa:	12 98       	mov	r8,r9
80009dac:	a3 68       	lsl	r8,0x2
80009dae:	12 08       	add	r8,r9
80009db0:	f4 08 00 08 	add	r8,r10,r8
80009db4:	2f e8       	sub	r8,-2
80009db6:	11 88       	ld.ub	r8,r8[0x0]
80009db8:	58 08       	cp.w	r8,0
80009dba:	c1 10       	breq	80009ddc <show_chassis_sysErr+0x2b4>
		{
			strcat(str, "F ");
80009dbc:	ee c6 00 64 	sub	r6,r7,100
80009dc0:	ee c8 00 64 	sub	r8,r7,100
80009dc4:	10 9c       	mov	r12,r8
80009dc6:	f0 1f 00 38 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009dca:	18 98       	mov	r8,r12
80009dcc:	ec 08 00 08 	add	r8,r6,r8
80009dd0:	30 3a       	mov	r10,3
80009dd2:	4b 6b       	lddpc	r11,80009ea8 <show_chassis_sysErr+0x380>
80009dd4:	10 9c       	mov	r12,r8
80009dd6:	f0 1f 00 32 	mcall	80009e9c <show_chassis_sysErr+0x374>
80009dda:	c1 08       	rjmp	80009dfa <show_chassis_sysErr+0x2d2>
		}
		else
		{
			strcat(str, "P ");
80009ddc:	ee c6 00 64 	sub	r6,r7,100
80009de0:	ee c8 00 64 	sub	r8,r7,100
80009de4:	10 9c       	mov	r12,r8
80009de6:	f0 1f 00 30 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009dea:	18 98       	mov	r8,r12
80009dec:	ec 08 00 08 	add	r8,r6,r8
80009df0:	30 3a       	mov	r10,3
80009df2:	4a fb       	lddpc	r11,80009eac <show_chassis_sysErr+0x384>
80009df4:	10 9c       	mov	r12,r8
80009df6:	f0 1f 00 2a 	mcall	80009e9c <show_chassis_sysErr+0x374>
/*
 * LED Board Side Max Usage Reached
 */
	sprintf(str, "LED Board Side Max Usage (0..7)        ");
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
80009dfa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009dfe:	2f f8       	sub	r8,-1
80009e00:	ef 48 ff fc 	st.w	r7[-4],r8
80009e04:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009e08:	58 78       	cp.w	r8,7
80009e0a:	fe 9a ff cd 	brle	80009da4 <show_chassis_sysErr+0x27c>
		{
			strcat(str, "P ");
		}
	}

	print_ecdbg(str);
80009e0e:	ee c8 00 64 	sub	r8,r7,100
80009e12:	10 9c       	mov	r12,r8
80009e14:	f0 1f 00 20 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
80009e18:	4a 6c       	lddpc	r12,80009eb0 <show_chassis_sysErr+0x388>
80009e1a:	f0 1f 00 1f 	mcall	80009e94 <show_chassis_sysErr+0x36c>

/*
 * Usage Struct Full
 */

	sprintf(str, "Usage Struct Open Slots                ");
80009e1e:	ee c8 00 64 	sub	r8,r7,100
80009e22:	32 8a       	mov	r10,40
80009e24:	4a 9b       	lddpc	r11,80009ec8 <show_chassis_sysErr+0x3a0>
80009e26:	10 9c       	mov	r12,r8
80009e28:	f0 1f 00 1d 	mcall	80009e9c <show_chassis_sysErr+0x374>
	if (sysErr.usageStructsFull == SE_FAIL)
80009e2c:	49 d8       	lddpc	r8,80009ea0 <show_chassis_sysErr+0x378>
80009e2e:	f1 39 00 0e 	ld.ub	r9,r8[14]
80009e32:	30 18       	mov	r8,1
80009e34:	f0 09 18 00 	cp.b	r9,r8
80009e38:	c1 11       	brne	80009e5a <show_chassis_sysErr+0x332>
	{
		strcat(str, "F \r\n");
80009e3a:	ee c6 00 64 	sub	r6,r7,100
80009e3e:	ee c8 00 64 	sub	r8,r7,100
80009e42:	10 9c       	mov	r12,r8
80009e44:	f0 1f 00 18 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009e48:	18 98       	mov	r8,r12
80009e4a:	ec 08 00 08 	add	r8,r6,r8
80009e4e:	30 5a       	mov	r10,5
80009e50:	49 fb       	lddpc	r11,80009ecc <show_chassis_sysErr+0x3a4>
80009e52:	10 9c       	mov	r12,r8
80009e54:	f0 1f 00 12 	mcall	80009e9c <show_chassis_sysErr+0x374>
80009e58:	c1 08       	rjmp	80009e78 <show_chassis_sysErr+0x350>
	}
	else
	{
		strcat(str, "P \r\n");
80009e5a:	ee c6 00 64 	sub	r6,r7,100
80009e5e:	ee c8 00 64 	sub	r8,r7,100
80009e62:	10 9c       	mov	r12,r8
80009e64:	f0 1f 00 10 	mcall	80009ea4 <show_chassis_sysErr+0x37c>
80009e68:	18 98       	mov	r8,r12
80009e6a:	ec 08 00 08 	add	r8,r6,r8
80009e6e:	30 5a       	mov	r10,5
80009e70:	49 8b       	lddpc	r11,80009ed0 <show_chassis_sysErr+0x3a8>
80009e72:	10 9c       	mov	r12,r8
80009e74:	f0 1f 00 0a 	mcall	80009e9c <show_chassis_sysErr+0x374>
	}
	
	print_ecdbg(str);
80009e78:	ee c8 00 64 	sub	r8,r7,100
80009e7c:	10 9c       	mov	r12,r8
80009e7e:	f0 1f 00 06 	mcall	80009e94 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
80009e82:	48 cc       	lddpc	r12,80009eb0 <show_chassis_sysErr+0x388>
80009e84:	f0 1f 00 04 	mcall	80009e94 <show_chassis_sysErr+0x36c>

}
80009e88:	2e 7d       	sub	sp,-100
80009e8a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80009e8e:	00 00       	add	r0,r0
80009e90:	80 00       	ld.sh	r0,r0[0x0]
80009e92:	68 68       	ld.w	r8,r4[0x18]
80009e94:	80 00       	ld.sh	r0,r0[0x0]
80009e96:	33 38       	mov	r8,51
80009e98:	80 00       	ld.sh	r0,r0[0x0]
80009e9a:	68 84       	ld.w	r4,r4[0x20]
80009e9c:	80 00       	ld.sh	r0,r0[0x0]
80009e9e:	bc 72       	st.h	lr[0xe],r2
80009ea0:	00 00       	add	r0,r0
80009ea2:	0c 2c       	rsub	r12,r6
80009ea4:	80 00       	ld.sh	r0,r0[0x0]
80009ea6:	be 08       	st.h	pc[0x0],r8
80009ea8:	80 00       	ld.sh	r0,r0[0x0]
80009eaa:	68 ac       	ld.w	r12,r4[0x28]
80009eac:	80 00       	ld.sh	r0,r0[0x0]
80009eae:	68 b0       	ld.w	r0,r4[0x2c]
80009eb0:	80 00       	ld.sh	r0,r0[0x0]
80009eb2:	64 94       	ld.w	r4,r2[0x24]
80009eb4:	80 00       	ld.sh	r0,r0[0x0]
80009eb6:	68 b4       	ld.w	r4,r4[0x2c]
80009eb8:	80 00       	ld.sh	r0,r0[0x0]
80009eba:	68 dc       	ld.w	r12,r4[0x34]
80009ebc:	80 00       	ld.sh	r0,r0[0x0]
80009ebe:	69 04       	ld.w	r4,r4[0x40]
80009ec0:	80 00       	ld.sh	r0,r0[0x0]
80009ec2:	69 2c       	ld.w	r12,r4[0x48]
80009ec4:	00 00       	add	r0,r0
80009ec6:	0c 54       	eor	r4,r6
80009ec8:	80 00       	ld.sh	r0,r0[0x0]
80009eca:	69 54       	ld.w	r4,r4[0x54]
80009ecc:	80 00       	ld.sh	r0,r0[0x0]
80009ece:	69 7c       	ld.w	r12,r4[0x5c]
80009ed0:	80 00       	ld.sh	r0,r0[0x0]
80009ed2:	69 84       	ld.w	r4,r4[0x60]

80009ed4 <show_chassis_all_LED_boards>:

void show_chassis_all_LED_boards(void);
void show_chassis_all_LED_boards(void)
{
80009ed4:	eb cd 40 c0 	pushm	r6-r7,lr
80009ed8:	1a 97       	mov	r7,sp
80009eda:	21 5d       	sub	sp,84
	char str[80];
	int i = 0;
80009edc:	30 08       	mov	r8,0
80009ede:	ef 48 ff fc 	st.w	r7[-4],r8

	print_ecdbg("\r\n***LED BOARDS MASTER LIST***\r\n\r\n");
80009ee2:	4c 4c       	lddpc	r12,80009ff0 <show_chassis_all_LED_boards+0x11c>
80009ee4:	f0 1f 00 44 	mcall	80009ff4 <show_chassis_all_LED_boards+0x120>
			sprintf(str, "%2d) %X%X%X%X%X%X ", i,
				usageShdw[0].u[i].id[0],usageShdw[0].u[i].id[1],usageShdw[0].u[i].id[2],usageShdw[0].u[i].id[3],usageShdw[0].u[i].id[4],usageShdw[0].u[i].id[5]);
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
80009ee8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009eec:	4c 38       	lddpc	r8,80009ff8 <show_chassis_all_LED_boards+0x124>
80009eee:	a1 79       	lsl	r9,0x1
80009ef0:	2f f9       	sub	r9,-1
80009ef2:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80009ef6:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80009efa:	5c 58       	castu.b	r8
80009efc:	c7 40       	breq	80009fe4 <show_chassis_all_LED_boards+0x110>
		{
			sprintf(str, "%2d) %X%X%X%X%X%X ", i,
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
80009efe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009f02:	4b e9       	lddpc	r9,80009ff8 <show_chassis_all_LED_boards+0x124>
80009f04:	a3 78       	lsl	r8,0x3
80009f06:	f2 08 00 08 	add	r8,r9,r8
80009f0a:	11 d8       	ld.ub	r8,r8[0x5]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %X%X%X%X%X%X ", i,
80009f0c:	10 96       	mov	r6,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
80009f0e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009f12:	4b a8       	lddpc	r8,80009ff8 <show_chassis_all_LED_boards+0x124>
80009f14:	a1 79       	lsl	r9,0x1
80009f16:	2f f9       	sub	r9,-1
80009f18:	f0 09 07 28 	ld.ub	r8,r8[r9<<0x2]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %X%X%X%X%X%X ", i,
80009f1c:	10 9e       	mov	lr,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
80009f1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009f22:	4b 69       	lddpc	r9,80009ff8 <show_chassis_all_LED_boards+0x124>
80009f24:	a3 78       	lsl	r8,0x3
80009f26:	f2 08 00 08 	add	r8,r9,r8
80009f2a:	11 b8       	ld.ub	r8,r8[0x3]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %X%X%X%X%X%X ", i,
80009f2c:	10 9c       	mov	r12,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
80009f2e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009f32:	4b 28       	lddpc	r8,80009ff8 <show_chassis_all_LED_boards+0x124>
80009f34:	a3 69       	lsl	r9,0x2
80009f36:	2f f9       	sub	r9,-1
80009f38:	f0 09 07 18 	ld.ub	r8,r8[r9<<0x1]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %X%X%X%X%X%X ", i,
80009f3c:	10 9b       	mov	r11,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
80009f3e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009f42:	4a e9       	lddpc	r9,80009ff8 <show_chassis_all_LED_boards+0x124>
80009f44:	a3 78       	lsl	r8,0x3
80009f46:	f2 08 00 08 	add	r8,r9,r8
80009f4a:	11 98       	ld.ub	r8,r8[0x1]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %X%X%X%X%X%X ", i,
80009f4c:	10 9a       	mov	r10,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
80009f4e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009f52:	4a a8       	lddpc	r8,80009ff8 <show_chassis_all_LED_boards+0x124>
80009f54:	f0 09 07 38 	ld.ub	r8,r8[r9<<0x3]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %X%X%X%X%X%X ", i,
80009f58:	10 99       	mov	r9,r8
80009f5a:	ee c8 00 54 	sub	r8,r7,84
80009f5e:	1a d6       	st.w	--sp,r6
80009f60:	1a de       	st.w	--sp,lr
80009f62:	1a dc       	st.w	--sp,r12
80009f64:	1a db       	st.w	--sp,r11
80009f66:	1a da       	st.w	--sp,r10
80009f68:	1a d9       	st.w	--sp,r9
80009f6a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009f6e:	1a d9       	st.w	--sp,r9
80009f70:	4a 3b       	lddpc	r11,80009ffc <show_chassis_all_LED_boards+0x128>
80009f72:	10 9c       	mov	r12,r8
80009f74:	f0 1f 00 23 	mcall	8000a000 <show_chassis_all_LED_boards+0x12c>
80009f78:	2f 9d       	sub	sp,-28
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
			
			if (ush.u[i].top_botn)
80009f7a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009f7e:	49 f8       	lddpc	r8,80009ff8 <show_chassis_all_LED_boards+0x124>
80009f80:	a1 79       	lsl	r9,0x1
80009f82:	2f f9       	sub	r9,-1
80009f84:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80009f88:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80009f8c:	5c 58       	castu.b	r8
80009f8e:	c1 10       	breq	80009fb0 <show_chassis_all_LED_boards+0xdc>

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED			
			{
				strcat(str, " TOP\r\n");
80009f90:	ee c6 00 54 	sub	r6,r7,84
80009f94:	ee c8 00 54 	sub	r8,r7,84
80009f98:	10 9c       	mov	r12,r8
80009f9a:	f0 1f 00 1b 	mcall	8000a004 <show_chassis_all_LED_boards+0x130>
80009f9e:	18 98       	mov	r8,r12
80009fa0:	ec 08 00 08 	add	r8,r6,r8
80009fa4:	30 7a       	mov	r10,7
80009fa6:	49 9b       	lddpc	r11,8000a008 <show_chassis_all_LED_boards+0x134>
80009fa8:	10 9c       	mov	r12,r8
80009faa:	f0 1f 00 19 	mcall	8000a00c <show_chassis_all_LED_boards+0x138>
80009fae:	c1 08       	rjmp	80009fce <show_chassis_all_LED_boards+0xfa>
			}
			else
			{
				strcat(str, " BOT\r\n");
80009fb0:	ee c6 00 54 	sub	r6,r7,84
80009fb4:	ee c8 00 54 	sub	r8,r7,84
80009fb8:	10 9c       	mov	r12,r8
80009fba:	f0 1f 00 13 	mcall	8000a004 <show_chassis_all_LED_boards+0x130>
80009fbe:	18 98       	mov	r8,r12
80009fc0:	ec 08 00 08 	add	r8,r6,r8
80009fc4:	30 7a       	mov	r10,7
80009fc6:	49 3b       	lddpc	r11,8000a010 <show_chassis_all_LED_boards+0x13c>
80009fc8:	10 9c       	mov	r12,r8
80009fca:	f0 1f 00 11 	mcall	8000a00c <show_chassis_all_LED_boards+0x138>
			}
			
			print_ecdbg(str);
80009fce:	ee c8 00 54 	sub	r8,r7,84
80009fd2:	10 9c       	mov	r12,r8
80009fd4:	f0 1f 00 08 	mcall	80009ff4 <show_chassis_all_LED_boards+0x120>
		}
		else
		{
			break; //LED boards are stored contiguously, so if we hit a blank spot we are done with the entries in the list
		}
		i++;
80009fd8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009fdc:	2f f8       	sub	r8,-1
80009fde:	ef 48 ff fc 	st.w	r7[-4],r8
		
	}
80009fe2:	c8 3b       	rjmp	80009ee8 <show_chassis_all_LED_boards+0x14>
	
	print_ecdbg("\r\n\r\n");
80009fe4:	48 cc       	lddpc	r12,8000a014 <show_chassis_all_LED_boards+0x140>
80009fe6:	f0 1f 00 04 	mcall	80009ff4 <show_chassis_all_LED_boards+0x120>

}
80009fea:	2e bd       	sub	sp,-84
80009fec:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80009ff0:	80 00       	ld.sh	r0,r0[0x0]
80009ff2:	69 8c       	ld.w	r12,r4[0x60]
80009ff4:	80 00       	ld.sh	r0,r0[0x0]
80009ff6:	33 38       	mov	r8,51
80009ff8:	00 00       	add	r0,r0
80009ffa:	08 2c       	rsub	r12,r4
80009ffc:	80 00       	ld.sh	r0,r0[0x0]
80009ffe:	69 b0       	ld.w	r0,r4[0x6c]
8000a000:	80 00       	ld.sh	r0,r0[0x0]
8000a002:	bd c8       	cbr	r8,0x1c
8000a004:	80 00       	ld.sh	r0,r0[0x0]
8000a006:	be 08       	st.h	pc[0x0],r8
8000a008:	80 00       	ld.sh	r0,r0[0x0]
8000a00a:	69 c4       	ld.w	r4,r4[0x70]
8000a00c:	80 00       	ld.sh	r0,r0[0x0]
8000a00e:	bc 72       	st.h	lr[0xe],r2
8000a010:	80 00       	ld.sh	r0,r0[0x0]
8000a012:	69 cc       	ld.w	r12,r4[0x70]
8000a014:	80 00       	ld.sh	r0,r0[0x0]
8000a016:	69 d4       	ld.w	r4,r4[0x74]

8000a018 <main>:

/*! \brief Main File Section:
 *          - Initialization (CPU, TWI, Usart,...)
 */
int main(void)
{
8000a018:	eb cd 40 8f 	pushm	r0-r3,r7,lr
8000a01c:	1a 97       	mov	r7,sp
8000a01e:	fa cd 02 10 	sub	sp,sp,528
	static unsigned char displayIdx = 0;
	
	// Initialize System Clock
	init_sys_clocks();
8000a022:	f0 1f 04 6d 	mcall	8000b1d4 <main+0x11bc>

	init_io();
8000a026:	f0 1f 04 6d 	mcall	8000b1d8 <main+0x11c0>
	
	init_sysErr();
8000a02a:	f0 1f 04 6d 	mcall	8000b1dc <main+0x11c4>

	init_led_board_info();
8000a02e:	f0 1f 04 6d 	mcall	8000b1e0 <main+0x11c8>
	
	//Set clock to 8MHz. We start at 100MHz to get through the DS2411 LED board serial ID detection. But we don't need to run that fast for remaining operations.
	osc_enable(OSC_ID_RC8M);
8000a032:	30 2c       	mov	r12,2
8000a034:	f0 1f 04 6c 	mcall	8000b1e4 <main+0x11cc>
	osc_wait_ready(OSC_ID_RC8M);
8000a038:	30 2c       	mov	r12,2
8000a03a:	f0 1f 04 6c 	mcall	8000b1e8 <main+0x11d0>
	sysclk_set_source(SYSCLK_SRC_RC8M);
8000a03e:	30 5c       	mov	r12,5
8000a040:	f0 1f 04 6b 	mcall	8000b1ec <main+0x11d4>
	sysclk_set_prescalers(0,0,0,0);
8000a044:	30 09       	mov	r9,0
8000a046:	30 0a       	mov	r10,0
8000a048:	30 0b       	mov	r11,0
8000a04a:	30 0c       	mov	r12,0
8000a04c:	f0 1f 04 69 	mcall	8000b1f0 <main+0x11d8>
	pll_disable(0);
8000a050:	30 0c       	mov	r12,0
8000a052:	f0 1f 04 69 	mcall	8000b1f4 <main+0x11dc>



	// Initialize USART again after changing the system clock
	init_ecdbg_rs232(FPBA_HZ);
8000a056:	e0 6c 12 00 	mov	r12,4608
8000a05a:	ea 1c 00 7a 	orh	r12,0x7a
8000a05e:	f0 1f 04 67 	mcall	8000b1f8 <main+0x11e0>
	init_display_rs232(FPBA_HZ);
8000a062:	e0 6c 12 00 	mov	r12,4608
8000a066:	ea 1c 00 7a 	orh	r12,0x7a
8000a06a:	f0 1f 04 65 	mcall	8000b1fc <main+0x11e4>

	// Print Startup Message
	print_ecdbg("\r\nELECTROCLAVE\r\nCopyright (c) 2015 Seal Shield, Inc.\r\n");
8000a06e:	fe fc 11 92 	ld.w	r12,pc[4498]
8000a072:	f0 1f 04 65 	mcall	8000b204 <main+0x11ec>
	print_ecdbg("Hardware Version: Classic +++ Software Version: 0.005\r\n");
8000a076:	fe fc 11 92 	ld.w	r12,pc[4498]
8000a07a:	f0 1f 04 63 	mcall	8000b204 <main+0x11ec>

	display_text(IDX_READY);
8000a07e:	30 0c       	mov	r12,0
8000a080:	f0 1f 04 63 	mcall	8000b20c <main+0x11f4>
	
	// Initialize ADC for bluesense channels which are used to see if there are any devices (phones, tablets, etc.) on the shelves
	adc_process_init();
8000a084:	f0 1f 04 63 	mcall	8000b210 <main+0x11f8>

	
	// Initialize Interrupts
	irq_initialize_vectors(); //TODO: probably remove 5apr15
8000a088:	f0 1f 04 63 	mcall	8000b214 <main+0x11fc>

	cpu_irq_enable();
8000a08c:	d5 03       	csrf	0x10


	
	// Initialize TWI Interface
	twi_init();
8000a08e:	f0 1f 04 63 	mcall	8000b218 <main+0x1200>

	gpio_set_pin_high(ECLAVE_LED_OEn); //make sure outputs are disabled at the chip level
8000a092:	31 6c       	mov	r12,22
8000a094:	f0 1f 04 62 	mcall	8000b21c <main+0x1204>

	PCA9952_init();
8000a098:	f0 1f 04 62 	mcall	8000b220 <main+0x1208>
	test_led_driver_channels();
8000a09c:	f0 1f 04 62 	mcall	8000b224 <main+0x120c>
	
	
	electroclaveState = STATE_EC_IDLE;
8000a0a0:	fe f9 11 88 	ld.w	r9,pc[4488]
8000a0a4:	30 08       	mov	r8,0
8000a0a6:	b2 88       	st.b	r9[0x0],r8
	
	show_chassis_status_info();
8000a0a8:	f0 1f 04 61 	mcall	8000b22c <main+0x1214>
	show_chassis_sysErr();
8000a0ac:	f0 1f 04 61 	mcall	8000b230 <main+0x1218>
	show_chassis_all_LED_boards();
8000a0b0:	f0 1f 04 61 	mcall	8000b234 <main+0x121c>
	
	gpio_set_pin_low(ECLAVE_LED_OEn); //...and we are live!
8000a0b4:	31 6c       	mov	r12,22
8000a0b6:	f0 1f 04 61 	mcall	8000b238 <main+0x1220>
	gpio_set_pin_low(ECLAVE_PSUPPLY_ONn); //turn the leds on first and then the power supply
8000a0ba:	31 7c       	mov	r12,23
8000a0bc:	f0 1f 04 5f 	mcall	8000b238 <main+0x1220>
8000a0c0:	e0 68 03 e8 	mov	r8,1000
8000a0c4:	ef 48 fe d0 	st.w	r7[-304],r8
8000a0c8:	e0 68 12 00 	mov	r8,4608
8000a0cc:	ea 18 00 7a 	orh	r8,0x7a
8000a0d0:	ef 48 fe cc 	st.w	r7[-308],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a0d4:	ee f0 fe d0 	ld.w	r0,r7[-304]
8000a0d8:	30 01       	mov	r1,0
8000a0da:	ee f2 fe cc 	ld.w	r2,r7[-308]
8000a0de:	30 03       	mov	r3,0
8000a0e0:	e2 02 02 49 	mul	r9,r1,r2
8000a0e4:	e6 00 02 48 	mul	r8,r3,r0
8000a0e8:	10 09       	add	r9,r8
8000a0ea:	e0 02 06 4a 	mulu.d	r10,r0,r2
8000a0ee:	16 09       	add	r9,r11
8000a0f0:	12 9b       	mov	r11,r9
8000a0f2:	e0 68 03 e7 	mov	r8,999
8000a0f6:	30 09       	mov	r9,0
8000a0f8:	10 0a       	add	r10,r8
8000a0fa:	f6 09 00 4b 	adc	r11,r11,r9
8000a0fe:	e0 68 03 e8 	mov	r8,1000
8000a102:	30 09       	mov	r9,0
8000a104:	f0 1f 04 4e 	mcall	8000b23c <main+0x1224>
8000a108:	14 98       	mov	r8,r10
8000a10a:	16 99       	mov	r9,r11
	
	cpu_set_timeout(EC_ONE_SECOND/2, &debugTimer);
8000a10c:	a1 98       	lsr	r8,0x1
8000a10e:	ef 48 fe d8 	st.w	r7[-296],r8
8000a112:	fe f8 11 2e 	ld.w	r8,pc[4398]
8000a116:	ef 48 fe d4 	st.w	r7[-300],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a11a:	e1 b8 00 42 	mfsr	r8,0x108
8000a11e:	10 99       	mov	r9,r8
8000a120:	ee f8 fe d4 	ld.w	r8,r7[-300]
8000a124:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a126:	ee f8 fe d4 	ld.w	r8,r7[-300]
8000a12a:	70 09       	ld.w	r9,r8[0x0]
8000a12c:	ee f8 fe d8 	ld.w	r8,r7[-296]
8000a130:	10 09       	add	r9,r8
8000a132:	ee f8 fe d4 	ld.w	r8,r7[-300]
8000a136:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000a138:	ee f9 fe d4 	ld.w	r9,r7[-300]
8000a13c:	30 08       	mov	r8,0
8000a13e:	f3 68 00 08 	st.b	r9[8],r8
8000a142:	c0 28       	rjmp	8000a146 <main+0x12e>
		{
			cpu_stop_timeout(&debugTimer);
			cpu_set_timeout((EC_ONE_SECOND/2), &debugTimer);
			gpio_toggle_pin(ECLAVE_DEBUG_LED);
		}
	} //while(true)
8000a144:	d7 03       	nop

	// Main loop
	while (true) 
	{

		switch(electroclaveState)
8000a146:	fe f8 10 e2 	ld.w	r8,pc[4322]
8000a14a:	11 88       	ld.ub	r8,r8[0x0]
8000a14c:	10 99       	mov	r9,r8
8000a14e:	58 89       	cp.w	r9,8
8000a150:	e0 8b 06 b5 	brhi	8000aeba <main+0xea2>
8000a154:	fe f8 10 f0 	ld.w	r8,pc[4336]
8000a158:	f0 09 03 2f 	ld.w	pc,r8[r9<<0x2]
		{
			case STATE_EC_IDLE:
				if (EC_DOOR_LATCHED) {
8000a15c:	33 ec       	mov	r12,62
8000a15e:	f0 1f 04 3b 	mcall	8000b248 <main+0x1230>
8000a162:	18 98       	mov	r8,r12
8000a164:	ec 18 00 01 	eorl	r8,0x1
8000a168:	5c 58       	castu.b	r8
8000a16a:	e0 80 06 9f 	breq	8000aea8 <main+0xe90>
					gpio_set_pin_low(ECLAVE_DEBUG_LED);
8000a16e:	37 cc       	mov	r12,124
8000a170:	f0 1f 04 32 	mcall	8000b238 <main+0x1220>
					print_ecdbg("Door latch detected\r\n");
8000a174:	fe fc 10 d8 	ld.w	r12,pc[4312]
8000a178:	f0 1f 04 23 	mcall	8000b204 <main+0x11ec>
//					display_text(IDX_CLEAR);
					display_text(IDX_READY);
8000a17c:	30 0c       	mov	r12,0
8000a17e:	f0 1f 04 24 	mcall	8000b20c <main+0x11f4>
					electroclaveState = STATE_DOOR_LATCHED;
8000a182:	fe f9 10 a6 	ld.w	r9,pc[4262]
8000a186:	30 18       	mov	r8,1
8000a188:	b2 88       	st.b	r9[0x0],r8
					firstTimeThroughDoorLatch = 1;
8000a18a:	fe f9 10 c6 	ld.w	r9,pc[4294]
8000a18e:	30 18       	mov	r8,1
8000a190:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000a192:	e0 8f 06 94 	bral	8000aeba <main+0xea2>
				
			case STATE_DOOR_LATCHED:
				if (!EC_ACTION_PB) {
8000a196:	33 fc       	mov	r12,63
8000a198:	f0 1f 04 2c 	mcall	8000b248 <main+0x1230>
8000a19c:	18 98       	mov	r8,r12
8000a19e:	58 08       	cp.w	r8,0
8000a1a0:	e0 80 06 86 	breq	8000aeac <main+0xe94>
					print_ecdbg("Action push button press detected\r\n");
8000a1a4:	fe fc 10 b0 	ld.w	r12,pc[4272]
8000a1a8:	f0 1f 04 17 	mcall	8000b204 <main+0x11ec>
					electroclaveState = STATE_ACTION_PB_PRESSED;
8000a1ac:	fe f9 10 7c 	ld.w	r9,pc[4220]
8000a1b0:	30 28       	mov	r8,2
8000a1b2:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000a1b4:	e0 8f 06 83 	bral	8000aeba <main+0xea2>
				
			case STATE_ACTION_PB_PRESSED:
				if (EC_ACTION_PB)
8000a1b8:	33 fc       	mov	r12,63
8000a1ba:	f0 1f 04 24 	mcall	8000b248 <main+0x1230>
8000a1be:	18 98       	mov	r8,r12
8000a1c0:	ec 18 00 01 	eorl	r8,0x1
8000a1c4:	5c 58       	castu.b	r8
8000a1c6:	e0 80 06 75 	breq	8000aeb0 <main+0xe98>
				{
					print_ecdbg("Action push button release detected\r\n");
8000a1ca:	fe fc 10 8e 	ld.w	r12,pc[4238]
8000a1ce:	f0 1f 04 0e 	mcall	8000b204 <main+0x11ec>
					electroclaveState = STATE_ACTION_PB_RELEASED;	
8000a1d2:	fe f9 10 56 	ld.w	r9,pc[4182]
8000a1d6:	30 38       	mov	r8,3
8000a1d8:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000a1da:	e0 8f 06 70 	bral	8000aeba <main+0xea2>
				
			case STATE_ACTION_PB_RELEASED:
				check_led_brd_side_lifetimes();
8000a1de:	f0 1f 04 20 	mcall	8000b25c <main+0x1244>
				check_shelves_for_devices();
8000a1e2:	f0 1f 04 20 	mcall	8000b260 <main+0x1248>
				set_shelves_active_inactive();
8000a1e6:	f0 1f 04 20 	mcall	8000b264 <main+0x124c>
				
				if (num_active_shelves() != 0) {
8000a1ea:	f0 1f 04 20 	mcall	8000b268 <main+0x1250>
8000a1ee:	18 98       	mov	r8,r12
8000a1f0:	58 08       	cp.w	r8,0
8000a1f2:	e0 80 01 72 	breq	8000a4d6 <main+0x4be>
					electroclaveState = STATE_START_SANITIZE;
8000a1f6:	fe f9 10 32 	ld.w	r9,pc[4146]
8000a1fa:	30 48       	mov	r8,4
8000a1fc:	b2 88       	st.b	r9[0x0],r8
					print_ecdbg("Start sanitizing\r\n");
8000a1fe:	fe fc 10 6e 	ld.w	r12,pc[4206]
8000a202:	f0 1f 04 01 	mcall	8000b204 <main+0x11ec>
					display_text(IDX_CLEAR);
8000a206:	30 9c       	mov	r12,9
8000a208:	f0 1f 04 01 	mcall	8000b20c <main+0x11f4>
8000a20c:	e0 68 01 f4 	mov	r8,500
8000a210:	ef 48 fe e0 	st.w	r7[-288],r8
8000a214:	e0 68 12 00 	mov	r8,4608
8000a218:	ea 18 00 7a 	orh	r8,0x7a
8000a21c:	ef 48 fe dc 	st.w	r7[-292],r8
8000a220:	ee f8 fe e0 	ld.w	r8,r7[-288]
8000a224:	ef 48 fe e8 	st.w	r7[-280],r8
8000a228:	ee f8 fe dc 	ld.w	r8,r7[-292]
8000a22c:	ef 48 fe e4 	st.w	r7[-284],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a230:	ee fc fe e8 	ld.w	r12,r7[-280]
8000a234:	ef 4c fd fc 	st.w	r7[-516],r12
8000a238:	30 0a       	mov	r10,0
8000a23a:	ef 4a fd f8 	st.w	r7[-520],r10
8000a23e:	ee f8 fe e4 	ld.w	r8,r7[-284]
8000a242:	ef 48 fd f4 	st.w	r7[-524],r8
8000a246:	30 0c       	mov	r12,0
8000a248:	ef 4c fd f0 	st.w	r7[-528],r12
8000a24c:	ee f9 fd f8 	ld.w	r9,r7[-520]
8000a250:	ee fa fd f4 	ld.w	r10,r7[-524]
8000a254:	b5 39       	mul	r9,r10
8000a256:	ee f8 fd f0 	ld.w	r8,r7[-528]
8000a25a:	ee fc fd fc 	ld.w	r12,r7[-516]
8000a25e:	b9 38       	mul	r8,r12
8000a260:	10 09       	add	r9,r8
8000a262:	ee f8 fd fc 	ld.w	r8,r7[-516]
8000a266:	ee fc fd f4 	ld.w	r12,r7[-524]
8000a26a:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000a26e:	16 09       	add	r9,r11
8000a270:	12 9b       	mov	r11,r9
8000a272:	e0 68 03 e7 	mov	r8,999
8000a276:	30 09       	mov	r9,0
8000a278:	10 0a       	add	r10,r8
8000a27a:	f6 09 00 4b 	adc	r11,r11,r9
8000a27e:	e0 68 03 e8 	mov	r8,1000
8000a282:	30 09       	mov	r9,0
8000a284:	f0 1f 03 ee 	mcall	8000b23c <main+0x1224>
8000a288:	14 98       	mov	r8,r10
8000a28a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000a28c:	ef 48 fe f0 	st.w	r7[-272],r8
8000a290:	ee c8 01 70 	sub	r8,r7,368
8000a294:	ef 48 fe ec 	st.w	r7[-276],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a298:	e1 b8 00 42 	mfsr	r8,0x108
8000a29c:	10 99       	mov	r9,r8
8000a29e:	ee f8 fe ec 	ld.w	r8,r7[-276]
8000a2a2:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a2a4:	ee f8 fe ec 	ld.w	r8,r7[-276]
8000a2a8:	70 09       	ld.w	r9,r8[0x0]
8000a2aa:	ee f8 fe f0 	ld.w	r8,r7[-272]
8000a2ae:	10 09       	add	r9,r8
8000a2b0:	ee f8 fe ec 	ld.w	r8,r7[-276]
8000a2b4:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000a2b6:	ee f9 fe ec 	ld.w	r9,r7[-276]
8000a2ba:	30 08       	mov	r8,0
8000a2bc:	f3 68 00 08 	st.b	r9[8],r8
8000a2c0:	ee c8 01 70 	sub	r8,r7,368
8000a2c4:	ef 48 fe f4 	st.w	r7[-268],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000a2c8:	e1 b8 00 42 	mfsr	r8,0x108
8000a2cc:	ef 48 fe f8 	st.w	r7[-264],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000a2d0:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a2d4:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a2d8:	30 28       	mov	r8,2
8000a2da:	f0 09 18 00 	cp.b	r9,r8
8000a2de:	c0 31       	brne	8000a2e4 <main+0x2cc>
    return false;
8000a2e0:	30 08       	mov	r8,0
8000a2e2:	c4 38       	rjmp	8000a368 <main+0x350>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000a2e4:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a2e8:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a2ec:	30 18       	mov	r8,1
8000a2ee:	f0 09 18 00 	cp.b	r9,r8
8000a2f2:	c0 31       	brne	8000a2f8 <main+0x2e0>
    return true;
8000a2f4:	30 18       	mov	r8,1
8000a2f6:	c3 98       	rjmp	8000a368 <main+0x350>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000a2f8:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a2fc:	70 09       	ld.w	r9,r8[0x0]
8000a2fe:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a302:	70 18       	ld.w	r8,r8[0x4]
8000a304:	10 39       	cp.w	r9,r8
8000a306:	e0 88 00 1a 	brls	8000a33a <main+0x322>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000a30a:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a30e:	70 09       	ld.w	r9,r8[0x0]
8000a310:	ee f8 fe f8 	ld.w	r8,r7[-264]
8000a314:	12 38       	cp.w	r8,r9
8000a316:	c1 02       	brcc	8000a336 <main+0x31e>
8000a318:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a31c:	70 19       	ld.w	r9,r8[0x4]
8000a31e:	ee f8 fe f8 	ld.w	r8,r7[-264]
8000a322:	12 38       	cp.w	r8,r9
8000a324:	e0 88 00 09 	brls	8000a336 <main+0x31e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a328:	ee f9 fe f4 	ld.w	r9,r7[-268]
8000a32c:	30 18       	mov	r8,1
8000a32e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a332:	30 18       	mov	r8,1
8000a334:	c1 a8       	rjmp	8000a368 <main+0x350>
    }
    return false;
8000a336:	30 08       	mov	r8,0
8000a338:	c1 88       	rjmp	8000a368 <main+0x350>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000a33a:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a33e:	70 09       	ld.w	r9,r8[0x0]
8000a340:	ee f8 fe f8 	ld.w	r8,r7[-264]
8000a344:	12 38       	cp.w	r8,r9
8000a346:	c0 93       	brcs	8000a358 <main+0x340>
8000a348:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a34c:	70 19       	ld.w	r9,r8[0x4]
8000a34e:	ee f8 fe f8 	ld.w	r8,r7[-264]
8000a352:	12 38       	cp.w	r8,r9
8000a354:	e0 88 00 09 	brls	8000a366 <main+0x34e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a358:	ee f9 fe f4 	ld.w	r9,r7[-268]
8000a35c:	30 18       	mov	r8,1
8000a35e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a362:	30 18       	mov	r8,1
8000a364:	c0 28       	rjmp	8000a368 <main+0x350>
    }
    return false;
8000a366:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000a368:	58 08       	cp.w	r8,0
8000a36a:	ca b0       	breq	8000a2c0 <main+0x2a8>
					cpu_delay_ms(500, EC_CPU_CLOCK_FREQ);
					display_text(IDX_CLEANING);
8000a36c:	30 2c       	mov	r12,2
8000a36e:	f0 1f 03 a8 	mcall	8000b20c <main+0x11f4>
8000a372:	e0 68 0b b8 	mov	r8,3000
8000a376:	ef 48 ff 00 	st.w	r7[-256],r8
8000a37a:	e0 68 12 00 	mov	r8,4608
8000a37e:	ea 18 00 7a 	orh	r8,0x7a
8000a382:	ef 48 fe fc 	st.w	r7[-260],r8
8000a386:	ee f8 ff 00 	ld.w	r8,r7[-256]
8000a38a:	ef 48 ff 08 	st.w	r7[-248],r8
8000a38e:	ee f8 fe fc 	ld.w	r8,r7[-260]
8000a392:	ef 48 ff 04 	st.w	r7[-252],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a396:	ee fa ff 08 	ld.w	r10,r7[-248]
8000a39a:	ef 4a fe 0c 	st.w	r7[-500],r10
8000a39e:	30 08       	mov	r8,0
8000a3a0:	ef 48 fe 08 	st.w	r7[-504],r8
8000a3a4:	ee fc ff 04 	ld.w	r12,r7[-252]
8000a3a8:	ef 4c fe 04 	st.w	r7[-508],r12
8000a3ac:	30 0a       	mov	r10,0
8000a3ae:	ef 4a fe 00 	st.w	r7[-512],r10
8000a3b2:	ee f9 fe 08 	ld.w	r9,r7[-504]
8000a3b6:	ee f8 fe 04 	ld.w	r8,r7[-508]
8000a3ba:	b1 39       	mul	r9,r8
8000a3bc:	ee f8 fe 00 	ld.w	r8,r7[-512]
8000a3c0:	ee fc fe 0c 	ld.w	r12,r7[-500]
8000a3c4:	b9 38       	mul	r8,r12
8000a3c6:	10 09       	add	r9,r8
8000a3c8:	ee f8 fe 0c 	ld.w	r8,r7[-500]
8000a3cc:	ee fc fe 04 	ld.w	r12,r7[-508]
8000a3d0:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000a3d4:	16 09       	add	r9,r11
8000a3d6:	12 9b       	mov	r11,r9
8000a3d8:	e0 68 03 e7 	mov	r8,999
8000a3dc:	30 09       	mov	r9,0
8000a3de:	10 0a       	add	r10,r8
8000a3e0:	f6 09 00 4b 	adc	r11,r11,r9
8000a3e4:	e0 68 03 e8 	mov	r8,1000
8000a3e8:	30 09       	mov	r9,0
8000a3ea:	f0 1f 03 95 	mcall	8000b23c <main+0x1224>
8000a3ee:	14 98       	mov	r8,r10
8000a3f0:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000a3f2:	ef 48 ff 10 	st.w	r7[-240],r8
8000a3f6:	ee c8 01 64 	sub	r8,r7,356
8000a3fa:	ef 48 ff 0c 	st.w	r7[-244],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a3fe:	e1 b8 00 42 	mfsr	r8,0x108
8000a402:	10 99       	mov	r9,r8
8000a404:	ee f8 ff 0c 	ld.w	r8,r7[-244]
8000a408:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a40a:	ee f8 ff 0c 	ld.w	r8,r7[-244]
8000a40e:	70 09       	ld.w	r9,r8[0x0]
8000a410:	ee f8 ff 10 	ld.w	r8,r7[-240]
8000a414:	10 09       	add	r9,r8
8000a416:	ee f8 ff 0c 	ld.w	r8,r7[-244]
8000a41a:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000a41c:	ee f9 ff 0c 	ld.w	r9,r7[-244]
8000a420:	30 08       	mov	r8,0
8000a422:	f3 68 00 08 	st.b	r9[8],r8
8000a426:	ee c8 01 64 	sub	r8,r7,356
8000a42a:	ef 48 ff 14 	st.w	r7[-236],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000a42e:	e1 b8 00 42 	mfsr	r8,0x108
8000a432:	ef 48 ff 18 	st.w	r7[-232],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000a436:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000a43a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a43e:	30 28       	mov	r8,2
8000a440:	f0 09 18 00 	cp.b	r9,r8
8000a444:	c0 31       	brne	8000a44a <main+0x432>
    return false;
8000a446:	30 08       	mov	r8,0
8000a448:	c4 38       	rjmp	8000a4ce <main+0x4b6>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000a44a:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000a44e:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a452:	30 18       	mov	r8,1
8000a454:	f0 09 18 00 	cp.b	r9,r8
8000a458:	c0 31       	brne	8000a45e <main+0x446>
    return true;
8000a45a:	30 18       	mov	r8,1
8000a45c:	c3 98       	rjmp	8000a4ce <main+0x4b6>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000a45e:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000a462:	70 09       	ld.w	r9,r8[0x0]
8000a464:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000a468:	70 18       	ld.w	r8,r8[0x4]
8000a46a:	10 39       	cp.w	r9,r8
8000a46c:	e0 88 00 1a 	brls	8000a4a0 <main+0x488>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000a470:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000a474:	70 09       	ld.w	r9,r8[0x0]
8000a476:	ee f8 ff 18 	ld.w	r8,r7[-232]
8000a47a:	12 38       	cp.w	r8,r9
8000a47c:	c1 02       	brcc	8000a49c <main+0x484>
8000a47e:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000a482:	70 19       	ld.w	r9,r8[0x4]
8000a484:	ee f8 ff 18 	ld.w	r8,r7[-232]
8000a488:	12 38       	cp.w	r8,r9
8000a48a:	e0 88 00 09 	brls	8000a49c <main+0x484>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a48e:	ee f9 ff 14 	ld.w	r9,r7[-236]
8000a492:	30 18       	mov	r8,1
8000a494:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a498:	30 18       	mov	r8,1
8000a49a:	c1 a8       	rjmp	8000a4ce <main+0x4b6>
    }
    return false;
8000a49c:	30 08       	mov	r8,0
8000a49e:	c1 88       	rjmp	8000a4ce <main+0x4b6>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000a4a0:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000a4a4:	70 09       	ld.w	r9,r8[0x0]
8000a4a6:	ee f8 ff 18 	ld.w	r8,r7[-232]
8000a4aa:	12 38       	cp.w	r8,r9
8000a4ac:	c0 93       	brcs	8000a4be <main+0x4a6>
8000a4ae:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000a4b2:	70 19       	ld.w	r9,r8[0x4]
8000a4b4:	ee f8 ff 18 	ld.w	r8,r7[-232]
8000a4b8:	12 38       	cp.w	r8,r9
8000a4ba:	e0 88 00 09 	brls	8000a4cc <main+0x4b4>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a4be:	ee f9 ff 14 	ld.w	r9,r7[-236]
8000a4c2:	30 18       	mov	r8,1
8000a4c4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a4c8:	30 18       	mov	r8,1
8000a4ca:	c0 28       	rjmp	8000a4ce <main+0x4b6>
    }
    return false;
8000a4cc:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000a4ce:	58 08       	cp.w	r8,0
8000a4d0:	ca b0       	breq	8000a426 <main+0x40e>
					electroclaveState = STATE_START_CLEAN;
					print_ecdbg("No shelves, no devices or shelves are past lifetime\r\n");
//					display_text(IDX_CLEAR);
					display_text(IDX_READY);
				}
				break;
8000a4d2:	e0 8f 04 f4 	bral	8000aeba <main+0xea2>
					cpu_delay_ms(500, EC_CPU_CLOCK_FREQ);
					display_text(IDX_CLEANING);
					cpu_delay_ms(3000, EC_CPU_CLOCK_FREQ); //give display time to update, scroll all the way across
				}
				else {
					electroclaveState = STATE_START_CLEAN;
8000a4d6:	fe f9 0d 52 	ld.w	r9,pc[3410]
8000a4da:	30 68       	mov	r8,6
8000a4dc:	b2 88       	st.b	r9[0x0],r8
					print_ecdbg("No shelves, no devices or shelves are past lifetime\r\n");
8000a4de:	fe fc 0d 92 	ld.w	r12,pc[3474]
8000a4e2:	f0 1f 03 49 	mcall	8000b204 <main+0x11ec>
//					display_text(IDX_CLEAR);
					display_text(IDX_READY);
8000a4e6:	30 0c       	mov	r12,0
8000a4e8:	f0 1f 03 49 	mcall	8000b20c <main+0x11f4>
				}
				break;
8000a4ec:	e0 8f 04 e7 	bral	8000aeba <main+0xea2>
				
			case STATE_START_SANITIZE:
				display_text(IDX_CLEAR);
8000a4f0:	30 9c       	mov	r12,9
8000a4f2:	f0 1f 03 47 	mcall	8000b20c <main+0x11f4>
8000a4f6:	e0 68 01 f4 	mov	r8,500
8000a4fa:	ef 48 ff 20 	st.w	r7[-224],r8
8000a4fe:	e0 68 12 00 	mov	r8,4608
8000a502:	ea 18 00 7a 	orh	r8,0x7a
8000a506:	ef 48 ff 1c 	st.w	r7[-228],r8
8000a50a:	ee f8 ff 20 	ld.w	r8,r7[-224]
8000a50e:	ef 48 ff 28 	st.w	r7[-216],r8
8000a512:	ee f8 ff 1c 	ld.w	r8,r7[-228]
8000a516:	ef 48 ff 24 	st.w	r7[-220],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a51a:	ee fa ff 28 	ld.w	r10,r7[-216]
8000a51e:	ef 4a fe 1c 	st.w	r7[-484],r10
8000a522:	30 08       	mov	r8,0
8000a524:	ef 48 fe 18 	st.w	r7[-488],r8
8000a528:	ee fc ff 24 	ld.w	r12,r7[-220]
8000a52c:	ef 4c fe 14 	st.w	r7[-492],r12
8000a530:	30 0a       	mov	r10,0
8000a532:	ef 4a fe 10 	st.w	r7[-496],r10
8000a536:	ee f9 fe 18 	ld.w	r9,r7[-488]
8000a53a:	ee f8 fe 14 	ld.w	r8,r7[-492]
8000a53e:	b1 39       	mul	r9,r8
8000a540:	ee f8 fe 10 	ld.w	r8,r7[-496]
8000a544:	ee fc fe 1c 	ld.w	r12,r7[-484]
8000a548:	b9 38       	mul	r8,r12
8000a54a:	10 09       	add	r9,r8
8000a54c:	ee f8 fe 1c 	ld.w	r8,r7[-484]
8000a550:	ee fc fe 14 	ld.w	r12,r7[-492]
8000a554:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000a558:	16 09       	add	r9,r11
8000a55a:	12 9b       	mov	r11,r9
8000a55c:	e0 68 03 e7 	mov	r8,999
8000a560:	30 09       	mov	r9,0
8000a562:	10 0a       	add	r10,r8
8000a564:	f6 09 00 4b 	adc	r11,r11,r9
8000a568:	e0 68 03 e8 	mov	r8,1000
8000a56c:	30 09       	mov	r9,0
8000a56e:	f0 1f 03 34 	mcall	8000b23c <main+0x1224>
8000a572:	14 98       	mov	r8,r10
8000a574:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000a576:	ef 48 ff 30 	st.w	r7[-208],r8
8000a57a:	ee c8 01 58 	sub	r8,r7,344
8000a57e:	ef 48 ff 2c 	st.w	r7[-212],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a582:	e1 b8 00 42 	mfsr	r8,0x108
8000a586:	10 99       	mov	r9,r8
8000a588:	ee f8 ff 2c 	ld.w	r8,r7[-212]
8000a58c:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a58e:	ee f8 ff 2c 	ld.w	r8,r7[-212]
8000a592:	70 09       	ld.w	r9,r8[0x0]
8000a594:	ee f8 ff 30 	ld.w	r8,r7[-208]
8000a598:	10 09       	add	r9,r8
8000a59a:	ee f8 ff 2c 	ld.w	r8,r7[-212]
8000a59e:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000a5a0:	ee f9 ff 2c 	ld.w	r9,r7[-212]
8000a5a4:	30 08       	mov	r8,0
8000a5a6:	f3 68 00 08 	st.b	r9[8],r8
8000a5aa:	ee c8 01 58 	sub	r8,r7,344
8000a5ae:	ef 48 ff 34 	st.w	r7[-204],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000a5b2:	e1 b8 00 42 	mfsr	r8,0x108
8000a5b6:	ef 48 ff 38 	st.w	r7[-200],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000a5ba:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000a5be:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a5c2:	30 28       	mov	r8,2
8000a5c4:	f0 09 18 00 	cp.b	r9,r8
8000a5c8:	c0 31       	brne	8000a5ce <main+0x5b6>
    return false;
8000a5ca:	30 08       	mov	r8,0
8000a5cc:	c4 38       	rjmp	8000a652 <main+0x63a>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000a5ce:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000a5d2:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a5d6:	30 18       	mov	r8,1
8000a5d8:	f0 09 18 00 	cp.b	r9,r8
8000a5dc:	c0 31       	brne	8000a5e2 <main+0x5ca>
    return true;
8000a5de:	30 18       	mov	r8,1
8000a5e0:	c3 98       	rjmp	8000a652 <main+0x63a>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000a5e2:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000a5e6:	70 09       	ld.w	r9,r8[0x0]
8000a5e8:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000a5ec:	70 18       	ld.w	r8,r8[0x4]
8000a5ee:	10 39       	cp.w	r9,r8
8000a5f0:	e0 88 00 1a 	brls	8000a624 <main+0x60c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000a5f4:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000a5f8:	70 09       	ld.w	r9,r8[0x0]
8000a5fa:	ee f8 ff 38 	ld.w	r8,r7[-200]
8000a5fe:	12 38       	cp.w	r8,r9
8000a600:	c1 02       	brcc	8000a620 <main+0x608>
8000a602:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000a606:	70 19       	ld.w	r9,r8[0x4]
8000a608:	ee f8 ff 38 	ld.w	r8,r7[-200]
8000a60c:	12 38       	cp.w	r8,r9
8000a60e:	e0 88 00 09 	brls	8000a620 <main+0x608>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a612:	ee f9 ff 34 	ld.w	r9,r7[-204]
8000a616:	30 18       	mov	r8,1
8000a618:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a61c:	30 18       	mov	r8,1
8000a61e:	c1 a8       	rjmp	8000a652 <main+0x63a>
    }
    return false;
8000a620:	30 08       	mov	r8,0
8000a622:	c1 88       	rjmp	8000a652 <main+0x63a>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000a624:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000a628:	70 09       	ld.w	r9,r8[0x0]
8000a62a:	ee f8 ff 38 	ld.w	r8,r7[-200]
8000a62e:	12 38       	cp.w	r8,r9
8000a630:	c0 93       	brcs	8000a642 <main+0x62a>
8000a632:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000a636:	70 19       	ld.w	r9,r8[0x4]
8000a638:	ee f8 ff 38 	ld.w	r8,r7[-200]
8000a63c:	12 38       	cp.w	r8,r9
8000a63e:	e0 88 00 09 	brls	8000a650 <main+0x638>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a642:	ee f9 ff 34 	ld.w	r9,r7[-204]
8000a646:	30 18       	mov	r8,1
8000a648:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a64c:	30 18       	mov	r8,1
8000a64e:	c0 28       	rjmp	8000a652 <main+0x63a>
    }
    return false;
8000a650:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000a652:	58 08       	cp.w	r8,0
8000a654:	ca b0       	breq	8000a5aa <main+0x592>
				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ); //half second TODO: figure out why this is here and get rid of it, don't like to just hang for no reason, especially when we need to be monitoring the door latch
				
				displayIdx = 0xFF; //this means not assigned yet
8000a656:	fe f9 0c 1e 	ld.w	r9,pc[3102]
8000a65a:	3f f8       	mov	r8,-1
8000a65c:	b2 88       	st.b	r9[0x0],r8
				sanitizeMinutes = 0;
8000a65e:	fe f9 0c 1a 	ld.w	r9,pc[3098]
8000a662:	30 08       	mov	r8,0
8000a664:	93 08       	st.w	r9[0x0],r8
				for (int i = 0; i<NUM_SHELVES; i++) {
8000a666:	30 08       	mov	r8,0
8000a668:	ef 48 fe c0 	st.w	r7[-320],r8
8000a66c:	c4 28       	rjmp	8000a6f0 <main+0x6d8>
					if (shelf[i].active == SHELF_ACTIVE) {
8000a66e:	ee f9 fe c0 	ld.w	r9,r7[-320]
8000a672:	fe fa 0c 0a 	ld.w	r10,pc[3082]
8000a676:	12 98       	mov	r8,r9
8000a678:	a3 68       	lsl	r8,0x2
8000a67a:	12 08       	add	r8,r9
8000a67c:	f4 08 00 08 	add	r8,r10,r8
8000a680:	11 89       	ld.ub	r9,r8[0x0]
8000a682:	30 18       	mov	r8,1
8000a684:	f0 09 18 00 	cp.b	r9,r8
8000a688:	c2 f1       	brne	8000a6e6 <main+0x6ce>
						tmpSanitizeMinutes = calc_sanitize_time(i);
8000a68a:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000a68e:	5c 58       	castu.b	r8
8000a690:	10 9c       	mov	r12,r8
8000a692:	f0 1f 02 fc 	mcall	8000b280 <main+0x1268>
8000a696:	18 98       	mov	r8,r12
8000a698:	10 99       	mov	r9,r8
8000a69a:	fe f8 0b ea 	ld.w	r8,pc[3050]
8000a69e:	91 09       	st.w	r8[0x0],r9
						
						if (tmpSanitizeMinutes > sanitizeMinutes)
8000a6a0:	fe f8 0b e4 	ld.w	r8,pc[3044]
8000a6a4:	70 09       	ld.w	r9,r8[0x0]
8000a6a6:	fe f8 0b d2 	ld.w	r8,pc[3026]
8000a6aa:	70 08       	ld.w	r8,r8[0x0]
8000a6ac:	10 39       	cp.w	r9,r8
8000a6ae:	e0 88 00 08 	brls	8000a6be <main+0x6a6>
						{
							sanitizeMinutes = tmpSanitizeMinutes;
8000a6b2:	fe f8 0b d2 	ld.w	r8,pc[3026]
8000a6b6:	70 09       	ld.w	r9,r8[0x0]
8000a6b8:	fe f8 0b c0 	ld.w	r8,pc[3008]
8000a6bc:	91 09       	st.w	r8[0x0],r9
						}
						
						led_shelf(i, LED_ON);
8000a6be:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000a6c2:	5c 58       	castu.b	r8
8000a6c4:	30 1b       	mov	r11,1
8000a6c6:	10 9c       	mov	r12,r8
8000a6c8:	f0 1f 02 f0 	mcall	8000b288 <main+0x1270>
						
						if (displayIdx == 0xFF)
8000a6cc:	fe f8 0b a8 	ld.w	r8,pc[2984]
8000a6d0:	11 89       	ld.ub	r9,r8[0x0]
8000a6d2:	3f f8       	mov	r8,-1
8000a6d4:	f0 09 18 00 	cp.b	r9,r8
8000a6d8:	c0 71       	brne	8000a6e6 <main+0x6ce>
						{
							displayIdx = i; //set this to the first active shelf if this is the first active shelf encountered
8000a6da:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000a6de:	5c 58       	castu.b	r8
8000a6e0:	fe f9 0b 94 	ld.w	r9,pc[2964]
8000a6e4:	b2 88       	st.b	r9[0x0],r8
				display_text(IDX_CLEAR);
				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ); //half second TODO: figure out why this is here and get rid of it, don't like to just hang for no reason, especially when we need to be monitoring the door latch
				
				displayIdx = 0xFF; //this means not assigned yet
				sanitizeMinutes = 0;
				for (int i = 0; i<NUM_SHELVES; i++) {
8000a6e6:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000a6ea:	2f f8       	sub	r8,-1
8000a6ec:	ef 48 fe c0 	st.w	r7[-320],r8
8000a6f0:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000a6f4:	58 38       	cp.w	r8,3
8000a6f6:	fe 9a ff bc 	brle	8000a66e <main+0x656>
8000a6fa:	e0 68 1f 40 	mov	r8,8000
8000a6fe:	ef 48 ff 40 	st.w	r7[-192],r8
8000a702:	e0 68 12 00 	mov	r8,4608
8000a706:	ea 18 00 7a 	orh	r8,0x7a
8000a70a:	ef 48 ff 3c 	st.w	r7[-196],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a70e:	ee fa ff 40 	ld.w	r10,r7[-192]
8000a712:	ef 4a fe 2c 	st.w	r7[-468],r10
8000a716:	30 08       	mov	r8,0
8000a718:	ef 48 fe 28 	st.w	r7[-472],r8
8000a71c:	ee fc ff 3c 	ld.w	r12,r7[-196]
8000a720:	ef 4c fe 24 	st.w	r7[-476],r12
8000a724:	30 0a       	mov	r10,0
8000a726:	ef 4a fe 20 	st.w	r7[-480],r10
8000a72a:	ee f9 fe 28 	ld.w	r9,r7[-472]
8000a72e:	ee f8 fe 24 	ld.w	r8,r7[-476]
8000a732:	b1 39       	mul	r9,r8
8000a734:	ee f8 fe 20 	ld.w	r8,r7[-480]
8000a738:	ee fc fe 2c 	ld.w	r12,r7[-468]
8000a73c:	b9 38       	mul	r8,r12
8000a73e:	10 09       	add	r9,r8
8000a740:	ee f8 fe 2c 	ld.w	r8,r7[-468]
8000a744:	ee fc fe 24 	ld.w	r12,r7[-476]
8000a748:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000a74c:	16 09       	add	r9,r11
8000a74e:	12 9b       	mov	r11,r9
8000a750:	e0 68 03 e7 	mov	r8,999
8000a754:	30 09       	mov	r9,0
8000a756:	10 0a       	add	r10,r8
8000a758:	f6 09 00 4b 	adc	r11,r11,r9
8000a75c:	e0 68 03 e8 	mov	r8,1000
8000a760:	30 09       	mov	r9,0
8000a762:	f0 1f 02 b7 	mcall	8000b23c <main+0x1224>
8000a766:	14 98       	mov	r8,r10
8000a768:	16 99       	mov	r9,r11
							displayIdx = i; //set this to the first active shelf if this is the first active shelf encountered
						}
					}
				}
				
				displayTimerSeconds = cpu_ms_2_cy(8000, EC_CPU_CLOCK_FREQ); //8 seconds per "shelf" display is enough time for the text to scroll twice
8000a76a:	10 99       	mov	r9,r8
8000a76c:	fe f8 0b 20 	ld.w	r8,pc[2848]
8000a770:	91 09       	st.w	r8[0x0],r9
				cpu_set_timeout(displayTimerSeconds, &displayTimer);
8000a772:	fe f8 0b 1a 	ld.w	r8,pc[2842]
8000a776:	70 08       	ld.w	r8,r8[0x0]
8000a778:	ef 48 ff 48 	st.w	r7[-184],r8
8000a77c:	fe f8 0b 14 	ld.w	r8,pc[2836]
8000a780:	ef 48 ff 44 	st.w	r7[-188],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a784:	e1 b8 00 42 	mfsr	r8,0x108
8000a788:	10 99       	mov	r9,r8
8000a78a:	ee f8 ff 44 	ld.w	r8,r7[-188]
8000a78e:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a790:	ee f8 ff 44 	ld.w	r8,r7[-188]
8000a794:	70 09       	ld.w	r9,r8[0x0]
8000a796:	ee f8 ff 48 	ld.w	r8,r7[-184]
8000a79a:	10 09       	add	r9,r8
8000a79c:	ee f8 ff 44 	ld.w	r8,r7[-188]
8000a7a0:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000a7a2:	ee f9 ff 44 	ld.w	r9,r7[-188]
8000a7a6:	30 08       	mov	r8,0
8000a7a8:	f3 68 00 08 	st.b	r9[8],r8
8000a7ac:	e0 68 03 e8 	mov	r8,1000
8000a7b0:	ef 48 ff 50 	st.w	r7[-176],r8
8000a7b4:	e0 68 12 00 	mov	r8,4608
8000a7b8:	ea 18 00 7a 	orh	r8,0x7a
8000a7bc:	ef 48 ff 4c 	st.w	r7[-180],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a7c0:	ee fa ff 50 	ld.w	r10,r7[-176]
8000a7c4:	ef 4a fe 3c 	st.w	r7[-452],r10
8000a7c8:	30 08       	mov	r8,0
8000a7ca:	ef 48 fe 38 	st.w	r7[-456],r8
8000a7ce:	ee fc ff 4c 	ld.w	r12,r7[-180]
8000a7d2:	ef 4c fe 34 	st.w	r7[-460],r12
8000a7d6:	30 0a       	mov	r10,0
8000a7d8:	ef 4a fe 30 	st.w	r7[-464],r10
8000a7dc:	ee f9 fe 38 	ld.w	r9,r7[-456]
8000a7e0:	ee f8 fe 34 	ld.w	r8,r7[-460]
8000a7e4:	b1 39       	mul	r9,r8
8000a7e6:	ee f8 fe 30 	ld.w	r8,r7[-464]
8000a7ea:	ee fc fe 3c 	ld.w	r12,r7[-452]
8000a7ee:	b9 38       	mul	r8,r12
8000a7f0:	10 09       	add	r9,r8
8000a7f2:	ee f8 fe 3c 	ld.w	r8,r7[-452]
8000a7f6:	ee fc fe 34 	ld.w	r12,r7[-460]
8000a7fa:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000a7fe:	16 09       	add	r9,r11
8000a800:	12 9b       	mov	r11,r9
8000a802:	e0 68 03 e7 	mov	r8,999
8000a806:	30 09       	mov	r9,0
8000a808:	10 0a       	add	r10,r8
8000a80a:	f6 09 00 4b 	adc	r11,r11,r9
8000a80e:	e0 68 03 e8 	mov	r8,1000
8000a812:	30 09       	mov	r9,0
8000a814:	f0 1f 02 8a 	mcall	8000b23c <main+0x1224>
8000a818:	14 98       	mov	r8,r10
8000a81a:	16 99       	mov	r9,r11
				
#if 0 //DEBUG: set this to seconds not minutes so we can debug this logic faster 11may15				
				cpu_set_timeout((sanitizeMinutes * 60 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &sanitizeTimer);
#endif
				cpu_set_timeout((sanitizeMinutes * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &sanitizeTimer); //DEBUG take this out when done debugging logic, put it back to minutes 11may15
8000a81c:	10 99       	mov	r9,r8
8000a81e:	fe f8 0a 5a 	ld.w	r8,pc[2650]
8000a822:	70 08       	ld.w	r8,r8[0x0]
8000a824:	f2 08 02 48 	mul	r8,r9,r8
8000a828:	ef 48 ff 58 	st.w	r7[-168],r8
8000a82c:	fe f8 0a 68 	ld.w	r8,pc[2664]
8000a830:	ef 48 ff 54 	st.w	r7[-172],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a834:	e1 b8 00 42 	mfsr	r8,0x108
8000a838:	10 99       	mov	r9,r8
8000a83a:	ee f8 ff 54 	ld.w	r8,r7[-172]
8000a83e:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a840:	ee f8 ff 54 	ld.w	r8,r7[-172]
8000a844:	70 09       	ld.w	r9,r8[0x0]
8000a846:	ee f8 ff 58 	ld.w	r8,r7[-168]
8000a84a:	10 09       	add	r9,r8
8000a84c:	ee f8 ff 54 	ld.w	r8,r7[-172]
8000a850:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000a852:	ee f9 ff 54 	ld.w	r9,r7[-172]
8000a856:	30 08       	mov	r8,0
8000a858:	f3 68 00 08 	st.b	r9[8],r8
#ifdef SERIAL_ID_AND_ALL_USAGE_COMBINED
				usageShdw[0].totalSanitationCycles++;
				usageShdw[1].totalSanitationCycles++;
#else

				inc_sanCycles();
8000a85c:	f0 1f 02 8f 	mcall	8000b298 <main+0x1280>
8000a860:	e0 68 03 e8 	mov	r8,1000
8000a864:	ef 48 ff 60 	st.w	r7[-160],r8
8000a868:	e0 68 12 00 	mov	r8,4608
8000a86c:	ea 18 00 7a 	orh	r8,0x7a
8000a870:	ef 48 ff 5c 	st.w	r7[-164],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a874:	ee fa ff 60 	ld.w	r10,r7[-160]
8000a878:	ef 4a fe 4c 	st.w	r7[-436],r10
8000a87c:	30 08       	mov	r8,0
8000a87e:	ef 48 fe 48 	st.w	r7[-440],r8
8000a882:	ee fc ff 5c 	ld.w	r12,r7[-164]
8000a886:	ef 4c fe 44 	st.w	r7[-444],r12
8000a88a:	30 0a       	mov	r10,0
8000a88c:	ef 4a fe 40 	st.w	r7[-448],r10
8000a890:	ee f9 fe 48 	ld.w	r9,r7[-440]
8000a894:	ee f8 fe 44 	ld.w	r8,r7[-444]
8000a898:	b1 39       	mul	r9,r8
8000a89a:	ee f8 fe 40 	ld.w	r8,r7[-448]
8000a89e:	ee fc fe 4c 	ld.w	r12,r7[-436]
8000a8a2:	b9 38       	mul	r8,r12
8000a8a4:	10 09       	add	r9,r8
8000a8a6:	ee f8 fe 4c 	ld.w	r8,r7[-436]
8000a8aa:	ee fc fe 44 	ld.w	r12,r7[-444]
8000a8ae:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000a8b2:	16 09       	add	r9,r11
8000a8b4:	12 9b       	mov	r11,r9
8000a8b6:	e0 68 03 e7 	mov	r8,999
8000a8ba:	30 09       	mov	r9,0
8000a8bc:	10 0a       	add	r10,r8
8000a8be:	f6 09 00 4b 	adc	r11,r11,r9
8000a8c2:	e0 68 03 e8 	mov	r8,1000
8000a8c6:	30 09       	mov	r9,0
8000a8c8:	f0 1f 02 5d 	mcall	8000b23c <main+0x1224>
8000a8cc:	14 98       	mov	r8,r10
8000a8ce:	16 99       	mov	r9,r11

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
				
//DEBUG 11may15 do this once per second for debug				cpu_set_timeout((60 * cpu_ms_2_cy(1000,EC_CPU_CLOCK_FREQ)), &oneMinuteTimer); //one minute for the usage statistics
				cpu_set_timeout((cpu_ms_2_cy(1000,EC_CPU_CLOCK_FREQ)), &oneMinuteTimer); //one minute for the usage statistics DEBUG 11may15
8000a8d0:	ef 48 ff 68 	st.w	r7[-152],r8
8000a8d4:	fe f8 09 c8 	ld.w	r8,pc[2504]
8000a8d8:	ef 48 ff 64 	st.w	r7[-156],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a8dc:	e1 b8 00 42 	mfsr	r8,0x108
8000a8e0:	10 99       	mov	r9,r8
8000a8e2:	ee f8 ff 64 	ld.w	r8,r7[-156]
8000a8e6:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a8e8:	ee f8 ff 64 	ld.w	r8,r7[-156]
8000a8ec:	70 09       	ld.w	r9,r8[0x0]
8000a8ee:	ee f8 ff 68 	ld.w	r8,r7[-152]
8000a8f2:	10 09       	add	r9,r8
8000a8f4:	ee f8 ff 64 	ld.w	r8,r7[-156]
8000a8f8:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000a8fa:	ee f9 ff 64 	ld.w	r9,r7[-156]
8000a8fe:	30 08       	mov	r8,0
8000a900:	f3 68 00 08 	st.b	r9[8],r8

				electroclaveState = STATE_SANITIZE;
8000a904:	fe f9 09 24 	ld.w	r9,pc[2340]
8000a908:	30 58       	mov	r8,5
8000a90a:	b2 88       	st.b	r9[0x0],r8
				
				break;
8000a90c:	e0 8f 02 d7 	bral	8000aeba <main+0xea2>
8000a910:	fe f8 09 80 	ld.w	r8,pc[2432]
8000a914:	ef 48 ff 6c 	st.w	r7[-148],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000a918:	e1 b8 00 42 	mfsr	r8,0x108
8000a91c:	ef 48 ff 70 	st.w	r7[-144],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000a920:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000a924:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a928:	30 28       	mov	r8,2
8000a92a:	f0 09 18 00 	cp.b	r9,r8
8000a92e:	c0 31       	brne	8000a934 <main+0x91c>
    return false;
8000a930:	30 08       	mov	r8,0
8000a932:	c4 38       	rjmp	8000a9b8 <main+0x9a0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000a934:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000a938:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a93c:	30 18       	mov	r8,1
8000a93e:	f0 09 18 00 	cp.b	r9,r8
8000a942:	c0 31       	brne	8000a948 <main+0x930>
    return true;
8000a944:	30 18       	mov	r8,1
8000a946:	c3 98       	rjmp	8000a9b8 <main+0x9a0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000a948:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000a94c:	70 09       	ld.w	r9,r8[0x0]
8000a94e:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000a952:	70 18       	ld.w	r8,r8[0x4]
8000a954:	10 39       	cp.w	r9,r8
8000a956:	e0 88 00 1a 	brls	8000a98a <main+0x972>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000a95a:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000a95e:	70 09       	ld.w	r9,r8[0x0]
8000a960:	ee f8 ff 70 	ld.w	r8,r7[-144]
8000a964:	12 38       	cp.w	r8,r9
8000a966:	c1 02       	brcc	8000a986 <main+0x96e>
8000a968:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000a96c:	70 19       	ld.w	r9,r8[0x4]
8000a96e:	ee f8 ff 70 	ld.w	r8,r7[-144]
8000a972:	12 38       	cp.w	r8,r9
8000a974:	e0 88 00 09 	brls	8000a986 <main+0x96e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a978:	ee f9 ff 6c 	ld.w	r9,r7[-148]
8000a97c:	30 18       	mov	r8,1
8000a97e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a982:	30 18       	mov	r8,1
8000a984:	c1 a8       	rjmp	8000a9b8 <main+0x9a0>
    }
    return false;
8000a986:	30 08       	mov	r8,0
8000a988:	c1 88       	rjmp	8000a9b8 <main+0x9a0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000a98a:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000a98e:	70 09       	ld.w	r9,r8[0x0]
8000a990:	ee f8 ff 70 	ld.w	r8,r7[-144]
8000a994:	12 38       	cp.w	r8,r9
8000a996:	c0 93       	brcs	8000a9a8 <main+0x990>
8000a998:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000a99c:	70 19       	ld.w	r9,r8[0x4]
8000a99e:	ee f8 ff 70 	ld.w	r8,r7[-144]
8000a9a2:	12 38       	cp.w	r8,r9
8000a9a4:	e0 88 00 09 	brls	8000a9b6 <main+0x99e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a9a8:	ee f9 ff 6c 	ld.w	r9,r7[-148]
8000a9ac:	30 18       	mov	r8,1
8000a9ae:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a9b2:	30 18       	mov	r8,1
8000a9b4:	c0 28       	rjmp	8000a9b8 <main+0x9a0>
    }
    return false;
8000a9b6:	30 08       	mov	r8,0
				
			case STATE_SANITIZE:
				/*
    			 * Manage the display
				 */
				if (cpu_is_timeout(&displayTimer))
8000a9b8:	58 08       	cp.w	r8,0
8000a9ba:	c6 90       	breq	8000aa8c <main+0xa74>
8000a9bc:	fe f8 08 d4 	ld.w	r8,pc[2260]
8000a9c0:	ef 48 ff 74 	st.w	r7[-140],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000a9c4:	ee f9 ff 74 	ld.w	r9,r7[-140]
8000a9c8:	30 28       	mov	r8,2
8000a9ca:	f3 68 00 08 	st.b	r9[8],r8
				{
					cpu_stop_timeout(&displayTimer);
					switch (displayIdx)
8000a9ce:	fe f8 08 a6 	ld.w	r8,pc[2214]
8000a9d2:	11 88       	ld.ub	r8,r8[0x0]
8000a9d4:	58 18       	cp.w	r8,1
8000a9d6:	c0 f0       	breq	8000a9f4 <main+0x9dc>
8000a9d8:	e0 89 00 05 	brgt	8000a9e2 <main+0x9ca>
8000a9dc:	58 08       	cp.w	r8,0
8000a9de:	c0 70       	breq	8000a9ec <main+0x9d4>
8000a9e0:	c1 78       	rjmp	8000aa0e <main+0x9f6>
8000a9e2:	58 28       	cp.w	r8,2
8000a9e4:	c0 c0       	breq	8000a9fc <main+0x9e4>
8000a9e6:	58 38       	cp.w	r8,3
8000a9e8:	c0 e0       	breq	8000aa04 <main+0x9ec>
8000a9ea:	c1 28       	rjmp	8000aa0e <main+0x9f6>
					{
						case 0:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF1);
8000a9ec:	30 5c       	mov	r12,5
8000a9ee:	f0 1f 02 08 	mcall	8000b20c <main+0x11f4>
							break;
8000a9f2:	c0 e8       	rjmp	8000aa0e <main+0x9f6>
						case 1:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF2);
8000a9f4:	30 6c       	mov	r12,6
8000a9f6:	f0 1f 02 06 	mcall	8000b20c <main+0x11f4>
							break;
8000a9fa:	c0 a8       	rjmp	8000aa0e <main+0x9f6>
						case 2:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF3);
8000a9fc:	30 7c       	mov	r12,7
8000a9fe:	f0 1f 02 04 	mcall	8000b20c <main+0x11f4>
							break;
8000aa02:	c0 68       	rjmp	8000aa0e <main+0x9f6>
						case 3:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF4);
8000aa04:	30 8c       	mov	r12,8
8000aa06:	f0 1f 02 02 	mcall	8000b20c <main+0x11f4>
8000aa0a:	c0 28       	rjmp	8000aa0e <main+0x9f6>
						if (shelf[displayIdx].active)
						{
							break; //this shelf is active, we don't need to look for another one
						}
						
					}
8000aa0c:	d7 03       	nop
							break;
					}
					
					while (1)
					{
						if (++displayIdx >= NUM_SHELVES)
8000aa0e:	fe f8 08 66 	ld.w	r8,pc[2150]
8000aa12:	11 88       	ld.ub	r8,r8[0x0]
8000aa14:	2f f8       	sub	r8,-1
8000aa16:	5c 58       	castu.b	r8
8000aa18:	fe f9 08 5c 	ld.w	r9,pc[2140]
8000aa1c:	b2 88       	st.b	r9[0x0],r8
8000aa1e:	fe f8 08 56 	ld.w	r8,pc[2134]
8000aa22:	11 89       	ld.ub	r9,r8[0x0]
8000aa24:	30 38       	mov	r8,3
8000aa26:	f0 09 18 00 	cp.b	r9,r8
8000aa2a:	e0 88 00 06 	brls	8000aa36 <main+0xa1e>
						{
							displayIdx = 0; //12apr15 wrap around
8000aa2e:	fe f9 08 46 	ld.w	r9,pc[2118]
8000aa32:	30 08       	mov	r8,0
8000aa34:	b2 88       	st.b	r9[0x0],r8
						}
						
						if (shelf[displayIdx].active)
8000aa36:	fe f8 08 3e 	ld.w	r8,pc[2110]
8000aa3a:	11 88       	ld.ub	r8,r8[0x0]
8000aa3c:	10 99       	mov	r9,r8
8000aa3e:	fe fa 08 3e 	ld.w	r10,pc[2110]
8000aa42:	12 98       	mov	r8,r9
8000aa44:	a3 68       	lsl	r8,0x2
8000aa46:	12 08       	add	r8,r9
8000aa48:	f4 08 00 08 	add	r8,r10,r8
8000aa4c:	11 88       	ld.ub	r8,r8[0x0]
8000aa4e:	58 08       	cp.w	r8,0
8000aa50:	cd e0       	breq	8000aa0c <main+0x9f4>
							break; //this shelf is active, we don't need to look for another one
						}
						
					}

					cpu_set_timeout(displayTimerSeconds, &displayTimer); //8 seconds per shelf
8000aa52:	fe f8 08 3a 	ld.w	r8,pc[2106]
8000aa56:	70 08       	ld.w	r8,r8[0x0]
8000aa58:	ef 48 ff 7c 	st.w	r7[-132],r8
8000aa5c:	fe f8 08 34 	ld.w	r8,pc[2100]
8000aa60:	ef 48 ff 78 	st.w	r7[-136],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000aa64:	e1 b8 00 42 	mfsr	r8,0x108
8000aa68:	10 99       	mov	r9,r8
8000aa6a:	ee f8 ff 78 	ld.w	r8,r7[-136]
8000aa6e:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000aa70:	ee f8 ff 78 	ld.w	r8,r7[-136]
8000aa74:	70 09       	ld.w	r9,r8[0x0]
8000aa76:	ee f8 ff 7c 	ld.w	r8,r7[-132]
8000aa7a:	10 09       	add	r9,r8
8000aa7c:	ee f8 ff 78 	ld.w	r8,r7[-136]
8000aa80:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000aa82:	ee f9 ff 78 	ld.w	r9,r7[-136]
8000aa86:	30 08       	mov	r8,0
8000aa88:	f3 68 00 08 	st.b	r9[8],r8
						if (shelf[displayIdx].active)
						{
							break; //this shelf is active, we don't need to look for another one
						}
						
					}
8000aa8c:	fe f8 08 10 	ld.w	r8,pc[2064]
8000aa90:	ef 48 ff 80 	st.w	r7[-128],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000aa94:	e1 b8 00 42 	mfsr	r8,0x108
8000aa98:	ef 48 ff 84 	st.w	r7[-124],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000aa9c:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000aaa0:	f1 39 00 08 	ld.ub	r9,r8[8]
8000aaa4:	30 28       	mov	r8,2
8000aaa6:	f0 09 18 00 	cp.b	r9,r8
8000aaaa:	c0 31       	brne	8000aab0 <main+0xa98>
    return false;
8000aaac:	30 08       	mov	r8,0
8000aaae:	c4 38       	rjmp	8000ab34 <main+0xb1c>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000aab0:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000aab4:	f1 39 00 08 	ld.ub	r9,r8[8]
8000aab8:	30 18       	mov	r8,1
8000aaba:	f0 09 18 00 	cp.b	r9,r8
8000aabe:	c0 31       	brne	8000aac4 <main+0xaac>
    return true;
8000aac0:	30 18       	mov	r8,1
8000aac2:	c3 98       	rjmp	8000ab34 <main+0xb1c>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000aac4:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000aac8:	70 09       	ld.w	r9,r8[0x0]
8000aaca:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000aace:	70 18       	ld.w	r8,r8[0x4]
8000aad0:	10 39       	cp.w	r9,r8
8000aad2:	e0 88 00 1a 	brls	8000ab06 <main+0xaee>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000aad6:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000aada:	70 09       	ld.w	r9,r8[0x0]
8000aadc:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000aae0:	12 38       	cp.w	r8,r9
8000aae2:	c1 02       	brcc	8000ab02 <main+0xaea>
8000aae4:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000aae8:	70 19       	ld.w	r9,r8[0x4]
8000aaea:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000aaee:	12 38       	cp.w	r8,r9
8000aaf0:	e0 88 00 09 	brls	8000ab02 <main+0xaea>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000aaf4:	ee f9 ff 80 	ld.w	r9,r7[-128]
8000aaf8:	30 18       	mov	r8,1
8000aafa:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000aafe:	30 18       	mov	r8,1
8000ab00:	c1 a8       	rjmp	8000ab34 <main+0xb1c>
    }
    return false;
8000ab02:	30 08       	mov	r8,0
8000ab04:	c1 88       	rjmp	8000ab34 <main+0xb1c>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000ab06:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000ab0a:	70 09       	ld.w	r9,r8[0x0]
8000ab0c:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000ab10:	12 38       	cp.w	r8,r9
8000ab12:	c0 93       	brcs	8000ab24 <main+0xb0c>
8000ab14:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000ab18:	70 19       	ld.w	r9,r8[0x4]
8000ab1a:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000ab1e:	12 38       	cp.w	r8,r9
8000ab20:	e0 88 00 09 	brls	8000ab32 <main+0xb1a>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000ab24:	ee f9 ff 80 	ld.w	r9,r7[-128]
8000ab28:	30 18       	mov	r8,1
8000ab2a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000ab2e:	30 18       	mov	r8,1
8000ab30:	c0 28       	rjmp	8000ab34 <main+0xb1c>
    }
    return false;
8000ab32:	30 08       	mov	r8,0
				}

				/*
    			 * Manage storing usage statistics to flash
				 */
				if (cpu_is_timeout (&oneMinuteTimer))
8000ab34:	58 08       	cp.w	r8,0
8000ab36:	c5 e0       	breq	8000abf2 <main+0xbda>
8000ab38:	fe f8 07 64 	ld.w	r8,pc[1892]
8000ab3c:	ef 48 ff 88 	st.w	r7[-120],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000ab40:	ee f9 ff 88 	ld.w	r9,r7[-120]
8000ab44:	30 28       	mov	r8,2
8000ab46:	f3 68 00 08 	st.b	r9[8],r8
				{
					cpu_stop_timeout (&oneMinuteTimer);
					
					increment_ledBoard_usage_min(); //increments usage minutes for active shelves only
8000ab4a:	f0 1f 01 d6 	mcall	8000b2a0 <main+0x1288>
8000ab4e:	e0 68 03 e8 	mov	r8,1000
8000ab52:	ef 48 ff 90 	st.w	r7[-112],r8
8000ab56:	e0 68 12 00 	mov	r8,4608
8000ab5a:	ea 18 00 7a 	orh	r8,0x7a
8000ab5e:	ef 48 ff 8c 	st.w	r7[-116],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000ab62:	ee fa ff 90 	ld.w	r10,r7[-112]
8000ab66:	ef 4a fe 5c 	st.w	r7[-420],r10
8000ab6a:	30 08       	mov	r8,0
8000ab6c:	ef 48 fe 58 	st.w	r7[-424],r8
8000ab70:	ee fc ff 8c 	ld.w	r12,r7[-116]
8000ab74:	ef 4c fe 54 	st.w	r7[-428],r12
8000ab78:	30 0a       	mov	r10,0
8000ab7a:	ef 4a fe 50 	st.w	r7[-432],r10
8000ab7e:	ee f9 fe 58 	ld.w	r9,r7[-424]
8000ab82:	ee f8 fe 54 	ld.w	r8,r7[-428]
8000ab86:	b1 39       	mul	r9,r8
8000ab88:	ee f8 fe 50 	ld.w	r8,r7[-432]
8000ab8c:	ee fc fe 5c 	ld.w	r12,r7[-420]
8000ab90:	b9 38       	mul	r8,r12
8000ab92:	10 09       	add	r9,r8
8000ab94:	ee f8 fe 5c 	ld.w	r8,r7[-420]
8000ab98:	ee fc fe 54 	ld.w	r12,r7[-428]
8000ab9c:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000aba0:	16 09       	add	r9,r11
8000aba2:	12 9b       	mov	r11,r9
8000aba4:	e0 68 03 e7 	mov	r8,999
8000aba8:	30 09       	mov	r9,0
8000abaa:	10 0a       	add	r10,r8
8000abac:	f6 09 00 4b 	adc	r11,r11,r9
8000abb0:	e0 68 03 e8 	mov	r8,1000
8000abb4:	30 09       	mov	r9,0
8000abb6:	f0 1f 01 a2 	mcall	8000b23c <main+0x1224>
8000abba:	14 98       	mov	r8,r10
8000abbc:	16 99       	mov	r9,r11
					
//DEBUG 11may15 set to one second for debug					cpu_set_timeout(cpu_ms_2_cy(60000, EC_CPU_CLOCK_FREQ), &oneMinuteTimer); //one minute for the usage statistics
					cpu_set_timeout((cpu_ms_2_cy(1000,EC_CPU_CLOCK_FREQ)), &oneMinuteTimer); //one minute for the usage statistics DEBUG 11may15 one second instead of one minute
8000abbe:	ef 48 ff 98 	st.w	r7[-104],r8
8000abc2:	fe f8 06 da 	ld.w	r8,pc[1754]
8000abc6:	ef 48 ff 94 	st.w	r7[-108],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000abca:	e1 b8 00 42 	mfsr	r8,0x108
8000abce:	10 99       	mov	r9,r8
8000abd0:	ee f8 ff 94 	ld.w	r8,r7[-108]
8000abd4:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000abd6:	ee f8 ff 94 	ld.w	r8,r7[-108]
8000abda:	70 09       	ld.w	r9,r8[0x0]
8000abdc:	ee f8 ff 98 	ld.w	r8,r7[-104]
8000abe0:	10 09       	add	r9,r8
8000abe2:	ee f8 ff 94 	ld.w	r8,r7[-108]
8000abe6:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000abe8:	ee f9 ff 94 	ld.w	r9,r7[-108]
8000abec:	30 08       	mov	r8,0
8000abee:	f3 68 00 08 	st.b	r9[8],r8
8000abf2:	fe f8 06 a2 	ld.w	r8,pc[1698]
8000abf6:	ef 48 ff 9c 	st.w	r7[-100],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000abfa:	e1 b8 00 42 	mfsr	r8,0x108
8000abfe:	ef 48 ff a0 	st.w	r7[-96],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000ac02:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000ac06:	f1 39 00 08 	ld.ub	r9,r8[8]
8000ac0a:	30 28       	mov	r8,2
8000ac0c:	f0 09 18 00 	cp.b	r9,r8
8000ac10:	c0 31       	brne	8000ac16 <main+0xbfe>
    return false;
8000ac12:	30 08       	mov	r8,0
8000ac14:	c4 38       	rjmp	8000ac9a <main+0xc82>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000ac16:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000ac1a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000ac1e:	30 18       	mov	r8,1
8000ac20:	f0 09 18 00 	cp.b	r9,r8
8000ac24:	c0 31       	brne	8000ac2a <main+0xc12>
    return true;
8000ac26:	30 18       	mov	r8,1
8000ac28:	c3 98       	rjmp	8000ac9a <main+0xc82>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000ac2a:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000ac2e:	70 09       	ld.w	r9,r8[0x0]
8000ac30:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000ac34:	70 18       	ld.w	r8,r8[0x4]
8000ac36:	10 39       	cp.w	r9,r8
8000ac38:	e0 88 00 1a 	brls	8000ac6c <main+0xc54>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000ac3c:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000ac40:	70 09       	ld.w	r9,r8[0x0]
8000ac42:	ee f8 ff a0 	ld.w	r8,r7[-96]
8000ac46:	12 38       	cp.w	r8,r9
8000ac48:	c1 02       	brcc	8000ac68 <main+0xc50>
8000ac4a:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000ac4e:	70 19       	ld.w	r9,r8[0x4]
8000ac50:	ee f8 ff a0 	ld.w	r8,r7[-96]
8000ac54:	12 38       	cp.w	r8,r9
8000ac56:	e0 88 00 09 	brls	8000ac68 <main+0xc50>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000ac5a:	ee f9 ff 9c 	ld.w	r9,r7[-100]
8000ac5e:	30 18       	mov	r8,1
8000ac60:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000ac64:	30 18       	mov	r8,1
8000ac66:	c1 a8       	rjmp	8000ac9a <main+0xc82>
    }
    return false;
8000ac68:	30 08       	mov	r8,0
8000ac6a:	c1 88       	rjmp	8000ac9a <main+0xc82>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000ac6c:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000ac70:	70 09       	ld.w	r9,r8[0x0]
8000ac72:	ee f8 ff a0 	ld.w	r8,r7[-96]
8000ac76:	12 38       	cp.w	r8,r9
8000ac78:	c0 93       	brcs	8000ac8a <main+0xc72>
8000ac7a:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000ac7e:	70 19       	ld.w	r9,r8[0x4]
8000ac80:	ee f8 ff a0 	ld.w	r8,r7[-96]
8000ac84:	12 38       	cp.w	r8,r9
8000ac86:	e0 88 00 09 	brls	8000ac98 <main+0xc80>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000ac8a:	ee f9 ff 9c 	ld.w	r9,r7[-100]
8000ac8e:	30 18       	mov	r8,1
8000ac90:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000ac94:	30 18       	mov	r8,1
8000ac96:	c0 28       	rjmp	8000ac9a <main+0xc82>
    }
    return false;
8000ac98:	30 08       	mov	r8,0
				}
				/*
    			 * Manage the sanitizer timer
				 */
				if (cpu_is_timeout(&sanitizeTimer)) {
8000ac9a:	58 08       	cp.w	r8,0
8000ac9c:	e0 80 01 0c 	breq	8000aeb4 <main+0xe9c>
					
					for (int i=0; i< NUM_SHELVES; i++)
8000aca0:	30 08       	mov	r8,0
8000aca2:	ef 48 fe c4 	st.w	r7[-316],r8
8000aca6:	c0 d8       	rjmp	8000acc0 <main+0xca8>
					{
						led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
8000aca8:	ee f8 fe c4 	ld.w	r8,r7[-316]
8000acac:	5c 58       	castu.b	r8
8000acae:	30 0b       	mov	r11,0
8000acb0:	10 9c       	mov	r12,r8
8000acb2:	f0 1f 01 76 	mcall	8000b288 <main+0x1270>
				/*
    			 * Manage the sanitizer timer
				 */
				if (cpu_is_timeout(&sanitizeTimer)) {
					
					for (int i=0; i< NUM_SHELVES; i++)
8000acb6:	ee f8 fe c4 	ld.w	r8,r7[-316]
8000acba:	2f f8       	sub	r8,-1
8000acbc:	ef 48 fe c4 	st.w	r7[-316],r8
8000acc0:	ee f8 fe c4 	ld.w	r8,r7[-316]
8000acc4:	58 38       	cp.w	r8,3
8000acc6:	fe 9a ff f1 	brle	8000aca8 <main+0xc90>
8000acca:	fe f8 05 ca 	ld.w	r8,pc[1482]
8000acce:	ef 48 ff a4 	st.w	r7[-92],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000acd2:	ee f9 ff a4 	ld.w	r9,r7[-92]
8000acd6:	30 28       	mov	r8,2
8000acd8:	f3 68 00 08 	st.b	r9[8],r8
					{
						led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
					}
					cpu_stop_timeout(&sanitizeTimer);
					print_ecdbg("Shelf clean\r\n");
8000acdc:	fe fc 05 c8 	ld.w	r12,pc[1480]
8000ace0:	f0 1f 01 49 	mcall	8000b204 <main+0x11ec>
					electroclaveState = STATE_START_CLEAN;
8000ace4:	fe f9 05 44 	ld.w	r9,pc[1348]
8000ace8:	30 68       	mov	r8,6
8000acea:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000acec:	ce 78       	rjmp	8000aeba <main+0xea2>
				
			case STATE_START_CLEAN:
				display_text(IDX_CLEAN);
8000acee:	30 1c       	mov	r12,1
8000acf0:	f0 1f 01 47 	mcall	8000b20c <main+0x11f4>
				electroclaveState = STATE_CLEAN;
8000acf4:	fe f9 05 34 	ld.w	r9,pc[1332]
8000acf8:	30 78       	mov	r8,7
8000acfa:	b2 88       	st.b	r9[0x0],r8
8000acfc:	e0 68 03 e8 	mov	r8,1000
8000ad00:	ef 48 ff ac 	st.w	r7[-84],r8
8000ad04:	e0 68 12 00 	mov	r8,4608
8000ad08:	ea 18 00 7a 	orh	r8,0x7a
8000ad0c:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000ad10:	ee fa ff ac 	ld.w	r10,r7[-84]
8000ad14:	ef 4a fe 6c 	st.w	r7[-404],r10
8000ad18:	30 08       	mov	r8,0
8000ad1a:	ef 48 fe 68 	st.w	r7[-408],r8
8000ad1e:	ee fc ff a8 	ld.w	r12,r7[-88]
8000ad22:	ef 4c fe 64 	st.w	r7[-412],r12
8000ad26:	30 0a       	mov	r10,0
8000ad28:	ef 4a fe 60 	st.w	r7[-416],r10
8000ad2c:	ee f9 fe 68 	ld.w	r9,r7[-408]
8000ad30:	ee f8 fe 64 	ld.w	r8,r7[-412]
8000ad34:	b1 39       	mul	r9,r8
8000ad36:	ee f8 fe 60 	ld.w	r8,r7[-416]
8000ad3a:	ee fc fe 6c 	ld.w	r12,r7[-404]
8000ad3e:	b9 38       	mul	r8,r12
8000ad40:	10 09       	add	r9,r8
8000ad42:	ee f8 fe 6c 	ld.w	r8,r7[-404]
8000ad46:	ee fc fe 64 	ld.w	r12,r7[-412]
8000ad4a:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000ad4e:	16 09       	add	r9,r11
8000ad50:	12 9b       	mov	r11,r9
8000ad52:	e0 68 03 e7 	mov	r8,999
8000ad56:	30 09       	mov	r9,0
8000ad58:	10 0a       	add	r10,r8
8000ad5a:	f6 09 00 4b 	adc	r11,r11,r9
8000ad5e:	e0 68 03 e8 	mov	r8,1000
8000ad62:	30 09       	mov	r9,0
8000ad64:	f0 1f 01 36 	mcall	8000b23c <main+0x1224>
8000ad68:	14 98       	mov	r8,r10
8000ad6a:	16 99       	mov	r9,r11
#if 0 //DEBUG do this in seconds to debug logic 11may15				
				cpu_set_timeout((20 * 60 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer); //TODO: this time period will be parameterized from the technician UART interface
#endif
				cpu_set_timeout((20 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer); //DEBUG 11may15 
8000ad6c:	10 99       	mov	r9,r8
8000ad6e:	12 98       	mov	r8,r9
8000ad70:	a3 68       	lsl	r8,0x2
8000ad72:	12 08       	add	r8,r9
8000ad74:	a3 68       	lsl	r8,0x2
8000ad76:	ef 48 ff b4 	st.w	r7[-76],r8
8000ad7a:	fe f8 05 2e 	ld.w	r8,pc[1326]
8000ad7e:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000ad82:	e1 b8 00 42 	mfsr	r8,0x108
8000ad86:	10 99       	mov	r9,r8
8000ad88:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000ad8c:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000ad8e:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000ad92:	70 09       	ld.w	r9,r8[0x0]
8000ad94:	ee f8 ff b4 	ld.w	r8,r7[-76]
8000ad98:	10 09       	add	r9,r8
8000ad9a:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000ad9e:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000ada0:	ee f9 ff b0 	ld.w	r9,r7[-80]
8000ada4:	30 08       	mov	r8,0
8000ada6:	f3 68 00 08 	st.b	r9[8],r8

				break;	
8000adaa:	c8 88       	rjmp	8000aeba <main+0xea2>
8000adac:	fe f8 04 fc 	ld.w	r8,pc[1276]
8000adb0:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000adb4:	e1 b8 00 42 	mfsr	r8,0x108
8000adb8:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000adbc:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000adc0:	f1 39 00 08 	ld.ub	r9,r8[8]
8000adc4:	30 28       	mov	r8,2
8000adc6:	f0 09 18 00 	cp.b	r9,r8
8000adca:	c0 31       	brne	8000add0 <main+0xdb8>
    return false;
8000adcc:	30 08       	mov	r8,0
8000adce:	c4 38       	rjmp	8000ae54 <main+0xe3c>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000add0:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000add4:	f1 39 00 08 	ld.ub	r9,r8[8]
8000add8:	30 18       	mov	r8,1
8000adda:	f0 09 18 00 	cp.b	r9,r8
8000adde:	c0 31       	brne	8000ade4 <main+0xdcc>
    return true;
8000ade0:	30 18       	mov	r8,1
8000ade2:	c3 98       	rjmp	8000ae54 <main+0xe3c>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000ade4:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000ade8:	70 09       	ld.w	r9,r8[0x0]
8000adea:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000adee:	70 18       	ld.w	r8,r8[0x4]
8000adf0:	10 39       	cp.w	r9,r8
8000adf2:	e0 88 00 1a 	brls	8000ae26 <main+0xe0e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000adf6:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000adfa:	70 09       	ld.w	r9,r8[0x0]
8000adfc:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000ae00:	12 38       	cp.w	r8,r9
8000ae02:	c1 02       	brcc	8000ae22 <main+0xe0a>
8000ae04:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000ae08:	70 19       	ld.w	r9,r8[0x4]
8000ae0a:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000ae0e:	12 38       	cp.w	r8,r9
8000ae10:	e0 88 00 09 	brls	8000ae22 <main+0xe0a>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000ae14:	ee f9 ff b8 	ld.w	r9,r7[-72]
8000ae18:	30 18       	mov	r8,1
8000ae1a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000ae1e:	30 18       	mov	r8,1
8000ae20:	c1 a8       	rjmp	8000ae54 <main+0xe3c>
    }
    return false;
8000ae22:	30 08       	mov	r8,0
8000ae24:	c1 88       	rjmp	8000ae54 <main+0xe3c>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000ae26:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000ae2a:	70 09       	ld.w	r9,r8[0x0]
8000ae2c:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000ae30:	12 38       	cp.w	r8,r9
8000ae32:	c0 93       	brcs	8000ae44 <main+0xe2c>
8000ae34:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000ae38:	70 19       	ld.w	r9,r8[0x4]
8000ae3a:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000ae3e:	12 38       	cp.w	r8,r9
8000ae40:	e0 88 00 09 	brls	8000ae52 <main+0xe3a>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000ae44:	ee f9 ff b8 	ld.w	r9,r7[-72]
8000ae48:	30 18       	mov	r8,1
8000ae4a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000ae4e:	30 18       	mov	r8,1
8000ae50:	c0 28       	rjmp	8000ae54 <main+0xe3c>
    }
    return false;
8000ae52:	30 08       	mov	r8,0
				
			case STATE_CLEAN:
				if (cpu_is_timeout(&cleanTimer)) {
8000ae54:	58 08       	cp.w	r8,0
8000ae56:	c3 10       	breq	8000aeb8 <main+0xea0>
8000ae58:	fe f8 04 50 	ld.w	r8,pc[1104]
8000ae5c:	ef 48 ff c0 	st.w	r7[-64],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000ae60:	ee f9 ff c0 	ld.w	r9,r7[-64]
8000ae64:	30 28       	mov	r8,2
8000ae66:	f3 68 00 08 	st.b	r9[8],r8
					cpu_stop_timeout(&cleanTimer);
					electroclaveState = STATE_ACTION_PB_RELEASED;	
8000ae6a:	fe f9 03 be 	ld.w	r9,pc[958]
8000ae6e:	30 38       	mov	r8,3
8000ae70:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000ae72:	c2 48       	rjmp	8000aeba <main+0xea2>
				
			case STATE_SHUTDOWN_PROCESSES:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
8000ae74:	30 08       	mov	r8,0
8000ae76:	ef 48 fe c8 	st.w	r7[-312],r8
8000ae7a:	c0 d8       	rjmp	8000ae94 <main+0xe7c>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
8000ae7c:	ee f8 fe c8 	ld.w	r8,r7[-312]
8000ae80:	5c 58       	castu.b	r8
8000ae82:	30 0b       	mov	r11,0
8000ae84:	10 9c       	mov	r12,r8
8000ae86:	f0 1f 01 01 	mcall	8000b288 <main+0x1270>
				}
				break;
				
			case STATE_SHUTDOWN_PROCESSES:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
8000ae8a:	ee f8 fe c8 	ld.w	r8,r7[-312]
8000ae8e:	2f f8       	sub	r8,-1
8000ae90:	ef 48 fe c8 	st.w	r7[-312],r8
8000ae94:	ee f8 fe c8 	ld.w	r8,r7[-312]
8000ae98:	58 38       	cp.w	r8,3
8000ae9a:	fe 9a ff f1 	brle	8000ae7c <main+0xe64>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
				}
				electroclaveState = STATE_EC_IDLE;
8000ae9e:	fe f9 03 8a 	ld.w	r9,pc[906]
8000aea2:	30 08       	mov	r8,0
8000aea4:	b2 88       	st.b	r9[0x0],r8
8000aea6:	c0 a8       	rjmp	8000aeba <main+0xea2>
//					display_text(IDX_CLEAR);
					display_text(IDX_READY);
					electroclaveState = STATE_DOOR_LATCHED;
					firstTimeThroughDoorLatch = 1;
				}
				break;
8000aea8:	d7 03       	nop
8000aeaa:	c0 88       	rjmp	8000aeba <main+0xea2>
			case STATE_DOOR_LATCHED:
				if (!EC_ACTION_PB) {
					print_ecdbg("Action push button press detected\r\n");
					electroclaveState = STATE_ACTION_PB_PRESSED;
				}
				break;
8000aeac:	d7 03       	nop
8000aeae:	c0 68       	rjmp	8000aeba <main+0xea2>
				if (EC_ACTION_PB)
				{
					print_ecdbg("Action push button release detected\r\n");
					electroclaveState = STATE_ACTION_PB_RELEASED;	
				}
				break;
8000aeb0:	d7 03       	nop
8000aeb2:	c0 48       	rjmp	8000aeba <main+0xea2>
					}
					cpu_stop_timeout(&sanitizeTimer);
					print_ecdbg("Shelf clean\r\n");
					electroclaveState = STATE_START_CLEAN;
				}
				break;
8000aeb4:	d7 03       	nop
8000aeb6:	c0 28       	rjmp	8000aeba <main+0xea2>
			case STATE_CLEAN:
				if (cpu_is_timeout(&cleanTimer)) {
					cpu_stop_timeout(&cleanTimer);
					electroclaveState = STATE_ACTION_PB_RELEASED;	
				}
				break;
8000aeb8:	d7 03       	nop
		
		/*
		 * This check overrides everything going on in the state machine, if the user opens the door,
		 * shut down all processes for safety
		 */
		if (!EC_DOOR_LATCHED) {
8000aeba:	33 ec       	mov	r12,62
8000aebc:	f0 1f 00 e3 	mcall	8000b248 <main+0x1230>
8000aec0:	18 98       	mov	r8,r12
8000aec2:	58 08       	cp.w	r8,0
8000aec4:	e0 80 00 d2 	breq	8000b068 <main+0x1050>
		
			if (firstTimeThroughDoorLatch)
8000aec8:	fe f8 03 88 	ld.w	r8,pc[904]
8000aecc:	11 88       	ld.ub	r8,r8[0x0]
8000aece:	58 08       	cp.w	r8,0
8000aed0:	e0 80 00 cc 	breq	8000b068 <main+0x1050>
			{
				door_latch_open_kill_all_shelves();
8000aed4:	f0 1f 00 f6 	mcall	8000b2ac <main+0x1294>

				display_text(IDX_CLEAR);
8000aed8:	30 9c       	mov	r12,9
8000aeda:	f0 1f 00 cd 	mcall	8000b20c <main+0x11f4>
8000aede:	e0 68 01 f4 	mov	r8,500
8000aee2:	ef 48 ff c8 	st.w	r7[-56],r8
8000aee6:	e0 68 12 00 	mov	r8,4608
8000aeea:	ea 18 00 7a 	orh	r8,0x7a
8000aeee:	ef 48 ff c4 	st.w	r7[-60],r8
8000aef2:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000aef6:	ef 48 ff d0 	st.w	r7[-48],r8
8000aefa:	ee f8 ff c4 	ld.w	r8,r7[-60]
8000aefe:	ef 48 ff cc 	st.w	r7[-52],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000af02:	ee fa ff d0 	ld.w	r10,r7[-48]
8000af06:	ef 4a fe 7c 	st.w	r7[-388],r10
8000af0a:	30 08       	mov	r8,0
8000af0c:	ef 48 fe 78 	st.w	r7[-392],r8
8000af10:	ee fc ff cc 	ld.w	r12,r7[-52]
8000af14:	ef 4c fe 74 	st.w	r7[-396],r12
8000af18:	30 0a       	mov	r10,0
8000af1a:	ef 4a fe 70 	st.w	r7[-400],r10
8000af1e:	ee f9 fe 78 	ld.w	r9,r7[-392]
8000af22:	ee f8 fe 74 	ld.w	r8,r7[-396]
8000af26:	b1 39       	mul	r9,r8
8000af28:	ee f8 fe 70 	ld.w	r8,r7[-400]
8000af2c:	ee fc fe 7c 	ld.w	r12,r7[-388]
8000af30:	b9 38       	mul	r8,r12
8000af32:	10 09       	add	r9,r8
8000af34:	ee f8 fe 7c 	ld.w	r8,r7[-388]
8000af38:	ee fc fe 74 	ld.w	r12,r7[-396]
8000af3c:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000af40:	16 09       	add	r9,r11
8000af42:	12 9b       	mov	r11,r9
8000af44:	e0 68 03 e7 	mov	r8,999
8000af48:	30 09       	mov	r9,0
8000af4a:	10 0a       	add	r10,r8
8000af4c:	f6 09 00 4b 	adc	r11,r11,r9
8000af50:	e0 68 03 e8 	mov	r8,1000
8000af54:	30 09       	mov	r9,0
8000af56:	f0 1f 00 ba 	mcall	8000b23c <main+0x1224>
8000af5a:	14 98       	mov	r8,r10
8000af5c:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000af5e:	ef 48 ff d8 	st.w	r7[-40],r8
8000af62:	ee c8 01 4c 	sub	r8,r7,332
8000af66:	ef 48 ff d4 	st.w	r7[-44],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000af6a:	e1 b8 00 42 	mfsr	r8,0x108
8000af6e:	10 99       	mov	r9,r8
8000af70:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000af74:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000af76:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000af7a:	70 09       	ld.w	r9,r8[0x0]
8000af7c:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000af80:	10 09       	add	r9,r8
8000af82:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000af86:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000af88:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000af8c:	30 08       	mov	r8,0
8000af8e:	f3 68 00 08 	st.b	r9[8],r8
8000af92:	ee c8 01 4c 	sub	r8,r7,332
8000af96:	ef 48 ff dc 	st.w	r7[-36],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000af9a:	e1 b8 00 42 	mfsr	r8,0x108
8000af9e:	ef 48 ff e0 	st.w	r7[-32],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000afa2:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000afa6:	f1 39 00 08 	ld.ub	r9,r8[8]
8000afaa:	30 28       	mov	r8,2
8000afac:	f0 09 18 00 	cp.b	r9,r8
8000afb0:	c0 31       	brne	8000afb6 <main+0xf9e>
    return false;
8000afb2:	30 08       	mov	r8,0
8000afb4:	c4 38       	rjmp	8000b03a <main+0x1022>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000afb6:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000afba:	f1 39 00 08 	ld.ub	r9,r8[8]
8000afbe:	30 18       	mov	r8,1
8000afc0:	f0 09 18 00 	cp.b	r9,r8
8000afc4:	c0 31       	brne	8000afca <main+0xfb2>
    return true;
8000afc6:	30 18       	mov	r8,1
8000afc8:	c3 98       	rjmp	8000b03a <main+0x1022>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000afca:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000afce:	70 09       	ld.w	r9,r8[0x0]
8000afd0:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000afd4:	70 18       	ld.w	r8,r8[0x4]
8000afd6:	10 39       	cp.w	r9,r8
8000afd8:	e0 88 00 1a 	brls	8000b00c <main+0xff4>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000afdc:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000afe0:	70 09       	ld.w	r9,r8[0x0]
8000afe2:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000afe6:	12 38       	cp.w	r8,r9
8000afe8:	c1 02       	brcc	8000b008 <main+0xff0>
8000afea:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000afee:	70 19       	ld.w	r9,r8[0x4]
8000aff0:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000aff4:	12 38       	cp.w	r8,r9
8000aff6:	e0 88 00 09 	brls	8000b008 <main+0xff0>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000affa:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000affe:	30 18       	mov	r8,1
8000b000:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b004:	30 18       	mov	r8,1
8000b006:	c1 a8       	rjmp	8000b03a <main+0x1022>
    }
    return false;
8000b008:	30 08       	mov	r8,0
8000b00a:	c1 88       	rjmp	8000b03a <main+0x1022>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000b00c:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b010:	70 09       	ld.w	r9,r8[0x0]
8000b012:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000b016:	12 38       	cp.w	r8,r9
8000b018:	c0 93       	brcs	8000b02a <main+0x1012>
8000b01a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b01e:	70 19       	ld.w	r9,r8[0x4]
8000b020:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000b024:	12 38       	cp.w	r8,r9
8000b026:	e0 88 00 09 	brls	8000b038 <main+0x1020>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b02a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000b02e:	30 18       	mov	r8,1
8000b030:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b034:	30 18       	mov	r8,1
8000b036:	c0 28       	rjmp	8000b03a <main+0x1022>
    }
    return false;
8000b038:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000b03a:	58 08       	cp.w	r8,0
8000b03c:	ca b0       	breq	8000af92 <main+0xf7a>
				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ);
				switch (electroclaveState)
8000b03e:	4f b8       	lddpc	r8,8000b228 <main+0x1210>
8000b040:	11 88       	ld.ub	r8,r8[0x0]
8000b042:	58 58       	cp.w	r8,5
8000b044:	c0 51       	brne	8000b04e <main+0x1036>
				{
					case STATE_SANITIZE:
						display_text(IDX_DIRTY);
8000b046:	30 3c       	mov	r12,3
8000b048:	f0 1f 00 71 	mcall	8000b20c <main+0x11f4>
						break;
8000b04c:	c0 48       	rjmp	8000b054 <main+0x103c>
					
					default:
						display_text(IDX_CLEAN);
8000b04e:	30 1c       	mov	r12,1
8000b050:	f0 1f 00 6f 	mcall	8000b20c <main+0x11f4>
						break;
				}

				electroclaveState = STATE_SHUTDOWN_PROCESSES;
8000b054:	4f 59       	lddpc	r9,8000b228 <main+0x1210>
8000b056:	30 88       	mov	r8,8
8000b058:	b2 88       	st.b	r9[0x0],r8
				print_ecdbg("Door latch opened, shutting down all processes\r\n");
8000b05a:	fe fc 02 56 	ld.w	r12,pc[598]
8000b05e:	f0 1f 00 6a 	mcall	8000b204 <main+0x11ec>
				firstTimeThroughDoorLatch = 0;
8000b062:	4f c9       	lddpc	r9,8000b250 <main+0x1238>
8000b064:	30 08       	mov	r8,0
8000b066:	b2 88       	st.b	r9[0x0],r8
8000b068:	4f 68       	lddpc	r8,8000b240 <main+0x1228>
8000b06a:	ef 48 ff e4 	st.w	r7[-28],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000b06e:	e1 b8 00 42 	mfsr	r8,0x108
8000b072:	ef 48 ff e8 	st.w	r7[-24],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000b076:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b07a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b07e:	30 28       	mov	r8,2
8000b080:	f0 09 18 00 	cp.b	r9,r8
8000b084:	c0 31       	brne	8000b08a <main+0x1072>
    return false;
8000b086:	30 08       	mov	r8,0
8000b088:	c4 38       	rjmp	8000b10e <main+0x10f6>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000b08a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b08e:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b092:	30 18       	mov	r8,1
8000b094:	f0 09 18 00 	cp.b	r9,r8
8000b098:	c0 31       	brne	8000b09e <main+0x1086>
    return true;
8000b09a:	30 18       	mov	r8,1
8000b09c:	c3 98       	rjmp	8000b10e <main+0x10f6>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000b09e:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b0a2:	70 09       	ld.w	r9,r8[0x0]
8000b0a4:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b0a8:	70 18       	ld.w	r8,r8[0x4]
8000b0aa:	10 39       	cp.w	r9,r8
8000b0ac:	e0 88 00 1a 	brls	8000b0e0 <main+0x10c8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000b0b0:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b0b4:	70 09       	ld.w	r9,r8[0x0]
8000b0b6:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000b0ba:	12 38       	cp.w	r8,r9
8000b0bc:	c1 02       	brcc	8000b0dc <main+0x10c4>
8000b0be:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b0c2:	70 19       	ld.w	r9,r8[0x4]
8000b0c4:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000b0c8:	12 38       	cp.w	r8,r9
8000b0ca:	e0 88 00 09 	brls	8000b0dc <main+0x10c4>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b0ce:	ee f9 ff e4 	ld.w	r9,r7[-28]
8000b0d2:	30 18       	mov	r8,1
8000b0d4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b0d8:	30 18       	mov	r8,1
8000b0da:	c1 a8       	rjmp	8000b10e <main+0x10f6>
    }
    return false;
8000b0dc:	30 08       	mov	r8,0
8000b0de:	c1 88       	rjmp	8000b10e <main+0x10f6>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000b0e0:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b0e4:	70 09       	ld.w	r9,r8[0x0]
8000b0e6:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000b0ea:	12 38       	cp.w	r8,r9
8000b0ec:	c0 93       	brcs	8000b0fe <main+0x10e6>
8000b0ee:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b0f2:	70 19       	ld.w	r9,r8[0x4]
8000b0f4:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000b0f8:	12 38       	cp.w	r8,r9
8000b0fa:	e0 88 00 09 	brls	8000b10c <main+0x10f4>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b0fe:	ee f9 ff e4 	ld.w	r9,r7[-28]
8000b102:	30 18       	mov	r8,1
8000b104:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b108:	30 18       	mov	r8,1
8000b10a:	c0 28       	rjmp	8000b10e <main+0x10f6>
    }
    return false;
8000b10c:	30 08       	mov	r8,0
				
			}
		} //if (!EC_DOOR_LATCHED)
		
		if (cpu_is_timeout(&debugTimer))
8000b10e:	58 08       	cp.w	r8,0
8000b110:	fe 90 f8 1a 	breq	8000a144 <main+0x12c>
8000b114:	4c b8       	lddpc	r8,8000b240 <main+0x1228>
8000b116:	ef 48 ff ec 	st.w	r7[-20],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000b11a:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000b11e:	30 28       	mov	r8,2
8000b120:	f3 68 00 08 	st.b	r9[8],r8
8000b124:	e0 68 03 e8 	mov	r8,1000
8000b128:	ef 48 ff f4 	st.w	r7[-12],r8
8000b12c:	e0 68 12 00 	mov	r8,4608
8000b130:	ea 18 00 7a 	orh	r8,0x7a
8000b134:	ef 48 ff f0 	st.w	r7[-16],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000b138:	ee fa ff f4 	ld.w	r10,r7[-12]
8000b13c:	ef 4a fe 8c 	st.w	r7[-372],r10
8000b140:	30 08       	mov	r8,0
8000b142:	ef 48 fe 88 	st.w	r7[-376],r8
8000b146:	ee fc ff f0 	ld.w	r12,r7[-16]
8000b14a:	ef 4c fe 84 	st.w	r7[-380],r12
8000b14e:	30 0a       	mov	r10,0
8000b150:	ef 4a fe 80 	st.w	r7[-384],r10
8000b154:	ee f9 fe 88 	ld.w	r9,r7[-376]
8000b158:	ee f8 fe 84 	ld.w	r8,r7[-380]
8000b15c:	b1 39       	mul	r9,r8
8000b15e:	ee f8 fe 80 	ld.w	r8,r7[-384]
8000b162:	ee fc fe 8c 	ld.w	r12,r7[-372]
8000b166:	b9 38       	mul	r8,r12
8000b168:	10 09       	add	r9,r8
8000b16a:	ee f8 fe 8c 	ld.w	r8,r7[-372]
8000b16e:	ee fc fe 84 	ld.w	r12,r7[-380]
8000b172:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000b176:	16 09       	add	r9,r11
8000b178:	12 9b       	mov	r11,r9
8000b17a:	e0 68 03 e7 	mov	r8,999
8000b17e:	30 09       	mov	r9,0
8000b180:	10 0a       	add	r10,r8
8000b182:	f6 09 00 4b 	adc	r11,r11,r9
8000b186:	e0 68 03 e8 	mov	r8,1000
8000b18a:	30 09       	mov	r9,0
8000b18c:	f0 1f 00 2c 	mcall	8000b23c <main+0x1224>
8000b190:	14 98       	mov	r8,r10
8000b192:	16 99       	mov	r9,r11
		{
			cpu_stop_timeout(&debugTimer);
			cpu_set_timeout((EC_ONE_SECOND/2), &debugTimer);
8000b194:	a1 98       	lsr	r8,0x1
8000b196:	ef 48 ff fc 	st.w	r7[-4],r8
8000b19a:	4a a8       	lddpc	r8,8000b240 <main+0x1228>
8000b19c:	ef 48 ff f8 	st.w	r7[-8],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000b1a0:	e1 b8 00 42 	mfsr	r8,0x108
8000b1a4:	10 99       	mov	r9,r8
8000b1a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000b1aa:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000b1ac:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000b1b0:	70 09       	ld.w	r9,r8[0x0]
8000b1b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000b1b6:	10 09       	add	r9,r8
8000b1b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000b1bc:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000b1be:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000b1c2:	30 08       	mov	r8,0
8000b1c4:	f3 68 00 08 	st.b	r9[8],r8
			gpio_toggle_pin(ECLAVE_DEBUG_LED);
8000b1c8:	37 cc       	mov	r12,124
8000b1ca:	f0 1f 00 3b 	mcall	8000b2b4 <main+0x129c>
		}
	} //while(true)
8000b1ce:	fe 9f f7 bc 	bral	8000a146 <main+0x12e>
8000b1d2:	00 00       	add	r0,r0
8000b1d4:	80 00       	ld.sh	r0,r0[0x0]
8000b1d6:	7d 10       	ld.w	r0,lr[0x44]
8000b1d8:	80 00       	ld.sh	r0,r0[0x0]
8000b1da:	6e a4       	ld.w	r4,r7[0x28]
8000b1dc:	80 00       	ld.sh	r0,r0[0x0]
8000b1de:	6e 10       	ld.w	r0,r7[0x4]
8000b1e0:	80 00       	ld.sh	r0,r0[0x0]
8000b1e2:	94 54       	ld.sh	r4,r10[0xa]
8000b1e4:	80 00       	ld.sh	r0,r0[0x0]
8000b1e6:	6b 40       	ld.w	r0,r5[0x50]
8000b1e8:	80 00       	ld.sh	r0,r0[0x0]
8000b1ea:	6c 78       	ld.w	r8,r6[0x1c]
8000b1ec:	80 00       	ld.sh	r0,r0[0x0]
8000b1ee:	5d 9c       	*unknown*
8000b1f0:	80 00       	ld.sh	r0,r0[0x0]
8000b1f2:	5c 9c       	brev	r12
8000b1f4:	80 00       	ld.sh	r0,r0[0x0]
8000b1f6:	5b e4       	cp.w	r4,-2
8000b1f8:	80 00       	ld.sh	r0,r0[0x0]
8000b1fa:	32 38       	mov	r8,35
8000b1fc:	80 00       	ld.sh	r0,r0[0x0]
8000b1fe:	32 5c       	mov	r12,37
8000b200:	80 00       	ld.sh	r0,r0[0x0]
8000b202:	69 dc       	ld.w	r12,r4[0x74]
8000b204:	80 00       	ld.sh	r0,r0[0x0]
8000b206:	33 38       	mov	r8,51
8000b208:	80 00       	ld.sh	r0,r0[0x0]
8000b20a:	6a 14       	ld.w	r4,r5[0x4]
8000b20c:	80 00       	ld.sh	r0,r0[0x0]
8000b20e:	6e 2c       	ld.w	r12,r7[0x8]
8000b210:	80 00       	ld.sh	r0,r0[0x0]
8000b212:	7d 70       	ld.w	r0,lr[0x5c]
8000b214:	80 00       	ld.sh	r0,r0[0x0]
8000b216:	4c 3c       	lddpc	r12,8000b320 <__avr32_f64_mul+0x68>
8000b218:	80 00       	ld.sh	r0,r0[0x0]
8000b21a:	7d bc       	ld.w	r12,lr[0x6c]
8000b21c:	80 00       	ld.sh	r0,r0[0x0]
8000b21e:	4b 02       	lddpc	r2,8000b2dc <__avr32_f64_mul+0x24>
8000b220:	80 00       	ld.sh	r0,r0[0x0]
8000b222:	60 9c       	ld.w	r12,r0[0x24]
8000b224:	80 00       	ld.sh	r0,r0[0x0]
8000b226:	79 6c       	ld.w	r12,r12[0x58]
8000b228:	00 00       	add	r0,r0
8000b22a:	0c 7c       	tst	r12,r6
8000b22c:	80 00       	ld.sh	r0,r0[0x0]
8000b22e:	96 90       	ld.uh	r0,r11[0x2]
8000b230:	80 00       	ld.sh	r0,r0[0x0]
8000b232:	9b 28       	st.w	sp[0x8],r8
8000b234:	80 00       	ld.sh	r0,r0[0x0]
8000b236:	9e d4       	ld.uh	r4,pc[0xa]
8000b238:	80 00       	ld.sh	r0,r0[0x0]
8000b23a:	4b 3c       	lddpc	r12,8000b304 <__avr32_f64_mul+0x4c>
8000b23c:	80 00       	ld.sh	r0,r0[0x0]
8000b23e:	ba 0e       	st.h	sp[0x0],lr
8000b240:	00 00       	add	r0,r0
8000b242:	0c 20       	rsub	r0,r6
8000b244:	80 01       	ld.sh	r1,r0[0x0]
8000b246:	15 d8       	ld.ub	r8,r10[0x5]
8000b248:	80 00       	ld.sh	r0,r0[0x0]
8000b24a:	4a c6       	lddpc	r6,8000b2f8 <__avr32_f64_mul+0x40>
8000b24c:	80 00       	ld.sh	r0,r0[0x0]
8000b24e:	6a 4c       	ld.w	r12,r5[0x10]
8000b250:	00 00       	add	r0,r0
8000b252:	00 0c       	add	r12,r0
8000b254:	80 00       	ld.sh	r0,r0[0x0]
8000b256:	6a 64       	ld.w	r4,r5[0x18]
8000b258:	80 00       	ld.sh	r0,r0[0x0]
8000b25a:	6a 88       	ld.w	r8,r5[0x20]
8000b25c:	80 00       	ld.sh	r0,r0[0x0]
8000b25e:	74 2c       	ld.w	r12,r10[0x8]
8000b260:	80 00       	ld.sh	r0,r0[0x0]
8000b262:	77 00       	ld.w	r0,r11[0x40]
8000b264:	80 00       	ld.sh	r0,r0[0x0]
8000b266:	7b 94       	ld.w	r4,sp[0x64]
8000b268:	80 00       	ld.sh	r0,r0[0x0]
8000b26a:	7c fc       	ld.w	r12,lr[0x3c]
8000b26c:	80 00       	ld.sh	r0,r0[0x0]
8000b26e:	6a b0       	ld.w	r0,r5[0x2c]
8000b270:	80 00       	ld.sh	r0,r0[0x0]
8000b272:	6a c4       	ld.w	r4,r5[0x30]
8000b274:	00 00       	add	r0,r0
8000b276:	07 c4       	ld.ub	r4,r3[0x4]
8000b278:	00 00       	add	r0,r0
8000b27a:	0c 08       	add	r8,r6
8000b27c:	00 00       	add	r0,r0
8000b27e:	0b 84       	ld.ub	r4,r5[0x0]
8000b280:	80 00       	ld.sh	r0,r0[0x0]
8000b282:	7e 3c       	ld.w	r12,pc[0xc]
8000b284:	00 00       	add	r0,r0
8000b286:	0c 10       	sub	r0,r6
8000b288:	80 00       	ld.sh	r0,r0[0x0]
8000b28a:	62 f8       	ld.w	r8,r1[0x3c]
8000b28c:	00 00       	add	r0,r0
8000b28e:	08 28       	rsub	r8,r4
8000b290:	00 00       	add	r0,r0
8000b292:	0c 3c       	cp.w	r12,r6
8000b294:	00 00       	add	r0,r0
8000b296:	0b 98       	ld.ub	r8,r5[0x1]
8000b298:	80 00       	ld.sh	r0,r0[0x0]
8000b29a:	8e 60       	ld.sh	r0,r7[0xc]
8000b29c:	00 00       	add	r0,r0
8000b29e:	0c 88       	andn	r8,r6
8000b2a0:	80 00       	ld.sh	r0,r0[0x0]
8000b2a2:	8e c8       	ld.uh	r8,r7[0x8]
8000b2a4:	80 00       	ld.sh	r0,r0[0x0]
8000b2a6:	6a fc       	ld.w	r12,r5[0x3c]
8000b2a8:	00 00       	add	r0,r0
8000b2aa:	0c 48       	or	r8,r6
8000b2ac:	80 00       	ld.sh	r0,r0[0x0]
8000b2ae:	7f 0c       	ld.w	r12,pc[0x40]
8000b2b0:	80 00       	ld.sh	r0,r0[0x0]
8000b2b2:	6b 0c       	ld.w	r12,r5[0x40]
8000b2b4:	80 00       	ld.sh	r0,r0[0x0]
8000b2b6:	4b 76       	lddpc	r6,8000b390 <__avr32_f64_mul_op1_subnormal+0x3e>

8000b2b8 <__avr32_f64_mul>:
8000b2b8:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000b2bc:	e0 80 00 dc 	breq	8000b474 <__avr32_f64_mul_op1_zero>
8000b2c0:	d4 21       	pushm	r4-r7,lr
8000b2c2:	f7 e9 20 0e 	eor	lr,r11,r9
8000b2c6:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000b2ca:	30 15       	mov	r5,1
8000b2cc:	c4 30       	breq	8000b352 <__avr32_f64_mul_op1_subnormal>
8000b2ce:	ab 6b       	lsl	r11,0xa
8000b2d0:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000b2d4:	ab 6a       	lsl	r10,0xa
8000b2d6:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000b2da:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000b2de:	c5 c0       	breq	8000b396 <__avr32_f64_mul_op2_subnormal>
8000b2e0:	a1 78       	lsl	r8,0x1
8000b2e2:	5c f9       	rol	r9
8000b2e4:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000b2e8:	e0 47 07 ff 	cp.w	r7,2047
8000b2ec:	c7 70       	breq	8000b3da <__avr32_f64_mul_op_nan_or_inf>
8000b2ee:	e0 46 07 ff 	cp.w	r6,2047
8000b2f2:	c7 40       	breq	8000b3da <__avr32_f64_mul_op_nan_or_inf>
8000b2f4:	ee 06 00 0c 	add	r12,r7,r6
8000b2f8:	e0 2c 03 fe 	sub	r12,1022
8000b2fc:	f6 08 06 44 	mulu.d	r4,r11,r8
8000b300:	f4 09 07 44 	macu.d	r4,r10,r9
8000b304:	f4 08 06 46 	mulu.d	r6,r10,r8
8000b308:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000b30c:	08 07       	add	r7,r4
8000b30e:	f4 05 00 4a 	adc	r10,r10,r5
8000b312:	5c 0b       	acr	r11
8000b314:	ed bb 00 14 	bld	r11,0x14
8000b318:	c0 50       	breq	8000b322 <__avr32_f64_mul+0x6a>
8000b31a:	a1 77       	lsl	r7,0x1
8000b31c:	5c fa       	rol	r10
8000b31e:	5c fb       	rol	r11
8000b320:	20 1c       	sub	r12,1
8000b322:	58 0c       	cp.w	r12,0
8000b324:	e0 8a 00 6f 	brle	8000b402 <__avr32_f64_mul_res_subnormal>
8000b328:	e0 4c 07 ff 	cp.w	r12,2047
8000b32c:	e0 84 00 9c 	brge	8000b464 <__avr32_f64_mul_res_inf>
8000b330:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000b334:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000b338:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000b33c:	ee 17 80 00 	eorh	r7,0x8000
8000b340:	f1 b7 04 20 	satu	r7,0x1
8000b344:	0e 0a       	add	r10,r7
8000b346:	5c 0b       	acr	r11
8000b348:	ed be 00 1f 	bld	lr,0x1f
8000b34c:	ef bb 00 1f 	bst	r11,0x1f
8000b350:	d8 22       	popm	r4-r7,pc

8000b352 <__avr32_f64_mul_op1_subnormal>:
8000b352:	e4 1b 00 0f 	andh	r11,0xf
8000b356:	f4 0c 12 00 	clz	r12,r10
8000b35a:	f6 06 12 00 	clz	r6,r11
8000b35e:	f7 bc 03 e1 	sublo	r12,-31
8000b362:	f8 06 17 30 	movlo	r6,r12
8000b366:	f7 b6 02 01 	subhs	r6,1
8000b36a:	e0 46 00 20 	cp.w	r6,32
8000b36e:	c0 d4       	brge	8000b388 <__avr32_f64_mul_op1_subnormal+0x36>
8000b370:	ec 0c 11 20 	rsub	r12,r6,32
8000b374:	f6 06 09 4b 	lsl	r11,r11,r6
8000b378:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000b37c:	18 4b       	or	r11,r12
8000b37e:	f4 06 09 4a 	lsl	r10,r10,r6
8000b382:	20 b6       	sub	r6,11
8000b384:	0c 17       	sub	r7,r6
8000b386:	ca ab       	rjmp	8000b2da <__avr32_f64_mul+0x22>
8000b388:	f4 06 09 4b 	lsl	r11,r10,r6
8000b38c:	c6 40       	breq	8000b454 <__avr32_f64_mul_res_zero>
8000b38e:	30 0a       	mov	r10,0
8000b390:	20 b6       	sub	r6,11
8000b392:	0c 17       	sub	r7,r6
8000b394:	ca 3b       	rjmp	8000b2da <__avr32_f64_mul+0x22>

8000b396 <__avr32_f64_mul_op2_subnormal>:
8000b396:	e4 19 00 0f 	andh	r9,0xf
8000b39a:	f0 0c 12 00 	clz	r12,r8
8000b39e:	f2 05 12 00 	clz	r5,r9
8000b3a2:	f7 bc 03 ea 	sublo	r12,-22
8000b3a6:	f8 05 17 30 	movlo	r5,r12
8000b3aa:	f7 b5 02 0a 	subhs	r5,10
8000b3ae:	e0 45 00 20 	cp.w	r5,32
8000b3b2:	c0 d4       	brge	8000b3cc <__avr32_f64_mul_op2_subnormal+0x36>
8000b3b4:	ea 0c 11 20 	rsub	r12,r5,32
8000b3b8:	f2 05 09 49 	lsl	r9,r9,r5
8000b3bc:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000b3c0:	18 49       	or	r9,r12
8000b3c2:	f0 05 09 48 	lsl	r8,r8,r5
8000b3c6:	20 25       	sub	r5,2
8000b3c8:	0a 16       	sub	r6,r5
8000b3ca:	c8 fb       	rjmp	8000b2e8 <__avr32_f64_mul+0x30>
8000b3cc:	f0 05 09 49 	lsl	r9,r8,r5
8000b3d0:	c4 20       	breq	8000b454 <__avr32_f64_mul_res_zero>
8000b3d2:	30 08       	mov	r8,0
8000b3d4:	20 25       	sub	r5,2
8000b3d6:	0a 16       	sub	r6,r5
8000b3d8:	c8 8b       	rjmp	8000b2e8 <__avr32_f64_mul+0x30>

8000b3da <__avr32_f64_mul_op_nan_or_inf>:
8000b3da:	e4 19 00 0f 	andh	r9,0xf
8000b3de:	e4 1b 00 0f 	andh	r11,0xf
8000b3e2:	14 4b       	or	r11,r10
8000b3e4:	10 49       	or	r9,r8
8000b3e6:	e0 47 07 ff 	cp.w	r7,2047
8000b3ea:	c0 91       	brne	8000b3fc <__avr32_f64_mul_op1_not_naninf>
8000b3ec:	58 0b       	cp.w	r11,0
8000b3ee:	c3 81       	brne	8000b45e <__avr32_f64_mul_res_nan>
8000b3f0:	e0 46 07 ff 	cp.w	r6,2047
8000b3f4:	c3 81       	brne	8000b464 <__avr32_f64_mul_res_inf>
8000b3f6:	58 09       	cp.w	r9,0
8000b3f8:	c3 60       	breq	8000b464 <__avr32_f64_mul_res_inf>
8000b3fa:	c3 28       	rjmp	8000b45e <__avr32_f64_mul_res_nan>

8000b3fc <__avr32_f64_mul_op1_not_naninf>:
8000b3fc:	58 09       	cp.w	r9,0
8000b3fe:	c3 30       	breq	8000b464 <__avr32_f64_mul_res_inf>
8000b400:	c2 f8       	rjmp	8000b45e <__avr32_f64_mul_res_nan>

8000b402 <__avr32_f64_mul_res_subnormal>:
8000b402:	5c 3c       	neg	r12
8000b404:	2f fc       	sub	r12,-1
8000b406:	f1 bc 04 c0 	satu	r12,0x6
8000b40a:	e0 4c 00 20 	cp.w	r12,32
8000b40e:	c1 14       	brge	8000b430 <__avr32_f64_mul_res_subnormal+0x2e>
8000b410:	f8 08 11 20 	rsub	r8,r12,32
8000b414:	0e 46       	or	r6,r7
8000b416:	ee 0c 0a 47 	lsr	r7,r7,r12
8000b41a:	f4 08 09 49 	lsl	r9,r10,r8
8000b41e:	12 47       	or	r7,r9
8000b420:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000b424:	f6 08 09 49 	lsl	r9,r11,r8
8000b428:	12 4a       	or	r10,r9
8000b42a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000b42e:	c8 3b       	rjmp	8000b334 <__avr32_f64_mul+0x7c>
8000b430:	f8 08 11 20 	rsub	r8,r12,32
8000b434:	f9 b9 00 00 	moveq	r9,0
8000b438:	c0 30       	breq	8000b43e <__avr32_f64_mul_res_subnormal+0x3c>
8000b43a:	f6 08 09 49 	lsl	r9,r11,r8
8000b43e:	0e 46       	or	r6,r7
8000b440:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000b444:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000b448:	f3 ea 10 07 	or	r7,r9,r10
8000b44c:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000b450:	30 0b       	mov	r11,0
8000b452:	c7 1b       	rjmp	8000b334 <__avr32_f64_mul+0x7c>

8000b454 <__avr32_f64_mul_res_zero>:
8000b454:	1c 9b       	mov	r11,lr
8000b456:	e6 1b 80 00 	andh	r11,0x8000,COH
8000b45a:	30 0a       	mov	r10,0
8000b45c:	d8 22       	popm	r4-r7,pc

8000b45e <__avr32_f64_mul_res_nan>:
8000b45e:	3f fb       	mov	r11,-1
8000b460:	3f fa       	mov	r10,-1
8000b462:	d8 22       	popm	r4-r7,pc

8000b464 <__avr32_f64_mul_res_inf>:
8000b464:	f0 6b 00 00 	mov	r11,-1048576
8000b468:	ed be 00 1f 	bld	lr,0x1f
8000b46c:	ef bb 00 1f 	bst	r11,0x1f
8000b470:	30 0a       	mov	r10,0
8000b472:	d8 22       	popm	r4-r7,pc

8000b474 <__avr32_f64_mul_op1_zero>:
8000b474:	f7 e9 20 0b 	eor	r11,r11,r9
8000b478:	e6 1b 80 00 	andh	r11,0x8000,COH
8000b47c:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000b480:	e0 4c 07 ff 	cp.w	r12,2047
8000b484:	5e 1c       	retne	r12
8000b486:	3f fa       	mov	r10,-1
8000b488:	3f fb       	mov	r11,-1
8000b48a:	5e fc       	retal	r12

8000b48c <__avr32_f64_sub_from_add>:
8000b48c:	ee 19 80 00 	eorh	r9,0x8000

8000b490 <__avr32_f64_sub>:
8000b490:	f7 e9 20 0c 	eor	r12,r11,r9
8000b494:	e0 86 00 ca 	brmi	8000b628 <__avr32_f64_add_from_sub>
8000b498:	eb cd 40 e0 	pushm	r5-r7,lr
8000b49c:	16 9c       	mov	r12,r11
8000b49e:	e6 1c 80 00 	andh	r12,0x8000,COH
8000b4a2:	bf db       	cbr	r11,0x1f
8000b4a4:	bf d9       	cbr	r9,0x1f
8000b4a6:	10 3a       	cp.w	r10,r8
8000b4a8:	f2 0b 13 00 	cpc	r11,r9
8000b4ac:	c0 92       	brcc	8000b4be <__avr32_f64_sub+0x2e>
8000b4ae:	16 97       	mov	r7,r11
8000b4b0:	12 9b       	mov	r11,r9
8000b4b2:	0e 99       	mov	r9,r7
8000b4b4:	14 97       	mov	r7,r10
8000b4b6:	10 9a       	mov	r10,r8
8000b4b8:	0e 98       	mov	r8,r7
8000b4ba:	ee 1c 80 00 	eorh	r12,0x8000
8000b4be:	f6 07 16 14 	lsr	r7,r11,0x14
8000b4c2:	ab 7b       	lsl	r11,0xb
8000b4c4:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000b4c8:	ab 7a       	lsl	r10,0xb
8000b4ca:	bf bb       	sbr	r11,0x1f
8000b4cc:	f2 06 16 14 	lsr	r6,r9,0x14
8000b4d0:	c4 40       	breq	8000b558 <__avr32_f64_sub_opL_subnormal>
8000b4d2:	ab 79       	lsl	r9,0xb
8000b4d4:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000b4d8:	ab 78       	lsl	r8,0xb
8000b4da:	bf b9       	sbr	r9,0x1f

8000b4dc <__avr32_f64_sub_opL_subnormal_done>:
8000b4dc:	e0 47 07 ff 	cp.w	r7,2047
8000b4e0:	c4 f0       	breq	8000b57e <__avr32_f64_sub_opH_nan_or_inf>
8000b4e2:	0e 26       	rsub	r6,r7
8000b4e4:	c1 20       	breq	8000b508 <__avr32_f64_sub_shift_done>
8000b4e6:	ec 05 11 20 	rsub	r5,r6,32
8000b4ea:	e0 46 00 20 	cp.w	r6,32
8000b4ee:	c7 c2       	brcc	8000b5e6 <__avr32_f64_sub_longshift>
8000b4f0:	f0 05 09 4e 	lsl	lr,r8,r5
8000b4f4:	f2 05 09 45 	lsl	r5,r9,r5
8000b4f8:	f0 06 0a 48 	lsr	r8,r8,r6
8000b4fc:	f2 06 0a 49 	lsr	r9,r9,r6
8000b500:	0a 48       	or	r8,r5
8000b502:	58 0e       	cp.w	lr,0
8000b504:	5f 1e       	srne	lr
8000b506:	1c 48       	or	r8,lr

8000b508 <__avr32_f64_sub_shift_done>:
8000b508:	10 1a       	sub	r10,r8
8000b50a:	f6 09 01 4b 	sbc	r11,r11,r9
8000b50e:	f6 06 12 00 	clz	r6,r11
8000b512:	c0 e0       	breq	8000b52e <__avr32_f64_sub_longnormalize_done>
8000b514:	c7 83       	brcs	8000b604 <__avr32_f64_sub_longnormalize>
8000b516:	ec 0e 11 20 	rsub	lr,r6,32
8000b51a:	f6 06 09 4b 	lsl	r11,r11,r6
8000b51e:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000b522:	1c 4b       	or	r11,lr
8000b524:	f4 06 09 4a 	lsl	r10,r10,r6
8000b528:	0c 17       	sub	r7,r6
8000b52a:	e0 8a 00 39 	brle	8000b59c <__avr32_f64_sub_subnormal_result>

8000b52e <__avr32_f64_sub_longnormalize_done>:
8000b52e:	f4 09 15 15 	lsl	r9,r10,0x15
8000b532:	ab 9a       	lsr	r10,0xb
8000b534:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000b538:	ab 9b       	lsr	r11,0xb
8000b53a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000b53e:	18 4b       	or	r11,r12

8000b540 <__avr32_f64_sub_round>:
8000b540:	fc 17 80 00 	movh	r7,0x8000
8000b544:	ed ba 00 00 	bld	r10,0x0
8000b548:	f7 b7 01 ff 	subne	r7,-1
8000b54c:	0e 39       	cp.w	r9,r7
8000b54e:	5f 29       	srhs	r9
8000b550:	12 0a       	add	r10,r9
8000b552:	5c 0b       	acr	r11
8000b554:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000b558 <__avr32_f64_sub_opL_subnormal>:
8000b558:	ab 79       	lsl	r9,0xb
8000b55a:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000b55e:	ab 78       	lsl	r8,0xb
8000b560:	f3 e8 10 0e 	or	lr,r9,r8
8000b564:	f9 b6 01 01 	movne	r6,1
8000b568:	ee 0e 11 00 	rsub	lr,r7,0
8000b56c:	f9 b7 00 01 	moveq	r7,1
8000b570:	ef bb 00 1f 	bst	r11,0x1f
8000b574:	f7 ea 10 0e 	or	lr,r11,r10
8000b578:	f9 b7 00 00 	moveq	r7,0
8000b57c:	cb 0b       	rjmp	8000b4dc <__avr32_f64_sub_opL_subnormal_done>

8000b57e <__avr32_f64_sub_opH_nan_or_inf>:
8000b57e:	bf db       	cbr	r11,0x1f
8000b580:	f7 ea 10 0e 	or	lr,r11,r10
8000b584:	c0 81       	brne	8000b594 <__avr32_f64_sub_return_nan>
8000b586:	e0 46 07 ff 	cp.w	r6,2047
8000b58a:	c0 50       	breq	8000b594 <__avr32_f64_sub_return_nan>
8000b58c:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000b590:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000b594 <__avr32_f64_sub_return_nan>:
8000b594:	3f fa       	mov	r10,-1
8000b596:	3f fb       	mov	r11,-1
8000b598:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000b59c <__avr32_f64_sub_subnormal_result>:
8000b59c:	5c 37       	neg	r7
8000b59e:	2f f7       	sub	r7,-1
8000b5a0:	f1 b7 04 c0 	satu	r7,0x6
8000b5a4:	e0 47 00 20 	cp.w	r7,32
8000b5a8:	c1 14       	brge	8000b5ca <__avr32_f64_sub_subnormal_result+0x2e>
8000b5aa:	ee 08 11 20 	rsub	r8,r7,32
8000b5ae:	f4 08 09 49 	lsl	r9,r10,r8
8000b5b2:	5f 16       	srne	r6
8000b5b4:	f4 07 0a 4a 	lsr	r10,r10,r7
8000b5b8:	0c 4a       	or	r10,r6
8000b5ba:	f6 08 09 49 	lsl	r9,r11,r8
8000b5be:	f5 e9 10 0a 	or	r10,r10,r9
8000b5c2:	f4 07 0a 4b 	lsr	r11,r10,r7
8000b5c6:	30 07       	mov	r7,0
8000b5c8:	cb 3b       	rjmp	8000b52e <__avr32_f64_sub_longnormalize_done>
8000b5ca:	ee 08 11 40 	rsub	r8,r7,64
8000b5ce:	f6 08 09 49 	lsl	r9,r11,r8
8000b5d2:	14 49       	or	r9,r10
8000b5d4:	5f 16       	srne	r6
8000b5d6:	f6 07 0a 4a 	lsr	r10,r11,r7
8000b5da:	0c 4a       	or	r10,r6
8000b5dc:	30 0b       	mov	r11,0
8000b5de:	30 07       	mov	r7,0
8000b5e0:	ca 7b       	rjmp	8000b52e <__avr32_f64_sub_longnormalize_done>
8000b5e2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000b5e6 <__avr32_f64_sub_longshift>:
8000b5e6:	f1 b6 04 c0 	satu	r6,0x6
8000b5ea:	f0 0e 17 00 	moveq	lr,r8
8000b5ee:	c0 40       	breq	8000b5f6 <__avr32_f64_sub_longshift+0x10>
8000b5f0:	f2 05 09 4e 	lsl	lr,r9,r5
8000b5f4:	10 4e       	or	lr,r8
8000b5f6:	f2 06 0a 48 	lsr	r8,r9,r6
8000b5fa:	30 09       	mov	r9,0
8000b5fc:	58 0e       	cp.w	lr,0
8000b5fe:	5f 1e       	srne	lr
8000b600:	1c 48       	or	r8,lr
8000b602:	c8 3b       	rjmp	8000b508 <__avr32_f64_sub_shift_done>

8000b604 <__avr32_f64_sub_longnormalize>:
8000b604:	f4 06 12 00 	clz	r6,r10
8000b608:	f9 b7 03 00 	movlo	r7,0
8000b60c:	f9 b6 03 00 	movlo	r6,0
8000b610:	f9 bc 03 00 	movlo	r12,0
8000b614:	f7 b6 02 e0 	subhs	r6,-32
8000b618:	f4 06 09 4b 	lsl	r11,r10,r6
8000b61c:	30 0a       	mov	r10,0
8000b61e:	0c 17       	sub	r7,r6
8000b620:	fe 9a ff be 	brle	8000b59c <__avr32_f64_sub_subnormal_result>
8000b624:	c8 5b       	rjmp	8000b52e <__avr32_f64_sub_longnormalize_done>
	...

8000b628 <__avr32_f64_add_from_sub>:
8000b628:	ee 19 80 00 	eorh	r9,0x8000

8000b62c <__avr32_f64_add>:
8000b62c:	f7 e9 20 0c 	eor	r12,r11,r9
8000b630:	fe 96 ff 2e 	brmi	8000b48c <__avr32_f64_sub_from_add>
8000b634:	eb cd 40 e0 	pushm	r5-r7,lr
8000b638:	16 9c       	mov	r12,r11
8000b63a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000b63e:	bf db       	cbr	r11,0x1f
8000b640:	bf d9       	cbr	r9,0x1f
8000b642:	12 3b       	cp.w	r11,r9
8000b644:	c0 72       	brcc	8000b652 <__avr32_f64_add+0x26>
8000b646:	16 97       	mov	r7,r11
8000b648:	12 9b       	mov	r11,r9
8000b64a:	0e 99       	mov	r9,r7
8000b64c:	14 97       	mov	r7,r10
8000b64e:	10 9a       	mov	r10,r8
8000b650:	0e 98       	mov	r8,r7
8000b652:	30 0e       	mov	lr,0
8000b654:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000b658:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000b65c:	b5 ab       	sbr	r11,0x14
8000b65e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000b662:	c6 20       	breq	8000b726 <__avr32_f64_add_op2_subnormal>
8000b664:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000b668:	b5 a9       	sbr	r9,0x14
8000b66a:	e0 47 07 ff 	cp.w	r7,2047
8000b66e:	c2 80       	breq	8000b6be <__avr32_f64_add_opH_nan_or_inf>
8000b670:	0e 26       	rsub	r6,r7
8000b672:	c1 20       	breq	8000b696 <__avr32_f64_add_shift_done>
8000b674:	e0 46 00 36 	cp.w	r6,54
8000b678:	c1 52       	brcc	8000b6a2 <__avr32_f64_add_res_of_done>
8000b67a:	ec 05 11 20 	rsub	r5,r6,32
8000b67e:	e0 46 00 20 	cp.w	r6,32
8000b682:	c3 52       	brcc	8000b6ec <__avr32_f64_add_longshift>
8000b684:	f0 05 09 4e 	lsl	lr,r8,r5
8000b688:	f2 05 09 45 	lsl	r5,r9,r5
8000b68c:	f0 06 0a 48 	lsr	r8,r8,r6
8000b690:	f2 06 0a 49 	lsr	r9,r9,r6
8000b694:	0a 48       	or	r8,r5

8000b696 <__avr32_f64_add_shift_done>:
8000b696:	10 0a       	add	r10,r8
8000b698:	f6 09 00 4b 	adc	r11,r11,r9
8000b69c:	ed bb 00 15 	bld	r11,0x15
8000b6a0:	c3 40       	breq	8000b708 <__avr32_f64_add_res_of>

8000b6a2 <__avr32_f64_add_res_of_done>:
8000b6a2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000b6a6:	18 4b       	or	r11,r12

8000b6a8 <__avr32_f64_add_round>:
8000b6a8:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000b6ac:	18 4e       	or	lr,r12
8000b6ae:	ee 1e 80 00 	eorh	lr,0x8000
8000b6b2:	f1 be 04 20 	satu	lr,0x1
8000b6b6:	1c 0a       	add	r10,lr
8000b6b8:	5c 0b       	acr	r11
8000b6ba:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000b6be <__avr32_f64_add_opH_nan_or_inf>:
8000b6be:	b5 cb       	cbr	r11,0x14
8000b6c0:	f7 ea 10 0e 	or	lr,r11,r10
8000b6c4:	c1 01       	brne	8000b6e4 <__avr32_f64_add_return_nan>
8000b6c6:	e0 46 07 ff 	cp.w	r6,2047
8000b6ca:	c0 30       	breq	8000b6d0 <__avr32_f64_add_opL_nan_or_inf>
8000b6cc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000b6d0 <__avr32_f64_add_opL_nan_or_inf>:
8000b6d0:	b5 c9       	cbr	r9,0x14
8000b6d2:	f3 e8 10 0e 	or	lr,r9,r8
8000b6d6:	c0 71       	brne	8000b6e4 <__avr32_f64_add_return_nan>
8000b6d8:	30 0a       	mov	r10,0
8000b6da:	fc 1b 7f f0 	movh	r11,0x7ff0
8000b6de:	18 4b       	or	r11,r12
8000b6e0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000b6e4 <__avr32_f64_add_return_nan>:
8000b6e4:	3f fa       	mov	r10,-1
8000b6e6:	3f fb       	mov	r11,-1
8000b6e8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000b6ec <__avr32_f64_add_longshift>:
8000b6ec:	f1 b6 04 c0 	satu	r6,0x6
8000b6f0:	f0 0e 17 00 	moveq	lr,r8
8000b6f4:	c0 60       	breq	8000b700 <__avr32_f64_add_longshift+0x14>
8000b6f6:	f2 05 09 4e 	lsl	lr,r9,r5
8000b6fa:	58 08       	cp.w	r8,0
8000b6fc:	5f 18       	srne	r8
8000b6fe:	10 4e       	or	lr,r8
8000b700:	f2 06 0a 48 	lsr	r8,r9,r6
8000b704:	30 09       	mov	r9,0
8000b706:	cc 8b       	rjmp	8000b696 <__avr32_f64_add_shift_done>

8000b708 <__avr32_f64_add_res_of>:
8000b708:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000b70c:	a1 9b       	lsr	r11,0x1
8000b70e:	5d 0a       	ror	r10
8000b710:	5d 0e       	ror	lr
8000b712:	2f f7       	sub	r7,-1
8000b714:	e0 47 07 ff 	cp.w	r7,2047
8000b718:	f9 ba 00 00 	moveq	r10,0
8000b71c:	f9 bb 00 00 	moveq	r11,0
8000b720:	f9 be 00 00 	moveq	lr,0
8000b724:	cb fb       	rjmp	8000b6a2 <__avr32_f64_add_res_of_done>

8000b726 <__avr32_f64_add_op2_subnormal>:
8000b726:	30 16       	mov	r6,1
8000b728:	58 07       	cp.w	r7,0
8000b72a:	ca 01       	brne	8000b66a <__avr32_f64_add+0x3e>
8000b72c:	b5 cb       	cbr	r11,0x14
8000b72e:	10 0a       	add	r10,r8
8000b730:	f6 09 00 4b 	adc	r11,r11,r9
8000b734:	18 4b       	or	r11,r12
8000b736:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
	...

8000b73c <__avr32_u32_to_f64>:
8000b73c:	f8 cb 00 00 	sub	r11,r12,0
8000b740:	30 0c       	mov	r12,0
8000b742:	c0 38       	rjmp	8000b748 <__avr32_s32_to_f64+0x4>

8000b744 <__avr32_s32_to_f64>:
8000b744:	18 9b       	mov	r11,r12
8000b746:	5c 4b       	abs	r11
8000b748:	30 0a       	mov	r10,0
8000b74a:	5e 0b       	reteq	r11
8000b74c:	d4 01       	pushm	lr
8000b74e:	e0 69 04 1e 	mov	r9,1054
8000b752:	f6 08 12 00 	clz	r8,r11
8000b756:	c1 70       	breq	8000b784 <__avr32_s32_to_f64+0x40>
8000b758:	c0 c3       	brcs	8000b770 <__avr32_s32_to_f64+0x2c>
8000b75a:	f0 0e 11 20 	rsub	lr,r8,32
8000b75e:	f6 08 09 4b 	lsl	r11,r11,r8
8000b762:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000b766:	1c 4b       	or	r11,lr
8000b768:	f4 08 09 4a 	lsl	r10,r10,r8
8000b76c:	10 19       	sub	r9,r8
8000b76e:	c0 b8       	rjmp	8000b784 <__avr32_s32_to_f64+0x40>
8000b770:	f4 08 12 00 	clz	r8,r10
8000b774:	f9 b8 03 00 	movlo	r8,0
8000b778:	f7 b8 02 e0 	subhs	r8,-32
8000b77c:	f4 08 09 4b 	lsl	r11,r10,r8
8000b780:	30 0a       	mov	r10,0
8000b782:	10 19       	sub	r9,r8
8000b784:	58 09       	cp.w	r9,0
8000b786:	e0 89 00 30 	brgt	8000b7e6 <__avr32_s32_to_f64+0xa2>
8000b78a:	5c 39       	neg	r9
8000b78c:	2f f9       	sub	r9,-1
8000b78e:	e0 49 00 36 	cp.w	r9,54
8000b792:	c0 43       	brcs	8000b79a <__avr32_s32_to_f64+0x56>
8000b794:	30 0b       	mov	r11,0
8000b796:	30 0a       	mov	r10,0
8000b798:	c2 68       	rjmp	8000b7e4 <__avr32_s32_to_f64+0xa0>
8000b79a:	2f 69       	sub	r9,-10
8000b79c:	f2 08 11 20 	rsub	r8,r9,32
8000b7a0:	e0 49 00 20 	cp.w	r9,32
8000b7a4:	c0 b2       	brcc	8000b7ba <__avr32_s32_to_f64+0x76>
8000b7a6:	f4 08 09 4e 	lsl	lr,r10,r8
8000b7aa:	f6 08 09 48 	lsl	r8,r11,r8
8000b7ae:	f4 09 0a 4a 	lsr	r10,r10,r9
8000b7b2:	f6 09 0a 4b 	lsr	r11,r11,r9
8000b7b6:	10 4b       	or	r11,r8
8000b7b8:	c0 88       	rjmp	8000b7c8 <__avr32_s32_to_f64+0x84>
8000b7ba:	f6 08 09 4e 	lsl	lr,r11,r8
8000b7be:	14 4e       	or	lr,r10
8000b7c0:	16 9a       	mov	r10,r11
8000b7c2:	30 0b       	mov	r11,0
8000b7c4:	f4 09 0a 4a 	lsr	r10,r10,r9
8000b7c8:	ed ba 00 00 	bld	r10,0x0
8000b7cc:	c0 92       	brcc	8000b7de <__avr32_s32_to_f64+0x9a>
8000b7ce:	1c 7e       	tst	lr,lr
8000b7d0:	c0 41       	brne	8000b7d8 <__avr32_s32_to_f64+0x94>
8000b7d2:	ed ba 00 01 	bld	r10,0x1
8000b7d6:	c0 42       	brcc	8000b7de <__avr32_s32_to_f64+0x9a>
8000b7d8:	2f fa       	sub	r10,-1
8000b7da:	f7 bb 02 ff 	subhs	r11,-1
8000b7de:	5c fc       	rol	r12
8000b7e0:	5d 0b       	ror	r11
8000b7e2:	5d 0a       	ror	r10
8000b7e4:	d8 02       	popm	pc
8000b7e6:	e0 68 03 ff 	mov	r8,1023
8000b7ea:	ed ba 00 0b 	bld	r10,0xb
8000b7ee:	f7 b8 00 ff 	subeq	r8,-1
8000b7f2:	10 0a       	add	r10,r8
8000b7f4:	5c 0b       	acr	r11
8000b7f6:	f7 b9 03 fe 	sublo	r9,-2
8000b7fa:	e0 49 07 ff 	cp.w	r9,2047
8000b7fe:	c0 55       	brlt	8000b808 <__avr32_s32_to_f64+0xc4>
8000b800:	30 0a       	mov	r10,0
8000b802:	fc 1b ff e0 	movh	r11,0xffe0
8000b806:	c0 c8       	rjmp	8000b81e <__floatsidf_return_op1>
8000b808:	ed bb 00 1f 	bld	r11,0x1f
8000b80c:	f7 b9 01 01 	subne	r9,1
8000b810:	ab 9a       	lsr	r10,0xb
8000b812:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000b816:	a1 7b       	lsl	r11,0x1
8000b818:	ab 9b       	lsr	r11,0xb
8000b81a:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000b81e <__floatsidf_return_op1>:
8000b81e:	a1 7c       	lsl	r12,0x1
8000b820:	5d 0b       	ror	r11
8000b822:	d8 02       	popm	pc

8000b824 <__avr32_f32_div>:
8000b824:	f7 ec 20 08 	eor	r8,r11,r12
8000b828:	a1 7c       	lsl	r12,0x1
8000b82a:	a1 7b       	lsl	r11,0x1
8000b82c:	c7 a0       	breq	8000b920 <__divsf_return_op1+0x16>
8000b82e:	18 7c       	tst	r12,r12
8000b830:	f9 b9 00 00 	moveq	r9,0
8000b834:	c0 90       	breq	8000b846 <__avr32_f32_div+0x22>
8000b836:	f8 09 16 18 	lsr	r9,r12,0x18
8000b83a:	c7 e0       	breq	8000b936 <__divsf_return_op1+0x2c>
8000b83c:	e0 49 00 ff 	cp.w	r9,255
8000b840:	c6 82       	brcc	8000b910 <__divsf_return_op1+0x6>
8000b842:	a7 7c       	lsl	r12,0x7
8000b844:	bf bc       	sbr	r12,0x1f
8000b846:	f6 0a 16 18 	lsr	r10,r11,0x18
8000b84a:	c7 e0       	breq	8000b946 <__divsf_return_op1+0x3c>
8000b84c:	e0 4a 00 ff 	cp.w	r10,255
8000b850:	c6 62       	brcc	8000b91c <__divsf_return_op1+0x12>
8000b852:	a7 7b       	lsl	r11,0x7
8000b854:	bf bb       	sbr	r11,0x1f
8000b856:	58 09       	cp.w	r9,0
8000b858:	f5 bc 00 00 	subfeq	r12,0
8000b85c:	5e 0d       	reteq	0
8000b85e:	1a d5       	st.w	--sp,r5
8000b860:	bb 27       	st.d	--sp,r6
8000b862:	14 19       	sub	r9,r10
8000b864:	28 19       	sub	r9,-127
8000b866:	fc 1a 80 00 	movh	r10,0x8000
8000b86a:	a3 8c       	lsr	r12,0x2
8000b86c:	f6 05 16 02 	lsr	r5,r11,0x2
8000b870:	f4 0b 16 01 	lsr	r11,r10,0x1
8000b874:	ed d5 c3 62 	bfextu	r6,r5,0x1b,0x2
8000b878:	5c d6       	com	r6
8000b87a:	f7 d6 d3 82 	bfins	r11,r6,0x1c,0x2
8000b87e:	f6 05 06 46 	mulu.d	r6,r11,r5
8000b882:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000b886:	f6 07 06 46 	mulu.d	r6,r11,r7
8000b88a:	ee 0b 15 02 	lsl	r11,r7,0x2
8000b88e:	f6 05 06 46 	mulu.d	r6,r11,r5
8000b892:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000b896:	f6 07 06 46 	mulu.d	r6,r11,r7
8000b89a:	ee 0b 15 02 	lsl	r11,r7,0x2
8000b89e:	f6 05 06 46 	mulu.d	r6,r11,r5
8000b8a2:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000b8a6:	f6 07 06 46 	mulu.d	r6,r11,r7
8000b8aa:	ee 0b 15 02 	lsl	r11,r7,0x2
8000b8ae:	f6 05 06 46 	mulu.d	r6,r11,r5
8000b8b2:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000b8b6:	f6 07 06 46 	mulu.d	r6,r11,r7
8000b8ba:	ee 0b 15 02 	lsl	r11,r7,0x2
8000b8be:	f6 0c 06 46 	mulu.d	r6,r11,r12
8000b8c2:	a5 8c       	lsr	r12,0x4
8000b8c4:	ed b7 00 1c 	bld	r7,0x1c
8000b8c8:	c0 40       	breq	8000b8d0 <__avr32_f32_div+0xac>
8000b8ca:	a1 77       	lsl	r7,0x1
8000b8cc:	20 19       	sub	r9,1
8000b8ce:	a1 7c       	lsl	r12,0x1
8000b8d0:	58 09       	cp.w	r9,0
8000b8d2:	e0 8a 00 42 	brle	8000b956 <__avr32_f32_div_res_subnormal>
8000b8d6:	e0 17 ff e0 	andl	r7,0xffe0
8000b8da:	e8 17 00 10 	orl	r7,0x10
8000b8de:	ea 07 06 4a 	mulu.d	r10,r5,r7
8000b8e2:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
8000b8e6:	58 0a       	cp.w	r10,0

8000b8e8 <__avr32_f32_div_round_subnormal>:
8000b8e8:	f8 0b 13 00 	cpc	r11,r12
8000b8ec:	5f 3b       	srlo	r11
8000b8ee:	ea 0b 17 00 	moveq	r11,r5
8000b8f2:	ee 0c 16 05 	lsr	r12,r7,0x5
8000b8f6:	f9 d9 d2 e8 	bfins	r12,r9,0x17,0x8
8000b8fa:	bb 07       	ld.d	r6,sp++
8000b8fc:	1b 05       	ld.w	r5,sp++
8000b8fe:	ed b8 00 1f 	bld	r8,0x1f
8000b902:	ef bc 00 1f 	bst	r12,0x1f
8000b906:	16 0c       	add	r12,r11
8000b908:	5e fc       	retal	r12

8000b90a <__divsf_return_op1>:
8000b90a:	a1 78       	lsl	r8,0x1
8000b90c:	5d 0c       	ror	r12
8000b90e:	5e fc       	retal	r12
8000b910:	5e 1e       	retne	-1
8000b912:	fc 19 ff 00 	movh	r9,0xff00
8000b916:	12 3b       	cp.w	r11,r9
8000b918:	cf 93       	brcs	8000b90a <__divsf_return_op1>
8000b91a:	5e fe       	retal	-1
8000b91c:	5e 0d       	reteq	0
8000b91e:	5e fe       	retal	-1
8000b920:	18 7c       	tst	r12,r12
8000b922:	5e 0e       	reteq	-1
8000b924:	f8 09 16 18 	lsr	r9,r12,0x18
8000b928:	c0 70       	breq	8000b936 <__divsf_return_op1+0x2c>
8000b92a:	e0 49 00 ff 	cp.w	r9,255
8000b92e:	cf 12       	brcc	8000b910 <__divsf_return_op1+0x6>
8000b930:	fc 1c ff 00 	movh	r12,0xff00
8000b934:	ce bb       	rjmp	8000b90a <__divsf_return_op1>
8000b936:	a7 7c       	lsl	r12,0x7
8000b938:	f8 09 12 00 	clz	r9,r12
8000b93c:	f8 09 09 4c 	lsl	r12,r12,r9
8000b940:	f2 09 11 01 	rsub	r9,r9,1
8000b944:	c8 1b       	rjmp	8000b846 <__avr32_f32_div+0x22>
8000b946:	a7 7b       	lsl	r11,0x7
8000b948:	f6 0a 12 00 	clz	r10,r11
8000b94c:	f6 0a 09 4b 	lsl	r11,r11,r10
8000b950:	f4 0a 11 01 	rsub	r10,r10,1
8000b954:	c8 5b       	rjmp	8000b85e <__avr32_f32_div+0x3a>

8000b956 <__avr32_f32_div_res_subnormal>:
8000b956:	5c 39       	neg	r9
8000b958:	2f f9       	sub	r9,-1
8000b95a:	f1 b9 04 a0 	satu	r9,0x5
8000b95e:	f2 0a 11 20 	rsub	r10,r9,32
8000b962:	ee 09 0a 47 	lsr	r7,r7,r9
8000b966:	f8 0a 09 46 	lsl	r6,r12,r10
8000b96a:	f8 09 0a 4c 	lsr	r12,r12,r9
8000b96e:	e0 17 ff e0 	andl	r7,0xffe0
8000b972:	e8 17 00 10 	orl	r7,0x10
8000b976:	ea 07 06 4a 	mulu.d	r10,r5,r7
8000b97a:	30 09       	mov	r9,0
8000b97c:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
8000b980:	0c 3a       	cp.w	r10,r6
8000b982:	cb 3b       	rjmp	8000b8e8 <__avr32_f32_div_round_subnormal>

8000b984 <__avr32_f64_to_f32>:
8000b984:	f6 09 15 01 	lsl	r9,r11,0x1
8000b988:	b5 99       	lsr	r9,0x15
8000b98a:	5e 0d       	reteq	0
8000b98c:	f6 08 15 0a 	lsl	r8,r11,0xa
8000b990:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
8000b994:	ab 6a       	lsl	r10,0xa
8000b996:	5c 3a       	neg	r10
8000b998:	5c fc       	rol	r12
8000b99a:	e0 49 07 ff 	cp.w	r9,2047
8000b99e:	c1 a0       	breq	8000b9d2 <__truncdfsf_return_op1+0x6>
8000b9a0:	e0 29 03 80 	sub	r9,896
8000b9a4:	bf bc       	sbr	r12,0x1f
8000b9a6:	58 09       	cp.w	r9,0
8000b9a8:	e0 8a 00 1a 	brle	8000b9dc <__truncdfsf_return_op1+0x10>
8000b9ac:	37 fa       	mov	r10,127
8000b9ae:	ed bc 00 08 	bld	r12,0x8
8000b9b2:	f7 ba 00 ff 	subeq	r10,-1
8000b9b6:	14 0c       	add	r12,r10
8000b9b8:	f7 b9 03 fe 	sublo	r9,-2
8000b9bc:	ed bc 00 1f 	bld	r12,0x1f
8000b9c0:	f7 b9 01 01 	subne	r9,1
8000b9c4:	f8 0c 16 07 	lsr	r12,r12,0x7
8000b9c8:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

8000b9cc <__truncdfsf_return_op1>:
8000b9cc:	a1 7b       	lsl	r11,0x1
8000b9ce:	5d 0c       	ror	r12
8000b9d0:	5e fc       	retal	r12
8000b9d2:	bf dc       	cbr	r12,0x1f
8000b9d4:	5e 1e       	retne	-1
8000b9d6:	fc 1c 7f 80 	movh	r12,0x7f80
8000b9da:	5e fc       	retal	r12
8000b9dc:	f2 09 11 01 	rsub	r9,r9,1
8000b9e0:	59 99       	cp.w	r9,25
8000b9e2:	f9 bc 02 00 	movhs	r12,0
8000b9e6:	c1 32       	brcc	8000ba0c <__truncdfsf_return_op1+0x40>
8000b9e8:	f2 0a 11 20 	rsub	r10,r9,32
8000b9ec:	f8 0a 09 4a 	lsl	r10,r12,r10
8000b9f0:	5f 1a       	srne	r10
8000b9f2:	f8 09 0a 4c 	lsr	r12,r12,r9
8000b9f6:	14 4c       	or	r12,r10
8000b9f8:	37 fa       	mov	r10,127
8000b9fa:	ed bc 00 08 	bld	r12,0x8
8000b9fe:	f7 ba 00 ff 	subeq	r10,-1
8000ba02:	14 0c       	add	r12,r10
8000ba04:	f8 0c 16 07 	lsr	r12,r12,0x7
8000ba08:	a1 7b       	lsl	r11,0x1
8000ba0a:	5d 0c       	ror	r12
8000ba0c:	5e fc       	retal	r12

8000ba0e <__avr32_udiv64>:
8000ba0e:	d4 31       	pushm	r0-r7,lr
8000ba10:	1a 97       	mov	r7,sp
8000ba12:	20 3d       	sub	sp,12
8000ba14:	10 9c       	mov	r12,r8
8000ba16:	12 9e       	mov	lr,r9
8000ba18:	14 93       	mov	r3,r10
8000ba1a:	58 09       	cp.w	r9,0
8000ba1c:	e0 81 00 bd 	brne	8000bb96 <__avr32_udiv64+0x188>
8000ba20:	16 38       	cp.w	r8,r11
8000ba22:	e0 88 00 40 	brls	8000baa2 <__avr32_udiv64+0x94>
8000ba26:	f0 08 12 00 	clz	r8,r8
8000ba2a:	c0 d0       	breq	8000ba44 <__avr32_udiv64+0x36>
8000ba2c:	f6 08 09 4b 	lsl	r11,r11,r8
8000ba30:	f0 09 11 20 	rsub	r9,r8,32
8000ba34:	f8 08 09 4c 	lsl	r12,r12,r8
8000ba38:	f4 09 0a 49 	lsr	r9,r10,r9
8000ba3c:	f4 08 09 43 	lsl	r3,r10,r8
8000ba40:	f3 eb 10 0b 	or	r11,r9,r11
8000ba44:	f8 0e 16 10 	lsr	lr,r12,0x10
8000ba48:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000ba4c:	f6 0e 0d 00 	divu	r0,r11,lr
8000ba50:	e6 0b 16 10 	lsr	r11,r3,0x10
8000ba54:	00 99       	mov	r9,r0
8000ba56:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000ba5a:	e0 0a 02 48 	mul	r8,r0,r10
8000ba5e:	10 3b       	cp.w	r11,r8
8000ba60:	c0 a2       	brcc	8000ba74 <__avr32_udiv64+0x66>
8000ba62:	20 19       	sub	r9,1
8000ba64:	18 0b       	add	r11,r12
8000ba66:	18 3b       	cp.w	r11,r12
8000ba68:	c0 63       	brcs	8000ba74 <__avr32_udiv64+0x66>
8000ba6a:	10 3b       	cp.w	r11,r8
8000ba6c:	f7 b9 03 01 	sublo	r9,1
8000ba70:	f7 dc e3 0b 	addcs	r11,r11,r12
8000ba74:	f6 08 01 01 	sub	r1,r11,r8
8000ba78:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000ba7c:	e2 0e 0d 00 	divu	r0,r1,lr
8000ba80:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000ba84:	00 98       	mov	r8,r0
8000ba86:	e0 0a 02 4a 	mul	r10,r0,r10
8000ba8a:	14 33       	cp.w	r3,r10
8000ba8c:	c0 82       	brcc	8000ba9c <__avr32_udiv64+0x8e>
8000ba8e:	20 18       	sub	r8,1
8000ba90:	18 03       	add	r3,r12
8000ba92:	18 33       	cp.w	r3,r12
8000ba94:	c0 43       	brcs	8000ba9c <__avr32_udiv64+0x8e>
8000ba96:	14 33       	cp.w	r3,r10
8000ba98:	f7 b8 03 01 	sublo	r8,1
8000ba9c:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000baa0:	cd f8       	rjmp	8000bc5e <__avr32_udiv64+0x250>
8000baa2:	58 08       	cp.w	r8,0
8000baa4:	c0 51       	brne	8000baae <__avr32_udiv64+0xa0>
8000baa6:	30 19       	mov	r9,1
8000baa8:	f2 08 0d 08 	divu	r8,r9,r8
8000baac:	10 9c       	mov	r12,r8
8000baae:	f8 06 12 00 	clz	r6,r12
8000bab2:	c0 41       	brne	8000baba <__avr32_udiv64+0xac>
8000bab4:	18 1b       	sub	r11,r12
8000bab6:	30 19       	mov	r9,1
8000bab8:	c4 08       	rjmp	8000bb38 <__avr32_udiv64+0x12a>
8000baba:	ec 01 11 20 	rsub	r1,r6,32
8000babe:	f4 01 0a 49 	lsr	r9,r10,r1
8000bac2:	f8 06 09 4c 	lsl	r12,r12,r6
8000bac6:	f6 06 09 48 	lsl	r8,r11,r6
8000baca:	f6 01 0a 41 	lsr	r1,r11,r1
8000bace:	f3 e8 10 08 	or	r8,r9,r8
8000bad2:	f8 03 16 10 	lsr	r3,r12,0x10
8000bad6:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000bada:	e2 03 0d 00 	divu	r0,r1,r3
8000bade:	f0 0b 16 10 	lsr	r11,r8,0x10
8000bae2:	00 9e       	mov	lr,r0
8000bae4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000bae8:	e0 05 02 49 	mul	r9,r0,r5
8000baec:	12 3b       	cp.w	r11,r9
8000baee:	c0 a2       	brcc	8000bb02 <__avr32_udiv64+0xf4>
8000baf0:	20 1e       	sub	lr,1
8000baf2:	18 0b       	add	r11,r12
8000baf4:	18 3b       	cp.w	r11,r12
8000baf6:	c0 63       	brcs	8000bb02 <__avr32_udiv64+0xf4>
8000baf8:	12 3b       	cp.w	r11,r9
8000bafa:	f7 be 03 01 	sublo	lr,1
8000bafe:	f7 dc e3 0b 	addcs	r11,r11,r12
8000bb02:	12 1b       	sub	r11,r9
8000bb04:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000bb08:	f6 03 0d 02 	divu	r2,r11,r3
8000bb0c:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000bb10:	04 99       	mov	r9,r2
8000bb12:	e4 05 02 4b 	mul	r11,r2,r5
8000bb16:	16 38       	cp.w	r8,r11
8000bb18:	c0 a2       	brcc	8000bb2c <__avr32_udiv64+0x11e>
8000bb1a:	20 19       	sub	r9,1
8000bb1c:	18 08       	add	r8,r12
8000bb1e:	18 38       	cp.w	r8,r12
8000bb20:	c0 63       	brcs	8000bb2c <__avr32_udiv64+0x11e>
8000bb22:	16 38       	cp.w	r8,r11
8000bb24:	f7 b9 03 01 	sublo	r9,1
8000bb28:	f1 dc e3 08 	addcs	r8,r8,r12
8000bb2c:	f4 06 09 43 	lsl	r3,r10,r6
8000bb30:	f0 0b 01 0b 	sub	r11,r8,r11
8000bb34:	f3 ee 11 09 	or	r9,r9,lr<<0x10
8000bb38:	f8 06 16 10 	lsr	r6,r12,0x10
8000bb3c:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000bb40:	f6 06 0d 00 	divu	r0,r11,r6
8000bb44:	e6 0b 16 10 	lsr	r11,r3,0x10
8000bb48:	00 9a       	mov	r10,r0
8000bb4a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000bb4e:	e0 0e 02 48 	mul	r8,r0,lr
8000bb52:	10 3b       	cp.w	r11,r8
8000bb54:	c0 a2       	brcc	8000bb68 <__avr32_udiv64+0x15a>
8000bb56:	20 1a       	sub	r10,1
8000bb58:	18 0b       	add	r11,r12
8000bb5a:	18 3b       	cp.w	r11,r12
8000bb5c:	c0 63       	brcs	8000bb68 <__avr32_udiv64+0x15a>
8000bb5e:	10 3b       	cp.w	r11,r8
8000bb60:	f7 ba 03 01 	sublo	r10,1
8000bb64:	f7 dc e3 0b 	addcs	r11,r11,r12
8000bb68:	f6 08 01 01 	sub	r1,r11,r8
8000bb6c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000bb70:	e2 06 0d 00 	divu	r0,r1,r6
8000bb74:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000bb78:	00 98       	mov	r8,r0
8000bb7a:	e0 0e 02 4b 	mul	r11,r0,lr
8000bb7e:	16 33       	cp.w	r3,r11
8000bb80:	c0 82       	brcc	8000bb90 <__avr32_udiv64+0x182>
8000bb82:	20 18       	sub	r8,1
8000bb84:	18 03       	add	r3,r12
8000bb86:	18 33       	cp.w	r3,r12
8000bb88:	c0 43       	brcs	8000bb90 <__avr32_udiv64+0x182>
8000bb8a:	16 33       	cp.w	r3,r11
8000bb8c:	f7 b8 03 01 	sublo	r8,1
8000bb90:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000bb94:	c6 98       	rjmp	8000bc66 <__avr32_udiv64+0x258>
8000bb96:	16 39       	cp.w	r9,r11
8000bb98:	e0 8b 00 65 	brhi	8000bc62 <__avr32_udiv64+0x254>
8000bb9c:	f2 09 12 00 	clz	r9,r9
8000bba0:	c0 b1       	brne	8000bbb6 <__avr32_udiv64+0x1a8>
8000bba2:	10 3a       	cp.w	r10,r8
8000bba4:	5f 2a       	srhs	r10
8000bba6:	1c 3b       	cp.w	r11,lr
8000bba8:	5f b8       	srhi	r8
8000bbaa:	10 4a       	or	r10,r8
8000bbac:	f2 0a 18 00 	cp.b	r10,r9
8000bbb0:	c5 90       	breq	8000bc62 <__avr32_udiv64+0x254>
8000bbb2:	30 18       	mov	r8,1
8000bbb4:	c5 98       	rjmp	8000bc66 <__avr32_udiv64+0x258>
8000bbb6:	f0 09 09 46 	lsl	r6,r8,r9
8000bbba:	f2 03 11 20 	rsub	r3,r9,32
8000bbbe:	fc 09 09 4e 	lsl	lr,lr,r9
8000bbc2:	f0 03 0a 48 	lsr	r8,r8,r3
8000bbc6:	f6 09 09 4c 	lsl	r12,r11,r9
8000bbca:	f4 03 0a 42 	lsr	r2,r10,r3
8000bbce:	ef 46 ff f4 	st.w	r7[-12],r6
8000bbd2:	f6 03 0a 43 	lsr	r3,r11,r3
8000bbd6:	18 42       	or	r2,r12
8000bbd8:	f1 ee 10 0c 	or	r12,r8,lr
8000bbdc:	f8 01 16 10 	lsr	r1,r12,0x10
8000bbe0:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000bbe4:	e6 01 0d 04 	divu	r4,r3,r1
8000bbe8:	e4 03 16 10 	lsr	r3,r2,0x10
8000bbec:	08 9e       	mov	lr,r4
8000bbee:	e7 e5 11 03 	or	r3,r3,r5<<0x10
8000bbf2:	e8 06 02 48 	mul	r8,r4,r6
8000bbf6:	10 33       	cp.w	r3,r8
8000bbf8:	c0 a2       	brcc	8000bc0c <__avr32_udiv64+0x1fe>
8000bbfa:	20 1e       	sub	lr,1
8000bbfc:	18 03       	add	r3,r12
8000bbfe:	18 33       	cp.w	r3,r12
8000bc00:	c0 63       	brcs	8000bc0c <__avr32_udiv64+0x1fe>
8000bc02:	10 33       	cp.w	r3,r8
8000bc04:	f7 be 03 01 	sublo	lr,1
8000bc08:	e7 dc e3 03 	addcs	r3,r3,r12
8000bc0c:	10 13       	sub	r3,r8
8000bc0e:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
8000bc12:	e6 01 0d 00 	divu	r0,r3,r1
8000bc16:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000bc1a:	00 98       	mov	r8,r0
8000bc1c:	e0 06 02 46 	mul	r6,r0,r6
8000bc20:	0c 3b       	cp.w	r11,r6
8000bc22:	c0 a2       	brcc	8000bc36 <__avr32_udiv64+0x228>
8000bc24:	20 18       	sub	r8,1
8000bc26:	18 0b       	add	r11,r12
8000bc28:	18 3b       	cp.w	r11,r12
8000bc2a:	c0 63       	brcs	8000bc36 <__avr32_udiv64+0x228>
8000bc2c:	0c 3b       	cp.w	r11,r6
8000bc2e:	f7 dc e3 0b 	addcs	r11,r11,r12
8000bc32:	f7 b8 03 01 	sublo	r8,1
8000bc36:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000bc3a:	ee f4 ff f4 	ld.w	r4,r7[-12]
8000bc3e:	0c 1b       	sub	r11,r6
8000bc40:	f0 04 06 42 	mulu.d	r2,r8,r4
8000bc44:	06 95       	mov	r5,r3
8000bc46:	16 35       	cp.w	r5,r11
8000bc48:	e0 8b 00 0a 	brhi	8000bc5c <__avr32_udiv64+0x24e>
8000bc4c:	5f 0b       	sreq	r11
8000bc4e:	f4 09 09 49 	lsl	r9,r10,r9
8000bc52:	12 32       	cp.w	r2,r9
8000bc54:	5f b9       	srhi	r9
8000bc56:	f7 e9 00 09 	and	r9,r11,r9
8000bc5a:	c0 60       	breq	8000bc66 <__avr32_udiv64+0x258>
8000bc5c:	20 18       	sub	r8,1
8000bc5e:	30 09       	mov	r9,0
8000bc60:	c0 38       	rjmp	8000bc66 <__avr32_udiv64+0x258>
8000bc62:	30 09       	mov	r9,0
8000bc64:	12 98       	mov	r8,r9
8000bc66:	10 9a       	mov	r10,r8
8000bc68:	12 93       	mov	r3,r9
8000bc6a:	10 92       	mov	r2,r8
8000bc6c:	12 9b       	mov	r11,r9
8000bc6e:	2f dd       	sub	sp,-12
8000bc70:	d8 32       	popm	r0-r7,pc

8000bc72 <memcpy>:
8000bc72:	58 8a       	cp.w	r10,8
8000bc74:	c2 f5       	brlt	8000bcd2 <memcpy+0x60>
8000bc76:	f9 eb 10 09 	or	r9,r12,r11
8000bc7a:	e2 19 00 03 	andl	r9,0x3,COH
8000bc7e:	e0 81 00 97 	brne	8000bdac <memcpy+0x13a>
8000bc82:	e0 4a 00 20 	cp.w	r10,32
8000bc86:	c3 b4       	brge	8000bcfc <memcpy+0x8a>
8000bc88:	f4 08 14 02 	asr	r8,r10,0x2
8000bc8c:	f0 09 11 08 	rsub	r9,r8,8
8000bc90:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000bc94:	76 69       	ld.w	r9,r11[0x18]
8000bc96:	99 69       	st.w	r12[0x18],r9
8000bc98:	76 59       	ld.w	r9,r11[0x14]
8000bc9a:	99 59       	st.w	r12[0x14],r9
8000bc9c:	76 49       	ld.w	r9,r11[0x10]
8000bc9e:	99 49       	st.w	r12[0x10],r9
8000bca0:	76 39       	ld.w	r9,r11[0xc]
8000bca2:	99 39       	st.w	r12[0xc],r9
8000bca4:	76 29       	ld.w	r9,r11[0x8]
8000bca6:	99 29       	st.w	r12[0x8],r9
8000bca8:	76 19       	ld.w	r9,r11[0x4]
8000bcaa:	99 19       	st.w	r12[0x4],r9
8000bcac:	76 09       	ld.w	r9,r11[0x0]
8000bcae:	99 09       	st.w	r12[0x0],r9
8000bcb0:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000bcb4:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000bcb8:	e0 1a 00 03 	andl	r10,0x3
8000bcbc:	f4 0a 11 04 	rsub	r10,r10,4
8000bcc0:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000bcc4:	17 a9       	ld.ub	r9,r11[0x2]
8000bcc6:	b0 a9       	st.b	r8[0x2],r9
8000bcc8:	17 99       	ld.ub	r9,r11[0x1]
8000bcca:	b0 99       	st.b	r8[0x1],r9
8000bccc:	17 89       	ld.ub	r9,r11[0x0]
8000bcce:	b0 89       	st.b	r8[0x0],r9
8000bcd0:	5e fc       	retal	r12
8000bcd2:	f4 0a 11 09 	rsub	r10,r10,9
8000bcd6:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000bcda:	17 f9       	ld.ub	r9,r11[0x7]
8000bcdc:	b8 f9       	st.b	r12[0x7],r9
8000bcde:	17 e9       	ld.ub	r9,r11[0x6]
8000bce0:	b8 e9       	st.b	r12[0x6],r9
8000bce2:	17 d9       	ld.ub	r9,r11[0x5]
8000bce4:	b8 d9       	st.b	r12[0x5],r9
8000bce6:	17 c9       	ld.ub	r9,r11[0x4]
8000bce8:	b8 c9       	st.b	r12[0x4],r9
8000bcea:	17 b9       	ld.ub	r9,r11[0x3]
8000bcec:	b8 b9       	st.b	r12[0x3],r9
8000bcee:	17 a9       	ld.ub	r9,r11[0x2]
8000bcf0:	b8 a9       	st.b	r12[0x2],r9
8000bcf2:	17 99       	ld.ub	r9,r11[0x1]
8000bcf4:	b8 99       	st.b	r12[0x1],r9
8000bcf6:	17 89       	ld.ub	r9,r11[0x0]
8000bcf8:	b8 89       	st.b	r12[0x0],r9
8000bcfa:	5e fc       	retal	r12
8000bcfc:	eb cd 40 c0 	pushm	r6-r7,lr
8000bd00:	18 99       	mov	r9,r12
8000bd02:	22 0a       	sub	r10,32
8000bd04:	b7 07       	ld.d	r6,r11++
8000bd06:	b3 26       	st.d	r9++,r6
8000bd08:	b7 07       	ld.d	r6,r11++
8000bd0a:	b3 26       	st.d	r9++,r6
8000bd0c:	b7 07       	ld.d	r6,r11++
8000bd0e:	b3 26       	st.d	r9++,r6
8000bd10:	b7 07       	ld.d	r6,r11++
8000bd12:	b3 26       	st.d	r9++,r6
8000bd14:	22 0a       	sub	r10,32
8000bd16:	cf 74       	brge	8000bd04 <memcpy+0x92>
8000bd18:	2f 0a       	sub	r10,-16
8000bd1a:	c0 65       	brlt	8000bd26 <memcpy+0xb4>
8000bd1c:	b7 07       	ld.d	r6,r11++
8000bd1e:	b3 26       	st.d	r9++,r6
8000bd20:	b7 07       	ld.d	r6,r11++
8000bd22:	b3 26       	st.d	r9++,r6
8000bd24:	21 0a       	sub	r10,16
8000bd26:	5c 3a       	neg	r10
8000bd28:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000bd2c:	d7 03       	nop
8000bd2e:	d7 03       	nop
8000bd30:	f7 36 00 0e 	ld.ub	r6,r11[14]
8000bd34:	f3 66 00 0e 	st.b	r9[14],r6
8000bd38:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000bd3c:	f3 66 00 0d 	st.b	r9[13],r6
8000bd40:	f7 36 00 0c 	ld.ub	r6,r11[12]
8000bd44:	f3 66 00 0c 	st.b	r9[12],r6
8000bd48:	f7 36 00 0b 	ld.ub	r6,r11[11]
8000bd4c:	f3 66 00 0b 	st.b	r9[11],r6
8000bd50:	f7 36 00 0a 	ld.ub	r6,r11[10]
8000bd54:	f3 66 00 0a 	st.b	r9[10],r6
8000bd58:	f7 36 00 09 	ld.ub	r6,r11[9]
8000bd5c:	f3 66 00 09 	st.b	r9[9],r6
8000bd60:	f7 36 00 08 	ld.ub	r6,r11[8]
8000bd64:	f3 66 00 08 	st.b	r9[8],r6
8000bd68:	f7 36 00 07 	ld.ub	r6,r11[7]
8000bd6c:	f3 66 00 07 	st.b	r9[7],r6
8000bd70:	f7 36 00 06 	ld.ub	r6,r11[6]
8000bd74:	f3 66 00 06 	st.b	r9[6],r6
8000bd78:	f7 36 00 05 	ld.ub	r6,r11[5]
8000bd7c:	f3 66 00 05 	st.b	r9[5],r6
8000bd80:	f7 36 00 04 	ld.ub	r6,r11[4]
8000bd84:	f3 66 00 04 	st.b	r9[4],r6
8000bd88:	f7 36 00 03 	ld.ub	r6,r11[3]
8000bd8c:	f3 66 00 03 	st.b	r9[3],r6
8000bd90:	f7 36 00 02 	ld.ub	r6,r11[2]
8000bd94:	f3 66 00 02 	st.b	r9[2],r6
8000bd98:	f7 36 00 01 	ld.ub	r6,r11[1]
8000bd9c:	f3 66 00 01 	st.b	r9[1],r6
8000bda0:	f7 36 00 00 	ld.ub	r6,r11[0]
8000bda4:	f3 66 00 00 	st.b	r9[0],r6
8000bda8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000bdac:	20 1a       	sub	r10,1
8000bdae:	f6 0a 07 09 	ld.ub	r9,r11[r10]
8000bdb2:	f8 0a 0b 09 	st.b	r12[r10],r9
8000bdb6:	cf b1       	brne	8000bdac <memcpy+0x13a>
8000bdb8:	5e fc       	retal	r12

8000bdba <memset>:
8000bdba:	18 98       	mov	r8,r12
8000bdbc:	c0 38       	rjmp	8000bdc2 <memset+0x8>
8000bdbe:	10 cb       	st.b	r8++,r11
8000bdc0:	20 1a       	sub	r10,1
8000bdc2:	58 0a       	cp.w	r10,0
8000bdc4:	cf d1       	brne	8000bdbe <memset+0x4>
8000bdc6:	5e fc       	retal	r12

8000bdc8 <sprintf>:
8000bdc8:	d4 01       	pushm	lr
8000bdca:	21 7d       	sub	sp,92
8000bdcc:	e0 68 ff ff 	mov	r8,65535
8000bdd0:	ea 18 7f ff 	orh	r8,0x7fff
8000bdd4:	50 58       	stdsp	sp[0x14],r8
8000bdd6:	50 28       	stdsp	sp[0x8],r8
8000bdd8:	e0 68 02 08 	mov	r8,520
8000bddc:	ba 68       	st.h	sp[0xc],r8
8000bdde:	3f f8       	mov	r8,-1
8000bde0:	ba 78       	st.h	sp[0xe],r8
8000bde2:	48 88       	lddpc	r8,8000be00 <sprintf+0x38>
8000bde4:	50 4c       	stdsp	sp[0x10],r12
8000bde6:	16 9a       	mov	r10,r11
8000bde8:	50 0c       	stdsp	sp[0x0],r12
8000bdea:	fa c9 ff a0 	sub	r9,sp,-96
8000bdee:	70 0c       	ld.w	r12,r8[0x0]
8000bdf0:	1a 9b       	mov	r11,sp
8000bdf2:	f0 1f 00 05 	mcall	8000be04 <sprintf+0x3c>
8000bdf6:	30 09       	mov	r9,0
8000bdf8:	40 08       	lddsp	r8,sp[0x0]
8000bdfa:	b0 89       	st.b	r8[0x0],r9
8000bdfc:	2e 9d       	sub	sp,-92
8000bdfe:	d8 02       	popm	pc
8000be00:	00 00       	add	r0,r0
8000be02:	01 a4       	ld.ub	r4,r0[0x2]
8000be04:	80 00       	ld.sh	r0,r0[0x0]
8000be06:	c1 84       	brge	8000be36 <strncpy+0x16>

8000be08 <strlen>:
8000be08:	30 09       	mov	r9,0
8000be0a:	18 98       	mov	r8,r12
8000be0c:	c0 28       	rjmp	8000be10 <strlen+0x8>
8000be0e:	2f f8       	sub	r8,-1
8000be10:	11 8a       	ld.ub	r10,r8[0x0]
8000be12:	f2 0a 18 00 	cp.b	r10,r9
8000be16:	cf c1       	brne	8000be0e <strlen+0x6>
8000be18:	f0 0c 01 0c 	sub	r12,r8,r12
8000be1c:	5e fc       	retal	r12
8000be1e:	d7 03       	nop

8000be20 <strncpy>:
8000be20:	30 08       	mov	r8,0
8000be22:	10 3a       	cp.w	r10,r8
8000be24:	5e 0c       	reteq	r12
8000be26:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000be2a:	f8 08 0b 09 	st.b	r12[r8],r9
8000be2e:	2f f8       	sub	r8,-1
8000be30:	58 09       	cp.w	r9,0
8000be32:	cf 81       	brne	8000be22 <strncpy+0x2>
8000be34:	10 3a       	cp.w	r10,r8
8000be36:	5e 0c       	reteq	r12
8000be38:	f8 08 0b 09 	st.b	r12[r8],r9
8000be3c:	2f f8       	sub	r8,-1
8000be3e:	cf bb       	rjmp	8000be34 <strncpy+0x14>

8000be40 <get_arg>:
8000be40:	d4 31       	pushm	r0-r7,lr
8000be42:	20 8d       	sub	sp,32
8000be44:	fa c4 ff bc 	sub	r4,sp,-68
8000be48:	50 4b       	stdsp	sp[0x10],r11
8000be4a:	68 2e       	ld.w	lr,r4[0x8]
8000be4c:	50 58       	stdsp	sp[0x14],r8
8000be4e:	12 96       	mov	r6,r9
8000be50:	7c 0b       	ld.w	r11,lr[0x0]
8000be52:	70 05       	ld.w	r5,r8[0x0]
8000be54:	50 6e       	stdsp	sp[0x18],lr
8000be56:	58 0b       	cp.w	r11,0
8000be58:	f4 0b 17 00 	moveq	r11,r10
8000be5c:	68 03       	ld.w	r3,r4[0x0]
8000be5e:	68 11       	ld.w	r1,r4[0x4]
8000be60:	40 49       	lddsp	r9,sp[0x10]
8000be62:	30 08       	mov	r8,0
8000be64:	c2 e9       	rjmp	8000c0c0 <get_arg+0x280>
8000be66:	2f fb       	sub	r11,-1
8000be68:	32 5c       	mov	r12,37
8000be6a:	17 8a       	ld.ub	r10,r11[0x0]
8000be6c:	f8 0a 18 00 	cp.b	r10,r12
8000be70:	5f 1e       	srne	lr
8000be72:	f0 0a 18 00 	cp.b	r10,r8
8000be76:	5f 1c       	srne	r12
8000be78:	fd ec 00 0c 	and	r12,lr,r12
8000be7c:	f0 0c 18 00 	cp.b	r12,r8
8000be80:	cf 31       	brne	8000be66 <get_arg+0x26>
8000be82:	58 0a       	cp.w	r10,0
8000be84:	e0 80 01 2b 	breq	8000c0da <get_arg+0x29a>
8000be88:	30 0c       	mov	r12,0
8000be8a:	3f fa       	mov	r10,-1
8000be8c:	18 90       	mov	r0,r12
8000be8e:	50 3a       	stdsp	sp[0xc],r10
8000be90:	18 94       	mov	r4,r12
8000be92:	18 92       	mov	r2,r12
8000be94:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
8000be98:	16 97       	mov	r7,r11
8000be9a:	50 7c       	stdsp	sp[0x1c],r12
8000be9c:	4c ec       	lddpc	r12,8000bfd4 <get_arg+0x194>
8000be9e:	0f 3a       	ld.ub	r10,r7++
8000bea0:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
8000bea4:	40 7c       	lddsp	r12,sp[0x1c]
8000bea6:	1c 0c       	add	r12,lr
8000bea8:	4c ce       	lddpc	lr,8000bfd8 <get_arg+0x198>
8000beaa:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
8000beae:	20 1e       	sub	lr,1
8000beb0:	50 0e       	stdsp	sp[0x0],lr
8000beb2:	4c be       	lddpc	lr,8000bfdc <get_arg+0x19c>
8000beb4:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000beb8:	50 7c       	stdsp	sp[0x1c],r12
8000beba:	40 0c       	lddsp	r12,sp[0x0]
8000bebc:	58 7c       	cp.w	r12,7
8000bebe:	e0 8b 00 fa 	brhi	8000c0b2 <get_arg+0x272>
8000bec2:	4c 8e       	lddpc	lr,8000bfe0 <get_arg+0x1a0>
8000bec4:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
8000bec8:	36 8b       	mov	r11,104
8000beca:	f6 0a 18 00 	cp.b	r10,r11
8000bece:	e0 80 00 f2 	breq	8000c0b2 <get_arg+0x272>
8000bed2:	37 1b       	mov	r11,113
8000bed4:	f6 0a 18 00 	cp.b	r10,r11
8000bed8:	c0 70       	breq	8000bee6 <get_arg+0xa6>
8000beda:	34 cb       	mov	r11,76
8000bedc:	f6 0a 18 00 	cp.b	r10,r11
8000bee0:	c0 51       	brne	8000beea <get_arg+0xaa>
8000bee2:	a3 b4       	sbr	r4,0x3
8000bee4:	ce 78       	rjmp	8000c0b2 <get_arg+0x272>
8000bee6:	a5 b4       	sbr	r4,0x5
8000bee8:	ce 58       	rjmp	8000c0b2 <get_arg+0x272>
8000beea:	08 9a       	mov	r10,r4
8000beec:	0e 9b       	mov	r11,r7
8000beee:	a5 aa       	sbr	r10,0x4
8000bef0:	17 3c       	ld.ub	r12,r11++
8000bef2:	a5 b4       	sbr	r4,0x5
8000bef4:	36 ce       	mov	lr,108
8000bef6:	fc 0c 18 00 	cp.b	r12,lr
8000befa:	e0 80 00 dd 	breq	8000c0b4 <get_arg+0x274>
8000befe:	14 94       	mov	r4,r10
8000bf00:	cd 98       	rjmp	8000c0b2 <get_arg+0x272>
8000bf02:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000bf06:	36 7c       	mov	r12,103
8000bf08:	f8 0a 18 00 	cp.b	r10,r12
8000bf0c:	e0 8b 00 27 	brhi	8000bf5a <get_arg+0x11a>
8000bf10:	36 5b       	mov	r11,101
8000bf12:	f6 0a 18 00 	cp.b	r10,r11
8000bf16:	c4 82       	brcc	8000bfa6 <get_arg+0x166>
8000bf18:	34 fb       	mov	r11,79
8000bf1a:	f6 0a 18 00 	cp.b	r10,r11
8000bf1e:	c4 80       	breq	8000bfae <get_arg+0x16e>
8000bf20:	e0 8b 00 0c 	brhi	8000bf38 <get_arg+0xf8>
8000bf24:	34 5b       	mov	r11,69
8000bf26:	f6 0a 18 00 	cp.b	r10,r11
8000bf2a:	c3 e0       	breq	8000bfa6 <get_arg+0x166>
8000bf2c:	34 7b       	mov	r11,71
8000bf2e:	f6 0a 18 00 	cp.b	r10,r11
8000bf32:	c3 a0       	breq	8000bfa6 <get_arg+0x166>
8000bf34:	34 4b       	mov	r11,68
8000bf36:	c0 88       	rjmp	8000bf46 <get_arg+0x106>
8000bf38:	35 8b       	mov	r11,88
8000bf3a:	f6 0a 18 00 	cp.b	r10,r11
8000bf3e:	c2 c0       	breq	8000bf96 <get_arg+0x156>
8000bf40:	e0 8b 00 07 	brhi	8000bf4e <get_arg+0x10e>
8000bf44:	35 5b       	mov	r11,85
8000bf46:	f6 0a 18 00 	cp.b	r10,r11
8000bf4a:	c3 51       	brne	8000bfb4 <get_arg+0x174>
8000bf4c:	c3 18       	rjmp	8000bfae <get_arg+0x16e>
8000bf4e:	36 3b       	mov	r11,99
8000bf50:	f6 0a 18 00 	cp.b	r10,r11
8000bf54:	c2 f0       	breq	8000bfb2 <get_arg+0x172>
8000bf56:	36 4b       	mov	r11,100
8000bf58:	c0 e8       	rjmp	8000bf74 <get_arg+0x134>
8000bf5a:	37 0b       	mov	r11,112
8000bf5c:	f6 0a 18 00 	cp.b	r10,r11
8000bf60:	c2 50       	breq	8000bfaa <get_arg+0x16a>
8000bf62:	e0 8b 00 0d 	brhi	8000bf7c <get_arg+0x13c>
8000bf66:	36 eb       	mov	r11,110
8000bf68:	f6 0a 18 00 	cp.b	r10,r11
8000bf6c:	c1 f0       	breq	8000bfaa <get_arg+0x16a>
8000bf6e:	e0 8b 00 14 	brhi	8000bf96 <get_arg+0x156>
8000bf72:	36 9b       	mov	r11,105
8000bf74:	f6 0a 18 00 	cp.b	r10,r11
8000bf78:	c1 e1       	brne	8000bfb4 <get_arg+0x174>
8000bf7a:	c0 e8       	rjmp	8000bf96 <get_arg+0x156>
8000bf7c:	37 5b       	mov	r11,117
8000bf7e:	f6 0a 18 00 	cp.b	r10,r11
8000bf82:	c0 a0       	breq	8000bf96 <get_arg+0x156>
8000bf84:	37 8b       	mov	r11,120
8000bf86:	f6 0a 18 00 	cp.b	r10,r11
8000bf8a:	c0 60       	breq	8000bf96 <get_arg+0x156>
8000bf8c:	37 3b       	mov	r11,115
8000bf8e:	f6 0a 18 00 	cp.b	r10,r11
8000bf92:	c1 11       	brne	8000bfb4 <get_arg+0x174>
8000bf94:	c0 b8       	rjmp	8000bfaa <get_arg+0x16a>
8000bf96:	ed b4 00 04 	bld	r4,0x4
8000bf9a:	c0 a0       	breq	8000bfae <get_arg+0x16e>
8000bf9c:	ed b4 00 05 	bld	r4,0x5
8000bfa0:	c0 91       	brne	8000bfb2 <get_arg+0x172>
8000bfa2:	30 20       	mov	r0,2
8000bfa4:	c0 88       	rjmp	8000bfb4 <get_arg+0x174>
8000bfa6:	30 40       	mov	r0,4
8000bfa8:	c0 68       	rjmp	8000bfb4 <get_arg+0x174>
8000bfaa:	30 30       	mov	r0,3
8000bfac:	c0 48       	rjmp	8000bfb4 <get_arg+0x174>
8000bfae:	30 10       	mov	r0,1
8000bfb0:	c0 28       	rjmp	8000bfb4 <get_arg+0x174>
8000bfb2:	30 00       	mov	r0,0
8000bfb4:	40 3b       	lddsp	r11,sp[0xc]
8000bfb6:	5b fb       	cp.w	r11,-1
8000bfb8:	c0 40       	breq	8000bfc0 <get_arg+0x180>
8000bfba:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000bfbe:	c7 a8       	rjmp	8000c0b2 <get_arg+0x272>
8000bfc0:	58 60       	cp.w	r0,6
8000bfc2:	e0 8b 00 78 	brhi	8000c0b2 <get_arg+0x272>
8000bfc6:	6c 0a       	ld.w	r10,r6[0x0]
8000bfc8:	ea cc ff ff 	sub	r12,r5,-1
8000bfcc:	48 6e       	lddpc	lr,8000bfe4 <get_arg+0x1a4>
8000bfce:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
8000bfd2:	00 00       	add	r0,r0
8000bfd4:	80 01       	ld.sh	r1,r0[0x0]
8000bfd6:	19 24       	ld.uh	r4,r12++
8000bfd8:	80 01       	ld.sh	r1,r0[0x0]
8000bfda:	18 5c       	eor	r12,r12
8000bfdc:	80 01       	ld.sh	r1,r0[0x0]
8000bfde:	17 f0       	ld.ub	r0,r11[0x7]
8000bfe0:	80 01       	ld.sh	r1,r0[0x0]
8000bfe2:	16 50       	eor	r0,r11
8000bfe4:	80 01       	ld.sh	r1,r0[0x0]
8000bfe6:	16 70       	tst	r0,r11
8000bfe8:	f4 cb ff f8 	sub	r11,r10,-8
8000bfec:	8d 0b       	st.w	r6[0x0],r11
8000bfee:	f4 ea 00 00 	ld.d	r10,r10[0]
8000bff2:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000bff6:	c0 f8       	rjmp	8000c014 <get_arg+0x1d4>
8000bff8:	f4 cb ff fc 	sub	r11,r10,-4
8000bffc:	8d 0b       	st.w	r6[0x0],r11
8000bffe:	74 0a       	ld.w	r10,r10[0x0]
8000c000:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000c004:	c0 88       	rjmp	8000c014 <get_arg+0x1d4>
8000c006:	f4 cb ff f8 	sub	r11,r10,-8
8000c00a:	8d 0b       	st.w	r6[0x0],r11
8000c00c:	f4 ea 00 00 	ld.d	r10,r10[0]
8000c010:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000c014:	0e 9b       	mov	r11,r7
8000c016:	18 95       	mov	r5,r12
8000c018:	c4 e8       	rjmp	8000c0b4 <get_arg+0x274>
8000c01a:	62 0a       	ld.w	r10,r1[0x0]
8000c01c:	5b fa       	cp.w	r10,-1
8000c01e:	c0 b1       	brne	8000c034 <get_arg+0x1f4>
8000c020:	50 19       	stdsp	sp[0x4],r9
8000c022:	50 28       	stdsp	sp[0x8],r8
8000c024:	e0 6a 00 80 	mov	r10,128
8000c028:	30 0b       	mov	r11,0
8000c02a:	02 9c       	mov	r12,r1
8000c02c:	f0 1f 00 4d 	mcall	8000c160 <get_arg+0x320>
8000c030:	40 28       	lddsp	r8,sp[0x8]
8000c032:	40 19       	lddsp	r9,sp[0x4]
8000c034:	e4 cc 00 01 	sub	r12,r2,1
8000c038:	0e 9b       	mov	r11,r7
8000c03a:	50 3c       	stdsp	sp[0xc],r12
8000c03c:	f2 0c 0c 49 	max	r9,r9,r12
8000c040:	c3 a8       	rjmp	8000c0b4 <get_arg+0x274>
8000c042:	62 0a       	ld.w	r10,r1[0x0]
8000c044:	5b fa       	cp.w	r10,-1
8000c046:	c0 b1       	brne	8000c05c <get_arg+0x21c>
8000c048:	50 19       	stdsp	sp[0x4],r9
8000c04a:	50 28       	stdsp	sp[0x8],r8
8000c04c:	e0 6a 00 80 	mov	r10,128
8000c050:	30 0b       	mov	r11,0
8000c052:	02 9c       	mov	r12,r1
8000c054:	f0 1f 00 43 	mcall	8000c160 <get_arg+0x320>
8000c058:	40 28       	lddsp	r8,sp[0x8]
8000c05a:	40 19       	lddsp	r9,sp[0x4]
8000c05c:	20 12       	sub	r2,1
8000c05e:	30 0a       	mov	r10,0
8000c060:	0e 9b       	mov	r11,r7
8000c062:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
8000c066:	f2 02 0c 49 	max	r9,r9,r2
8000c06a:	c2 58       	rjmp	8000c0b4 <get_arg+0x274>
8000c06c:	16 97       	mov	r7,r11
8000c06e:	6c 0a       	ld.w	r10,r6[0x0]
8000c070:	f4 cb ff fc 	sub	r11,r10,-4
8000c074:	8d 0b       	st.w	r6[0x0],r11
8000c076:	74 0a       	ld.w	r10,r10[0x0]
8000c078:	0e 9b       	mov	r11,r7
8000c07a:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000c07e:	2f f5       	sub	r5,-1
8000c080:	c1 a8       	rjmp	8000c0b4 <get_arg+0x274>
8000c082:	f4 c2 00 30 	sub	r2,r10,48
8000c086:	c0 68       	rjmp	8000c092 <get_arg+0x252>
8000c088:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000c08c:	2f f7       	sub	r7,-1
8000c08e:	f4 02 00 12 	add	r2,r10,r2<<0x1
8000c092:	0f 8a       	ld.ub	r10,r7[0x0]
8000c094:	58 0a       	cp.w	r10,0
8000c096:	c0 e0       	breq	8000c0b2 <get_arg+0x272>
8000c098:	23 0a       	sub	r10,48
8000c09a:	58 9a       	cp.w	r10,9
8000c09c:	fe 98 ff f6 	brls	8000c088 <get_arg+0x248>
8000c0a0:	c0 98       	rjmp	8000c0b2 <get_arg+0x272>
8000c0a2:	2f f7       	sub	r7,-1
8000c0a4:	0f 8a       	ld.ub	r10,r7[0x0]
8000c0a6:	58 0a       	cp.w	r10,0
8000c0a8:	c0 50       	breq	8000c0b2 <get_arg+0x272>
8000c0aa:	23 0a       	sub	r10,48
8000c0ac:	58 9a       	cp.w	r10,9
8000c0ae:	fe 98 ff fa 	brls	8000c0a2 <get_arg+0x262>
8000c0b2:	0e 9b       	mov	r11,r7
8000c0b4:	40 7c       	lddsp	r12,sp[0x1c]
8000c0b6:	30 ba       	mov	r10,11
8000c0b8:	f4 0c 18 00 	cp.b	r12,r10
8000c0bc:	fe 91 fe ec 	brne	8000be94 <get_arg+0x54>
8000c0c0:	40 42       	lddsp	r2,sp[0x10]
8000c0c2:	17 8c       	ld.ub	r12,r11[0x0]
8000c0c4:	0a 32       	cp.w	r2,r5
8000c0c6:	5f 4a       	srge	r10
8000c0c8:	f0 0c 18 00 	cp.b	r12,r8
8000c0cc:	5f 1c       	srne	r12
8000c0ce:	f9 ea 00 0a 	and	r10,r12,r10
8000c0d2:	f0 0a 18 00 	cp.b	r10,r8
8000c0d6:	fe 91 fe c9 	brne	8000be68 <get_arg+0x28>
8000c0da:	30 08       	mov	r8,0
8000c0dc:	40 4e       	lddsp	lr,sp[0x10]
8000c0de:	17 8a       	ld.ub	r10,r11[0x0]
8000c0e0:	e2 05 00 21 	add	r1,r1,r5<<0x2
8000c0e4:	f0 0a 18 00 	cp.b	r10,r8
8000c0e8:	fc 09 17 10 	movne	r9,lr
8000c0ec:	e6 05 00 38 	add	r8,r3,r5<<0x3
8000c0f0:	06 9e       	mov	lr,r3
8000c0f2:	c2 a8       	rjmp	8000c146 <get_arg+0x306>
8000c0f4:	62 0a       	ld.w	r10,r1[0x0]
8000c0f6:	58 3a       	cp.w	r10,3
8000c0f8:	c1 e0       	breq	8000c134 <get_arg+0x2f4>
8000c0fa:	e0 89 00 07 	brgt	8000c108 <get_arg+0x2c8>
8000c0fe:	58 1a       	cp.w	r10,1
8000c100:	c1 a0       	breq	8000c134 <get_arg+0x2f4>
8000c102:	58 2a       	cp.w	r10,2
8000c104:	c1 81       	brne	8000c134 <get_arg+0x2f4>
8000c106:	c0 58       	rjmp	8000c110 <get_arg+0x2d0>
8000c108:	58 5a       	cp.w	r10,5
8000c10a:	c0 c0       	breq	8000c122 <get_arg+0x2e2>
8000c10c:	c0 b5       	brlt	8000c122 <get_arg+0x2e2>
8000c10e:	c1 38       	rjmp	8000c134 <get_arg+0x2f4>
8000c110:	6c 0a       	ld.w	r10,r6[0x0]
8000c112:	f4 cc ff f8 	sub	r12,r10,-8
8000c116:	8d 0c       	st.w	r6[0x0],r12
8000c118:	f4 e2 00 00 	ld.d	r2,r10[0]
8000c11c:	f0 e3 00 00 	st.d	r8[0],r2
8000c120:	c1 08       	rjmp	8000c140 <get_arg+0x300>
8000c122:	6c 0a       	ld.w	r10,r6[0x0]
8000c124:	f4 cc ff f8 	sub	r12,r10,-8
8000c128:	8d 0c       	st.w	r6[0x0],r12
8000c12a:	f4 e2 00 00 	ld.d	r2,r10[0]
8000c12e:	f0 e3 00 00 	st.d	r8[0],r2
8000c132:	c0 78       	rjmp	8000c140 <get_arg+0x300>
8000c134:	6c 0a       	ld.w	r10,r6[0x0]
8000c136:	f4 cc ff fc 	sub	r12,r10,-4
8000c13a:	8d 0c       	st.w	r6[0x0],r12
8000c13c:	74 0a       	ld.w	r10,r10[0x0]
8000c13e:	91 0a       	st.w	r8[0x0],r10
8000c140:	2f f5       	sub	r5,-1
8000c142:	2f 88       	sub	r8,-8
8000c144:	2f c1       	sub	r1,-4
8000c146:	12 35       	cp.w	r5,r9
8000c148:	fe 9a ff d6 	brle	8000c0f4 <get_arg+0x2b4>
8000c14c:	1c 93       	mov	r3,lr
8000c14e:	40 52       	lddsp	r2,sp[0x14]
8000c150:	40 6e       	lddsp	lr,sp[0x18]
8000c152:	85 05       	st.w	r2[0x0],r5
8000c154:	9d 0b       	st.w	lr[0x0],r11
8000c156:	40 4b       	lddsp	r11,sp[0x10]
8000c158:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
8000c15c:	2f 8d       	sub	sp,-32
8000c15e:	d8 32       	popm	r0-r7,pc
8000c160:	80 00       	ld.sh	r0,r0[0x0]
8000c162:	bd ba       	sbr	r10,0x1d

8000c164 <__sprint_r>:
8000c164:	d4 21       	pushm	r4-r7,lr
8000c166:	14 97       	mov	r7,r10
8000c168:	74 28       	ld.w	r8,r10[0x8]
8000c16a:	58 08       	cp.w	r8,0
8000c16c:	c0 41       	brne	8000c174 <__sprint_r+0x10>
8000c16e:	95 18       	st.w	r10[0x4],r8
8000c170:	10 9c       	mov	r12,r8
8000c172:	d8 22       	popm	r4-r7,pc
8000c174:	f0 1f 00 03 	mcall	8000c180 <__sprint_r+0x1c>
8000c178:	30 08       	mov	r8,0
8000c17a:	8f 18       	st.w	r7[0x4],r8
8000c17c:	8f 28       	st.w	r7[0x8],r8
8000c17e:	d8 22       	popm	r4-r7,pc
8000c180:	80 00       	ld.sh	r0,r0[0x0]
8000c182:	f4 90 d4 31 	breq	7fec69e4 <_estack+0x7feb69e4>

8000c184 <_vfprintf_r>:
8000c184:	d4 31       	pushm	r0-r7,lr
8000c186:	fa cd 06 bc 	sub	sp,sp,1724
8000c18a:	51 09       	stdsp	sp[0x40],r9
8000c18c:	16 91       	mov	r1,r11
8000c18e:	14 97       	mov	r7,r10
8000c190:	18 95       	mov	r5,r12
8000c192:	f0 1f 00 56 	mcall	8000c2e8 <_vfprintf_r+0x164>
8000c196:	78 0c       	ld.w	r12,r12[0x0]
8000c198:	50 cc       	stdsp	sp[0x30],r12
8000c19a:	58 05       	cp.w	r5,0
8000c19c:	c0 70       	breq	8000c1aa <_vfprintf_r+0x26>
8000c19e:	6a 68       	ld.w	r8,r5[0x18]
8000c1a0:	58 08       	cp.w	r8,0
8000c1a2:	c0 41       	brne	8000c1aa <_vfprintf_r+0x26>
8000c1a4:	0a 9c       	mov	r12,r5
8000c1a6:	f0 1f 00 52 	mcall	8000c2ec <_vfprintf_r+0x168>
8000c1aa:	4d 28       	lddpc	r8,8000c2f0 <_vfprintf_r+0x16c>
8000c1ac:	10 31       	cp.w	r1,r8
8000c1ae:	c0 31       	brne	8000c1b4 <_vfprintf_r+0x30>
8000c1b0:	6a 01       	ld.w	r1,r5[0x0]
8000c1b2:	c0 a8       	rjmp	8000c1c6 <_vfprintf_r+0x42>
8000c1b4:	4d 08       	lddpc	r8,8000c2f4 <_vfprintf_r+0x170>
8000c1b6:	10 31       	cp.w	r1,r8
8000c1b8:	c0 31       	brne	8000c1be <_vfprintf_r+0x3a>
8000c1ba:	6a 11       	ld.w	r1,r5[0x4]
8000c1bc:	c0 58       	rjmp	8000c1c6 <_vfprintf_r+0x42>
8000c1be:	4c f8       	lddpc	r8,8000c2f8 <_vfprintf_r+0x174>
8000c1c0:	10 31       	cp.w	r1,r8
8000c1c2:	eb f1 00 02 	ld.weq	r1,r5[0x8]
8000c1c6:	82 68       	ld.sh	r8,r1[0xc]
8000c1c8:	ed b8 00 03 	bld	r8,0x3
8000c1cc:	c0 41       	brne	8000c1d4 <_vfprintf_r+0x50>
8000c1ce:	62 48       	ld.w	r8,r1[0x10]
8000c1d0:	58 08       	cp.w	r8,0
8000c1d2:	c0 71       	brne	8000c1e0 <_vfprintf_r+0x5c>
8000c1d4:	02 9b       	mov	r11,r1
8000c1d6:	0a 9c       	mov	r12,r5
8000c1d8:	f0 1f 00 49 	mcall	8000c2fc <_vfprintf_r+0x178>
8000c1dc:	e0 81 0f 99 	brne	8000e10e <_vfprintf_r+0x1f8a>
8000c1e0:	82 68       	ld.sh	r8,r1[0xc]
8000c1e2:	10 99       	mov	r9,r8
8000c1e4:	e2 19 00 1a 	andl	r9,0x1a,COH
8000c1e8:	58 a9       	cp.w	r9,10
8000c1ea:	c3 d1       	brne	8000c264 <_vfprintf_r+0xe0>
8000c1ec:	82 79       	ld.sh	r9,r1[0xe]
8000c1ee:	30 0a       	mov	r10,0
8000c1f0:	f4 09 19 00 	cp.h	r9,r10
8000c1f4:	c3 85       	brlt	8000c264 <_vfprintf_r+0xe0>
8000c1f6:	a1 d8       	cbr	r8,0x1
8000c1f8:	fb 58 05 d0 	st.h	sp[1488],r8
8000c1fc:	62 88       	ld.w	r8,r1[0x20]
8000c1fe:	fb 48 05 e4 	st.w	sp[1508],r8
8000c202:	62 a8       	ld.w	r8,r1[0x28]
8000c204:	fb 48 05 ec 	st.w	sp[1516],r8
8000c208:	fa c8 ff bc 	sub	r8,sp,-68
8000c20c:	fb 48 05 d4 	st.w	sp[1492],r8
8000c210:	fb 48 05 c4 	st.w	sp[1476],r8
8000c214:	e0 68 04 00 	mov	r8,1024
8000c218:	fb 48 05 d8 	st.w	sp[1496],r8
8000c21c:	fb 48 05 cc 	st.w	sp[1484],r8
8000c220:	30 08       	mov	r8,0
8000c222:	fb 59 05 d2 	st.h	sp[1490],r9
8000c226:	0e 9a       	mov	r10,r7
8000c228:	41 09       	lddsp	r9,sp[0x40]
8000c22a:	fa c7 fa 3c 	sub	r7,sp,-1476
8000c22e:	fb 48 05 dc 	st.w	sp[1500],r8
8000c232:	0a 9c       	mov	r12,r5
8000c234:	0e 9b       	mov	r11,r7
8000c236:	f0 1f 00 33 	mcall	8000c300 <_vfprintf_r+0x17c>
8000c23a:	50 bc       	stdsp	sp[0x2c],r12
8000c23c:	c0 95       	brlt	8000c24e <_vfprintf_r+0xca>
8000c23e:	0e 9b       	mov	r11,r7
8000c240:	0a 9c       	mov	r12,r5
8000c242:	f0 1f 00 31 	mcall	8000c304 <_vfprintf_r+0x180>
8000c246:	40 be       	lddsp	lr,sp[0x2c]
8000c248:	f9 be 01 ff 	movne	lr,-1
8000c24c:	50 be       	stdsp	sp[0x2c],lr
8000c24e:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000c252:	ed b8 00 06 	bld	r8,0x6
8000c256:	e0 81 0f 5e 	brne	8000e112 <_vfprintf_r+0x1f8e>
8000c25a:	82 68       	ld.sh	r8,r1[0xc]
8000c25c:	a7 a8       	sbr	r8,0x6
8000c25e:	a2 68       	st.h	r1[0xc],r8
8000c260:	e0 8f 0f 59 	bral	8000e112 <_vfprintf_r+0x1f8e>
8000c264:	30 08       	mov	r8,0
8000c266:	fb 48 06 b4 	st.w	sp[1716],r8
8000c26a:	fb 48 06 90 	st.w	sp[1680],r8
8000c26e:	fb 48 06 8c 	st.w	sp[1676],r8
8000c272:	fb 48 06 b0 	st.w	sp[1712],r8
8000c276:	30 08       	mov	r8,0
8000c278:	30 09       	mov	r9,0
8000c27a:	50 a7       	stdsp	sp[0x28],r7
8000c27c:	50 78       	stdsp	sp[0x1c],r8
8000c27e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000c282:	3f f8       	mov	r8,-1
8000c284:	50 59       	stdsp	sp[0x14],r9
8000c286:	fb 43 06 88 	st.w	sp[1672],r3
8000c28a:	fb 48 05 44 	st.w	sp[1348],r8
8000c28e:	12 9c       	mov	r12,r9
8000c290:	50 69       	stdsp	sp[0x18],r9
8000c292:	50 d9       	stdsp	sp[0x34],r9
8000c294:	50 e9       	stdsp	sp[0x38],r9
8000c296:	50 b9       	stdsp	sp[0x2c],r9
8000c298:	12 97       	mov	r7,r9
8000c29a:	0a 94       	mov	r4,r5
8000c29c:	40 a2       	lddsp	r2,sp[0x28]
8000c29e:	32 5a       	mov	r10,37
8000c2a0:	30 08       	mov	r8,0
8000c2a2:	c0 28       	rjmp	8000c2a6 <_vfprintf_r+0x122>
8000c2a4:	2f f2       	sub	r2,-1
8000c2a6:	05 89       	ld.ub	r9,r2[0x0]
8000c2a8:	f0 09 18 00 	cp.b	r9,r8
8000c2ac:	5f 1b       	srne	r11
8000c2ae:	f4 09 18 00 	cp.b	r9,r10
8000c2b2:	5f 19       	srne	r9
8000c2b4:	f3 eb 00 0b 	and	r11,r9,r11
8000c2b8:	f0 0b 18 00 	cp.b	r11,r8
8000c2bc:	cf 41       	brne	8000c2a4 <_vfprintf_r+0x120>
8000c2be:	40 ab       	lddsp	r11,sp[0x28]
8000c2c0:	e4 0b 01 06 	sub	r6,r2,r11
8000c2c4:	c2 f0       	breq	8000c322 <_vfprintf_r+0x19e>
8000c2c6:	fa f8 06 90 	ld.w	r8,sp[1680]
8000c2ca:	0c 08       	add	r8,r6
8000c2cc:	87 0b       	st.w	r3[0x0],r11
8000c2ce:	fb 48 06 90 	st.w	sp[1680],r8
8000c2d2:	87 16       	st.w	r3[0x4],r6
8000c2d4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000c2d8:	2f f8       	sub	r8,-1
8000c2da:	fb 48 06 8c 	st.w	sp[1676],r8
8000c2de:	58 78       	cp.w	r8,7
8000c2e0:	e0 89 00 14 	brgt	8000c308 <_vfprintf_r+0x184>
8000c2e4:	2f 83       	sub	r3,-8
8000c2e6:	c1 b8       	rjmp	8000c31c <_vfprintf_r+0x198>
8000c2e8:	80 00       	ld.sh	r0,r0[0x0]
8000c2ea:	f7 a8 80 00 	stc0.d	r8[0x2000],cr0
8000c2ee:	f1 98       	*unknown*
8000c2f0:	80 01       	ld.sh	r1,r0[0x0]
8000c2f2:	1a 34       	cp.w	r4,sp
8000c2f4:	80 01       	ld.sh	r1,r0[0x0]
8000c2f6:	1a 54       	eor	r4,sp
8000c2f8:	80 01       	ld.sh	r1,r0[0x0]
8000c2fa:	1a 74       	tst	r4,sp
8000c2fc:	80 00       	ld.sh	r0,r0[0x0]
8000c2fe:	e1 20 80 00 	ld.sb	r0,r0[-32768]
8000c302:	c1 84       	brge	8000c332 <_vfprintf_r+0x1ae>
8000c304:	80 00       	ld.sh	r0,r0[0x0]
8000c306:	ef bc       	*unknown*
8000c308:	fa ca f9 78 	sub	r10,sp,-1672
8000c30c:	02 9b       	mov	r11,r1
8000c30e:	08 9c       	mov	r12,r4
8000c310:	f0 1f 00 71 	mcall	8000c4d4 <_vfprintf_r+0x350>
8000c314:	e0 81 0e f9 	brne	8000e106 <_vfprintf_r+0x1f82>
8000c318:	fa c3 f9 e0 	sub	r3,sp,-1568
8000c31c:	40 ba       	lddsp	r10,sp[0x2c]
8000c31e:	0c 0a       	add	r10,r6
8000c320:	50 ba       	stdsp	sp[0x2c],r10
8000c322:	05 89       	ld.ub	r9,r2[0x0]
8000c324:	30 08       	mov	r8,0
8000c326:	f0 09 18 00 	cp.b	r9,r8
8000c32a:	e0 80 0e dd 	breq	8000e0e4 <_vfprintf_r+0x1f60>
8000c32e:	30 09       	mov	r9,0
8000c330:	fb 68 06 bb 	st.b	sp[1723],r8
8000c334:	0e 96       	mov	r6,r7
8000c336:	e4 c8 ff ff 	sub	r8,r2,-1
8000c33a:	3f fe       	mov	lr,-1
8000c33c:	50 93       	stdsp	sp[0x24],r3
8000c33e:	50 41       	stdsp	sp[0x10],r1
8000c340:	0e 93       	mov	r3,r7
8000c342:	04 91       	mov	r1,r2
8000c344:	50 89       	stdsp	sp[0x20],r9
8000c346:	50 a8       	stdsp	sp[0x28],r8
8000c348:	50 2e       	stdsp	sp[0x8],lr
8000c34a:	50 39       	stdsp	sp[0xc],r9
8000c34c:	12 95       	mov	r5,r9
8000c34e:	12 90       	mov	r0,r9
8000c350:	10 97       	mov	r7,r8
8000c352:	08 92       	mov	r2,r4
8000c354:	c0 78       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c356:	3f fc       	mov	r12,-1
8000c358:	08 97       	mov	r7,r4
8000c35a:	50 2c       	stdsp	sp[0x8],r12
8000c35c:	c0 38       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c35e:	30 0b       	mov	r11,0
8000c360:	50 3b       	stdsp	sp[0xc],r11
8000c362:	0f 38       	ld.ub	r8,r7++
8000c364:	c0 28       	rjmp	8000c368 <_vfprintf_r+0x1e4>
8000c366:	12 90       	mov	r0,r9
8000c368:	f0 c9 00 20 	sub	r9,r8,32
8000c36c:	e0 49 00 58 	cp.w	r9,88
8000c370:	e0 8b 0a 4d 	brhi	8000d80a <_vfprintf_r+0x1686>
8000c374:	4d 9a       	lddpc	r10,8000c4d8 <_vfprintf_r+0x354>
8000c376:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
8000c37a:	50 a7       	stdsp	sp[0x28],r7
8000c37c:	50 80       	stdsp	sp[0x20],r0
8000c37e:	0c 97       	mov	r7,r6
8000c380:	04 94       	mov	r4,r2
8000c382:	06 96       	mov	r6,r3
8000c384:	02 92       	mov	r2,r1
8000c386:	4d 69       	lddpc	r9,8000c4dc <_vfprintf_r+0x358>
8000c388:	40 93       	lddsp	r3,sp[0x24]
8000c38a:	10 90       	mov	r0,r8
8000c38c:	40 41       	lddsp	r1,sp[0x10]
8000c38e:	50 d9       	stdsp	sp[0x34],r9
8000c390:	e0 8f 08 aa 	bral	8000d4e4 <_vfprintf_r+0x1360>
8000c394:	30 08       	mov	r8,0
8000c396:	fb 39 06 bb 	ld.ub	r9,sp[1723]
8000c39a:	f0 09 18 00 	cp.b	r9,r8
8000c39e:	ce 21       	brne	8000c362 <_vfprintf_r+0x1de>
8000c3a0:	32 08       	mov	r8,32
8000c3a2:	c6 e8       	rjmp	8000c47e <_vfprintf_r+0x2fa>
8000c3a4:	a1 a5       	sbr	r5,0x0
8000c3a6:	cd eb       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c3a8:	0f 89       	ld.ub	r9,r7[0x0]
8000c3aa:	f2 c8 00 30 	sub	r8,r9,48
8000c3ae:	58 98       	cp.w	r8,9
8000c3b0:	e0 8b 00 1d 	brhi	8000c3ea <_vfprintf_r+0x266>
8000c3b4:	ee c8 ff ff 	sub	r8,r7,-1
8000c3b8:	30 0b       	mov	r11,0
8000c3ba:	23 09       	sub	r9,48
8000c3bc:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000c3c0:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
8000c3c4:	11 39       	ld.ub	r9,r8++
8000c3c6:	f2 ca 00 30 	sub	r10,r9,48
8000c3ca:	58 9a       	cp.w	r10,9
8000c3cc:	fe 98 ff f7 	brls	8000c3ba <_vfprintf_r+0x236>
8000c3d0:	e0 49 00 24 	cp.w	r9,36
8000c3d4:	cc 51       	brne	8000c35e <_vfprintf_r+0x1da>
8000c3d6:	e0 4b 00 20 	cp.w	r11,32
8000c3da:	e0 89 0e 95 	brgt	8000e104 <_vfprintf_r+0x1f80>
8000c3de:	20 1b       	sub	r11,1
8000c3e0:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000c3e4:	12 3b       	cp.w	r11,r9
8000c3e6:	c0 95       	brlt	8000c3f8 <_vfprintf_r+0x274>
8000c3e8:	c1 08       	rjmp	8000c408 <_vfprintf_r+0x284>
8000c3ea:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000c3ee:	ec ca ff ff 	sub	r10,r6,-1
8000c3f2:	12 36       	cp.w	r6,r9
8000c3f4:	c1 f5       	brlt	8000c432 <_vfprintf_r+0x2ae>
8000c3f6:	c2 68       	rjmp	8000c442 <_vfprintf_r+0x2be>
8000c3f8:	fa ce f9 44 	sub	lr,sp,-1724
8000c3fc:	10 97       	mov	r7,r8
8000c3fe:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
8000c402:	f6 f0 fd 88 	ld.w	r0,r11[-632]
8000c406:	c3 58       	rjmp	8000c470 <_vfprintf_r+0x2ec>
8000c408:	10 97       	mov	r7,r8
8000c40a:	fa c8 f9 50 	sub	r8,sp,-1712
8000c40e:	1a d8       	st.w	--sp,r8
8000c410:	fa c8 fa b8 	sub	r8,sp,-1352
8000c414:	1a d8       	st.w	--sp,r8
8000c416:	fa c8 fb b4 	sub	r8,sp,-1100
8000c41a:	02 9a       	mov	r10,r1
8000c41c:	1a d8       	st.w	--sp,r8
8000c41e:	04 9c       	mov	r12,r2
8000c420:	fa c8 f9 40 	sub	r8,sp,-1728
8000c424:	fa c9 ff b4 	sub	r9,sp,-76
8000c428:	f0 1f 00 2e 	mcall	8000c4e0 <_vfprintf_r+0x35c>
8000c42c:	2f dd       	sub	sp,-12
8000c42e:	78 00       	ld.w	r0,r12[0x0]
8000c430:	c2 08       	rjmp	8000c470 <_vfprintf_r+0x2ec>
8000c432:	fa cc f9 44 	sub	r12,sp,-1724
8000c436:	14 96       	mov	r6,r10
8000c438:	f8 03 00 38 	add	r8,r12,r3<<0x3
8000c43c:	f0 f0 fd 88 	ld.w	r0,r8[-632]
8000c440:	c1 88       	rjmp	8000c470 <_vfprintf_r+0x2ec>
8000c442:	41 08       	lddsp	r8,sp[0x40]
8000c444:	59 f9       	cp.w	r9,31
8000c446:	e0 89 00 11 	brgt	8000c468 <_vfprintf_r+0x2e4>
8000c44a:	f0 cb ff fc 	sub	r11,r8,-4
8000c44e:	51 0b       	stdsp	sp[0x40],r11
8000c450:	70 00       	ld.w	r0,r8[0x0]
8000c452:	fa cb f9 44 	sub	r11,sp,-1724
8000c456:	f6 09 00 38 	add	r8,r11,r9<<0x3
8000c45a:	f1 40 fd 88 	st.w	r8[-632],r0
8000c45e:	2f f9       	sub	r9,-1
8000c460:	14 96       	mov	r6,r10
8000c462:	fb 49 06 b4 	st.w	sp[1716],r9
8000c466:	c0 58       	rjmp	8000c470 <_vfprintf_r+0x2ec>
8000c468:	70 00       	ld.w	r0,r8[0x0]
8000c46a:	14 96       	mov	r6,r10
8000c46c:	2f c8       	sub	r8,-4
8000c46e:	51 08       	stdsp	sp[0x40],r8
8000c470:	58 00       	cp.w	r0,0
8000c472:	fe 94 ff 78 	brge	8000c362 <_vfprintf_r+0x1de>
8000c476:	5c 30       	neg	r0
8000c478:	a3 a5       	sbr	r5,0x2
8000c47a:	c7 4b       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c47c:	32 b8       	mov	r8,43
8000c47e:	fb 68 06 bb 	st.b	sp[1723],r8
8000c482:	c7 0b       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c484:	0f 38       	ld.ub	r8,r7++
8000c486:	e0 48 00 2a 	cp.w	r8,42
8000c48a:	c0 30       	breq	8000c490 <_vfprintf_r+0x30c>
8000c48c:	30 09       	mov	r9,0
8000c48e:	c8 08       	rjmp	8000c58e <_vfprintf_r+0x40a>
8000c490:	0f 88       	ld.ub	r8,r7[0x0]
8000c492:	f0 c9 00 30 	sub	r9,r8,48
8000c496:	58 99       	cp.w	r9,9
8000c498:	e0 8b 00 26 	brhi	8000c4e4 <_vfprintf_r+0x360>
8000c49c:	ee c4 ff ff 	sub	r4,r7,-1
8000c4a0:	30 0b       	mov	r11,0
8000c4a2:	23 08       	sub	r8,48
8000c4a4:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000c4a8:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
8000c4ac:	09 38       	ld.ub	r8,r4++
8000c4ae:	f0 c9 00 30 	sub	r9,r8,48
8000c4b2:	58 99       	cp.w	r9,9
8000c4b4:	fe 98 ff f7 	brls	8000c4a2 <_vfprintf_r+0x31e>
8000c4b8:	e0 48 00 24 	cp.w	r8,36
8000c4bc:	fe 91 ff 51 	brne	8000c35e <_vfprintf_r+0x1da>
8000c4c0:	e0 4b 00 20 	cp.w	r11,32
8000c4c4:	e0 89 0e 20 	brgt	8000e104 <_vfprintf_r+0x1f80>
8000c4c8:	20 1b       	sub	r11,1
8000c4ca:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c4ce:	10 3b       	cp.w	r11,r8
8000c4d0:	c1 15       	brlt	8000c4f2 <_vfprintf_r+0x36e>
8000c4d2:	c1 88       	rjmp	8000c502 <_vfprintf_r+0x37e>
8000c4d4:	80 00       	ld.sh	r0,r0[0x0]
8000c4d6:	c1 64       	brge	8000c502 <_vfprintf_r+0x37e>
8000c4d8:	80 01       	ld.sh	r1,r0[0x0]
8000c4da:	16 8c       	andn	r12,r11
8000c4dc:	80 01       	ld.sh	r1,r0[0x0]
8000c4de:	18 c8       	st.b	r12++,r8
8000c4e0:	80 00       	ld.sh	r0,r0[0x0]
8000c4e2:	be 40       	st.h	pc[0x8],r0
8000c4e4:	fa fa 06 b4 	ld.w	r10,sp[1716]
8000c4e8:	ec c9 ff ff 	sub	r9,r6,-1
8000c4ec:	14 36       	cp.w	r6,r10
8000c4ee:	c1 f5       	brlt	8000c52c <_vfprintf_r+0x3a8>
8000c4f0:	c2 88       	rjmp	8000c540 <_vfprintf_r+0x3bc>
8000c4f2:	fa ca f9 44 	sub	r10,sp,-1724
8000c4f6:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000c4fa:	f6 fb fd 88 	ld.w	r11,r11[-632]
8000c4fe:	50 2b       	stdsp	sp[0x8],r11
8000c500:	c3 c8       	rjmp	8000c578 <_vfprintf_r+0x3f4>
8000c502:	fa c8 f9 50 	sub	r8,sp,-1712
8000c506:	1a d8       	st.w	--sp,r8
8000c508:	fa c8 fa b8 	sub	r8,sp,-1352
8000c50c:	1a d8       	st.w	--sp,r8
8000c50e:	fa c8 fb b4 	sub	r8,sp,-1100
8000c512:	02 9a       	mov	r10,r1
8000c514:	1a d8       	st.w	--sp,r8
8000c516:	04 9c       	mov	r12,r2
8000c518:	fa c8 f9 40 	sub	r8,sp,-1728
8000c51c:	fa c9 ff b4 	sub	r9,sp,-76
8000c520:	f0 1f 01 9e 	mcall	8000cb98 <_vfprintf_r+0xa14>
8000c524:	2f dd       	sub	sp,-12
8000c526:	78 0c       	ld.w	r12,r12[0x0]
8000c528:	50 2c       	stdsp	sp[0x8],r12
8000c52a:	c2 78       	rjmp	8000c578 <_vfprintf_r+0x3f4>
8000c52c:	12 96       	mov	r6,r9
8000c52e:	0e 94       	mov	r4,r7
8000c530:	fa c9 f9 44 	sub	r9,sp,-1724
8000c534:	f2 03 00 38 	add	r8,r9,r3<<0x3
8000c538:	f0 f8 fd 88 	ld.w	r8,r8[-632]
8000c53c:	50 28       	stdsp	sp[0x8],r8
8000c53e:	c1 d8       	rjmp	8000c578 <_vfprintf_r+0x3f4>
8000c540:	41 08       	lddsp	r8,sp[0x40]
8000c542:	59 fa       	cp.w	r10,31
8000c544:	e0 89 00 14 	brgt	8000c56c <_vfprintf_r+0x3e8>
8000c548:	f0 cb ff fc 	sub	r11,r8,-4
8000c54c:	70 08       	ld.w	r8,r8[0x0]
8000c54e:	51 0b       	stdsp	sp[0x40],r11
8000c550:	50 28       	stdsp	sp[0x8],r8
8000c552:	fa c6 f9 44 	sub	r6,sp,-1724
8000c556:	40 2e       	lddsp	lr,sp[0x8]
8000c558:	ec 0a 00 38 	add	r8,r6,r10<<0x3
8000c55c:	f1 4e fd 88 	st.w	r8[-632],lr
8000c560:	2f fa       	sub	r10,-1
8000c562:	0e 94       	mov	r4,r7
8000c564:	fb 4a 06 b4 	st.w	sp[1716],r10
8000c568:	12 96       	mov	r6,r9
8000c56a:	c0 78       	rjmp	8000c578 <_vfprintf_r+0x3f4>
8000c56c:	70 0c       	ld.w	r12,r8[0x0]
8000c56e:	0e 94       	mov	r4,r7
8000c570:	2f c8       	sub	r8,-4
8000c572:	50 2c       	stdsp	sp[0x8],r12
8000c574:	12 96       	mov	r6,r9
8000c576:	51 08       	stdsp	sp[0x40],r8
8000c578:	40 2b       	lddsp	r11,sp[0x8]
8000c57a:	58 0b       	cp.w	r11,0
8000c57c:	fe 95 fe ed 	brlt	8000c356 <_vfprintf_r+0x1d2>
8000c580:	08 97       	mov	r7,r4
8000c582:	cf 0a       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c584:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000c588:	0f 38       	ld.ub	r8,r7++
8000c58a:	f4 09 00 19 	add	r9,r10,r9<<0x1
8000c58e:	f0 ca 00 30 	sub	r10,r8,48
8000c592:	58 9a       	cp.w	r10,9
8000c594:	fe 98 ff f8 	brls	8000c584 <_vfprintf_r+0x400>
8000c598:	3f fa       	mov	r10,-1
8000c59a:	f2 0a 0c 49 	max	r9,r9,r10
8000c59e:	50 29       	stdsp	sp[0x8],r9
8000c5a0:	ce 4a       	rjmp	8000c368 <_vfprintf_r+0x1e4>
8000c5a2:	a7 b5       	sbr	r5,0x7
8000c5a4:	cd fa       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c5a6:	30 09       	mov	r9,0
8000c5a8:	23 08       	sub	r8,48
8000c5aa:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000c5ae:	f0 09 00 19 	add	r9,r8,r9<<0x1
8000c5b2:	0f 38       	ld.ub	r8,r7++
8000c5b4:	f0 ca 00 30 	sub	r10,r8,48
8000c5b8:	58 9a       	cp.w	r10,9
8000c5ba:	fe 98 ff f7 	brls	8000c5a8 <_vfprintf_r+0x424>
8000c5be:	e0 48 00 24 	cp.w	r8,36
8000c5c2:	fe 91 fe d2 	brne	8000c366 <_vfprintf_r+0x1e2>
8000c5c6:	e0 49 00 20 	cp.w	r9,32
8000c5ca:	e0 89 0d 9d 	brgt	8000e104 <_vfprintf_r+0x1f80>
8000c5ce:	f2 c3 00 01 	sub	r3,r9,1
8000c5d2:	30 19       	mov	r9,1
8000c5d4:	50 39       	stdsp	sp[0xc],r9
8000c5d6:	cc 6a       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c5d8:	a3 b5       	sbr	r5,0x3
8000c5da:	cc 4a       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c5dc:	a7 a5       	sbr	r5,0x6
8000c5de:	cc 2a       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c5e0:	0a 98       	mov	r8,r5
8000c5e2:	a5 b5       	sbr	r5,0x5
8000c5e4:	a5 a8       	sbr	r8,0x4
8000c5e6:	0f 89       	ld.ub	r9,r7[0x0]
8000c5e8:	36 ce       	mov	lr,108
8000c5ea:	fc 09 18 00 	cp.b	r9,lr
8000c5ee:	f7 b7 00 ff 	subeq	r7,-1
8000c5f2:	f0 05 17 10 	movne	r5,r8
8000c5f6:	cb 6a       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c5f8:	a5 b5       	sbr	r5,0x5
8000c5fa:	cb 4a       	rjmp	8000c362 <_vfprintf_r+0x1de>
8000c5fc:	50 a7       	stdsp	sp[0x28],r7
8000c5fe:	50 80       	stdsp	sp[0x20],r0
8000c600:	0c 97       	mov	r7,r6
8000c602:	10 90       	mov	r0,r8
8000c604:	06 96       	mov	r6,r3
8000c606:	04 94       	mov	r4,r2
8000c608:	40 93       	lddsp	r3,sp[0x24]
8000c60a:	02 92       	mov	r2,r1
8000c60c:	0e 99       	mov	r9,r7
8000c60e:	40 41       	lddsp	r1,sp[0x10]
8000c610:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c614:	40 3c       	lddsp	r12,sp[0xc]
8000c616:	58 0c       	cp.w	r12,0
8000c618:	c1 d0       	breq	8000c652 <_vfprintf_r+0x4ce>
8000c61a:	10 36       	cp.w	r6,r8
8000c61c:	c0 64       	brge	8000c628 <_vfprintf_r+0x4a4>
8000c61e:	fa cb f9 44 	sub	r11,sp,-1724
8000c622:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c626:	c1 d8       	rjmp	8000c660 <_vfprintf_r+0x4dc>
8000c628:	fa c8 f9 50 	sub	r8,sp,-1712
8000c62c:	1a d8       	st.w	--sp,r8
8000c62e:	fa c8 fa b8 	sub	r8,sp,-1352
8000c632:	1a d8       	st.w	--sp,r8
8000c634:	fa c8 fb b4 	sub	r8,sp,-1100
8000c638:	1a d8       	st.w	--sp,r8
8000c63a:	fa c8 f9 40 	sub	r8,sp,-1728
8000c63e:	fa c9 ff b4 	sub	r9,sp,-76
8000c642:	04 9a       	mov	r10,r2
8000c644:	0c 9b       	mov	r11,r6
8000c646:	08 9c       	mov	r12,r4
8000c648:	f0 1f 01 54 	mcall	8000cb98 <_vfprintf_r+0xa14>
8000c64c:	2f dd       	sub	sp,-12
8000c64e:	19 b8       	ld.ub	r8,r12[0x3]
8000c650:	c2 28       	rjmp	8000c694 <_vfprintf_r+0x510>
8000c652:	2f f7       	sub	r7,-1
8000c654:	10 39       	cp.w	r9,r8
8000c656:	c0 84       	brge	8000c666 <_vfprintf_r+0x4e2>
8000c658:	fa ca f9 44 	sub	r10,sp,-1724
8000c65c:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000c660:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
8000c664:	c1 88       	rjmp	8000c694 <_vfprintf_r+0x510>
8000c666:	41 09       	lddsp	r9,sp[0x40]
8000c668:	59 f8       	cp.w	r8,31
8000c66a:	e0 89 00 12 	brgt	8000c68e <_vfprintf_r+0x50a>
8000c66e:	f2 ca ff fc 	sub	r10,r9,-4
8000c672:	51 0a       	stdsp	sp[0x40],r10
8000c674:	72 09       	ld.w	r9,r9[0x0]
8000c676:	fa c6 f9 44 	sub	r6,sp,-1724
8000c67a:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000c67e:	2f f8       	sub	r8,-1
8000c680:	f5 49 fd 88 	st.w	r10[-632],r9
8000c684:	fb 48 06 b4 	st.w	sp[1716],r8
8000c688:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
8000c68c:	c0 48       	rjmp	8000c694 <_vfprintf_r+0x510>
8000c68e:	13 b8       	ld.ub	r8,r9[0x3]
8000c690:	2f c9       	sub	r9,-4
8000c692:	51 09       	stdsp	sp[0x40],r9
8000c694:	fb 68 06 60 	st.b	sp[1632],r8
8000c698:	30 0e       	mov	lr,0
8000c69a:	30 08       	mov	r8,0
8000c69c:	30 12       	mov	r2,1
8000c69e:	fb 68 06 bb 	st.b	sp[1723],r8
8000c6a2:	50 2e       	stdsp	sp[0x8],lr
8000c6a4:	e0 8f 08 c5 	bral	8000d82e <_vfprintf_r+0x16aa>
8000c6a8:	50 a7       	stdsp	sp[0x28],r7
8000c6aa:	50 80       	stdsp	sp[0x20],r0
8000c6ac:	0c 97       	mov	r7,r6
8000c6ae:	04 94       	mov	r4,r2
8000c6b0:	06 96       	mov	r6,r3
8000c6b2:	02 92       	mov	r2,r1
8000c6b4:	40 93       	lddsp	r3,sp[0x24]
8000c6b6:	10 90       	mov	r0,r8
8000c6b8:	40 41       	lddsp	r1,sp[0x10]
8000c6ba:	a5 a5       	sbr	r5,0x4
8000c6bc:	c0 a8       	rjmp	8000c6d0 <_vfprintf_r+0x54c>
8000c6be:	50 a7       	stdsp	sp[0x28],r7
8000c6c0:	50 80       	stdsp	sp[0x20],r0
8000c6c2:	0c 97       	mov	r7,r6
8000c6c4:	04 94       	mov	r4,r2
8000c6c6:	06 96       	mov	r6,r3
8000c6c8:	02 92       	mov	r2,r1
8000c6ca:	40 93       	lddsp	r3,sp[0x24]
8000c6cc:	10 90       	mov	r0,r8
8000c6ce:	40 41       	lddsp	r1,sp[0x10]
8000c6d0:	ed b5 00 05 	bld	r5,0x5
8000c6d4:	c5 11       	brne	8000c776 <_vfprintf_r+0x5f2>
8000c6d6:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c6da:	40 3c       	lddsp	r12,sp[0xc]
8000c6dc:	58 0c       	cp.w	r12,0
8000c6de:	c1 e0       	breq	8000c71a <_vfprintf_r+0x596>
8000c6e0:	10 36       	cp.w	r6,r8
8000c6e2:	c0 64       	brge	8000c6ee <_vfprintf_r+0x56a>
8000c6e4:	fa cb f9 44 	sub	r11,sp,-1724
8000c6e8:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c6ec:	c2 08       	rjmp	8000c72c <_vfprintf_r+0x5a8>
8000c6ee:	fa c8 f9 50 	sub	r8,sp,-1712
8000c6f2:	1a d8       	st.w	--sp,r8
8000c6f4:	fa c8 fa b8 	sub	r8,sp,-1352
8000c6f8:	0c 9b       	mov	r11,r6
8000c6fa:	1a d8       	st.w	--sp,r8
8000c6fc:	fa c8 fb b4 	sub	r8,sp,-1100
8000c700:	1a d8       	st.w	--sp,r8
8000c702:	fa c9 ff b4 	sub	r9,sp,-76
8000c706:	fa c8 f9 40 	sub	r8,sp,-1728
8000c70a:	04 9a       	mov	r10,r2
8000c70c:	08 9c       	mov	r12,r4
8000c70e:	f0 1f 01 23 	mcall	8000cb98 <_vfprintf_r+0xa14>
8000c712:	2f dd       	sub	sp,-12
8000c714:	78 1b       	ld.w	r11,r12[0x4]
8000c716:	78 09       	ld.w	r9,r12[0x0]
8000c718:	c2 b8       	rjmp	8000c76e <_vfprintf_r+0x5ea>
8000c71a:	ee ca ff ff 	sub	r10,r7,-1
8000c71e:	10 37       	cp.w	r7,r8
8000c720:	c0 b4       	brge	8000c736 <_vfprintf_r+0x5b2>
8000c722:	fa c9 f9 44 	sub	r9,sp,-1724
8000c726:	14 97       	mov	r7,r10
8000c728:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c72c:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000c730:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000c734:	c1 d8       	rjmp	8000c76e <_vfprintf_r+0x5ea>
8000c736:	41 09       	lddsp	r9,sp[0x40]
8000c738:	59 f8       	cp.w	r8,31
8000c73a:	e0 89 00 14 	brgt	8000c762 <_vfprintf_r+0x5de>
8000c73e:	f2 cb ff f8 	sub	r11,r9,-8
8000c742:	51 0b       	stdsp	sp[0x40],r11
8000c744:	fa c6 f9 44 	sub	r6,sp,-1724
8000c748:	72 1b       	ld.w	r11,r9[0x4]
8000c74a:	ec 08 00 3c 	add	r12,r6,r8<<0x3
8000c74e:	72 09       	ld.w	r9,r9[0x0]
8000c750:	f9 4b fd 8c 	st.w	r12[-628],r11
8000c754:	f9 49 fd 88 	st.w	r12[-632],r9
8000c758:	2f f8       	sub	r8,-1
8000c75a:	14 97       	mov	r7,r10
8000c75c:	fb 48 06 b4 	st.w	sp[1716],r8
8000c760:	c0 78       	rjmp	8000c76e <_vfprintf_r+0x5ea>
8000c762:	f2 c8 ff f8 	sub	r8,r9,-8
8000c766:	72 1b       	ld.w	r11,r9[0x4]
8000c768:	14 97       	mov	r7,r10
8000c76a:	51 08       	stdsp	sp[0x40],r8
8000c76c:	72 09       	ld.w	r9,r9[0x0]
8000c76e:	16 98       	mov	r8,r11
8000c770:	fa e9 00 00 	st.d	sp[0],r8
8000c774:	ca e8       	rjmp	8000c8d0 <_vfprintf_r+0x74c>
8000c776:	ed b5 00 04 	bld	r5,0x4
8000c77a:	c1 71       	brne	8000c7a8 <_vfprintf_r+0x624>
8000c77c:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c780:	40 3e       	lddsp	lr,sp[0xc]
8000c782:	58 0e       	cp.w	lr,0
8000c784:	c0 80       	breq	8000c794 <_vfprintf_r+0x610>
8000c786:	10 36       	cp.w	r6,r8
8000c788:	c6 94       	brge	8000c85a <_vfprintf_r+0x6d6>
8000c78a:	fa cc f9 44 	sub	r12,sp,-1724
8000c78e:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000c792:	c8 28       	rjmp	8000c896 <_vfprintf_r+0x712>
8000c794:	ee ca ff ff 	sub	r10,r7,-1
8000c798:	10 37       	cp.w	r7,r8
8000c79a:	e0 84 00 81 	brge	8000c89c <_vfprintf_r+0x718>
8000c79e:	fa cb f9 44 	sub	r11,sp,-1724
8000c7a2:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c7a6:	c7 78       	rjmp	8000c894 <_vfprintf_r+0x710>
8000c7a8:	ed b5 00 06 	bld	r5,0x6
8000c7ac:	c4 b1       	brne	8000c842 <_vfprintf_r+0x6be>
8000c7ae:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c7b2:	40 3c       	lddsp	r12,sp[0xc]
8000c7b4:	58 0c       	cp.w	r12,0
8000c7b6:	c1 d0       	breq	8000c7f0 <_vfprintf_r+0x66c>
8000c7b8:	10 36       	cp.w	r6,r8
8000c7ba:	c0 64       	brge	8000c7c6 <_vfprintf_r+0x642>
8000c7bc:	fa cb f9 44 	sub	r11,sp,-1724
8000c7c0:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c7c4:	c1 f8       	rjmp	8000c802 <_vfprintf_r+0x67e>
8000c7c6:	fa c8 f9 50 	sub	r8,sp,-1712
8000c7ca:	1a d8       	st.w	--sp,r8
8000c7cc:	fa c8 fa b8 	sub	r8,sp,-1352
8000c7d0:	1a d8       	st.w	--sp,r8
8000c7d2:	fa c8 fb b4 	sub	r8,sp,-1100
8000c7d6:	1a d8       	st.w	--sp,r8
8000c7d8:	fa c8 f9 40 	sub	r8,sp,-1728
8000c7dc:	fa c9 ff b4 	sub	r9,sp,-76
8000c7e0:	04 9a       	mov	r10,r2
8000c7e2:	0c 9b       	mov	r11,r6
8000c7e4:	08 9c       	mov	r12,r4
8000c7e6:	f0 1f 00 ed 	mcall	8000cb98 <_vfprintf_r+0xa14>
8000c7ea:	2f dd       	sub	sp,-12
8000c7ec:	98 18       	ld.sh	r8,r12[0x2]
8000c7ee:	c2 68       	rjmp	8000c83a <_vfprintf_r+0x6b6>
8000c7f0:	ee ca ff ff 	sub	r10,r7,-1
8000c7f4:	10 37       	cp.w	r7,r8
8000c7f6:	c0 94       	brge	8000c808 <_vfprintf_r+0x684>
8000c7f8:	fa c9 f9 44 	sub	r9,sp,-1724
8000c7fc:	14 97       	mov	r7,r10
8000c7fe:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c802:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000c806:	c1 a8       	rjmp	8000c83a <_vfprintf_r+0x6b6>
8000c808:	41 09       	lddsp	r9,sp[0x40]
8000c80a:	59 f8       	cp.w	r8,31
8000c80c:	e0 89 00 13 	brgt	8000c832 <_vfprintf_r+0x6ae>
8000c810:	f2 cb ff fc 	sub	r11,r9,-4
8000c814:	51 0b       	stdsp	sp[0x40],r11
8000c816:	72 09       	ld.w	r9,r9[0x0]
8000c818:	fa c6 f9 44 	sub	r6,sp,-1724
8000c81c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000c820:	2f f8       	sub	r8,-1
8000c822:	f7 49 fd 88 	st.w	r11[-632],r9
8000c826:	fb 48 06 b4 	st.w	sp[1716],r8
8000c82a:	14 97       	mov	r7,r10
8000c82c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000c830:	c0 58       	rjmp	8000c83a <_vfprintf_r+0x6b6>
8000c832:	92 18       	ld.sh	r8,r9[0x2]
8000c834:	14 97       	mov	r7,r10
8000c836:	2f c9       	sub	r9,-4
8000c838:	51 09       	stdsp	sp[0x40],r9
8000c83a:	50 18       	stdsp	sp[0x4],r8
8000c83c:	bf 58       	asr	r8,0x1f
8000c83e:	50 08       	stdsp	sp[0x0],r8
8000c840:	c4 88       	rjmp	8000c8d0 <_vfprintf_r+0x74c>
8000c842:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c846:	40 3c       	lddsp	r12,sp[0xc]
8000c848:	58 0c       	cp.w	r12,0
8000c84a:	c1 d0       	breq	8000c884 <_vfprintf_r+0x700>
8000c84c:	10 36       	cp.w	r6,r8
8000c84e:	c0 64       	brge	8000c85a <_vfprintf_r+0x6d6>
8000c850:	fa cb f9 44 	sub	r11,sp,-1724
8000c854:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c858:	c1 f8       	rjmp	8000c896 <_vfprintf_r+0x712>
8000c85a:	fa c8 f9 50 	sub	r8,sp,-1712
8000c85e:	1a d8       	st.w	--sp,r8
8000c860:	fa c8 fa b8 	sub	r8,sp,-1352
8000c864:	0c 9b       	mov	r11,r6
8000c866:	1a d8       	st.w	--sp,r8
8000c868:	fa c8 fb b4 	sub	r8,sp,-1100
8000c86c:	04 9a       	mov	r10,r2
8000c86e:	1a d8       	st.w	--sp,r8
8000c870:	08 9c       	mov	r12,r4
8000c872:	fa c8 f9 40 	sub	r8,sp,-1728
8000c876:	fa c9 ff b4 	sub	r9,sp,-76
8000c87a:	f0 1f 00 c8 	mcall	8000cb98 <_vfprintf_r+0xa14>
8000c87e:	2f dd       	sub	sp,-12
8000c880:	78 0b       	ld.w	r11,r12[0x0]
8000c882:	c2 48       	rjmp	8000c8ca <_vfprintf_r+0x746>
8000c884:	ee ca ff ff 	sub	r10,r7,-1
8000c888:	10 37       	cp.w	r7,r8
8000c88a:	c0 94       	brge	8000c89c <_vfprintf_r+0x718>
8000c88c:	fa c9 f9 44 	sub	r9,sp,-1724
8000c890:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c894:	14 97       	mov	r7,r10
8000c896:	ec fb fd 88 	ld.w	r11,r6[-632]
8000c89a:	c1 88       	rjmp	8000c8ca <_vfprintf_r+0x746>
8000c89c:	41 09       	lddsp	r9,sp[0x40]
8000c89e:	59 f8       	cp.w	r8,31
8000c8a0:	e0 89 00 11 	brgt	8000c8c2 <_vfprintf_r+0x73e>
8000c8a4:	f2 cb ff fc 	sub	r11,r9,-4
8000c8a8:	51 0b       	stdsp	sp[0x40],r11
8000c8aa:	fa c6 f9 44 	sub	r6,sp,-1724
8000c8ae:	72 0b       	ld.w	r11,r9[0x0]
8000c8b0:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c8b4:	f3 4b fd 88 	st.w	r9[-632],r11
8000c8b8:	2f f8       	sub	r8,-1
8000c8ba:	14 97       	mov	r7,r10
8000c8bc:	fb 48 06 b4 	st.w	sp[1716],r8
8000c8c0:	c0 58       	rjmp	8000c8ca <_vfprintf_r+0x746>
8000c8c2:	72 0b       	ld.w	r11,r9[0x0]
8000c8c4:	14 97       	mov	r7,r10
8000c8c6:	2f c9       	sub	r9,-4
8000c8c8:	51 09       	stdsp	sp[0x40],r9
8000c8ca:	50 1b       	stdsp	sp[0x4],r11
8000c8cc:	bf 5b       	asr	r11,0x1f
8000c8ce:	50 0b       	stdsp	sp[0x0],r11
8000c8d0:	fa ea 00 00 	ld.d	r10,sp[0]
8000c8d4:	58 0a       	cp.w	r10,0
8000c8d6:	5c 2b       	cpc	r11
8000c8d8:	c0 e4       	brge	8000c8f4 <_vfprintf_r+0x770>
8000c8da:	30 08       	mov	r8,0
8000c8dc:	fa ea 00 00 	ld.d	r10,sp[0]
8000c8e0:	30 09       	mov	r9,0
8000c8e2:	f0 0a 01 0a 	sub	r10,r8,r10
8000c8e6:	f2 0b 01 4b 	sbc	r11,r9,r11
8000c8ea:	32 d8       	mov	r8,45
8000c8ec:	fa eb 00 00 	st.d	sp[0],r10
8000c8f0:	fb 68 06 bb 	st.b	sp[1723],r8
8000c8f4:	30 18       	mov	r8,1
8000c8f6:	e0 8f 07 12 	bral	8000d71a <_vfprintf_r+0x1596>
8000c8fa:	50 a7       	stdsp	sp[0x28],r7
8000c8fc:	50 80       	stdsp	sp[0x20],r0
8000c8fe:	0c 97       	mov	r7,r6
8000c900:	04 94       	mov	r4,r2
8000c902:	06 96       	mov	r6,r3
8000c904:	02 92       	mov	r2,r1
8000c906:	40 93       	lddsp	r3,sp[0x24]
8000c908:	10 90       	mov	r0,r8
8000c90a:	40 41       	lddsp	r1,sp[0x10]
8000c90c:	0e 99       	mov	r9,r7
8000c90e:	ed b5 00 03 	bld	r5,0x3
8000c912:	c4 11       	brne	8000c994 <_vfprintf_r+0x810>
8000c914:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c918:	40 3a       	lddsp	r10,sp[0xc]
8000c91a:	58 0a       	cp.w	r10,0
8000c91c:	c1 90       	breq	8000c94e <_vfprintf_r+0x7ca>
8000c91e:	10 36       	cp.w	r6,r8
8000c920:	c6 45       	brlt	8000c9e8 <_vfprintf_r+0x864>
8000c922:	fa c8 f9 50 	sub	r8,sp,-1712
8000c926:	1a d8       	st.w	--sp,r8
8000c928:	fa c8 fa b8 	sub	r8,sp,-1352
8000c92c:	1a d8       	st.w	--sp,r8
8000c92e:	fa c8 fb b4 	sub	r8,sp,-1100
8000c932:	0c 9b       	mov	r11,r6
8000c934:	1a d8       	st.w	--sp,r8
8000c936:	04 9a       	mov	r10,r2
8000c938:	fa c8 f9 40 	sub	r8,sp,-1728
8000c93c:	fa c9 ff b4 	sub	r9,sp,-76
8000c940:	08 9c       	mov	r12,r4
8000c942:	f0 1f 00 96 	mcall	8000cb98 <_vfprintf_r+0xa14>
8000c946:	2f dd       	sub	sp,-12
8000c948:	78 16       	ld.w	r6,r12[0x4]
8000c94a:	50 76       	stdsp	sp[0x1c],r6
8000c94c:	c4 88       	rjmp	8000c9dc <_vfprintf_r+0x858>
8000c94e:	2f f7       	sub	r7,-1
8000c950:	10 39       	cp.w	r9,r8
8000c952:	c0 c4       	brge	8000c96a <_vfprintf_r+0x7e6>
8000c954:	fa ce f9 44 	sub	lr,sp,-1724
8000c958:	fc 06 00 36 	add	r6,lr,r6<<0x3
8000c95c:	ec fc fd 8c 	ld.w	r12,r6[-628]
8000c960:	50 7c       	stdsp	sp[0x1c],r12
8000c962:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000c966:	50 56       	stdsp	sp[0x14],r6
8000c968:	c6 68       	rjmp	8000ca34 <_vfprintf_r+0x8b0>
8000c96a:	41 09       	lddsp	r9,sp[0x40]
8000c96c:	59 f8       	cp.w	r8,31
8000c96e:	e0 89 00 10 	brgt	8000c98e <_vfprintf_r+0x80a>
8000c972:	f2 ca ff f8 	sub	r10,r9,-8
8000c976:	72 1b       	ld.w	r11,r9[0x4]
8000c978:	51 0a       	stdsp	sp[0x40],r10
8000c97a:	72 09       	ld.w	r9,r9[0x0]
8000c97c:	fa ca f9 44 	sub	r10,sp,-1724
8000c980:	50 7b       	stdsp	sp[0x1c],r11
8000c982:	50 59       	stdsp	sp[0x14],r9
8000c984:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000c988:	40 5b       	lddsp	r11,sp[0x14]
8000c98a:	40 7a       	lddsp	r10,sp[0x1c]
8000c98c:	c4 78       	rjmp	8000ca1a <_vfprintf_r+0x896>
8000c98e:	72 18       	ld.w	r8,r9[0x4]
8000c990:	50 78       	stdsp	sp[0x1c],r8
8000c992:	c4 c8       	rjmp	8000ca2a <_vfprintf_r+0x8a6>
8000c994:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c998:	40 3e       	lddsp	lr,sp[0xc]
8000c99a:	58 0e       	cp.w	lr,0
8000c99c:	c2 30       	breq	8000c9e2 <_vfprintf_r+0x85e>
8000c99e:	10 36       	cp.w	r6,r8
8000c9a0:	c0 94       	brge	8000c9b2 <_vfprintf_r+0x82e>
8000c9a2:	fa cc f9 44 	sub	r12,sp,-1724
8000c9a6:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000c9aa:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000c9ae:	50 7b       	stdsp	sp[0x1c],r11
8000c9b0:	cd 9b       	rjmp	8000c962 <_vfprintf_r+0x7de>
8000c9b2:	fa c8 f9 50 	sub	r8,sp,-1712
8000c9b6:	1a d8       	st.w	--sp,r8
8000c9b8:	fa c8 fa b8 	sub	r8,sp,-1352
8000c9bc:	04 9a       	mov	r10,r2
8000c9be:	1a d8       	st.w	--sp,r8
8000c9c0:	fa c8 fb b4 	sub	r8,sp,-1100
8000c9c4:	0c 9b       	mov	r11,r6
8000c9c6:	1a d8       	st.w	--sp,r8
8000c9c8:	08 9c       	mov	r12,r4
8000c9ca:	fa c8 f9 40 	sub	r8,sp,-1728
8000c9ce:	fa c9 ff b4 	sub	r9,sp,-76
8000c9d2:	f0 1f 00 72 	mcall	8000cb98 <_vfprintf_r+0xa14>
8000c9d6:	2f dd       	sub	sp,-12
8000c9d8:	78 1a       	ld.w	r10,r12[0x4]
8000c9da:	50 7a       	stdsp	sp[0x1c],r10
8000c9dc:	78 0c       	ld.w	r12,r12[0x0]
8000c9de:	50 5c       	stdsp	sp[0x14],r12
8000c9e0:	c2 a8       	rjmp	8000ca34 <_vfprintf_r+0x8b0>
8000c9e2:	2f f7       	sub	r7,-1
8000c9e4:	10 39       	cp.w	r9,r8
8000c9e6:	c0 94       	brge	8000c9f8 <_vfprintf_r+0x874>
8000c9e8:	fa c9 f9 44 	sub	r9,sp,-1724
8000c9ec:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c9f0:	ec f8 fd 8c 	ld.w	r8,r6[-628]
8000c9f4:	50 78       	stdsp	sp[0x1c],r8
8000c9f6:	cb 6b       	rjmp	8000c962 <_vfprintf_r+0x7de>
8000c9f8:	41 09       	lddsp	r9,sp[0x40]
8000c9fa:	59 f8       	cp.w	r8,31
8000c9fc:	e0 89 00 15 	brgt	8000ca26 <_vfprintf_r+0x8a2>
8000ca00:	f2 ca ff f8 	sub	r10,r9,-8
8000ca04:	72 16       	ld.w	r6,r9[0x4]
8000ca06:	72 09       	ld.w	r9,r9[0x0]
8000ca08:	51 0a       	stdsp	sp[0x40],r10
8000ca0a:	50 59       	stdsp	sp[0x14],r9
8000ca0c:	fa ce f9 44 	sub	lr,sp,-1724
8000ca10:	50 76       	stdsp	sp[0x1c],r6
8000ca12:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000ca16:	40 5b       	lddsp	r11,sp[0x14]
8000ca18:	0c 9a       	mov	r10,r6
8000ca1a:	f2 eb fd 88 	st.d	r9[-632],r10
8000ca1e:	2f f8       	sub	r8,-1
8000ca20:	fb 48 06 b4 	st.w	sp[1716],r8
8000ca24:	c0 88       	rjmp	8000ca34 <_vfprintf_r+0x8b0>
8000ca26:	72 1c       	ld.w	r12,r9[0x4]
8000ca28:	50 7c       	stdsp	sp[0x1c],r12
8000ca2a:	f2 c8 ff f8 	sub	r8,r9,-8
8000ca2e:	51 08       	stdsp	sp[0x40],r8
8000ca30:	72 09       	ld.w	r9,r9[0x0]
8000ca32:	50 59       	stdsp	sp[0x14],r9
8000ca34:	40 5b       	lddsp	r11,sp[0x14]
8000ca36:	40 7a       	lddsp	r10,sp[0x1c]
8000ca38:	f0 1f 00 59 	mcall	8000cb9c <_vfprintf_r+0xa18>
8000ca3c:	18 96       	mov	r6,r12
8000ca3e:	c1 50       	breq	8000ca68 <_vfprintf_r+0x8e4>
8000ca40:	30 08       	mov	r8,0
8000ca42:	30 09       	mov	r9,0
8000ca44:	40 5b       	lddsp	r11,sp[0x14]
8000ca46:	40 7a       	lddsp	r10,sp[0x1c]
8000ca48:	f0 1f 00 56 	mcall	8000cba0 <_vfprintf_r+0xa1c>
8000ca4c:	c0 40       	breq	8000ca54 <_vfprintf_r+0x8d0>
8000ca4e:	32 d8       	mov	r8,45
8000ca50:	fb 68 06 bb 	st.b	sp[1723],r8
8000ca54:	4d 48       	lddpc	r8,8000cba4 <_vfprintf_r+0xa20>
8000ca56:	4d 56       	lddpc	r6,8000cba8 <_vfprintf_r+0xa24>
8000ca58:	a7 d5       	cbr	r5,0x7
8000ca5a:	e0 40 00 47 	cp.w	r0,71
8000ca5e:	f0 06 17 a0 	movle	r6,r8
8000ca62:	30 32       	mov	r2,3
8000ca64:	e0 8f 06 e8 	bral	8000d834 <_vfprintf_r+0x16b0>
8000ca68:	40 5b       	lddsp	r11,sp[0x14]
8000ca6a:	40 7a       	lddsp	r10,sp[0x1c]
8000ca6c:	f0 1f 00 50 	mcall	8000cbac <_vfprintf_r+0xa28>
8000ca70:	c0 c0       	breq	8000ca88 <_vfprintf_r+0x904>
8000ca72:	50 26       	stdsp	sp[0x8],r6
8000ca74:	4c f8       	lddpc	r8,8000cbb0 <_vfprintf_r+0xa2c>
8000ca76:	4d 06       	lddpc	r6,8000cbb4 <_vfprintf_r+0xa30>
8000ca78:	a7 d5       	cbr	r5,0x7
8000ca7a:	e0 40 00 47 	cp.w	r0,71
8000ca7e:	f0 06 17 a0 	movle	r6,r8
8000ca82:	30 32       	mov	r2,3
8000ca84:	e0 8f 06 de 	bral	8000d840 <_vfprintf_r+0x16bc>
8000ca88:	40 2a       	lddsp	r10,sp[0x8]
8000ca8a:	5b fa       	cp.w	r10,-1
8000ca8c:	c0 41       	brne	8000ca94 <_vfprintf_r+0x910>
8000ca8e:	30 69       	mov	r9,6
8000ca90:	50 29       	stdsp	sp[0x8],r9
8000ca92:	c1 18       	rjmp	8000cab4 <_vfprintf_r+0x930>
8000ca94:	e0 40 00 47 	cp.w	r0,71
8000ca98:	5f 09       	sreq	r9
8000ca9a:	e0 40 00 67 	cp.w	r0,103
8000ca9e:	5f 08       	sreq	r8
8000caa0:	f3 e8 10 08 	or	r8,r9,r8
8000caa4:	f8 08 18 00 	cp.b	r8,r12
8000caa8:	c0 60       	breq	8000cab4 <_vfprintf_r+0x930>
8000caaa:	40 28       	lddsp	r8,sp[0x8]
8000caac:	58 08       	cp.w	r8,0
8000caae:	f9 b8 00 01 	moveq	r8,1
8000cab2:	50 28       	stdsp	sp[0x8],r8
8000cab4:	40 78       	lddsp	r8,sp[0x1c]
8000cab6:	40 59       	lddsp	r9,sp[0x14]
8000cab8:	fa e9 06 94 	st.d	sp[1684],r8
8000cabc:	a9 a5       	sbr	r5,0x8
8000cabe:	fa f8 06 94 	ld.w	r8,sp[1684]
8000cac2:	58 08       	cp.w	r8,0
8000cac4:	c0 65       	brlt	8000cad0 <_vfprintf_r+0x94c>
8000cac6:	40 5e       	lddsp	lr,sp[0x14]
8000cac8:	30 0c       	mov	r12,0
8000caca:	50 6e       	stdsp	sp[0x18],lr
8000cacc:	50 9c       	stdsp	sp[0x24],r12
8000cace:	c0 78       	rjmp	8000cadc <_vfprintf_r+0x958>
8000cad0:	40 5b       	lddsp	r11,sp[0x14]
8000cad2:	32 da       	mov	r10,45
8000cad4:	ee 1b 80 00 	eorh	r11,0x8000
8000cad8:	50 9a       	stdsp	sp[0x24],r10
8000cada:	50 6b       	stdsp	sp[0x18],r11
8000cadc:	e0 40 00 46 	cp.w	r0,70
8000cae0:	5f 09       	sreq	r9
8000cae2:	e0 40 00 66 	cp.w	r0,102
8000cae6:	5f 08       	sreq	r8
8000cae8:	f3 e8 10 08 	or	r8,r9,r8
8000caec:	50 48       	stdsp	sp[0x10],r8
8000caee:	c0 40       	breq	8000caf6 <_vfprintf_r+0x972>
8000caf0:	40 22       	lddsp	r2,sp[0x8]
8000caf2:	30 39       	mov	r9,3
8000caf4:	c1 08       	rjmp	8000cb14 <_vfprintf_r+0x990>
8000caf6:	e0 40 00 45 	cp.w	r0,69
8000cafa:	5f 09       	sreq	r9
8000cafc:	e0 40 00 65 	cp.w	r0,101
8000cb00:	5f 08       	sreq	r8
8000cb02:	40 22       	lddsp	r2,sp[0x8]
8000cb04:	10 49       	or	r9,r8
8000cb06:	2f f2       	sub	r2,-1
8000cb08:	40 46       	lddsp	r6,sp[0x10]
8000cb0a:	ec 09 18 00 	cp.b	r9,r6
8000cb0e:	fb f2 00 02 	ld.weq	r2,sp[0x8]
8000cb12:	30 29       	mov	r9,2
8000cb14:	fa c8 f9 5c 	sub	r8,sp,-1700
8000cb18:	1a d8       	st.w	--sp,r8
8000cb1a:	fa c8 f9 54 	sub	r8,sp,-1708
8000cb1e:	1a d8       	st.w	--sp,r8
8000cb20:	fa c8 f9 4c 	sub	r8,sp,-1716
8000cb24:	08 9c       	mov	r12,r4
8000cb26:	1a d8       	st.w	--sp,r8
8000cb28:	04 98       	mov	r8,r2
8000cb2a:	40 9b       	lddsp	r11,sp[0x24]
8000cb2c:	40 aa       	lddsp	r10,sp[0x28]
8000cb2e:	f0 1f 00 23 	mcall	8000cbb8 <_vfprintf_r+0xa34>
8000cb32:	e0 40 00 47 	cp.w	r0,71
8000cb36:	5f 19       	srne	r9
8000cb38:	e0 40 00 67 	cp.w	r0,103
8000cb3c:	5f 18       	srne	r8
8000cb3e:	18 96       	mov	r6,r12
8000cb40:	2f dd       	sub	sp,-12
8000cb42:	f3 e8 00 08 	and	r8,r9,r8
8000cb46:	c0 41       	brne	8000cb4e <_vfprintf_r+0x9ca>
8000cb48:	ed b5 00 00 	bld	r5,0x0
8000cb4c:	c4 41       	brne	8000cbd4 <_vfprintf_r+0xa50>
8000cb4e:	ec 02 00 0e 	add	lr,r6,r2
8000cb52:	50 3e       	stdsp	sp[0xc],lr
8000cb54:	40 4c       	lddsp	r12,sp[0x10]
8000cb56:	58 0c       	cp.w	r12,0
8000cb58:	c1 50       	breq	8000cb82 <_vfprintf_r+0x9fe>
8000cb5a:	0d 89       	ld.ub	r9,r6[0x0]
8000cb5c:	33 08       	mov	r8,48
8000cb5e:	f0 09 18 00 	cp.b	r9,r8
8000cb62:	c0 b1       	brne	8000cb78 <_vfprintf_r+0x9f4>
8000cb64:	30 08       	mov	r8,0
8000cb66:	30 09       	mov	r9,0
8000cb68:	40 6b       	lddsp	r11,sp[0x18]
8000cb6a:	40 7a       	lddsp	r10,sp[0x1c]
8000cb6c:	f0 1f 00 14 	mcall	8000cbbc <_vfprintf_r+0xa38>
8000cb70:	fb b2 00 01 	rsubeq	r2,1
8000cb74:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
8000cb78:	40 3b       	lddsp	r11,sp[0xc]
8000cb7a:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000cb7e:	10 0b       	add	r11,r8
8000cb80:	50 3b       	stdsp	sp[0xc],r11
8000cb82:	40 6b       	lddsp	r11,sp[0x18]
8000cb84:	30 08       	mov	r8,0
8000cb86:	30 09       	mov	r9,0
8000cb88:	40 7a       	lddsp	r10,sp[0x1c]
8000cb8a:	f0 1f 00 0d 	mcall	8000cbbc <_vfprintf_r+0xa38>
8000cb8e:	c1 d0       	breq	8000cbc8 <_vfprintf_r+0xa44>
8000cb90:	40 3a       	lddsp	r10,sp[0xc]
8000cb92:	fb 4a 06 a4 	st.w	sp[1700],r10
8000cb96:	c1 98       	rjmp	8000cbc8 <_vfprintf_r+0xa44>
8000cb98:	80 00       	ld.sh	r0,r0[0x0]
8000cb9a:	be 40       	st.h	pc[0x8],r0
8000cb9c:	80 01       	ld.sh	r1,r0[0x0]
8000cb9e:	06 60       	and	r0,r3
8000cba0:	80 01       	ld.sh	r1,r0[0x0]
8000cba2:	0b 68       	ld.uh	r8,--r5
8000cba4:	80 01       	ld.sh	r1,r0[0x0]
8000cba6:	18 dc       	st.w	--r12,r12
8000cba8:	80 01       	ld.sh	r1,r0[0x0]
8000cbaa:	18 e0       	st.h	--r12,r0
8000cbac:	80 01       	ld.sh	r1,r0[0x0]
8000cbae:	06 8a       	andn	r10,r3
8000cbb0:	80 01       	ld.sh	r1,r0[0x0]
8000cbb2:	18 e4       	st.h	--r12,r4
8000cbb4:	80 01       	ld.sh	r1,r0[0x0]
8000cbb6:	18 e8       	st.h	--r12,r8
8000cbb8:	80 00       	ld.sh	r0,r0[0x0]
8000cbba:	e3 2c 80 01 	ld.sb	r12,r1[-32767]
8000cbbe:	0a da       	st.w	--r5,r10
8000cbc0:	10 c9       	st.b	r8++,r9
8000cbc2:	fb 48 06 a4 	st.w	sp[1700],r8
8000cbc6:	c0 28       	rjmp	8000cbca <_vfprintf_r+0xa46>
8000cbc8:	33 09       	mov	r9,48
8000cbca:	fa f8 06 a4 	ld.w	r8,sp[1700]
8000cbce:	40 3e       	lddsp	lr,sp[0xc]
8000cbd0:	1c 38       	cp.w	r8,lr
8000cbd2:	cf 73       	brcs	8000cbc0 <_vfprintf_r+0xa3c>
8000cbd4:	e0 40 00 47 	cp.w	r0,71
8000cbd8:	5f 09       	sreq	r9
8000cbda:	e0 40 00 67 	cp.w	r0,103
8000cbde:	5f 08       	sreq	r8
8000cbe0:	f3 e8 10 08 	or	r8,r9,r8
8000cbe4:	fa f9 06 a4 	ld.w	r9,sp[1700]
8000cbe8:	0c 19       	sub	r9,r6
8000cbea:	50 69       	stdsp	sp[0x18],r9
8000cbec:	58 08       	cp.w	r8,0
8000cbee:	c0 b0       	breq	8000cc04 <_vfprintf_r+0xa80>
8000cbf0:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000cbf4:	5b d8       	cp.w	r8,-3
8000cbf6:	c0 55       	brlt	8000cc00 <_vfprintf_r+0xa7c>
8000cbf8:	40 2c       	lddsp	r12,sp[0x8]
8000cbfa:	18 38       	cp.w	r8,r12
8000cbfc:	e0 8a 00 6a 	brle	8000ccd0 <_vfprintf_r+0xb4c>
8000cc00:	20 20       	sub	r0,2
8000cc02:	c0 58       	rjmp	8000cc0c <_vfprintf_r+0xa88>
8000cc04:	e0 40 00 65 	cp.w	r0,101
8000cc08:	e0 89 00 46 	brgt	8000cc94 <_vfprintf_r+0xb10>
8000cc0c:	fa fb 06 ac 	ld.w	r11,sp[1708]
8000cc10:	fb 60 06 9c 	st.b	sp[1692],r0
8000cc14:	20 1b       	sub	r11,1
8000cc16:	fb 4b 06 ac 	st.w	sp[1708],r11
8000cc1a:	c0 47       	brpl	8000cc22 <_vfprintf_r+0xa9e>
8000cc1c:	5c 3b       	neg	r11
8000cc1e:	32 d8       	mov	r8,45
8000cc20:	c0 28       	rjmp	8000cc24 <_vfprintf_r+0xaa0>
8000cc22:	32 b8       	mov	r8,43
8000cc24:	fb 68 06 9d 	st.b	sp[1693],r8
8000cc28:	58 9b       	cp.w	r11,9
8000cc2a:	e0 8a 00 1d 	brle	8000cc64 <_vfprintf_r+0xae0>
8000cc2e:	fa c9 fa 35 	sub	r9,sp,-1483
8000cc32:	30 aa       	mov	r10,10
8000cc34:	12 98       	mov	r8,r9
8000cc36:	0e 9c       	mov	r12,r7
8000cc38:	0c 92       	mov	r2,r6
8000cc3a:	f6 0a 0c 06 	divs	r6,r11,r10
8000cc3e:	0e 9b       	mov	r11,r7
8000cc40:	2d 0b       	sub	r11,-48
8000cc42:	10 fb       	st.b	--r8,r11
8000cc44:	0c 9b       	mov	r11,r6
8000cc46:	58 96       	cp.w	r6,9
8000cc48:	fe 99 ff f9 	brgt	8000cc3a <_vfprintf_r+0xab6>
8000cc4c:	2d 0b       	sub	r11,-48
8000cc4e:	18 97       	mov	r7,r12
8000cc50:	04 96       	mov	r6,r2
8000cc52:	10 fb       	st.b	--r8,r11
8000cc54:	fa ca f9 62 	sub	r10,sp,-1694
8000cc58:	c0 38       	rjmp	8000cc5e <_vfprintf_r+0xada>
8000cc5a:	11 3b       	ld.ub	r11,r8++
8000cc5c:	14 cb       	st.b	r10++,r11
8000cc5e:	12 38       	cp.w	r8,r9
8000cc60:	cf d3       	brcs	8000cc5a <_vfprintf_r+0xad6>
8000cc62:	c0 98       	rjmp	8000cc74 <_vfprintf_r+0xaf0>
8000cc64:	2d 0b       	sub	r11,-48
8000cc66:	33 08       	mov	r8,48
8000cc68:	fb 6b 06 9f 	st.b	sp[1695],r11
8000cc6c:	fb 68 06 9e 	st.b	sp[1694],r8
8000cc70:	fa ca f9 60 	sub	r10,sp,-1696
8000cc74:	fa c8 f9 64 	sub	r8,sp,-1692
8000cc78:	f4 08 01 08 	sub	r8,r10,r8
8000cc7c:	50 e8       	stdsp	sp[0x38],r8
8000cc7e:	10 92       	mov	r2,r8
8000cc80:	40 6b       	lddsp	r11,sp[0x18]
8000cc82:	16 02       	add	r2,r11
8000cc84:	58 1b       	cp.w	r11,1
8000cc86:	e0 89 00 05 	brgt	8000cc90 <_vfprintf_r+0xb0c>
8000cc8a:	ed b5 00 00 	bld	r5,0x0
8000cc8e:	c3 51       	brne	8000ccf8 <_vfprintf_r+0xb74>
8000cc90:	2f f2       	sub	r2,-1
8000cc92:	c3 38       	rjmp	8000ccf8 <_vfprintf_r+0xb74>
8000cc94:	e0 40 00 66 	cp.w	r0,102
8000cc98:	c1 c1       	brne	8000ccd0 <_vfprintf_r+0xb4c>
8000cc9a:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000cc9e:	58 02       	cp.w	r2,0
8000cca0:	e0 8a 00 0c 	brle	8000ccb8 <_vfprintf_r+0xb34>
8000cca4:	40 2a       	lddsp	r10,sp[0x8]
8000cca6:	58 0a       	cp.w	r10,0
8000cca8:	c0 41       	brne	8000ccb0 <_vfprintf_r+0xb2c>
8000ccaa:	ed b5 00 00 	bld	r5,0x0
8000ccae:	c2 51       	brne	8000ccf8 <_vfprintf_r+0xb74>
8000ccb0:	2f f2       	sub	r2,-1
8000ccb2:	40 29       	lddsp	r9,sp[0x8]
8000ccb4:	12 02       	add	r2,r9
8000ccb6:	c0 b8       	rjmp	8000cccc <_vfprintf_r+0xb48>
8000ccb8:	40 28       	lddsp	r8,sp[0x8]
8000ccba:	58 08       	cp.w	r8,0
8000ccbc:	c0 61       	brne	8000ccc8 <_vfprintf_r+0xb44>
8000ccbe:	ed b5 00 00 	bld	r5,0x0
8000ccc2:	c0 30       	breq	8000ccc8 <_vfprintf_r+0xb44>
8000ccc4:	30 12       	mov	r2,1
8000ccc6:	c1 98       	rjmp	8000ccf8 <_vfprintf_r+0xb74>
8000ccc8:	40 22       	lddsp	r2,sp[0x8]
8000ccca:	2f e2       	sub	r2,-2
8000cccc:	36 60       	mov	r0,102
8000ccce:	c1 58       	rjmp	8000ccf8 <_vfprintf_r+0xb74>
8000ccd0:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000ccd4:	40 6e       	lddsp	lr,sp[0x18]
8000ccd6:	1c 32       	cp.w	r2,lr
8000ccd8:	c0 65       	brlt	8000cce4 <_vfprintf_r+0xb60>
8000ccda:	ed b5 00 00 	bld	r5,0x0
8000ccde:	f7 b2 00 ff 	subeq	r2,-1
8000cce2:	c0 a8       	rjmp	8000ccf6 <_vfprintf_r+0xb72>
8000cce4:	e4 08 11 02 	rsub	r8,r2,2
8000cce8:	40 6c       	lddsp	r12,sp[0x18]
8000ccea:	58 02       	cp.w	r2,0
8000ccec:	f0 02 17 a0 	movle	r2,r8
8000ccf0:	f9 b2 09 01 	movgt	r2,1
8000ccf4:	18 02       	add	r2,r12
8000ccf6:	36 70       	mov	r0,103
8000ccf8:	40 9b       	lddsp	r11,sp[0x24]
8000ccfa:	58 0b       	cp.w	r11,0
8000ccfc:	e0 80 05 9c 	breq	8000d834 <_vfprintf_r+0x16b0>
8000cd00:	32 d8       	mov	r8,45
8000cd02:	fb 68 06 bb 	st.b	sp[1723],r8
8000cd06:	e0 8f 05 9b 	bral	8000d83c <_vfprintf_r+0x16b8>
8000cd0a:	50 a7       	stdsp	sp[0x28],r7
8000cd0c:	04 94       	mov	r4,r2
8000cd0e:	0c 97       	mov	r7,r6
8000cd10:	02 92       	mov	r2,r1
8000cd12:	06 96       	mov	r6,r3
8000cd14:	40 41       	lddsp	r1,sp[0x10]
8000cd16:	40 93       	lddsp	r3,sp[0x24]
8000cd18:	0e 99       	mov	r9,r7
8000cd1a:	ed b5 00 05 	bld	r5,0x5
8000cd1e:	c4 81       	brne	8000cdae <_vfprintf_r+0xc2a>
8000cd20:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cd24:	40 3e       	lddsp	lr,sp[0xc]
8000cd26:	58 0e       	cp.w	lr,0
8000cd28:	c1 d0       	breq	8000cd62 <_vfprintf_r+0xbde>
8000cd2a:	10 36       	cp.w	r6,r8
8000cd2c:	c0 64       	brge	8000cd38 <_vfprintf_r+0xbb4>
8000cd2e:	fa cc f9 44 	sub	r12,sp,-1724
8000cd32:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000cd36:	c1 d8       	rjmp	8000cd70 <_vfprintf_r+0xbec>
8000cd38:	fa c8 f9 50 	sub	r8,sp,-1712
8000cd3c:	1a d8       	st.w	--sp,r8
8000cd3e:	fa c8 fa b8 	sub	r8,sp,-1352
8000cd42:	04 9a       	mov	r10,r2
8000cd44:	1a d8       	st.w	--sp,r8
8000cd46:	fa c8 fb b4 	sub	r8,sp,-1100
8000cd4a:	0c 9b       	mov	r11,r6
8000cd4c:	1a d8       	st.w	--sp,r8
8000cd4e:	08 9c       	mov	r12,r4
8000cd50:	fa c8 f9 40 	sub	r8,sp,-1728
8000cd54:	fa c9 ff b4 	sub	r9,sp,-76
8000cd58:	f0 1f 01 5f 	mcall	8000d2d4 <_vfprintf_r+0x1150>
8000cd5c:	2f dd       	sub	sp,-12
8000cd5e:	78 0a       	ld.w	r10,r12[0x0]
8000cd60:	c2 08       	rjmp	8000cda0 <_vfprintf_r+0xc1c>
8000cd62:	2f f7       	sub	r7,-1
8000cd64:	10 39       	cp.w	r9,r8
8000cd66:	c0 84       	brge	8000cd76 <_vfprintf_r+0xbf2>
8000cd68:	fa cb f9 44 	sub	r11,sp,-1724
8000cd6c:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000cd70:	ec fa fd 88 	ld.w	r10,r6[-632]
8000cd74:	c1 68       	rjmp	8000cda0 <_vfprintf_r+0xc1c>
8000cd76:	41 09       	lddsp	r9,sp[0x40]
8000cd78:	59 f8       	cp.w	r8,31
8000cd7a:	e0 89 00 10 	brgt	8000cd9a <_vfprintf_r+0xc16>
8000cd7e:	f2 ca ff fc 	sub	r10,r9,-4
8000cd82:	51 0a       	stdsp	sp[0x40],r10
8000cd84:	fa c6 f9 44 	sub	r6,sp,-1724
8000cd88:	72 0a       	ld.w	r10,r9[0x0]
8000cd8a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000cd8e:	f3 4a fd 88 	st.w	r9[-632],r10
8000cd92:	2f f8       	sub	r8,-1
8000cd94:	fb 48 06 b4 	st.w	sp[1716],r8
8000cd98:	c0 48       	rjmp	8000cda0 <_vfprintf_r+0xc1c>
8000cd9a:	72 0a       	ld.w	r10,r9[0x0]
8000cd9c:	2f c9       	sub	r9,-4
8000cd9e:	51 09       	stdsp	sp[0x40],r9
8000cda0:	40 be       	lddsp	lr,sp[0x2c]
8000cda2:	1c 98       	mov	r8,lr
8000cda4:	95 1e       	st.w	r10[0x4],lr
8000cda6:	bf 58       	asr	r8,0x1f
8000cda8:	95 08       	st.w	r10[0x0],r8
8000cdaa:	fe 9f fa 79 	bral	8000c29c <_vfprintf_r+0x118>
8000cdae:	ed b5 00 04 	bld	r5,0x4
8000cdb2:	c4 80       	breq	8000ce42 <_vfprintf_r+0xcbe>
8000cdb4:	e2 15 00 40 	andl	r5,0x40,COH
8000cdb8:	c4 50       	breq	8000ce42 <_vfprintf_r+0xcbe>
8000cdba:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cdbe:	40 3c       	lddsp	r12,sp[0xc]
8000cdc0:	58 0c       	cp.w	r12,0
8000cdc2:	c1 d0       	breq	8000cdfc <_vfprintf_r+0xc78>
8000cdc4:	10 36       	cp.w	r6,r8
8000cdc6:	c0 64       	brge	8000cdd2 <_vfprintf_r+0xc4e>
8000cdc8:	fa cb f9 44 	sub	r11,sp,-1724
8000cdcc:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000cdd0:	c1 d8       	rjmp	8000ce0a <_vfprintf_r+0xc86>
8000cdd2:	fa c8 f9 50 	sub	r8,sp,-1712
8000cdd6:	1a d8       	st.w	--sp,r8
8000cdd8:	fa c8 fa b8 	sub	r8,sp,-1352
8000cddc:	04 9a       	mov	r10,r2
8000cdde:	1a d8       	st.w	--sp,r8
8000cde0:	fa c8 fb b4 	sub	r8,sp,-1100
8000cde4:	0c 9b       	mov	r11,r6
8000cde6:	1a d8       	st.w	--sp,r8
8000cde8:	08 9c       	mov	r12,r4
8000cdea:	fa c8 f9 40 	sub	r8,sp,-1728
8000cdee:	fa c9 ff b4 	sub	r9,sp,-76
8000cdf2:	f0 1f 01 39 	mcall	8000d2d4 <_vfprintf_r+0x1150>
8000cdf6:	2f dd       	sub	sp,-12
8000cdf8:	78 0a       	ld.w	r10,r12[0x0]
8000cdfa:	c2 08       	rjmp	8000ce3a <_vfprintf_r+0xcb6>
8000cdfc:	2f f7       	sub	r7,-1
8000cdfe:	10 39       	cp.w	r9,r8
8000ce00:	c0 84       	brge	8000ce10 <_vfprintf_r+0xc8c>
8000ce02:	fa ca f9 44 	sub	r10,sp,-1724
8000ce06:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000ce0a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000ce0e:	c1 68       	rjmp	8000ce3a <_vfprintf_r+0xcb6>
8000ce10:	41 09       	lddsp	r9,sp[0x40]
8000ce12:	59 f8       	cp.w	r8,31
8000ce14:	e0 89 00 10 	brgt	8000ce34 <_vfprintf_r+0xcb0>
8000ce18:	f2 ca ff fc 	sub	r10,r9,-4
8000ce1c:	51 0a       	stdsp	sp[0x40],r10
8000ce1e:	fa c6 f9 44 	sub	r6,sp,-1724
8000ce22:	72 0a       	ld.w	r10,r9[0x0]
8000ce24:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000ce28:	f3 4a fd 88 	st.w	r9[-632],r10
8000ce2c:	2f f8       	sub	r8,-1
8000ce2e:	fb 48 06 b4 	st.w	sp[1716],r8
8000ce32:	c0 48       	rjmp	8000ce3a <_vfprintf_r+0xcb6>
8000ce34:	72 0a       	ld.w	r10,r9[0x0]
8000ce36:	2f c9       	sub	r9,-4
8000ce38:	51 09       	stdsp	sp[0x40],r9
8000ce3a:	40 be       	lddsp	lr,sp[0x2c]
8000ce3c:	b4 0e       	st.h	r10[0x0],lr
8000ce3e:	fe 9f fa 2f 	bral	8000c29c <_vfprintf_r+0x118>
8000ce42:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000ce46:	40 3c       	lddsp	r12,sp[0xc]
8000ce48:	58 0c       	cp.w	r12,0
8000ce4a:	c1 d0       	breq	8000ce84 <_vfprintf_r+0xd00>
8000ce4c:	10 36       	cp.w	r6,r8
8000ce4e:	c0 64       	brge	8000ce5a <_vfprintf_r+0xcd6>
8000ce50:	fa cb f9 44 	sub	r11,sp,-1724
8000ce54:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000ce58:	c1 d8       	rjmp	8000ce92 <_vfprintf_r+0xd0e>
8000ce5a:	fa c8 f9 50 	sub	r8,sp,-1712
8000ce5e:	1a d8       	st.w	--sp,r8
8000ce60:	fa c8 fa b8 	sub	r8,sp,-1352
8000ce64:	04 9a       	mov	r10,r2
8000ce66:	1a d8       	st.w	--sp,r8
8000ce68:	fa c8 fb b4 	sub	r8,sp,-1100
8000ce6c:	0c 9b       	mov	r11,r6
8000ce6e:	1a d8       	st.w	--sp,r8
8000ce70:	08 9c       	mov	r12,r4
8000ce72:	fa c8 f9 40 	sub	r8,sp,-1728
8000ce76:	fa c9 ff b4 	sub	r9,sp,-76
8000ce7a:	f0 1f 01 17 	mcall	8000d2d4 <_vfprintf_r+0x1150>
8000ce7e:	2f dd       	sub	sp,-12
8000ce80:	78 0a       	ld.w	r10,r12[0x0]
8000ce82:	c2 08       	rjmp	8000cec2 <_vfprintf_r+0xd3e>
8000ce84:	2f f7       	sub	r7,-1
8000ce86:	10 39       	cp.w	r9,r8
8000ce88:	c0 84       	brge	8000ce98 <_vfprintf_r+0xd14>
8000ce8a:	fa ca f9 44 	sub	r10,sp,-1724
8000ce8e:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000ce92:	ec fa fd 88 	ld.w	r10,r6[-632]
8000ce96:	c1 68       	rjmp	8000cec2 <_vfprintf_r+0xd3e>
8000ce98:	41 09       	lddsp	r9,sp[0x40]
8000ce9a:	59 f8       	cp.w	r8,31
8000ce9c:	e0 89 00 10 	brgt	8000cebc <_vfprintf_r+0xd38>
8000cea0:	f2 ca ff fc 	sub	r10,r9,-4
8000cea4:	51 0a       	stdsp	sp[0x40],r10
8000cea6:	fa c6 f9 44 	sub	r6,sp,-1724
8000ceaa:	72 0a       	ld.w	r10,r9[0x0]
8000ceac:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000ceb0:	f3 4a fd 88 	st.w	r9[-632],r10
8000ceb4:	2f f8       	sub	r8,-1
8000ceb6:	fb 48 06 b4 	st.w	sp[1716],r8
8000ceba:	c0 48       	rjmp	8000cec2 <_vfprintf_r+0xd3e>
8000cebc:	72 0a       	ld.w	r10,r9[0x0]
8000cebe:	2f c9       	sub	r9,-4
8000cec0:	51 09       	stdsp	sp[0x40],r9
8000cec2:	40 be       	lddsp	lr,sp[0x2c]
8000cec4:	95 0e       	st.w	r10[0x0],lr
8000cec6:	fe 9f f9 eb 	bral	8000c29c <_vfprintf_r+0x118>
8000ceca:	50 a7       	stdsp	sp[0x28],r7
8000cecc:	50 80       	stdsp	sp[0x20],r0
8000cece:	0c 97       	mov	r7,r6
8000ced0:	04 94       	mov	r4,r2
8000ced2:	06 96       	mov	r6,r3
8000ced4:	02 92       	mov	r2,r1
8000ced6:	40 93       	lddsp	r3,sp[0x24]
8000ced8:	10 90       	mov	r0,r8
8000ceda:	40 41       	lddsp	r1,sp[0x10]
8000cedc:	a5 a5       	sbr	r5,0x4
8000cede:	c0 a8       	rjmp	8000cef2 <_vfprintf_r+0xd6e>
8000cee0:	50 a7       	stdsp	sp[0x28],r7
8000cee2:	50 80       	stdsp	sp[0x20],r0
8000cee4:	0c 97       	mov	r7,r6
8000cee6:	04 94       	mov	r4,r2
8000cee8:	06 96       	mov	r6,r3
8000ceea:	02 92       	mov	r2,r1
8000ceec:	40 93       	lddsp	r3,sp[0x24]
8000ceee:	10 90       	mov	r0,r8
8000cef0:	40 41       	lddsp	r1,sp[0x10]
8000cef2:	ed b5 00 05 	bld	r5,0x5
8000cef6:	c5 d1       	brne	8000cfb0 <_vfprintf_r+0xe2c>
8000cef8:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cefc:	40 3c       	lddsp	r12,sp[0xc]
8000cefe:	58 0c       	cp.w	r12,0
8000cf00:	c2 60       	breq	8000cf4c <_vfprintf_r+0xdc8>
8000cf02:	10 36       	cp.w	r6,r8
8000cf04:	c0 a4       	brge	8000cf18 <_vfprintf_r+0xd94>
8000cf06:	fa cb f9 44 	sub	r11,sp,-1724
8000cf0a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000cf0e:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000cf12:	fa e9 00 00 	st.d	sp[0],r8
8000cf16:	c1 88       	rjmp	8000cf46 <_vfprintf_r+0xdc2>
8000cf18:	fa c8 f9 50 	sub	r8,sp,-1712
8000cf1c:	1a d8       	st.w	--sp,r8
8000cf1e:	fa c8 fa b8 	sub	r8,sp,-1352
8000cf22:	04 9a       	mov	r10,r2
8000cf24:	1a d8       	st.w	--sp,r8
8000cf26:	0c 9b       	mov	r11,r6
8000cf28:	fa c8 fb b4 	sub	r8,sp,-1100
8000cf2c:	08 9c       	mov	r12,r4
8000cf2e:	1a d8       	st.w	--sp,r8
8000cf30:	fa c8 f9 40 	sub	r8,sp,-1728
8000cf34:	fa c9 ff b4 	sub	r9,sp,-76
8000cf38:	f0 1f 00 e7 	mcall	8000d2d4 <_vfprintf_r+0x1150>
8000cf3c:	2f dd       	sub	sp,-12
8000cf3e:	f8 ea 00 00 	ld.d	r10,r12[0]
8000cf42:	fa eb 00 00 	st.d	sp[0],r10
8000cf46:	30 08       	mov	r8,0
8000cf48:	e0 8f 03 e6 	bral	8000d714 <_vfprintf_r+0x1590>
8000cf4c:	ee ca ff ff 	sub	r10,r7,-1
8000cf50:	10 37       	cp.w	r7,r8
8000cf52:	c0 b4       	brge	8000cf68 <_vfprintf_r+0xde4>
8000cf54:	fa c9 f9 44 	sub	r9,sp,-1724
8000cf58:	14 97       	mov	r7,r10
8000cf5a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000cf5e:	ec ea fd 88 	ld.d	r10,r6[-632]
8000cf62:	fa eb 00 00 	st.d	sp[0],r10
8000cf66:	c1 88       	rjmp	8000cf96 <_vfprintf_r+0xe12>
8000cf68:	41 09       	lddsp	r9,sp[0x40]
8000cf6a:	59 f8       	cp.w	r8,31
8000cf6c:	e0 89 00 18 	brgt	8000cf9c <_vfprintf_r+0xe18>
8000cf70:	f2 e6 00 00 	ld.d	r6,r9[0]
8000cf74:	f2 cb ff f8 	sub	r11,r9,-8
8000cf78:	fa e7 00 00 	st.d	sp[0],r6
8000cf7c:	51 0b       	stdsp	sp[0x40],r11
8000cf7e:	fa c6 f9 44 	sub	r6,sp,-1724
8000cf82:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000cf86:	fa e6 00 00 	ld.d	r6,sp[0]
8000cf8a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000cf8e:	2f f8       	sub	r8,-1
8000cf90:	14 97       	mov	r7,r10
8000cf92:	fb 48 06 b4 	st.w	sp[1716],r8
8000cf96:	40 38       	lddsp	r8,sp[0xc]
8000cf98:	e0 8f 03 be 	bral	8000d714 <_vfprintf_r+0x1590>
8000cf9c:	f2 e6 00 00 	ld.d	r6,r9[0]
8000cfa0:	40 38       	lddsp	r8,sp[0xc]
8000cfa2:	fa e7 00 00 	st.d	sp[0],r6
8000cfa6:	2f 89       	sub	r9,-8
8000cfa8:	14 97       	mov	r7,r10
8000cfaa:	51 09       	stdsp	sp[0x40],r9
8000cfac:	e0 8f 03 b4 	bral	8000d714 <_vfprintf_r+0x1590>
8000cfb0:	ed b5 00 04 	bld	r5,0x4
8000cfb4:	c1 61       	brne	8000cfe0 <_vfprintf_r+0xe5c>
8000cfb6:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cfba:	40 3e       	lddsp	lr,sp[0xc]
8000cfbc:	58 0e       	cp.w	lr,0
8000cfbe:	c0 80       	breq	8000cfce <_vfprintf_r+0xe4a>
8000cfc0:	10 36       	cp.w	r6,r8
8000cfc2:	c6 74       	brge	8000d090 <_vfprintf_r+0xf0c>
8000cfc4:	fa cc f9 44 	sub	r12,sp,-1724
8000cfc8:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000cfcc:	c8 08       	rjmp	8000d0cc <_vfprintf_r+0xf48>
8000cfce:	ee ca ff ff 	sub	r10,r7,-1
8000cfd2:	10 37       	cp.w	r7,r8
8000cfd4:	c7 f4       	brge	8000d0d2 <_vfprintf_r+0xf4e>
8000cfd6:	fa cb f9 44 	sub	r11,sp,-1724
8000cfda:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000cfde:	c7 68       	rjmp	8000d0ca <_vfprintf_r+0xf46>
8000cfe0:	ed b5 00 06 	bld	r5,0x6
8000cfe4:	c4 a1       	brne	8000d078 <_vfprintf_r+0xef4>
8000cfe6:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cfea:	40 3c       	lddsp	r12,sp[0xc]
8000cfec:	58 0c       	cp.w	r12,0
8000cfee:	c1 d0       	breq	8000d028 <_vfprintf_r+0xea4>
8000cff0:	10 36       	cp.w	r6,r8
8000cff2:	c0 64       	brge	8000cffe <_vfprintf_r+0xe7a>
8000cff4:	fa cb f9 44 	sub	r11,sp,-1724
8000cff8:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000cffc:	c1 f8       	rjmp	8000d03a <_vfprintf_r+0xeb6>
8000cffe:	fa c8 f9 50 	sub	r8,sp,-1712
8000d002:	1a d8       	st.w	--sp,r8
8000d004:	fa c8 fa b8 	sub	r8,sp,-1352
8000d008:	1a d8       	st.w	--sp,r8
8000d00a:	fa c8 fb b4 	sub	r8,sp,-1100
8000d00e:	1a d8       	st.w	--sp,r8
8000d010:	fa c8 f9 40 	sub	r8,sp,-1728
8000d014:	fa c9 ff b4 	sub	r9,sp,-76
8000d018:	04 9a       	mov	r10,r2
8000d01a:	0c 9b       	mov	r11,r6
8000d01c:	08 9c       	mov	r12,r4
8000d01e:	f0 1f 00 ae 	mcall	8000d2d4 <_vfprintf_r+0x1150>
8000d022:	2f dd       	sub	sp,-12
8000d024:	98 18       	ld.sh	r8,r12[0x2]
8000d026:	c2 68       	rjmp	8000d072 <_vfprintf_r+0xeee>
8000d028:	ee ca ff ff 	sub	r10,r7,-1
8000d02c:	10 37       	cp.w	r7,r8
8000d02e:	c0 94       	brge	8000d040 <_vfprintf_r+0xebc>
8000d030:	fa c9 f9 44 	sub	r9,sp,-1724
8000d034:	14 97       	mov	r7,r10
8000d036:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d03a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000d03e:	c1 a8       	rjmp	8000d072 <_vfprintf_r+0xeee>
8000d040:	41 09       	lddsp	r9,sp[0x40]
8000d042:	59 f8       	cp.w	r8,31
8000d044:	e0 89 00 13 	brgt	8000d06a <_vfprintf_r+0xee6>
8000d048:	f2 cb ff fc 	sub	r11,r9,-4
8000d04c:	51 0b       	stdsp	sp[0x40],r11
8000d04e:	72 09       	ld.w	r9,r9[0x0]
8000d050:	fa c6 f9 44 	sub	r6,sp,-1724
8000d054:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000d058:	2f f8       	sub	r8,-1
8000d05a:	f7 49 fd 88 	st.w	r11[-632],r9
8000d05e:	fb 48 06 b4 	st.w	sp[1716],r8
8000d062:	14 97       	mov	r7,r10
8000d064:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000d068:	c0 58       	rjmp	8000d072 <_vfprintf_r+0xeee>
8000d06a:	92 18       	ld.sh	r8,r9[0x2]
8000d06c:	14 97       	mov	r7,r10
8000d06e:	2f c9       	sub	r9,-4
8000d070:	51 09       	stdsp	sp[0x40],r9
8000d072:	5c 78       	castu.h	r8
8000d074:	50 18       	stdsp	sp[0x4],r8
8000d076:	c4 68       	rjmp	8000d102 <_vfprintf_r+0xf7e>
8000d078:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d07c:	40 3c       	lddsp	r12,sp[0xc]
8000d07e:	58 0c       	cp.w	r12,0
8000d080:	c1 d0       	breq	8000d0ba <_vfprintf_r+0xf36>
8000d082:	10 36       	cp.w	r6,r8
8000d084:	c0 64       	brge	8000d090 <_vfprintf_r+0xf0c>
8000d086:	fa cb f9 44 	sub	r11,sp,-1724
8000d08a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d08e:	c1 f8       	rjmp	8000d0cc <_vfprintf_r+0xf48>
8000d090:	fa c8 f9 50 	sub	r8,sp,-1712
8000d094:	1a d8       	st.w	--sp,r8
8000d096:	fa c8 fa b8 	sub	r8,sp,-1352
8000d09a:	0c 9b       	mov	r11,r6
8000d09c:	1a d8       	st.w	--sp,r8
8000d09e:	fa c8 fb b4 	sub	r8,sp,-1100
8000d0a2:	04 9a       	mov	r10,r2
8000d0a4:	1a d8       	st.w	--sp,r8
8000d0a6:	08 9c       	mov	r12,r4
8000d0a8:	fa c8 f9 40 	sub	r8,sp,-1728
8000d0ac:	fa c9 ff b4 	sub	r9,sp,-76
8000d0b0:	f0 1f 00 89 	mcall	8000d2d4 <_vfprintf_r+0x1150>
8000d0b4:	2f dd       	sub	sp,-12
8000d0b6:	78 0b       	ld.w	r11,r12[0x0]
8000d0b8:	c2 48       	rjmp	8000d100 <_vfprintf_r+0xf7c>
8000d0ba:	ee ca ff ff 	sub	r10,r7,-1
8000d0be:	10 37       	cp.w	r7,r8
8000d0c0:	c0 94       	brge	8000d0d2 <_vfprintf_r+0xf4e>
8000d0c2:	fa c9 f9 44 	sub	r9,sp,-1724
8000d0c6:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d0ca:	14 97       	mov	r7,r10
8000d0cc:	ec fb fd 88 	ld.w	r11,r6[-632]
8000d0d0:	c1 88       	rjmp	8000d100 <_vfprintf_r+0xf7c>
8000d0d2:	41 09       	lddsp	r9,sp[0x40]
8000d0d4:	59 f8       	cp.w	r8,31
8000d0d6:	e0 89 00 11 	brgt	8000d0f8 <_vfprintf_r+0xf74>
8000d0da:	f2 cb ff fc 	sub	r11,r9,-4
8000d0de:	51 0b       	stdsp	sp[0x40],r11
8000d0e0:	fa c6 f9 44 	sub	r6,sp,-1724
8000d0e4:	72 0b       	ld.w	r11,r9[0x0]
8000d0e6:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d0ea:	f3 4b fd 88 	st.w	r9[-632],r11
8000d0ee:	2f f8       	sub	r8,-1
8000d0f0:	14 97       	mov	r7,r10
8000d0f2:	fb 48 06 b4 	st.w	sp[1716],r8
8000d0f6:	c0 58       	rjmp	8000d100 <_vfprintf_r+0xf7c>
8000d0f8:	72 0b       	ld.w	r11,r9[0x0]
8000d0fa:	14 97       	mov	r7,r10
8000d0fc:	2f c9       	sub	r9,-4
8000d0fe:	51 09       	stdsp	sp[0x40],r9
8000d100:	50 1b       	stdsp	sp[0x4],r11
8000d102:	30 0e       	mov	lr,0
8000d104:	50 0e       	stdsp	sp[0x0],lr
8000d106:	1c 98       	mov	r8,lr
8000d108:	e0 8f 03 06 	bral	8000d714 <_vfprintf_r+0x1590>
8000d10c:	50 a7       	stdsp	sp[0x28],r7
8000d10e:	50 80       	stdsp	sp[0x20],r0
8000d110:	0c 97       	mov	r7,r6
8000d112:	04 94       	mov	r4,r2
8000d114:	06 96       	mov	r6,r3
8000d116:	02 92       	mov	r2,r1
8000d118:	40 93       	lddsp	r3,sp[0x24]
8000d11a:	40 41       	lddsp	r1,sp[0x10]
8000d11c:	0e 99       	mov	r9,r7
8000d11e:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d122:	40 3c       	lddsp	r12,sp[0xc]
8000d124:	58 0c       	cp.w	r12,0
8000d126:	c1 d0       	breq	8000d160 <_vfprintf_r+0xfdc>
8000d128:	10 36       	cp.w	r6,r8
8000d12a:	c0 64       	brge	8000d136 <_vfprintf_r+0xfb2>
8000d12c:	fa cb f9 44 	sub	r11,sp,-1724
8000d130:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d134:	c1 d8       	rjmp	8000d16e <_vfprintf_r+0xfea>
8000d136:	fa c8 f9 50 	sub	r8,sp,-1712
8000d13a:	1a d8       	st.w	--sp,r8
8000d13c:	fa c8 fa b8 	sub	r8,sp,-1352
8000d140:	1a d8       	st.w	--sp,r8
8000d142:	fa c8 fb b4 	sub	r8,sp,-1100
8000d146:	1a d8       	st.w	--sp,r8
8000d148:	fa c9 ff b4 	sub	r9,sp,-76
8000d14c:	fa c8 f9 40 	sub	r8,sp,-1728
8000d150:	04 9a       	mov	r10,r2
8000d152:	0c 9b       	mov	r11,r6
8000d154:	08 9c       	mov	r12,r4
8000d156:	f0 1f 00 60 	mcall	8000d2d4 <_vfprintf_r+0x1150>
8000d15a:	2f dd       	sub	sp,-12
8000d15c:	78 09       	ld.w	r9,r12[0x0]
8000d15e:	c2 18       	rjmp	8000d1a0 <_vfprintf_r+0x101c>
8000d160:	2f f7       	sub	r7,-1
8000d162:	10 39       	cp.w	r9,r8
8000d164:	c0 84       	brge	8000d174 <_vfprintf_r+0xff0>
8000d166:	fa ca f9 44 	sub	r10,sp,-1724
8000d16a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000d16e:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000d172:	c1 78       	rjmp	8000d1a0 <_vfprintf_r+0x101c>
8000d174:	41 09       	lddsp	r9,sp[0x40]
8000d176:	59 f8       	cp.w	r8,31
8000d178:	e0 89 00 10 	brgt	8000d198 <_vfprintf_r+0x1014>
8000d17c:	f2 ca ff fc 	sub	r10,r9,-4
8000d180:	51 0a       	stdsp	sp[0x40],r10
8000d182:	fa c6 f9 44 	sub	r6,sp,-1724
8000d186:	72 09       	ld.w	r9,r9[0x0]
8000d188:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000d18c:	f5 49 fd 88 	st.w	r10[-632],r9
8000d190:	2f f8       	sub	r8,-1
8000d192:	fb 48 06 b4 	st.w	sp[1716],r8
8000d196:	c0 58       	rjmp	8000d1a0 <_vfprintf_r+0x101c>
8000d198:	f2 c8 ff fc 	sub	r8,r9,-4
8000d19c:	51 08       	stdsp	sp[0x40],r8
8000d19e:	72 09       	ld.w	r9,r9[0x0]
8000d1a0:	33 08       	mov	r8,48
8000d1a2:	fb 68 06 b8 	st.b	sp[1720],r8
8000d1a6:	37 88       	mov	r8,120
8000d1a8:	30 0e       	mov	lr,0
8000d1aa:	fb 68 06 b9 	st.b	sp[1721],r8
8000d1ae:	4c bc       	lddpc	r12,8000d2d8 <_vfprintf_r+0x1154>
8000d1b0:	50 19       	stdsp	sp[0x4],r9
8000d1b2:	a1 b5       	sbr	r5,0x1
8000d1b4:	50 0e       	stdsp	sp[0x0],lr
8000d1b6:	50 dc       	stdsp	sp[0x34],r12
8000d1b8:	30 28       	mov	r8,2
8000d1ba:	37 80       	mov	r0,120
8000d1bc:	e0 8f 02 ac 	bral	8000d714 <_vfprintf_r+0x1590>
8000d1c0:	50 a7       	stdsp	sp[0x28],r7
8000d1c2:	50 80       	stdsp	sp[0x20],r0
8000d1c4:	10 90       	mov	r0,r8
8000d1c6:	30 08       	mov	r8,0
8000d1c8:	fb 68 06 bb 	st.b	sp[1723],r8
8000d1cc:	0c 97       	mov	r7,r6
8000d1ce:	04 94       	mov	r4,r2
8000d1d0:	06 96       	mov	r6,r3
8000d1d2:	02 92       	mov	r2,r1
8000d1d4:	40 93       	lddsp	r3,sp[0x24]
8000d1d6:	40 41       	lddsp	r1,sp[0x10]
8000d1d8:	0e 99       	mov	r9,r7
8000d1da:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d1de:	40 3b       	lddsp	r11,sp[0xc]
8000d1e0:	58 0b       	cp.w	r11,0
8000d1e2:	c1 d0       	breq	8000d21c <_vfprintf_r+0x1098>
8000d1e4:	10 36       	cp.w	r6,r8
8000d1e6:	c0 64       	brge	8000d1f2 <_vfprintf_r+0x106e>
8000d1e8:	fa ca f9 44 	sub	r10,sp,-1724
8000d1ec:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000d1f0:	c1 d8       	rjmp	8000d22a <_vfprintf_r+0x10a6>
8000d1f2:	fa c8 f9 50 	sub	r8,sp,-1712
8000d1f6:	1a d8       	st.w	--sp,r8
8000d1f8:	fa c8 fa b8 	sub	r8,sp,-1352
8000d1fc:	1a d8       	st.w	--sp,r8
8000d1fe:	fa c8 fb b4 	sub	r8,sp,-1100
8000d202:	0c 9b       	mov	r11,r6
8000d204:	1a d8       	st.w	--sp,r8
8000d206:	04 9a       	mov	r10,r2
8000d208:	fa c8 f9 40 	sub	r8,sp,-1728
8000d20c:	fa c9 ff b4 	sub	r9,sp,-76
8000d210:	08 9c       	mov	r12,r4
8000d212:	f0 1f 00 31 	mcall	8000d2d4 <_vfprintf_r+0x1150>
8000d216:	2f dd       	sub	sp,-12
8000d218:	78 06       	ld.w	r6,r12[0x0]
8000d21a:	c2 08       	rjmp	8000d25a <_vfprintf_r+0x10d6>
8000d21c:	2f f7       	sub	r7,-1
8000d21e:	10 39       	cp.w	r9,r8
8000d220:	c0 84       	brge	8000d230 <_vfprintf_r+0x10ac>
8000d222:	fa c9 f9 44 	sub	r9,sp,-1724
8000d226:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d22a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000d22e:	c1 68       	rjmp	8000d25a <_vfprintf_r+0x10d6>
8000d230:	41 09       	lddsp	r9,sp[0x40]
8000d232:	59 f8       	cp.w	r8,31
8000d234:	e0 89 00 10 	brgt	8000d254 <_vfprintf_r+0x10d0>
8000d238:	f2 ca ff fc 	sub	r10,r9,-4
8000d23c:	51 0a       	stdsp	sp[0x40],r10
8000d23e:	72 06       	ld.w	r6,r9[0x0]
8000d240:	fa ce f9 44 	sub	lr,sp,-1724
8000d244:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000d248:	f3 46 fd 88 	st.w	r9[-632],r6
8000d24c:	2f f8       	sub	r8,-1
8000d24e:	fb 48 06 b4 	st.w	sp[1716],r8
8000d252:	c0 48       	rjmp	8000d25a <_vfprintf_r+0x10d6>
8000d254:	72 06       	ld.w	r6,r9[0x0]
8000d256:	2f c9       	sub	r9,-4
8000d258:	51 09       	stdsp	sp[0x40],r9
8000d25a:	40 2c       	lddsp	r12,sp[0x8]
8000d25c:	58 0c       	cp.w	r12,0
8000d25e:	c1 05       	brlt	8000d27e <_vfprintf_r+0x10fa>
8000d260:	18 9a       	mov	r10,r12
8000d262:	30 0b       	mov	r11,0
8000d264:	0c 9c       	mov	r12,r6
8000d266:	f0 1f 00 1e 	mcall	8000d2dc <_vfprintf_r+0x1158>
8000d26a:	e0 80 02 e8 	breq	8000d83a <_vfprintf_r+0x16b6>
8000d26e:	f8 06 01 02 	sub	r2,r12,r6
8000d272:	40 2b       	lddsp	r11,sp[0x8]
8000d274:	16 32       	cp.w	r2,r11
8000d276:	e0 89 02 e2 	brgt	8000d83a <_vfprintf_r+0x16b6>
8000d27a:	e0 8f 02 dd 	bral	8000d834 <_vfprintf_r+0x16b0>
8000d27e:	30 0a       	mov	r10,0
8000d280:	0c 9c       	mov	r12,r6
8000d282:	50 2a       	stdsp	sp[0x8],r10
8000d284:	f0 1f 00 17 	mcall	8000d2e0 <_vfprintf_r+0x115c>
8000d288:	18 92       	mov	r2,r12
8000d28a:	e0 8f 02 db 	bral	8000d840 <_vfprintf_r+0x16bc>
8000d28e:	50 a7       	stdsp	sp[0x28],r7
8000d290:	50 80       	stdsp	sp[0x20],r0
8000d292:	0c 97       	mov	r7,r6
8000d294:	04 94       	mov	r4,r2
8000d296:	06 96       	mov	r6,r3
8000d298:	02 92       	mov	r2,r1
8000d29a:	40 93       	lddsp	r3,sp[0x24]
8000d29c:	10 90       	mov	r0,r8
8000d29e:	40 41       	lddsp	r1,sp[0x10]
8000d2a0:	a5 a5       	sbr	r5,0x4
8000d2a2:	c0 a8       	rjmp	8000d2b6 <_vfprintf_r+0x1132>
8000d2a4:	50 a7       	stdsp	sp[0x28],r7
8000d2a6:	50 80       	stdsp	sp[0x20],r0
8000d2a8:	0c 97       	mov	r7,r6
8000d2aa:	04 94       	mov	r4,r2
8000d2ac:	06 96       	mov	r6,r3
8000d2ae:	02 92       	mov	r2,r1
8000d2b0:	40 93       	lddsp	r3,sp[0x24]
8000d2b2:	10 90       	mov	r0,r8
8000d2b4:	40 41       	lddsp	r1,sp[0x10]
8000d2b6:	ed b5 00 05 	bld	r5,0x5
8000d2ba:	c5 d1       	brne	8000d374 <_vfprintf_r+0x11f0>
8000d2bc:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d2c0:	40 39       	lddsp	r9,sp[0xc]
8000d2c2:	58 09       	cp.w	r9,0
8000d2c4:	c2 80       	breq	8000d314 <_vfprintf_r+0x1190>
8000d2c6:	10 36       	cp.w	r6,r8
8000d2c8:	c0 e4       	brge	8000d2e4 <_vfprintf_r+0x1160>
8000d2ca:	fa c8 f9 44 	sub	r8,sp,-1724
8000d2ce:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000d2d2:	c2 a8       	rjmp	8000d326 <_vfprintf_r+0x11a2>
8000d2d4:	80 00       	ld.sh	r0,r0[0x0]
8000d2d6:	be 40       	st.h	pc[0x8],r0
8000d2d8:	80 01       	ld.sh	r1,r0[0x0]
8000d2da:	18 ec       	st.h	--r12,r12
8000d2dc:	80 00       	ld.sh	r0,r0[0x0]
8000d2de:	fc e4 80 00 	ld.d	r4,lr[-32768]
8000d2e2:	be 08       	st.h	pc[0x0],r8
8000d2e4:	fa c8 f9 50 	sub	r8,sp,-1712
8000d2e8:	1a d8       	st.w	--sp,r8
8000d2ea:	fa c8 fa b8 	sub	r8,sp,-1352
8000d2ee:	1a d8       	st.w	--sp,r8
8000d2f0:	fa c8 fb b4 	sub	r8,sp,-1100
8000d2f4:	1a d8       	st.w	--sp,r8
8000d2f6:	fa c8 f9 40 	sub	r8,sp,-1728
8000d2fa:	fa c9 ff b4 	sub	r9,sp,-76
8000d2fe:	04 9a       	mov	r10,r2
8000d300:	0c 9b       	mov	r11,r6
8000d302:	08 9c       	mov	r12,r4
8000d304:	f0 1f 00 c8 	mcall	8000d624 <_vfprintf_r+0x14a0>
8000d308:	2f dd       	sub	sp,-12
8000d30a:	f8 e8 00 00 	ld.d	r8,r12[0]
8000d30e:	fa e9 00 00 	st.d	sp[0],r8
8000d312:	c2 e8       	rjmp	8000d36e <_vfprintf_r+0x11ea>
8000d314:	ee ca ff ff 	sub	r10,r7,-1
8000d318:	10 37       	cp.w	r7,r8
8000d31a:	c0 b4       	brge	8000d330 <_vfprintf_r+0x11ac>
8000d31c:	fa c8 f9 44 	sub	r8,sp,-1724
8000d320:	14 97       	mov	r7,r10
8000d322:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000d326:	ec ea fd 88 	ld.d	r10,r6[-632]
8000d32a:	fa eb 00 00 	st.d	sp[0],r10
8000d32e:	c2 08       	rjmp	8000d36e <_vfprintf_r+0x11ea>
8000d330:	41 09       	lddsp	r9,sp[0x40]
8000d332:	59 f8       	cp.w	r8,31
8000d334:	e0 89 00 16 	brgt	8000d360 <_vfprintf_r+0x11dc>
8000d338:	f2 e6 00 00 	ld.d	r6,r9[0]
8000d33c:	f2 cb ff f8 	sub	r11,r9,-8
8000d340:	fa e7 00 00 	st.d	sp[0],r6
8000d344:	51 0b       	stdsp	sp[0x40],r11
8000d346:	fa c6 f9 44 	sub	r6,sp,-1724
8000d34a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d34e:	fa e6 00 00 	ld.d	r6,sp[0]
8000d352:	f2 e7 fd 88 	st.d	r9[-632],r6
8000d356:	2f f8       	sub	r8,-1
8000d358:	14 97       	mov	r7,r10
8000d35a:	fb 48 06 b4 	st.w	sp[1716],r8
8000d35e:	c0 88       	rjmp	8000d36e <_vfprintf_r+0x11ea>
8000d360:	f2 e6 00 00 	ld.d	r6,r9[0]
8000d364:	2f 89       	sub	r9,-8
8000d366:	fa e7 00 00 	st.d	sp[0],r6
8000d36a:	51 09       	stdsp	sp[0x40],r9
8000d36c:	14 97       	mov	r7,r10
8000d36e:	30 18       	mov	r8,1
8000d370:	e0 8f 01 d2 	bral	8000d714 <_vfprintf_r+0x1590>
8000d374:	ed b5 00 04 	bld	r5,0x4
8000d378:	c1 61       	brne	8000d3a4 <_vfprintf_r+0x1220>
8000d37a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d37e:	40 3e       	lddsp	lr,sp[0xc]
8000d380:	58 0e       	cp.w	lr,0
8000d382:	c0 80       	breq	8000d392 <_vfprintf_r+0x120e>
8000d384:	10 36       	cp.w	r6,r8
8000d386:	c6 74       	brge	8000d454 <_vfprintf_r+0x12d0>
8000d388:	fa cc f9 44 	sub	r12,sp,-1724
8000d38c:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000d390:	c8 08       	rjmp	8000d490 <_vfprintf_r+0x130c>
8000d392:	ee ca ff ff 	sub	r10,r7,-1
8000d396:	10 37       	cp.w	r7,r8
8000d398:	c7 f4       	brge	8000d496 <_vfprintf_r+0x1312>
8000d39a:	fa cb f9 44 	sub	r11,sp,-1724
8000d39e:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d3a2:	c7 68       	rjmp	8000d48e <_vfprintf_r+0x130a>
8000d3a4:	ed b5 00 06 	bld	r5,0x6
8000d3a8:	c4 a1       	brne	8000d43c <_vfprintf_r+0x12b8>
8000d3aa:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d3ae:	40 3c       	lddsp	r12,sp[0xc]
8000d3b0:	58 0c       	cp.w	r12,0
8000d3b2:	c1 d0       	breq	8000d3ec <_vfprintf_r+0x1268>
8000d3b4:	10 36       	cp.w	r6,r8
8000d3b6:	c0 64       	brge	8000d3c2 <_vfprintf_r+0x123e>
8000d3b8:	fa cb f9 44 	sub	r11,sp,-1724
8000d3bc:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d3c0:	c1 f8       	rjmp	8000d3fe <_vfprintf_r+0x127a>
8000d3c2:	fa c8 f9 50 	sub	r8,sp,-1712
8000d3c6:	1a d8       	st.w	--sp,r8
8000d3c8:	fa c8 fa b8 	sub	r8,sp,-1352
8000d3cc:	1a d8       	st.w	--sp,r8
8000d3ce:	fa c8 fb b4 	sub	r8,sp,-1100
8000d3d2:	1a d8       	st.w	--sp,r8
8000d3d4:	fa c8 f9 40 	sub	r8,sp,-1728
8000d3d8:	fa c9 ff b4 	sub	r9,sp,-76
8000d3dc:	04 9a       	mov	r10,r2
8000d3de:	0c 9b       	mov	r11,r6
8000d3e0:	08 9c       	mov	r12,r4
8000d3e2:	f0 1f 00 91 	mcall	8000d624 <_vfprintf_r+0x14a0>
8000d3e6:	2f dd       	sub	sp,-12
8000d3e8:	98 18       	ld.sh	r8,r12[0x2]
8000d3ea:	c2 68       	rjmp	8000d436 <_vfprintf_r+0x12b2>
8000d3ec:	ee ca ff ff 	sub	r10,r7,-1
8000d3f0:	10 37       	cp.w	r7,r8
8000d3f2:	c0 94       	brge	8000d404 <_vfprintf_r+0x1280>
8000d3f4:	fa c9 f9 44 	sub	r9,sp,-1724
8000d3f8:	14 97       	mov	r7,r10
8000d3fa:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d3fe:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000d402:	c1 a8       	rjmp	8000d436 <_vfprintf_r+0x12b2>
8000d404:	41 09       	lddsp	r9,sp[0x40]
8000d406:	59 f8       	cp.w	r8,31
8000d408:	e0 89 00 13 	brgt	8000d42e <_vfprintf_r+0x12aa>
8000d40c:	f2 cb ff fc 	sub	r11,r9,-4
8000d410:	51 0b       	stdsp	sp[0x40],r11
8000d412:	72 09       	ld.w	r9,r9[0x0]
8000d414:	fa c6 f9 44 	sub	r6,sp,-1724
8000d418:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000d41c:	2f f8       	sub	r8,-1
8000d41e:	f7 49 fd 88 	st.w	r11[-632],r9
8000d422:	fb 48 06 b4 	st.w	sp[1716],r8
8000d426:	14 97       	mov	r7,r10
8000d428:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000d42c:	c0 58       	rjmp	8000d436 <_vfprintf_r+0x12b2>
8000d42e:	92 18       	ld.sh	r8,r9[0x2]
8000d430:	14 97       	mov	r7,r10
8000d432:	2f c9       	sub	r9,-4
8000d434:	51 09       	stdsp	sp[0x40],r9
8000d436:	5c 78       	castu.h	r8
8000d438:	50 18       	stdsp	sp[0x4],r8
8000d43a:	c4 68       	rjmp	8000d4c6 <_vfprintf_r+0x1342>
8000d43c:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d440:	40 3c       	lddsp	r12,sp[0xc]
8000d442:	58 0c       	cp.w	r12,0
8000d444:	c1 d0       	breq	8000d47e <_vfprintf_r+0x12fa>
8000d446:	10 36       	cp.w	r6,r8
8000d448:	c0 64       	brge	8000d454 <_vfprintf_r+0x12d0>
8000d44a:	fa cb f9 44 	sub	r11,sp,-1724
8000d44e:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d452:	c1 f8       	rjmp	8000d490 <_vfprintf_r+0x130c>
8000d454:	fa c8 f9 50 	sub	r8,sp,-1712
8000d458:	1a d8       	st.w	--sp,r8
8000d45a:	fa c8 fa b8 	sub	r8,sp,-1352
8000d45e:	0c 9b       	mov	r11,r6
8000d460:	1a d8       	st.w	--sp,r8
8000d462:	fa c8 fb b4 	sub	r8,sp,-1100
8000d466:	04 9a       	mov	r10,r2
8000d468:	1a d8       	st.w	--sp,r8
8000d46a:	08 9c       	mov	r12,r4
8000d46c:	fa c8 f9 40 	sub	r8,sp,-1728
8000d470:	fa c9 ff b4 	sub	r9,sp,-76
8000d474:	f0 1f 00 6c 	mcall	8000d624 <_vfprintf_r+0x14a0>
8000d478:	2f dd       	sub	sp,-12
8000d47a:	78 0b       	ld.w	r11,r12[0x0]
8000d47c:	c2 48       	rjmp	8000d4c4 <_vfprintf_r+0x1340>
8000d47e:	ee ca ff ff 	sub	r10,r7,-1
8000d482:	10 37       	cp.w	r7,r8
8000d484:	c0 94       	brge	8000d496 <_vfprintf_r+0x1312>
8000d486:	fa c9 f9 44 	sub	r9,sp,-1724
8000d48a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d48e:	14 97       	mov	r7,r10
8000d490:	ec fb fd 88 	ld.w	r11,r6[-632]
8000d494:	c1 88       	rjmp	8000d4c4 <_vfprintf_r+0x1340>
8000d496:	41 09       	lddsp	r9,sp[0x40]
8000d498:	59 f8       	cp.w	r8,31
8000d49a:	e0 89 00 11 	brgt	8000d4bc <_vfprintf_r+0x1338>
8000d49e:	f2 cb ff fc 	sub	r11,r9,-4
8000d4a2:	51 0b       	stdsp	sp[0x40],r11
8000d4a4:	fa c6 f9 44 	sub	r6,sp,-1724
8000d4a8:	72 0b       	ld.w	r11,r9[0x0]
8000d4aa:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d4ae:	f3 4b fd 88 	st.w	r9[-632],r11
8000d4b2:	2f f8       	sub	r8,-1
8000d4b4:	14 97       	mov	r7,r10
8000d4b6:	fb 48 06 b4 	st.w	sp[1716],r8
8000d4ba:	c0 58       	rjmp	8000d4c4 <_vfprintf_r+0x1340>
8000d4bc:	72 0b       	ld.w	r11,r9[0x0]
8000d4be:	14 97       	mov	r7,r10
8000d4c0:	2f c9       	sub	r9,-4
8000d4c2:	51 09       	stdsp	sp[0x40],r9
8000d4c4:	50 1b       	stdsp	sp[0x4],r11
8000d4c6:	30 0e       	mov	lr,0
8000d4c8:	30 18       	mov	r8,1
8000d4ca:	50 0e       	stdsp	sp[0x0],lr
8000d4cc:	c2 49       	rjmp	8000d714 <_vfprintf_r+0x1590>
8000d4ce:	50 a7       	stdsp	sp[0x28],r7
8000d4d0:	50 80       	stdsp	sp[0x20],r0
8000d4d2:	0c 97       	mov	r7,r6
8000d4d4:	04 94       	mov	r4,r2
8000d4d6:	06 96       	mov	r6,r3
8000d4d8:	02 92       	mov	r2,r1
8000d4da:	4d 4c       	lddpc	r12,8000d628 <_vfprintf_r+0x14a4>
8000d4dc:	40 93       	lddsp	r3,sp[0x24]
8000d4de:	10 90       	mov	r0,r8
8000d4e0:	40 41       	lddsp	r1,sp[0x10]
8000d4e2:	50 dc       	stdsp	sp[0x34],r12
8000d4e4:	ed b5 00 05 	bld	r5,0x5
8000d4e8:	c5 51       	brne	8000d592 <_vfprintf_r+0x140e>
8000d4ea:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d4ee:	40 3b       	lddsp	r11,sp[0xc]
8000d4f0:	58 0b       	cp.w	r11,0
8000d4f2:	c2 20       	breq	8000d536 <_vfprintf_r+0x13b2>
8000d4f4:	10 36       	cp.w	r6,r8
8000d4f6:	c0 a4       	brge	8000d50a <_vfprintf_r+0x1386>
8000d4f8:	fa ca f9 44 	sub	r10,sp,-1724
8000d4fc:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000d500:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000d504:	fa e9 00 00 	st.d	sp[0],r8
8000d508:	cf 58       	rjmp	8000d6f2 <_vfprintf_r+0x156e>
8000d50a:	fa c8 f9 50 	sub	r8,sp,-1712
8000d50e:	1a d8       	st.w	--sp,r8
8000d510:	fa c8 fa b8 	sub	r8,sp,-1352
8000d514:	04 9a       	mov	r10,r2
8000d516:	1a d8       	st.w	--sp,r8
8000d518:	0c 9b       	mov	r11,r6
8000d51a:	fa c8 fb b4 	sub	r8,sp,-1100
8000d51e:	08 9c       	mov	r12,r4
8000d520:	1a d8       	st.w	--sp,r8
8000d522:	fa c8 f9 40 	sub	r8,sp,-1728
8000d526:	fa c9 ff b4 	sub	r9,sp,-76
8000d52a:	f0 1f 00 3f 	mcall	8000d624 <_vfprintf_r+0x14a0>
8000d52e:	2f dd       	sub	sp,-12
8000d530:	f8 ea 00 00 	ld.d	r10,r12[0]
8000d534:	c0 c8       	rjmp	8000d54c <_vfprintf_r+0x13c8>
8000d536:	ee ca ff ff 	sub	r10,r7,-1
8000d53a:	10 37       	cp.w	r7,r8
8000d53c:	c0 b4       	brge	8000d552 <_vfprintf_r+0x13ce>
8000d53e:	fa c9 f9 44 	sub	r9,sp,-1724
8000d542:	14 97       	mov	r7,r10
8000d544:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d548:	ec ea fd 88 	ld.d	r10,r6[-632]
8000d54c:	fa eb 00 00 	st.d	sp[0],r10
8000d550:	cd 18       	rjmp	8000d6f2 <_vfprintf_r+0x156e>
8000d552:	41 09       	lddsp	r9,sp[0x40]
8000d554:	59 f8       	cp.w	r8,31
8000d556:	e0 89 00 16 	brgt	8000d582 <_vfprintf_r+0x13fe>
8000d55a:	f2 e6 00 00 	ld.d	r6,r9[0]
8000d55e:	f2 cb ff f8 	sub	r11,r9,-8
8000d562:	fa e7 00 00 	st.d	sp[0],r6
8000d566:	51 0b       	stdsp	sp[0x40],r11
8000d568:	fa c6 f9 44 	sub	r6,sp,-1724
8000d56c:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d570:	fa e6 00 00 	ld.d	r6,sp[0]
8000d574:	f2 e7 fd 88 	st.d	r9[-632],r6
8000d578:	2f f8       	sub	r8,-1
8000d57a:	14 97       	mov	r7,r10
8000d57c:	fb 48 06 b4 	st.w	sp[1716],r8
8000d580:	cb 98       	rjmp	8000d6f2 <_vfprintf_r+0x156e>
8000d582:	f2 e6 00 00 	ld.d	r6,r9[0]
8000d586:	2f 89       	sub	r9,-8
8000d588:	fa e7 00 00 	st.d	sp[0],r6
8000d58c:	51 09       	stdsp	sp[0x40],r9
8000d58e:	14 97       	mov	r7,r10
8000d590:	cb 18       	rjmp	8000d6f2 <_vfprintf_r+0x156e>
8000d592:	ed b5 00 04 	bld	r5,0x4
8000d596:	c1 71       	brne	8000d5c4 <_vfprintf_r+0x1440>
8000d598:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d59c:	40 3e       	lddsp	lr,sp[0xc]
8000d59e:	58 0e       	cp.w	lr,0
8000d5a0:	c0 80       	breq	8000d5b0 <_vfprintf_r+0x142c>
8000d5a2:	10 36       	cp.w	r6,r8
8000d5a4:	c6 c4       	brge	8000d67c <_vfprintf_r+0x14f8>
8000d5a6:	fa cc f9 44 	sub	r12,sp,-1724
8000d5aa:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000d5ae:	c8 58       	rjmp	8000d6b8 <_vfprintf_r+0x1534>
8000d5b0:	ee ca ff ff 	sub	r10,r7,-1
8000d5b4:	10 37       	cp.w	r7,r8
8000d5b6:	e0 84 00 84 	brge	8000d6be <_vfprintf_r+0x153a>
8000d5ba:	fa cb f9 44 	sub	r11,sp,-1724
8000d5be:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d5c2:	c7 a8       	rjmp	8000d6b6 <_vfprintf_r+0x1532>
8000d5c4:	ed b5 00 06 	bld	r5,0x6
8000d5c8:	c4 e1       	brne	8000d664 <_vfprintf_r+0x14e0>
8000d5ca:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d5ce:	40 3c       	lddsp	r12,sp[0xc]
8000d5d0:	58 0c       	cp.w	r12,0
8000d5d2:	c1 d0       	breq	8000d60c <_vfprintf_r+0x1488>
8000d5d4:	10 36       	cp.w	r6,r8
8000d5d6:	c0 64       	brge	8000d5e2 <_vfprintf_r+0x145e>
8000d5d8:	fa cb f9 44 	sub	r11,sp,-1724
8000d5dc:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d5e0:	c1 f8       	rjmp	8000d61e <_vfprintf_r+0x149a>
8000d5e2:	fa c8 f9 50 	sub	r8,sp,-1712
8000d5e6:	1a d8       	st.w	--sp,r8
8000d5e8:	fa c8 fa b8 	sub	r8,sp,-1352
8000d5ec:	1a d8       	st.w	--sp,r8
8000d5ee:	fa c8 fb b4 	sub	r8,sp,-1100
8000d5f2:	1a d8       	st.w	--sp,r8
8000d5f4:	fa c8 f9 40 	sub	r8,sp,-1728
8000d5f8:	fa c9 ff b4 	sub	r9,sp,-76
8000d5fc:	04 9a       	mov	r10,r2
8000d5fe:	0c 9b       	mov	r11,r6
8000d600:	08 9c       	mov	r12,r4
8000d602:	f0 1f 00 09 	mcall	8000d624 <_vfprintf_r+0x14a0>
8000d606:	2f dd       	sub	sp,-12
8000d608:	98 18       	ld.sh	r8,r12[0x2]
8000d60a:	c2 a8       	rjmp	8000d65e <_vfprintf_r+0x14da>
8000d60c:	ee ca ff ff 	sub	r10,r7,-1
8000d610:	10 37       	cp.w	r7,r8
8000d612:	c0 d4       	brge	8000d62c <_vfprintf_r+0x14a8>
8000d614:	fa c9 f9 44 	sub	r9,sp,-1724
8000d618:	14 97       	mov	r7,r10
8000d61a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d61e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000d622:	c1 e8       	rjmp	8000d65e <_vfprintf_r+0x14da>
8000d624:	80 00       	ld.sh	r0,r0[0x0]
8000d626:	be 40       	st.h	pc[0x8],r0
8000d628:	80 01       	ld.sh	r1,r0[0x0]
8000d62a:	18 ec       	st.h	--r12,r12
8000d62c:	41 09       	lddsp	r9,sp[0x40]
8000d62e:	59 f8       	cp.w	r8,31
8000d630:	e0 89 00 13 	brgt	8000d656 <_vfprintf_r+0x14d2>
8000d634:	f2 cb ff fc 	sub	r11,r9,-4
8000d638:	51 0b       	stdsp	sp[0x40],r11
8000d63a:	72 09       	ld.w	r9,r9[0x0]
8000d63c:	fa c6 f9 44 	sub	r6,sp,-1724
8000d640:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000d644:	2f f8       	sub	r8,-1
8000d646:	f7 49 fd 88 	st.w	r11[-632],r9
8000d64a:	fb 48 06 b4 	st.w	sp[1716],r8
8000d64e:	14 97       	mov	r7,r10
8000d650:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000d654:	c0 58       	rjmp	8000d65e <_vfprintf_r+0x14da>
8000d656:	92 18       	ld.sh	r8,r9[0x2]
8000d658:	14 97       	mov	r7,r10
8000d65a:	2f c9       	sub	r9,-4
8000d65c:	51 09       	stdsp	sp[0x40],r9
8000d65e:	5c 78       	castu.h	r8
8000d660:	50 18       	stdsp	sp[0x4],r8
8000d662:	c4 68       	rjmp	8000d6ee <_vfprintf_r+0x156a>
8000d664:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d668:	40 3c       	lddsp	r12,sp[0xc]
8000d66a:	58 0c       	cp.w	r12,0
8000d66c:	c1 d0       	breq	8000d6a6 <_vfprintf_r+0x1522>
8000d66e:	10 36       	cp.w	r6,r8
8000d670:	c0 64       	brge	8000d67c <_vfprintf_r+0x14f8>
8000d672:	fa cb f9 44 	sub	r11,sp,-1724
8000d676:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d67a:	c1 f8       	rjmp	8000d6b8 <_vfprintf_r+0x1534>
8000d67c:	fa c8 f9 50 	sub	r8,sp,-1712
8000d680:	1a d8       	st.w	--sp,r8
8000d682:	fa c8 fa b8 	sub	r8,sp,-1352
8000d686:	0c 9b       	mov	r11,r6
8000d688:	1a d8       	st.w	--sp,r8
8000d68a:	fa c8 fb b4 	sub	r8,sp,-1100
8000d68e:	04 9a       	mov	r10,r2
8000d690:	1a d8       	st.w	--sp,r8
8000d692:	08 9c       	mov	r12,r4
8000d694:	fa c8 f9 40 	sub	r8,sp,-1728
8000d698:	fa c9 ff b4 	sub	r9,sp,-76
8000d69c:	f0 1f 00 cb 	mcall	8000d9c8 <_vfprintf_r+0x1844>
8000d6a0:	2f dd       	sub	sp,-12
8000d6a2:	78 0b       	ld.w	r11,r12[0x0]
8000d6a4:	c2 48       	rjmp	8000d6ec <_vfprintf_r+0x1568>
8000d6a6:	ee ca ff ff 	sub	r10,r7,-1
8000d6aa:	10 37       	cp.w	r7,r8
8000d6ac:	c0 94       	brge	8000d6be <_vfprintf_r+0x153a>
8000d6ae:	fa c9 f9 44 	sub	r9,sp,-1724
8000d6b2:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d6b6:	14 97       	mov	r7,r10
8000d6b8:	ec fb fd 88 	ld.w	r11,r6[-632]
8000d6bc:	c1 88       	rjmp	8000d6ec <_vfprintf_r+0x1568>
8000d6be:	41 09       	lddsp	r9,sp[0x40]
8000d6c0:	59 f8       	cp.w	r8,31
8000d6c2:	e0 89 00 11 	brgt	8000d6e4 <_vfprintf_r+0x1560>
8000d6c6:	f2 cb ff fc 	sub	r11,r9,-4
8000d6ca:	51 0b       	stdsp	sp[0x40],r11
8000d6cc:	fa c6 f9 44 	sub	r6,sp,-1724
8000d6d0:	72 0b       	ld.w	r11,r9[0x0]
8000d6d2:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d6d6:	f3 4b fd 88 	st.w	r9[-632],r11
8000d6da:	2f f8       	sub	r8,-1
8000d6dc:	14 97       	mov	r7,r10
8000d6de:	fb 48 06 b4 	st.w	sp[1716],r8
8000d6e2:	c0 58       	rjmp	8000d6ec <_vfprintf_r+0x1568>
8000d6e4:	72 0b       	ld.w	r11,r9[0x0]
8000d6e6:	14 97       	mov	r7,r10
8000d6e8:	2f c9       	sub	r9,-4
8000d6ea:	51 09       	stdsp	sp[0x40],r9
8000d6ec:	50 1b       	stdsp	sp[0x4],r11
8000d6ee:	30 0e       	mov	lr,0
8000d6f0:	50 0e       	stdsp	sp[0x0],lr
8000d6f2:	40 08       	lddsp	r8,sp[0x0]
8000d6f4:	40 1c       	lddsp	r12,sp[0x4]
8000d6f6:	18 48       	or	r8,r12
8000d6f8:	5f 19       	srne	r9
8000d6fa:	0a 98       	mov	r8,r5
8000d6fc:	eb e9 00 09 	and	r9,r5,r9
8000d700:	a1 b8       	sbr	r8,0x1
8000d702:	58 09       	cp.w	r9,0
8000d704:	c0 70       	breq	8000d712 <_vfprintf_r+0x158e>
8000d706:	10 95       	mov	r5,r8
8000d708:	fb 60 06 b9 	st.b	sp[1721],r0
8000d70c:	33 08       	mov	r8,48
8000d70e:	fb 68 06 b8 	st.b	sp[1720],r8
8000d712:	30 28       	mov	r8,2
8000d714:	30 09       	mov	r9,0
8000d716:	fb 69 06 bb 	st.b	sp[1723],r9
8000d71a:	0a 99       	mov	r9,r5
8000d71c:	a7 d9       	cbr	r9,0x7
8000d71e:	40 2b       	lddsp	r11,sp[0x8]
8000d720:	40 16       	lddsp	r6,sp[0x4]
8000d722:	58 0b       	cp.w	r11,0
8000d724:	5f 1a       	srne	r10
8000d726:	f2 05 17 40 	movge	r5,r9
8000d72a:	fa c2 f9 78 	sub	r2,sp,-1672
8000d72e:	40 09       	lddsp	r9,sp[0x0]
8000d730:	0c 49       	or	r9,r6
8000d732:	5f 19       	srne	r9
8000d734:	f5 e9 10 09 	or	r9,r10,r9
8000d738:	c5 c0       	breq	8000d7f0 <_vfprintf_r+0x166c>
8000d73a:	30 19       	mov	r9,1
8000d73c:	f2 08 18 00 	cp.b	r8,r9
8000d740:	c0 60       	breq	8000d74c <_vfprintf_r+0x15c8>
8000d742:	30 29       	mov	r9,2
8000d744:	f2 08 18 00 	cp.b	r8,r9
8000d748:	c0 41       	brne	8000d750 <_vfprintf_r+0x15cc>
8000d74a:	c3 c8       	rjmp	8000d7c2 <_vfprintf_r+0x163e>
8000d74c:	04 96       	mov	r6,r2
8000d74e:	c3 08       	rjmp	8000d7ae <_vfprintf_r+0x162a>
8000d750:	04 96       	mov	r6,r2
8000d752:	fa e8 00 00 	ld.d	r8,sp[0]
8000d756:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000d75a:	2d 0a       	sub	r10,-48
8000d75c:	0c fa       	st.b	--r6,r10
8000d75e:	f0 0b 16 03 	lsr	r11,r8,0x3
8000d762:	f2 0c 16 03 	lsr	r12,r9,0x3
8000d766:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
8000d76a:	18 99       	mov	r9,r12
8000d76c:	16 98       	mov	r8,r11
8000d76e:	58 08       	cp.w	r8,0
8000d770:	5c 29       	cpc	r9
8000d772:	cf 21       	brne	8000d756 <_vfprintf_r+0x15d2>
8000d774:	fa e9 00 00 	st.d	sp[0],r8
8000d778:	ed b5 00 00 	bld	r5,0x0
8000d77c:	c4 51       	brne	8000d806 <_vfprintf_r+0x1682>
8000d77e:	33 09       	mov	r9,48
8000d780:	f2 0a 18 00 	cp.b	r10,r9
8000d784:	c4 10       	breq	8000d806 <_vfprintf_r+0x1682>
8000d786:	0c f9       	st.b	--r6,r9
8000d788:	c3 f8       	rjmp	8000d806 <_vfprintf_r+0x1682>
8000d78a:	fa ea 00 00 	ld.d	r10,sp[0]
8000d78e:	30 a8       	mov	r8,10
8000d790:	30 09       	mov	r9,0
8000d792:	f0 1f 00 8f 	mcall	8000d9cc <_vfprintf_r+0x1848>
8000d796:	30 a8       	mov	r8,10
8000d798:	2d 0a       	sub	r10,-48
8000d79a:	30 09       	mov	r9,0
8000d79c:	ac 8a       	st.b	r6[0x0],r10
8000d79e:	fa ea 00 00 	ld.d	r10,sp[0]
8000d7a2:	f0 1f 00 8c 	mcall	8000d9d0 <_vfprintf_r+0x184c>
8000d7a6:	16 99       	mov	r9,r11
8000d7a8:	14 98       	mov	r8,r10
8000d7aa:	fa e9 00 00 	st.d	sp[0],r8
8000d7ae:	20 16       	sub	r6,1
8000d7b0:	fa ea 00 00 	ld.d	r10,sp[0]
8000d7b4:	58 9a       	cp.w	r10,9
8000d7b6:	5c 2b       	cpc	r11
8000d7b8:	fe 9b ff e9 	brhi	8000d78a <_vfprintf_r+0x1606>
8000d7bc:	1b f8       	ld.ub	r8,sp[0x7]
8000d7be:	2d 08       	sub	r8,-48
8000d7c0:	c2 08       	rjmp	8000d800 <_vfprintf_r+0x167c>
8000d7c2:	04 96       	mov	r6,r2
8000d7c4:	fa e8 00 00 	ld.d	r8,sp[0]
8000d7c8:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
8000d7cc:	40 de       	lddsp	lr,sp[0x34]
8000d7ce:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
8000d7d2:	0c fa       	st.b	--r6,r10
8000d7d4:	f2 0b 16 04 	lsr	r11,r9,0x4
8000d7d8:	f0 0a 16 04 	lsr	r10,r8,0x4
8000d7dc:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
8000d7e0:	16 99       	mov	r9,r11
8000d7e2:	14 98       	mov	r8,r10
8000d7e4:	58 08       	cp.w	r8,0
8000d7e6:	5c 29       	cpc	r9
8000d7e8:	cf 01       	brne	8000d7c8 <_vfprintf_r+0x1644>
8000d7ea:	fa e9 00 00 	st.d	sp[0],r8
8000d7ee:	c0 c8       	rjmp	8000d806 <_vfprintf_r+0x1682>
8000d7f0:	58 08       	cp.w	r8,0
8000d7f2:	c0 91       	brne	8000d804 <_vfprintf_r+0x1680>
8000d7f4:	ed b5 00 00 	bld	r5,0x0
8000d7f8:	c0 61       	brne	8000d804 <_vfprintf_r+0x1680>
8000d7fa:	fa c6 f9 79 	sub	r6,sp,-1671
8000d7fe:	33 08       	mov	r8,48
8000d800:	ac 88       	st.b	r6[0x0],r8
8000d802:	c0 28       	rjmp	8000d806 <_vfprintf_r+0x1682>
8000d804:	04 96       	mov	r6,r2
8000d806:	0c 12       	sub	r2,r6
8000d808:	c1 c8       	rjmp	8000d840 <_vfprintf_r+0x16bc>
8000d80a:	50 a7       	stdsp	sp[0x28],r7
8000d80c:	50 80       	stdsp	sp[0x20],r0
8000d80e:	40 93       	lddsp	r3,sp[0x24]
8000d810:	0c 97       	mov	r7,r6
8000d812:	10 90       	mov	r0,r8
8000d814:	04 94       	mov	r4,r2
8000d816:	40 41       	lddsp	r1,sp[0x10]
8000d818:	58 08       	cp.w	r8,0
8000d81a:	e0 80 04 65 	breq	8000e0e4 <_vfprintf_r+0x1f60>
8000d81e:	fb 68 06 60 	st.b	sp[1632],r8
8000d822:	30 0c       	mov	r12,0
8000d824:	30 08       	mov	r8,0
8000d826:	30 12       	mov	r2,1
8000d828:	fb 68 06 bb 	st.b	sp[1723],r8
8000d82c:	50 2c       	stdsp	sp[0x8],r12
8000d82e:	fa c6 f9 a0 	sub	r6,sp,-1632
8000d832:	c0 78       	rjmp	8000d840 <_vfprintf_r+0x16bc>
8000d834:	30 0b       	mov	r11,0
8000d836:	50 2b       	stdsp	sp[0x8],r11
8000d838:	c0 48       	rjmp	8000d840 <_vfprintf_r+0x16bc>
8000d83a:	40 22       	lddsp	r2,sp[0x8]
8000d83c:	30 0a       	mov	r10,0
8000d83e:	50 2a       	stdsp	sp[0x8],r10
8000d840:	40 29       	lddsp	r9,sp[0x8]
8000d842:	e4 09 0c 49 	max	r9,r2,r9
8000d846:	fb 38 06 bb 	ld.ub	r8,sp[1723]
8000d84a:	50 39       	stdsp	sp[0xc],r9
8000d84c:	0a 9e       	mov	lr,r5
8000d84e:	30 09       	mov	r9,0
8000d850:	e2 1e 00 02 	andl	lr,0x2,COH
8000d854:	f2 08 18 00 	cp.b	r8,r9
8000d858:	fb f8 10 03 	ld.wne	r8,sp[0xc]
8000d85c:	f7 b8 01 ff 	subne	r8,-1
8000d860:	fb f8 1a 03 	st.wne	sp[0xc],r8
8000d864:	0a 9b       	mov	r11,r5
8000d866:	58 0e       	cp.w	lr,0
8000d868:	fb fc 10 03 	ld.wne	r12,sp[0xc]
8000d86c:	f7 bc 01 fe 	subne	r12,-2
8000d870:	fb fc 1a 03 	st.wne	sp[0xc],r12
8000d874:	e2 1b 00 84 	andl	r11,0x84,COH
8000d878:	50 fe       	stdsp	sp[0x3c],lr
8000d87a:	50 9b       	stdsp	sp[0x24],r11
8000d87c:	c4 51       	brne	8000d906 <_vfprintf_r+0x1782>
8000d87e:	40 8a       	lddsp	r10,sp[0x20]
8000d880:	40 39       	lddsp	r9,sp[0xc]
8000d882:	12 1a       	sub	r10,r9
8000d884:	50 4a       	stdsp	sp[0x10],r10
8000d886:	58 0a       	cp.w	r10,0
8000d888:	e0 89 00 1f 	brgt	8000d8c6 <_vfprintf_r+0x1742>
8000d88c:	c3 d8       	rjmp	8000d906 <_vfprintf_r+0x1782>
8000d88e:	2f 09       	sub	r9,-16
8000d890:	2f f8       	sub	r8,-1
8000d892:	4d 1e       	lddpc	lr,8000d9d4 <_vfprintf_r+0x1850>
8000d894:	31 0c       	mov	r12,16
8000d896:	fb 49 06 90 	st.w	sp[1680],r9
8000d89a:	87 0e       	st.w	r3[0x0],lr
8000d89c:	87 1c       	st.w	r3[0x4],r12
8000d89e:	fb 48 06 8c 	st.w	sp[1676],r8
8000d8a2:	58 78       	cp.w	r8,7
8000d8a4:	e0 89 00 04 	brgt	8000d8ac <_vfprintf_r+0x1728>
8000d8a8:	2f 83       	sub	r3,-8
8000d8aa:	c0 b8       	rjmp	8000d8c0 <_vfprintf_r+0x173c>
8000d8ac:	fa ca f9 78 	sub	r10,sp,-1672
8000d8b0:	02 9b       	mov	r11,r1
8000d8b2:	08 9c       	mov	r12,r4
8000d8b4:	f0 1f 00 49 	mcall	8000d9d8 <_vfprintf_r+0x1854>
8000d8b8:	e0 81 04 27 	brne	8000e106 <_vfprintf_r+0x1f82>
8000d8bc:	fa c3 f9 e0 	sub	r3,sp,-1568
8000d8c0:	40 4b       	lddsp	r11,sp[0x10]
8000d8c2:	21 0b       	sub	r11,16
8000d8c4:	50 4b       	stdsp	sp[0x10],r11
8000d8c6:	fa f9 06 90 	ld.w	r9,sp[1680]
8000d8ca:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d8ce:	4c 2a       	lddpc	r10,8000d9d4 <_vfprintf_r+0x1850>
8000d8d0:	40 4e       	lddsp	lr,sp[0x10]
8000d8d2:	59 0e       	cp.w	lr,16
8000d8d4:	fe 99 ff dd 	brgt	8000d88e <_vfprintf_r+0x170a>
8000d8d8:	1c 09       	add	r9,lr
8000d8da:	2f f8       	sub	r8,-1
8000d8dc:	87 0a       	st.w	r3[0x0],r10
8000d8de:	fb 49 06 90 	st.w	sp[1680],r9
8000d8e2:	87 1e       	st.w	r3[0x4],lr
8000d8e4:	fb 48 06 8c 	st.w	sp[1676],r8
8000d8e8:	58 78       	cp.w	r8,7
8000d8ea:	e0 89 00 04 	brgt	8000d8f2 <_vfprintf_r+0x176e>
8000d8ee:	2f 83       	sub	r3,-8
8000d8f0:	c0 b8       	rjmp	8000d906 <_vfprintf_r+0x1782>
8000d8f2:	fa ca f9 78 	sub	r10,sp,-1672
8000d8f6:	02 9b       	mov	r11,r1
8000d8f8:	08 9c       	mov	r12,r4
8000d8fa:	f0 1f 00 38 	mcall	8000d9d8 <_vfprintf_r+0x1854>
8000d8fe:	e0 81 04 04 	brne	8000e106 <_vfprintf_r+0x1f82>
8000d902:	fa c3 f9 e0 	sub	r3,sp,-1568
8000d906:	30 09       	mov	r9,0
8000d908:	fb 38 06 bb 	ld.ub	r8,sp[1723]
8000d90c:	f2 08 18 00 	cp.b	r8,r9
8000d910:	c1 f0       	breq	8000d94e <_vfprintf_r+0x17ca>
8000d912:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d916:	fa c9 f9 45 	sub	r9,sp,-1723
8000d91a:	2f f8       	sub	r8,-1
8000d91c:	87 09       	st.w	r3[0x0],r9
8000d91e:	fb 48 06 90 	st.w	sp[1680],r8
8000d922:	30 19       	mov	r9,1
8000d924:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d928:	87 19       	st.w	r3[0x4],r9
8000d92a:	2f f8       	sub	r8,-1
8000d92c:	fb 48 06 8c 	st.w	sp[1676],r8
8000d930:	58 78       	cp.w	r8,7
8000d932:	e0 89 00 04 	brgt	8000d93a <_vfprintf_r+0x17b6>
8000d936:	2f 83       	sub	r3,-8
8000d938:	c0 b8       	rjmp	8000d94e <_vfprintf_r+0x17ca>
8000d93a:	fa ca f9 78 	sub	r10,sp,-1672
8000d93e:	02 9b       	mov	r11,r1
8000d940:	08 9c       	mov	r12,r4
8000d942:	f0 1f 00 26 	mcall	8000d9d8 <_vfprintf_r+0x1854>
8000d946:	e0 81 03 e0 	brne	8000e106 <_vfprintf_r+0x1f82>
8000d94a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000d94e:	40 fc       	lddsp	r12,sp[0x3c]
8000d950:	58 0c       	cp.w	r12,0
8000d952:	c1 f0       	breq	8000d990 <_vfprintf_r+0x180c>
8000d954:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d958:	fa c9 f9 48 	sub	r9,sp,-1720
8000d95c:	2f e8       	sub	r8,-2
8000d95e:	87 09       	st.w	r3[0x0],r9
8000d960:	fb 48 06 90 	st.w	sp[1680],r8
8000d964:	30 29       	mov	r9,2
8000d966:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d96a:	87 19       	st.w	r3[0x4],r9
8000d96c:	2f f8       	sub	r8,-1
8000d96e:	fb 48 06 8c 	st.w	sp[1676],r8
8000d972:	58 78       	cp.w	r8,7
8000d974:	e0 89 00 04 	brgt	8000d97c <_vfprintf_r+0x17f8>
8000d978:	2f 83       	sub	r3,-8
8000d97a:	c0 b8       	rjmp	8000d990 <_vfprintf_r+0x180c>
8000d97c:	fa ca f9 78 	sub	r10,sp,-1672
8000d980:	02 9b       	mov	r11,r1
8000d982:	08 9c       	mov	r12,r4
8000d984:	f0 1f 00 15 	mcall	8000d9d8 <_vfprintf_r+0x1854>
8000d988:	e0 81 03 bf 	brne	8000e106 <_vfprintf_r+0x1f82>
8000d98c:	fa c3 f9 e0 	sub	r3,sp,-1568
8000d990:	40 9b       	lddsp	r11,sp[0x24]
8000d992:	e0 4b 00 80 	cp.w	r11,128
8000d996:	c5 21       	brne	8000da3a <_vfprintf_r+0x18b6>
8000d998:	40 8a       	lddsp	r10,sp[0x20]
8000d99a:	40 39       	lddsp	r9,sp[0xc]
8000d99c:	12 1a       	sub	r10,r9
8000d99e:	50 4a       	stdsp	sp[0x10],r10
8000d9a0:	58 0a       	cp.w	r10,0
8000d9a2:	e0 89 00 2c 	brgt	8000d9fa <_vfprintf_r+0x1876>
8000d9a6:	c4 a8       	rjmp	8000da3a <_vfprintf_r+0x18b6>
8000d9a8:	2f 09       	sub	r9,-16
8000d9aa:	2f f8       	sub	r8,-1
8000d9ac:	48 ce       	lddpc	lr,8000d9dc <_vfprintf_r+0x1858>
8000d9ae:	31 0c       	mov	r12,16
8000d9b0:	fb 49 06 90 	st.w	sp[1680],r9
8000d9b4:	87 0e       	st.w	r3[0x0],lr
8000d9b6:	87 1c       	st.w	r3[0x4],r12
8000d9b8:	fb 48 06 8c 	st.w	sp[1676],r8
8000d9bc:	58 78       	cp.w	r8,7
8000d9be:	e0 89 00 11 	brgt	8000d9e0 <_vfprintf_r+0x185c>
8000d9c2:	2f 83       	sub	r3,-8
8000d9c4:	c1 88       	rjmp	8000d9f4 <_vfprintf_r+0x1870>
8000d9c6:	00 00       	add	r0,r0
8000d9c8:	80 00       	ld.sh	r0,r0[0x0]
8000d9ca:	be 40       	st.h	pc[0x8],r0
8000d9cc:	80 01       	ld.sh	r1,r0[0x0]
8000d9ce:	0e e8       	st.h	--r7,r8
8000d9d0:	80 00       	ld.sh	r0,r0[0x0]
8000d9d2:	ba 0e       	st.h	sp[0x0],lr
8000d9d4:	80 01       	ld.sh	r1,r0[0x0]
8000d9d6:	19 04       	ld.w	r4,r12++
8000d9d8:	80 00       	ld.sh	r0,r0[0x0]
8000d9da:	c1 64       	brge	8000da06 <_vfprintf_r+0x1882>
8000d9dc:	80 01       	ld.sh	r1,r0[0x0]
8000d9de:	19 14       	ld.sh	r4,r12++
8000d9e0:	fa ca f9 78 	sub	r10,sp,-1672
8000d9e4:	02 9b       	mov	r11,r1
8000d9e6:	08 9c       	mov	r12,r4
8000d9e8:	f0 1f 00 4c 	mcall	8000db18 <_vfprintf_r+0x1994>
8000d9ec:	e0 81 03 8d 	brne	8000e106 <_vfprintf_r+0x1f82>
8000d9f0:	fa c3 f9 e0 	sub	r3,sp,-1568
8000d9f4:	40 4b       	lddsp	r11,sp[0x10]
8000d9f6:	21 0b       	sub	r11,16
8000d9f8:	50 4b       	stdsp	sp[0x10],r11
8000d9fa:	fa f9 06 90 	ld.w	r9,sp[1680]
8000d9fe:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000da02:	4c 7a       	lddpc	r10,8000db1c <_vfprintf_r+0x1998>
8000da04:	40 4e       	lddsp	lr,sp[0x10]
8000da06:	59 0e       	cp.w	lr,16
8000da08:	fe 99 ff d0 	brgt	8000d9a8 <_vfprintf_r+0x1824>
8000da0c:	1c 09       	add	r9,lr
8000da0e:	2f f8       	sub	r8,-1
8000da10:	87 0a       	st.w	r3[0x0],r10
8000da12:	fb 49 06 90 	st.w	sp[1680],r9
8000da16:	87 1e       	st.w	r3[0x4],lr
8000da18:	fb 48 06 8c 	st.w	sp[1676],r8
8000da1c:	58 78       	cp.w	r8,7
8000da1e:	e0 89 00 04 	brgt	8000da26 <_vfprintf_r+0x18a2>
8000da22:	2f 83       	sub	r3,-8
8000da24:	c0 b8       	rjmp	8000da3a <_vfprintf_r+0x18b6>
8000da26:	fa ca f9 78 	sub	r10,sp,-1672
8000da2a:	02 9b       	mov	r11,r1
8000da2c:	08 9c       	mov	r12,r4
8000da2e:	f0 1f 00 3b 	mcall	8000db18 <_vfprintf_r+0x1994>
8000da32:	e0 81 03 6a 	brne	8000e106 <_vfprintf_r+0x1f82>
8000da36:	fa c3 f9 e0 	sub	r3,sp,-1568
8000da3a:	40 2c       	lddsp	r12,sp[0x8]
8000da3c:	04 1c       	sub	r12,r2
8000da3e:	50 2c       	stdsp	sp[0x8],r12
8000da40:	58 0c       	cp.w	r12,0
8000da42:	e0 89 00 1f 	brgt	8000da80 <_vfprintf_r+0x18fc>
8000da46:	c3 d8       	rjmp	8000dac0 <_vfprintf_r+0x193c>
8000da48:	2f 09       	sub	r9,-16
8000da4a:	2f f8       	sub	r8,-1
8000da4c:	4b 4b       	lddpc	r11,8000db1c <_vfprintf_r+0x1998>
8000da4e:	31 0a       	mov	r10,16
8000da50:	fb 49 06 90 	st.w	sp[1680],r9
8000da54:	87 0b       	st.w	r3[0x0],r11
8000da56:	87 1a       	st.w	r3[0x4],r10
8000da58:	fb 48 06 8c 	st.w	sp[1676],r8
8000da5c:	58 78       	cp.w	r8,7
8000da5e:	e0 89 00 04 	brgt	8000da66 <_vfprintf_r+0x18e2>
8000da62:	2f 83       	sub	r3,-8
8000da64:	c0 b8       	rjmp	8000da7a <_vfprintf_r+0x18f6>
8000da66:	fa ca f9 78 	sub	r10,sp,-1672
8000da6a:	02 9b       	mov	r11,r1
8000da6c:	08 9c       	mov	r12,r4
8000da6e:	f0 1f 00 2b 	mcall	8000db18 <_vfprintf_r+0x1994>
8000da72:	e0 81 03 4a 	brne	8000e106 <_vfprintf_r+0x1f82>
8000da76:	fa c3 f9 e0 	sub	r3,sp,-1568
8000da7a:	40 29       	lddsp	r9,sp[0x8]
8000da7c:	21 09       	sub	r9,16
8000da7e:	50 29       	stdsp	sp[0x8],r9
8000da80:	fa f9 06 90 	ld.w	r9,sp[1680]
8000da84:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000da88:	4a 5a       	lddpc	r10,8000db1c <_vfprintf_r+0x1998>
8000da8a:	40 2e       	lddsp	lr,sp[0x8]
8000da8c:	59 0e       	cp.w	lr,16
8000da8e:	fe 99 ff dd 	brgt	8000da48 <_vfprintf_r+0x18c4>
8000da92:	1c 09       	add	r9,lr
8000da94:	2f f8       	sub	r8,-1
8000da96:	87 0a       	st.w	r3[0x0],r10
8000da98:	fb 49 06 90 	st.w	sp[1680],r9
8000da9c:	87 1e       	st.w	r3[0x4],lr
8000da9e:	fb 48 06 8c 	st.w	sp[1676],r8
8000daa2:	58 78       	cp.w	r8,7
8000daa4:	e0 89 00 04 	brgt	8000daac <_vfprintf_r+0x1928>
8000daa8:	2f 83       	sub	r3,-8
8000daaa:	c0 b8       	rjmp	8000dac0 <_vfprintf_r+0x193c>
8000daac:	fa ca f9 78 	sub	r10,sp,-1672
8000dab0:	02 9b       	mov	r11,r1
8000dab2:	08 9c       	mov	r12,r4
8000dab4:	f0 1f 00 19 	mcall	8000db18 <_vfprintf_r+0x1994>
8000dab8:	e0 81 03 27 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dabc:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dac0:	ed b5 00 08 	bld	r5,0x8
8000dac4:	c0 b0       	breq	8000dada <_vfprintf_r+0x1956>
8000dac6:	fa f8 06 90 	ld.w	r8,sp[1680]
8000daca:	87 12       	st.w	r3[0x4],r2
8000dacc:	87 06       	st.w	r3[0x0],r6
8000dace:	f0 02 00 02 	add	r2,r8,r2
8000dad2:	fb 42 06 90 	st.w	sp[1680],r2
8000dad6:	e0 8f 01 db 	bral	8000de8c <_vfprintf_r+0x1d08>
8000dada:	e0 40 00 65 	cp.w	r0,101
8000dade:	e0 8a 01 dd 	brle	8000de98 <_vfprintf_r+0x1d14>
8000dae2:	30 08       	mov	r8,0
8000dae4:	30 09       	mov	r9,0
8000dae6:	40 5b       	lddsp	r11,sp[0x14]
8000dae8:	40 7a       	lddsp	r10,sp[0x1c]
8000daea:	f0 1f 00 0e 	mcall	8000db20 <_vfprintf_r+0x199c>
8000daee:	c7 e0       	breq	8000dbea <_vfprintf_r+0x1a66>
8000daf0:	fa f8 06 90 	ld.w	r8,sp[1680]
8000daf4:	48 c9       	lddpc	r9,8000db24 <_vfprintf_r+0x19a0>
8000daf6:	2f f8       	sub	r8,-1
8000daf8:	87 09       	st.w	r3[0x0],r9
8000dafa:	fb 48 06 90 	st.w	sp[1680],r8
8000dafe:	30 19       	mov	r9,1
8000db00:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000db04:	87 19       	st.w	r3[0x4],r9
8000db06:	2f f8       	sub	r8,-1
8000db08:	fb 48 06 8c 	st.w	sp[1676],r8
8000db0c:	58 78       	cp.w	r8,7
8000db0e:	e0 89 00 0d 	brgt	8000db28 <_vfprintf_r+0x19a4>
8000db12:	2f 83       	sub	r3,-8
8000db14:	c1 48       	rjmp	8000db3c <_vfprintf_r+0x19b8>
8000db16:	00 00       	add	r0,r0
8000db18:	80 00       	ld.sh	r0,r0[0x0]
8000db1a:	c1 64       	brge	8000db46 <_vfprintf_r+0x19c2>
8000db1c:	80 01       	ld.sh	r1,r0[0x0]
8000db1e:	19 14       	ld.sh	r4,r12++
8000db20:	80 01       	ld.sh	r1,r0[0x0]
8000db22:	0a da       	st.w	--r5,r10
8000db24:	80 01       	ld.sh	r1,r0[0x0]
8000db26:	19 00       	ld.w	r0,r12++
8000db28:	fa ca f9 78 	sub	r10,sp,-1672
8000db2c:	02 9b       	mov	r11,r1
8000db2e:	08 9c       	mov	r12,r4
8000db30:	f0 1f 00 78 	mcall	8000dd10 <_vfprintf_r+0x1b8c>
8000db34:	e0 81 02 e9 	brne	8000e106 <_vfprintf_r+0x1f82>
8000db38:	fa c3 f9 e0 	sub	r3,sp,-1568
8000db3c:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000db40:	40 6c       	lddsp	r12,sp[0x18]
8000db42:	18 38       	cp.w	r8,r12
8000db44:	c0 55       	brlt	8000db4e <_vfprintf_r+0x19ca>
8000db46:	ed b5 00 00 	bld	r5,0x0
8000db4a:	e0 81 02 6d 	brne	8000e024 <_vfprintf_r+0x1ea0>
8000db4e:	fa f8 06 90 	ld.w	r8,sp[1680]
8000db52:	2f f8       	sub	r8,-1
8000db54:	40 cb       	lddsp	r11,sp[0x30]
8000db56:	fb 48 06 90 	st.w	sp[1680],r8
8000db5a:	30 19       	mov	r9,1
8000db5c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000db60:	87 0b       	st.w	r3[0x0],r11
8000db62:	2f f8       	sub	r8,-1
8000db64:	87 19       	st.w	r3[0x4],r9
8000db66:	fb 48 06 8c 	st.w	sp[1676],r8
8000db6a:	58 78       	cp.w	r8,7
8000db6c:	e0 89 00 04 	brgt	8000db74 <_vfprintf_r+0x19f0>
8000db70:	2f 83       	sub	r3,-8
8000db72:	c0 b8       	rjmp	8000db88 <_vfprintf_r+0x1a04>
8000db74:	fa ca f9 78 	sub	r10,sp,-1672
8000db78:	02 9b       	mov	r11,r1
8000db7a:	08 9c       	mov	r12,r4
8000db7c:	f0 1f 00 65 	mcall	8000dd10 <_vfprintf_r+0x1b8c>
8000db80:	e0 81 02 c3 	brne	8000e106 <_vfprintf_r+0x1f82>
8000db84:	fa c3 f9 e0 	sub	r3,sp,-1568
8000db88:	40 66       	lddsp	r6,sp[0x18]
8000db8a:	20 16       	sub	r6,1
8000db8c:	58 06       	cp.w	r6,0
8000db8e:	e0 89 00 1d 	brgt	8000dbc8 <_vfprintf_r+0x1a44>
8000db92:	e0 8f 02 49 	bral	8000e024 <_vfprintf_r+0x1ea0>
8000db96:	2f 09       	sub	r9,-16
8000db98:	2f f8       	sub	r8,-1
8000db9a:	fb 49 06 90 	st.w	sp[1680],r9
8000db9e:	87 02       	st.w	r3[0x0],r2
8000dba0:	87 10       	st.w	r3[0x4],r0
8000dba2:	fb 48 06 8c 	st.w	sp[1676],r8
8000dba6:	58 78       	cp.w	r8,7
8000dba8:	e0 89 00 04 	brgt	8000dbb0 <_vfprintf_r+0x1a2c>
8000dbac:	2f 83       	sub	r3,-8
8000dbae:	c0 b8       	rjmp	8000dbc4 <_vfprintf_r+0x1a40>
8000dbb0:	fa ca f9 78 	sub	r10,sp,-1672
8000dbb4:	02 9b       	mov	r11,r1
8000dbb6:	08 9c       	mov	r12,r4
8000dbb8:	f0 1f 00 56 	mcall	8000dd10 <_vfprintf_r+0x1b8c>
8000dbbc:	e0 81 02 a5 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dbc0:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dbc4:	21 06       	sub	r6,16
8000dbc6:	c0 38       	rjmp	8000dbcc <_vfprintf_r+0x1a48>
8000dbc8:	4d 32       	lddpc	r2,8000dd14 <_vfprintf_r+0x1b90>
8000dbca:	31 00       	mov	r0,16
8000dbcc:	fa f9 06 90 	ld.w	r9,sp[1680]
8000dbd0:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000dbd4:	4d 0a       	lddpc	r10,8000dd14 <_vfprintf_r+0x1b90>
8000dbd6:	59 06       	cp.w	r6,16
8000dbd8:	fe 99 ff df 	brgt	8000db96 <_vfprintf_r+0x1a12>
8000dbdc:	0c 09       	add	r9,r6
8000dbde:	87 0a       	st.w	r3[0x0],r10
8000dbe0:	fb 49 06 90 	st.w	sp[1680],r9
8000dbe4:	2f f8       	sub	r8,-1
8000dbe6:	87 16       	st.w	r3[0x4],r6
8000dbe8:	c5 59       	rjmp	8000de92 <_vfprintf_r+0x1d0e>
8000dbea:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000dbee:	58 0a       	cp.w	r10,0
8000dbf0:	e0 89 00 96 	brgt	8000dd1c <_vfprintf_r+0x1b98>
8000dbf4:	fa f8 06 90 	ld.w	r8,sp[1680]
8000dbf8:	4c 89       	lddpc	r9,8000dd18 <_vfprintf_r+0x1b94>
8000dbfa:	2f f8       	sub	r8,-1
8000dbfc:	87 09       	st.w	r3[0x0],r9
8000dbfe:	fb 48 06 90 	st.w	sp[1680],r8
8000dc02:	30 19       	mov	r9,1
8000dc04:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000dc08:	87 19       	st.w	r3[0x4],r9
8000dc0a:	2f f8       	sub	r8,-1
8000dc0c:	fb 48 06 8c 	st.w	sp[1676],r8
8000dc10:	58 78       	cp.w	r8,7
8000dc12:	e0 89 00 04 	brgt	8000dc1a <_vfprintf_r+0x1a96>
8000dc16:	2f 83       	sub	r3,-8
8000dc18:	c0 b8       	rjmp	8000dc2e <_vfprintf_r+0x1aaa>
8000dc1a:	fa ca f9 78 	sub	r10,sp,-1672
8000dc1e:	02 9b       	mov	r11,r1
8000dc20:	08 9c       	mov	r12,r4
8000dc22:	f0 1f 00 3c 	mcall	8000dd10 <_vfprintf_r+0x1b8c>
8000dc26:	e0 81 02 70 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dc2a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dc2e:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000dc32:	58 08       	cp.w	r8,0
8000dc34:	c0 81       	brne	8000dc44 <_vfprintf_r+0x1ac0>
8000dc36:	40 6a       	lddsp	r10,sp[0x18]
8000dc38:	58 0a       	cp.w	r10,0
8000dc3a:	c0 51       	brne	8000dc44 <_vfprintf_r+0x1ac0>
8000dc3c:	ed b5 00 00 	bld	r5,0x0
8000dc40:	e0 81 01 f2 	brne	8000e024 <_vfprintf_r+0x1ea0>
8000dc44:	40 c9       	lddsp	r9,sp[0x30]
8000dc46:	fa f8 06 90 	ld.w	r8,sp[1680]
8000dc4a:	2f f8       	sub	r8,-1
8000dc4c:	87 09       	st.w	r3[0x0],r9
8000dc4e:	fb 48 06 90 	st.w	sp[1680],r8
8000dc52:	30 19       	mov	r9,1
8000dc54:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000dc58:	87 19       	st.w	r3[0x4],r9
8000dc5a:	2f f8       	sub	r8,-1
8000dc5c:	fb 48 06 8c 	st.w	sp[1676],r8
8000dc60:	58 78       	cp.w	r8,7
8000dc62:	e0 89 00 04 	brgt	8000dc6a <_vfprintf_r+0x1ae6>
8000dc66:	2f 83       	sub	r3,-8
8000dc68:	c0 b8       	rjmp	8000dc7e <_vfprintf_r+0x1afa>
8000dc6a:	fa ca f9 78 	sub	r10,sp,-1672
8000dc6e:	02 9b       	mov	r11,r1
8000dc70:	08 9c       	mov	r12,r4
8000dc72:	f0 1f 00 28 	mcall	8000dd10 <_vfprintf_r+0x1b8c>
8000dc76:	e0 81 02 48 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dc7a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dc7e:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000dc82:	5c 32       	neg	r2
8000dc84:	58 02       	cp.w	r2,0
8000dc86:	e0 89 00 1d 	brgt	8000dcc0 <_vfprintf_r+0x1b3c>
8000dc8a:	c3 b8       	rjmp	8000dd00 <_vfprintf_r+0x1b7c>
8000dc8c:	2f 09       	sub	r9,-16
8000dc8e:	2f f8       	sub	r8,-1
8000dc90:	31 0e       	mov	lr,16
8000dc92:	fb 49 06 90 	st.w	sp[1680],r9
8000dc96:	87 00       	st.w	r3[0x0],r0
8000dc98:	87 1e       	st.w	r3[0x4],lr
8000dc9a:	fb 48 06 8c 	st.w	sp[1676],r8
8000dc9e:	58 78       	cp.w	r8,7
8000dca0:	e0 89 00 04 	brgt	8000dca8 <_vfprintf_r+0x1b24>
8000dca4:	2f 83       	sub	r3,-8
8000dca6:	c0 b8       	rjmp	8000dcbc <_vfprintf_r+0x1b38>
8000dca8:	fa ca f9 78 	sub	r10,sp,-1672
8000dcac:	02 9b       	mov	r11,r1
8000dcae:	08 9c       	mov	r12,r4
8000dcb0:	f0 1f 00 18 	mcall	8000dd10 <_vfprintf_r+0x1b8c>
8000dcb4:	e0 81 02 29 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dcb8:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dcbc:	21 02       	sub	r2,16
8000dcbe:	c0 28       	rjmp	8000dcc2 <_vfprintf_r+0x1b3e>
8000dcc0:	49 50       	lddpc	r0,8000dd14 <_vfprintf_r+0x1b90>
8000dcc2:	fa f9 06 90 	ld.w	r9,sp[1680]
8000dcc6:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000dcca:	49 3a       	lddpc	r10,8000dd14 <_vfprintf_r+0x1b90>
8000dccc:	59 02       	cp.w	r2,16
8000dcce:	fe 99 ff df 	brgt	8000dc8c <_vfprintf_r+0x1b08>
8000dcd2:	04 09       	add	r9,r2
8000dcd4:	2f f8       	sub	r8,-1
8000dcd6:	87 0a       	st.w	r3[0x0],r10
8000dcd8:	fb 49 06 90 	st.w	sp[1680],r9
8000dcdc:	87 12       	st.w	r3[0x4],r2
8000dcde:	fb 48 06 8c 	st.w	sp[1676],r8
8000dce2:	58 78       	cp.w	r8,7
8000dce4:	e0 89 00 04 	brgt	8000dcec <_vfprintf_r+0x1b68>
8000dce8:	2f 83       	sub	r3,-8
8000dcea:	c0 b8       	rjmp	8000dd00 <_vfprintf_r+0x1b7c>
8000dcec:	fa ca f9 78 	sub	r10,sp,-1672
8000dcf0:	02 9b       	mov	r11,r1
8000dcf2:	08 9c       	mov	r12,r4
8000dcf4:	f0 1f 00 07 	mcall	8000dd10 <_vfprintf_r+0x1b8c>
8000dcf8:	e0 81 02 07 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dcfc:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dd00:	40 6c       	lddsp	r12,sp[0x18]
8000dd02:	fa f8 06 90 	ld.w	r8,sp[1680]
8000dd06:	87 06       	st.w	r3[0x0],r6
8000dd08:	87 1c       	st.w	r3[0x4],r12
8000dd0a:	18 08       	add	r8,r12
8000dd0c:	cb e8       	rjmp	8000de88 <_vfprintf_r+0x1d04>
8000dd0e:	00 00       	add	r0,r0
8000dd10:	80 00       	ld.sh	r0,r0[0x0]
8000dd12:	c1 64       	brge	8000dd3e <_vfprintf_r+0x1bba>
8000dd14:	80 01       	ld.sh	r1,r0[0x0]
8000dd16:	19 14       	ld.sh	r4,r12++
8000dd18:	80 01       	ld.sh	r1,r0[0x0]
8000dd1a:	19 00       	ld.w	r0,r12++
8000dd1c:	fa f9 06 90 	ld.w	r9,sp[1680]
8000dd20:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000dd24:	40 6b       	lddsp	r11,sp[0x18]
8000dd26:	16 3a       	cp.w	r10,r11
8000dd28:	c6 d5       	brlt	8000de02 <_vfprintf_r+0x1c7e>
8000dd2a:	16 09       	add	r9,r11
8000dd2c:	2f f8       	sub	r8,-1
8000dd2e:	87 06       	st.w	r3[0x0],r6
8000dd30:	fb 49 06 90 	st.w	sp[1680],r9
8000dd34:	87 1b       	st.w	r3[0x4],r11
8000dd36:	fb 48 06 8c 	st.w	sp[1676],r8
8000dd3a:	58 78       	cp.w	r8,7
8000dd3c:	e0 89 00 04 	brgt	8000dd44 <_vfprintf_r+0x1bc0>
8000dd40:	2f 83       	sub	r3,-8
8000dd42:	c0 b8       	rjmp	8000dd58 <_vfprintf_r+0x1bd4>
8000dd44:	fa ca f9 78 	sub	r10,sp,-1672
8000dd48:	02 9b       	mov	r11,r1
8000dd4a:	08 9c       	mov	r12,r4
8000dd4c:	f0 1f 00 6f 	mcall	8000df08 <_vfprintf_r+0x1d84>
8000dd50:	e0 81 01 db 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dd54:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dd58:	fa f6 06 ac 	ld.w	r6,sp[1708]
8000dd5c:	40 6a       	lddsp	r10,sp[0x18]
8000dd5e:	14 16       	sub	r6,r10
8000dd60:	58 06       	cp.w	r6,0
8000dd62:	e0 89 00 1c 	brgt	8000dd9a <_vfprintf_r+0x1c16>
8000dd66:	c3 b8       	rjmp	8000dddc <_vfprintf_r+0x1c58>
8000dd68:	2f 09       	sub	r9,-16
8000dd6a:	2f f8       	sub	r8,-1
8000dd6c:	fb 49 06 90 	st.w	sp[1680],r9
8000dd70:	87 02       	st.w	r3[0x0],r2
8000dd72:	87 10       	st.w	r3[0x4],r0
8000dd74:	fb 48 06 8c 	st.w	sp[1676],r8
8000dd78:	58 78       	cp.w	r8,7
8000dd7a:	e0 89 00 04 	brgt	8000dd82 <_vfprintf_r+0x1bfe>
8000dd7e:	2f 83       	sub	r3,-8
8000dd80:	c0 b8       	rjmp	8000dd96 <_vfprintf_r+0x1c12>
8000dd82:	fa ca f9 78 	sub	r10,sp,-1672
8000dd86:	02 9b       	mov	r11,r1
8000dd88:	08 9c       	mov	r12,r4
8000dd8a:	f0 1f 00 60 	mcall	8000df08 <_vfprintf_r+0x1d84>
8000dd8e:	e0 81 01 bc 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dd92:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dd96:	21 06       	sub	r6,16
8000dd98:	c0 38       	rjmp	8000dd9e <_vfprintf_r+0x1c1a>
8000dd9a:	4d d2       	lddpc	r2,8000df0c <_vfprintf_r+0x1d88>
8000dd9c:	31 00       	mov	r0,16
8000dd9e:	fa f9 06 90 	ld.w	r9,sp[1680]
8000dda2:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000dda6:	4d aa       	lddpc	r10,8000df0c <_vfprintf_r+0x1d88>
8000dda8:	59 06       	cp.w	r6,16
8000ddaa:	fe 99 ff df 	brgt	8000dd68 <_vfprintf_r+0x1be4>
8000ddae:	0c 09       	add	r9,r6
8000ddb0:	2f f8       	sub	r8,-1
8000ddb2:	87 0a       	st.w	r3[0x0],r10
8000ddb4:	fb 49 06 90 	st.w	sp[1680],r9
8000ddb8:	87 16       	st.w	r3[0x4],r6
8000ddba:	fb 48 06 8c 	st.w	sp[1676],r8
8000ddbe:	58 78       	cp.w	r8,7
8000ddc0:	e0 89 00 04 	brgt	8000ddc8 <_vfprintf_r+0x1c44>
8000ddc4:	2f 83       	sub	r3,-8
8000ddc6:	c0 b8       	rjmp	8000dddc <_vfprintf_r+0x1c58>
8000ddc8:	fa ca f9 78 	sub	r10,sp,-1672
8000ddcc:	02 9b       	mov	r11,r1
8000ddce:	08 9c       	mov	r12,r4
8000ddd0:	f0 1f 00 4e 	mcall	8000df08 <_vfprintf_r+0x1d84>
8000ddd4:	e0 81 01 99 	brne	8000e106 <_vfprintf_r+0x1f82>
8000ddd8:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dddc:	ed b5 00 00 	bld	r5,0x0
8000dde0:	e0 81 01 22 	brne	8000e024 <_vfprintf_r+0x1ea0>
8000dde4:	40 c9       	lddsp	r9,sp[0x30]
8000dde6:	fa f8 06 90 	ld.w	r8,sp[1680]
8000ddea:	2f f8       	sub	r8,-1
8000ddec:	87 09       	st.w	r3[0x0],r9
8000ddee:	fb 48 06 90 	st.w	sp[1680],r8
8000ddf2:	30 19       	mov	r9,1
8000ddf4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000ddf8:	87 19       	st.w	r3[0x4],r9
8000ddfa:	2f f8       	sub	r8,-1
8000ddfc:	fb 48 06 8c 	st.w	sp[1676],r8
8000de00:	c0 49       	rjmp	8000e008 <_vfprintf_r+0x1e84>
8000de02:	14 09       	add	r9,r10
8000de04:	2f f8       	sub	r8,-1
8000de06:	fb 49 06 90 	st.w	sp[1680],r9
8000de0a:	87 06       	st.w	r3[0x0],r6
8000de0c:	87 1a       	st.w	r3[0x4],r10
8000de0e:	fb 48 06 8c 	st.w	sp[1676],r8
8000de12:	58 78       	cp.w	r8,7
8000de14:	e0 89 00 04 	brgt	8000de1c <_vfprintf_r+0x1c98>
8000de18:	2f 83       	sub	r3,-8
8000de1a:	c0 b8       	rjmp	8000de30 <_vfprintf_r+0x1cac>
8000de1c:	fa ca f9 78 	sub	r10,sp,-1672
8000de20:	02 9b       	mov	r11,r1
8000de22:	08 9c       	mov	r12,r4
8000de24:	f0 1f 00 39 	mcall	8000df08 <_vfprintf_r+0x1d84>
8000de28:	e0 81 01 6f 	brne	8000e106 <_vfprintf_r+0x1f82>
8000de2c:	fa c3 f9 e0 	sub	r3,sp,-1568
8000de30:	40 c8       	lddsp	r8,sp[0x30]
8000de32:	87 08       	st.w	r3[0x0],r8
8000de34:	fa f8 06 90 	ld.w	r8,sp[1680]
8000de38:	2f f8       	sub	r8,-1
8000de3a:	30 19       	mov	r9,1
8000de3c:	fb 48 06 90 	st.w	sp[1680],r8
8000de40:	87 19       	st.w	r3[0x4],r9
8000de42:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000de46:	2f f8       	sub	r8,-1
8000de48:	fb 48 06 8c 	st.w	sp[1676],r8
8000de4c:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000de50:	58 78       	cp.w	r8,7
8000de52:	e0 89 00 04 	brgt	8000de5a <_vfprintf_r+0x1cd6>
8000de56:	2f 83       	sub	r3,-8
8000de58:	c0 b8       	rjmp	8000de6e <_vfprintf_r+0x1cea>
8000de5a:	fa ca f9 78 	sub	r10,sp,-1672
8000de5e:	02 9b       	mov	r11,r1
8000de60:	08 9c       	mov	r12,r4
8000de62:	f0 1f 00 2a 	mcall	8000df08 <_vfprintf_r+0x1d84>
8000de66:	e0 81 01 50 	brne	8000e106 <_vfprintf_r+0x1f82>
8000de6a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000de6e:	04 06       	add	r6,r2
8000de70:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000de74:	87 06       	st.w	r3[0x0],r6
8000de76:	fa f9 06 90 	ld.w	r9,sp[1680]
8000de7a:	40 66       	lddsp	r6,sp[0x18]
8000de7c:	40 6e       	lddsp	lr,sp[0x18]
8000de7e:	10 16       	sub	r6,r8
8000de80:	f2 08 01 08 	sub	r8,r9,r8
8000de84:	87 16       	st.w	r3[0x4],r6
8000de86:	1c 08       	add	r8,lr
8000de88:	fb 48 06 90 	st.w	sp[1680],r8
8000de8c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000de90:	2f f8       	sub	r8,-1
8000de92:	fb 48 06 8c 	st.w	sp[1676],r8
8000de96:	cb 98       	rjmp	8000e008 <_vfprintf_r+0x1e84>
8000de98:	40 6c       	lddsp	r12,sp[0x18]
8000de9a:	58 1c       	cp.w	r12,1
8000de9c:	e0 89 00 06 	brgt	8000dea8 <_vfprintf_r+0x1d24>
8000dea0:	ed b5 00 00 	bld	r5,0x0
8000dea4:	e0 81 00 87 	brne	8000dfb2 <_vfprintf_r+0x1e2e>
8000dea8:	fa f8 06 90 	ld.w	r8,sp[1680]
8000deac:	2f f8       	sub	r8,-1
8000deae:	30 19       	mov	r9,1
8000deb0:	fb 48 06 90 	st.w	sp[1680],r8
8000deb4:	87 06       	st.w	r3[0x0],r6
8000deb6:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000deba:	87 19       	st.w	r3[0x4],r9
8000debc:	2f f8       	sub	r8,-1
8000debe:	fb 48 06 8c 	st.w	sp[1676],r8
8000dec2:	58 78       	cp.w	r8,7
8000dec4:	e0 89 00 04 	brgt	8000decc <_vfprintf_r+0x1d48>
8000dec8:	2f 83       	sub	r3,-8
8000deca:	c0 b8       	rjmp	8000dee0 <_vfprintf_r+0x1d5c>
8000decc:	fa ca f9 78 	sub	r10,sp,-1672
8000ded0:	02 9b       	mov	r11,r1
8000ded2:	08 9c       	mov	r12,r4
8000ded4:	f0 1f 00 0d 	mcall	8000df08 <_vfprintf_r+0x1d84>
8000ded8:	e0 81 01 17 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dedc:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dee0:	fa f8 06 90 	ld.w	r8,sp[1680]
8000dee4:	2f f8       	sub	r8,-1
8000dee6:	40 cb       	lddsp	r11,sp[0x30]
8000dee8:	fb 48 06 90 	st.w	sp[1680],r8
8000deec:	30 19       	mov	r9,1
8000deee:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000def2:	87 0b       	st.w	r3[0x0],r11
8000def4:	2f f8       	sub	r8,-1
8000def6:	87 19       	st.w	r3[0x4],r9
8000def8:	fb 48 06 8c 	st.w	sp[1676],r8
8000defc:	58 78       	cp.w	r8,7
8000defe:	e0 89 00 09 	brgt	8000df10 <_vfprintf_r+0x1d8c>
8000df02:	2f 83       	sub	r3,-8
8000df04:	c1 08       	rjmp	8000df24 <_vfprintf_r+0x1da0>
8000df06:	00 00       	add	r0,r0
8000df08:	80 00       	ld.sh	r0,r0[0x0]
8000df0a:	c1 64       	brge	8000df36 <_vfprintf_r+0x1db2>
8000df0c:	80 01       	ld.sh	r1,r0[0x0]
8000df0e:	19 14       	ld.sh	r4,r12++
8000df10:	fa ca f9 78 	sub	r10,sp,-1672
8000df14:	02 9b       	mov	r11,r1
8000df16:	08 9c       	mov	r12,r4
8000df18:	f0 1f 00 6f 	mcall	8000e0d4 <_vfprintf_r+0x1f50>
8000df1c:	e0 81 00 f5 	brne	8000e106 <_vfprintf_r+0x1f82>
8000df20:	fa c3 f9 e0 	sub	r3,sp,-1568
8000df24:	30 08       	mov	r8,0
8000df26:	30 09       	mov	r9,0
8000df28:	40 5b       	lddsp	r11,sp[0x14]
8000df2a:	40 7a       	lddsp	r10,sp[0x1c]
8000df2c:	f0 1f 00 6b 	mcall	8000e0d8 <_vfprintf_r+0x1f54>
8000df30:	40 68       	lddsp	r8,sp[0x18]
8000df32:	20 18       	sub	r8,1
8000df34:	58 0c       	cp.w	r12,0
8000df36:	c0 d1       	brne	8000df50 <_vfprintf_r+0x1dcc>
8000df38:	2f f6       	sub	r6,-1
8000df3a:	87 18       	st.w	r3[0x4],r8
8000df3c:	87 06       	st.w	r3[0x0],r6
8000df3e:	fa f6 06 90 	ld.w	r6,sp[1680]
8000df42:	10 06       	add	r6,r8
8000df44:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000df48:	fb 46 06 90 	st.w	sp[1680],r6
8000df4c:	2f f8       	sub	r8,-1
8000df4e:	c2 f8       	rjmp	8000dfac <_vfprintf_r+0x1e28>
8000df50:	10 96       	mov	r6,r8
8000df52:	58 08       	cp.w	r8,0
8000df54:	e0 89 00 1c 	brgt	8000df8c <_vfprintf_r+0x1e08>
8000df58:	c4 98       	rjmp	8000dfea <_vfprintf_r+0x1e66>
8000df5a:	2f 09       	sub	r9,-16
8000df5c:	2f f8       	sub	r8,-1
8000df5e:	fb 49 06 90 	st.w	sp[1680],r9
8000df62:	87 02       	st.w	r3[0x0],r2
8000df64:	87 10       	st.w	r3[0x4],r0
8000df66:	fb 48 06 8c 	st.w	sp[1676],r8
8000df6a:	58 78       	cp.w	r8,7
8000df6c:	e0 89 00 04 	brgt	8000df74 <_vfprintf_r+0x1df0>
8000df70:	2f 83       	sub	r3,-8
8000df72:	c0 b8       	rjmp	8000df88 <_vfprintf_r+0x1e04>
8000df74:	fa ca f9 78 	sub	r10,sp,-1672
8000df78:	02 9b       	mov	r11,r1
8000df7a:	08 9c       	mov	r12,r4
8000df7c:	f0 1f 00 56 	mcall	8000e0d4 <_vfprintf_r+0x1f50>
8000df80:	e0 81 00 c3 	brne	8000e106 <_vfprintf_r+0x1f82>
8000df84:	fa c3 f9 e0 	sub	r3,sp,-1568
8000df88:	21 06       	sub	r6,16
8000df8a:	c0 38       	rjmp	8000df90 <_vfprintf_r+0x1e0c>
8000df8c:	4d 42       	lddpc	r2,8000e0dc <_vfprintf_r+0x1f58>
8000df8e:	31 00       	mov	r0,16
8000df90:	fa f9 06 90 	ld.w	r9,sp[1680]
8000df94:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000df98:	4d 1a       	lddpc	r10,8000e0dc <_vfprintf_r+0x1f58>
8000df9a:	59 06       	cp.w	r6,16
8000df9c:	fe 99 ff df 	brgt	8000df5a <_vfprintf_r+0x1dd6>
8000dfa0:	0c 09       	add	r9,r6
8000dfa2:	87 0a       	st.w	r3[0x0],r10
8000dfa4:	fb 49 06 90 	st.w	sp[1680],r9
8000dfa8:	2f f8       	sub	r8,-1
8000dfaa:	87 16       	st.w	r3[0x4],r6
8000dfac:	fb 48 06 8c 	st.w	sp[1676],r8
8000dfb0:	c0 e8       	rjmp	8000dfcc <_vfprintf_r+0x1e48>
8000dfb2:	fa f8 06 90 	ld.w	r8,sp[1680]
8000dfb6:	2f f8       	sub	r8,-1
8000dfb8:	30 19       	mov	r9,1
8000dfba:	fb 48 06 90 	st.w	sp[1680],r8
8000dfbe:	87 06       	st.w	r3[0x0],r6
8000dfc0:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000dfc4:	87 19       	st.w	r3[0x4],r9
8000dfc6:	2f f8       	sub	r8,-1
8000dfc8:	fb 48 06 8c 	st.w	sp[1676],r8
8000dfcc:	58 78       	cp.w	r8,7
8000dfce:	e0 89 00 04 	brgt	8000dfd6 <_vfprintf_r+0x1e52>
8000dfd2:	2f 83       	sub	r3,-8
8000dfd4:	c0 b8       	rjmp	8000dfea <_vfprintf_r+0x1e66>
8000dfd6:	fa ca f9 78 	sub	r10,sp,-1672
8000dfda:	02 9b       	mov	r11,r1
8000dfdc:	08 9c       	mov	r12,r4
8000dfde:	f0 1f 00 3e 	mcall	8000e0d4 <_vfprintf_r+0x1f50>
8000dfe2:	e0 81 00 92 	brne	8000e106 <_vfprintf_r+0x1f82>
8000dfe6:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dfea:	40 ea       	lddsp	r10,sp[0x38]
8000dfec:	fa f8 06 90 	ld.w	r8,sp[1680]
8000dff0:	14 08       	add	r8,r10
8000dff2:	fa c9 f9 64 	sub	r9,sp,-1692
8000dff6:	fb 48 06 90 	st.w	sp[1680],r8
8000dffa:	87 1a       	st.w	r3[0x4],r10
8000dffc:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e000:	87 09       	st.w	r3[0x0],r9
8000e002:	2f f8       	sub	r8,-1
8000e004:	fb 48 06 8c 	st.w	sp[1676],r8
8000e008:	58 78       	cp.w	r8,7
8000e00a:	e0 89 00 04 	brgt	8000e012 <_vfprintf_r+0x1e8e>
8000e00e:	2f 83       	sub	r3,-8
8000e010:	c0 a8       	rjmp	8000e024 <_vfprintf_r+0x1ea0>
8000e012:	fa ca f9 78 	sub	r10,sp,-1672
8000e016:	02 9b       	mov	r11,r1
8000e018:	08 9c       	mov	r12,r4
8000e01a:	f0 1f 00 2f 	mcall	8000e0d4 <_vfprintf_r+0x1f50>
8000e01e:	c7 41       	brne	8000e106 <_vfprintf_r+0x1f82>
8000e020:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e024:	e2 15 00 04 	andl	r5,0x4,COH
8000e028:	c3 d0       	breq	8000e0a2 <_vfprintf_r+0x1f1e>
8000e02a:	40 86       	lddsp	r6,sp[0x20]
8000e02c:	40 39       	lddsp	r9,sp[0xc]
8000e02e:	12 16       	sub	r6,r9
8000e030:	58 06       	cp.w	r6,0
8000e032:	e0 89 00 1a 	brgt	8000e066 <_vfprintf_r+0x1ee2>
8000e036:	c3 68       	rjmp	8000e0a2 <_vfprintf_r+0x1f1e>
8000e038:	2f 09       	sub	r9,-16
8000e03a:	2f f8       	sub	r8,-1
8000e03c:	fb 49 06 90 	st.w	sp[1680],r9
8000e040:	87 05       	st.w	r3[0x0],r5
8000e042:	87 12       	st.w	r3[0x4],r2
8000e044:	fb 48 06 8c 	st.w	sp[1676],r8
8000e048:	58 78       	cp.w	r8,7
8000e04a:	e0 89 00 04 	brgt	8000e052 <_vfprintf_r+0x1ece>
8000e04e:	2f 83       	sub	r3,-8
8000e050:	c0 98       	rjmp	8000e062 <_vfprintf_r+0x1ede>
8000e052:	00 9a       	mov	r10,r0
8000e054:	02 9b       	mov	r11,r1
8000e056:	08 9c       	mov	r12,r4
8000e058:	f0 1f 00 1f 	mcall	8000e0d4 <_vfprintf_r+0x1f50>
8000e05c:	c5 51       	brne	8000e106 <_vfprintf_r+0x1f82>
8000e05e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e062:	21 06       	sub	r6,16
8000e064:	c0 58       	rjmp	8000e06e <_vfprintf_r+0x1eea>
8000e066:	49 f5       	lddpc	r5,8000e0e0 <_vfprintf_r+0x1f5c>
8000e068:	31 02       	mov	r2,16
8000e06a:	fa c0 f9 78 	sub	r0,sp,-1672
8000e06e:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e072:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e076:	49 ba       	lddpc	r10,8000e0e0 <_vfprintf_r+0x1f5c>
8000e078:	59 06       	cp.w	r6,16
8000e07a:	fe 99 ff df 	brgt	8000e038 <_vfprintf_r+0x1eb4>
8000e07e:	0c 09       	add	r9,r6
8000e080:	2f f8       	sub	r8,-1
8000e082:	87 0a       	st.w	r3[0x0],r10
8000e084:	87 16       	st.w	r3[0x4],r6
8000e086:	fb 49 06 90 	st.w	sp[1680],r9
8000e08a:	fb 48 06 8c 	st.w	sp[1676],r8
8000e08e:	58 78       	cp.w	r8,7
8000e090:	e0 8a 00 09 	brle	8000e0a2 <_vfprintf_r+0x1f1e>
8000e094:	fa ca f9 78 	sub	r10,sp,-1672
8000e098:	02 9b       	mov	r11,r1
8000e09a:	08 9c       	mov	r12,r4
8000e09c:	f0 1f 00 0e 	mcall	8000e0d4 <_vfprintf_r+0x1f50>
8000e0a0:	c3 31       	brne	8000e106 <_vfprintf_r+0x1f82>
8000e0a2:	40 bc       	lddsp	r12,sp[0x2c]
8000e0a4:	40 36       	lddsp	r6,sp[0xc]
8000e0a6:	40 8e       	lddsp	lr,sp[0x20]
8000e0a8:	ec 0e 0c 48 	max	r8,r6,lr
8000e0ac:	10 0c       	add	r12,r8
8000e0ae:	50 bc       	stdsp	sp[0x2c],r12
8000e0b0:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e0b4:	58 08       	cp.w	r8,0
8000e0b6:	c0 80       	breq	8000e0c6 <_vfprintf_r+0x1f42>
8000e0b8:	fa ca f9 78 	sub	r10,sp,-1672
8000e0bc:	02 9b       	mov	r11,r1
8000e0be:	08 9c       	mov	r12,r4
8000e0c0:	f0 1f 00 05 	mcall	8000e0d4 <_vfprintf_r+0x1f50>
8000e0c4:	c2 11       	brne	8000e106 <_vfprintf_r+0x1f82>
8000e0c6:	30 0b       	mov	r11,0
8000e0c8:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e0cc:	fb 4b 06 8c 	st.w	sp[1676],r11
8000e0d0:	fe 9f f0 e6 	bral	8000c29c <_vfprintf_r+0x118>
8000e0d4:	80 00       	ld.sh	r0,r0[0x0]
8000e0d6:	c1 64       	brge	8000e102 <_vfprintf_r+0x1f7e>
8000e0d8:	80 01       	ld.sh	r1,r0[0x0]
8000e0da:	0a da       	st.w	--r5,r10
8000e0dc:	80 01       	ld.sh	r1,r0[0x0]
8000e0de:	19 14       	ld.sh	r4,r12++
8000e0e0:	80 01       	ld.sh	r1,r0[0x0]
8000e0e2:	19 04       	ld.w	r4,r12++
8000e0e4:	08 95       	mov	r5,r4
8000e0e6:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e0ea:	58 08       	cp.w	r8,0
8000e0ec:	c0 80       	breq	8000e0fc <_vfprintf_r+0x1f78>
8000e0ee:	08 9c       	mov	r12,r4
8000e0f0:	fa ca f9 78 	sub	r10,sp,-1672
8000e0f4:	02 9b       	mov	r11,r1
8000e0f6:	f0 1f 00 0a 	mcall	8000e11c <_vfprintf_r+0x1f98>
8000e0fa:	c0 61       	brne	8000e106 <_vfprintf_r+0x1f82>
8000e0fc:	30 08       	mov	r8,0
8000e0fe:	fb 48 06 8c 	st.w	sp[1676],r8
8000e102:	c0 28       	rjmp	8000e106 <_vfprintf_r+0x1f82>
8000e104:	40 41       	lddsp	r1,sp[0x10]
8000e106:	82 68       	ld.sh	r8,r1[0xc]
8000e108:	ed b8 00 06 	bld	r8,0x6
8000e10c:	c0 31       	brne	8000e112 <_vfprintf_r+0x1f8e>
8000e10e:	3f fa       	mov	r10,-1
8000e110:	50 ba       	stdsp	sp[0x2c],r10
8000e112:	40 bc       	lddsp	r12,sp[0x2c]
8000e114:	fe 3d f9 44 	sub	sp,-1724
8000e118:	d8 32       	popm	r0-r7,pc
8000e11a:	00 00       	add	r0,r0
8000e11c:	80 00       	ld.sh	r0,r0[0x0]
8000e11e:	c1 64       	brge	8000e14a <__swsetup_r+0x2a>

8000e120 <__swsetup_r>:
8000e120:	d4 21       	pushm	r4-r7,lr
8000e122:	4b 38       	lddpc	r8,8000e1ec <__swsetup_r+0xcc>
8000e124:	18 96       	mov	r6,r12
8000e126:	16 97       	mov	r7,r11
8000e128:	70 0c       	ld.w	r12,r8[0x0]
8000e12a:	58 0c       	cp.w	r12,0
8000e12c:	c0 60       	breq	8000e138 <__swsetup_r+0x18>
8000e12e:	78 68       	ld.w	r8,r12[0x18]
8000e130:	58 08       	cp.w	r8,0
8000e132:	c0 31       	brne	8000e138 <__swsetup_r+0x18>
8000e134:	f0 1f 00 2f 	mcall	8000e1f0 <__swsetup_r+0xd0>
8000e138:	4a f8       	lddpc	r8,8000e1f4 <__swsetup_r+0xd4>
8000e13a:	10 37       	cp.w	r7,r8
8000e13c:	c0 51       	brne	8000e146 <__swsetup_r+0x26>
8000e13e:	4a c8       	lddpc	r8,8000e1ec <__swsetup_r+0xcc>
8000e140:	70 08       	ld.w	r8,r8[0x0]
8000e142:	70 07       	ld.w	r7,r8[0x0]
8000e144:	c0 e8       	rjmp	8000e160 <__swsetup_r+0x40>
8000e146:	4a d8       	lddpc	r8,8000e1f8 <__swsetup_r+0xd8>
8000e148:	10 37       	cp.w	r7,r8
8000e14a:	c0 51       	brne	8000e154 <__swsetup_r+0x34>
8000e14c:	4a 88       	lddpc	r8,8000e1ec <__swsetup_r+0xcc>
8000e14e:	70 08       	ld.w	r8,r8[0x0]
8000e150:	70 17       	ld.w	r7,r8[0x4]
8000e152:	c0 78       	rjmp	8000e160 <__swsetup_r+0x40>
8000e154:	4a a8       	lddpc	r8,8000e1fc <__swsetup_r+0xdc>
8000e156:	10 37       	cp.w	r7,r8
8000e158:	c0 41       	brne	8000e160 <__swsetup_r+0x40>
8000e15a:	4a 58       	lddpc	r8,8000e1ec <__swsetup_r+0xcc>
8000e15c:	70 08       	ld.w	r8,r8[0x0]
8000e15e:	70 27       	ld.w	r7,r8[0x8]
8000e160:	8e 68       	ld.sh	r8,r7[0xc]
8000e162:	ed b8 00 03 	bld	r8,0x3
8000e166:	c1 e0       	breq	8000e1a2 <__swsetup_r+0x82>
8000e168:	ed b8 00 04 	bld	r8,0x4
8000e16c:	c3 e1       	brne	8000e1e8 <__swsetup_r+0xc8>
8000e16e:	ed b8 00 02 	bld	r8,0x2
8000e172:	c1 51       	brne	8000e19c <__swsetup_r+0x7c>
8000e174:	6e db       	ld.w	r11,r7[0x34]
8000e176:	58 0b       	cp.w	r11,0
8000e178:	c0 a0       	breq	8000e18c <__swsetup_r+0x6c>
8000e17a:	ee c8 ff bc 	sub	r8,r7,-68
8000e17e:	10 3b       	cp.w	r11,r8
8000e180:	c0 40       	breq	8000e188 <__swsetup_r+0x68>
8000e182:	0c 9c       	mov	r12,r6
8000e184:	f0 1f 00 1f 	mcall	8000e200 <__swsetup_r+0xe0>
8000e188:	30 08       	mov	r8,0
8000e18a:	8f d8       	st.w	r7[0x34],r8
8000e18c:	8e 68       	ld.sh	r8,r7[0xc]
8000e18e:	e0 18 ff db 	andl	r8,0xffdb
8000e192:	ae 68       	st.h	r7[0xc],r8
8000e194:	30 08       	mov	r8,0
8000e196:	8f 18       	st.w	r7[0x4],r8
8000e198:	6e 48       	ld.w	r8,r7[0x10]
8000e19a:	8f 08       	st.w	r7[0x0],r8
8000e19c:	8e 68       	ld.sh	r8,r7[0xc]
8000e19e:	a3 b8       	sbr	r8,0x3
8000e1a0:	ae 68       	st.h	r7[0xc],r8
8000e1a2:	6e 48       	ld.w	r8,r7[0x10]
8000e1a4:	58 08       	cp.w	r8,0
8000e1a6:	c0 b1       	brne	8000e1bc <__swsetup_r+0x9c>
8000e1a8:	8e 68       	ld.sh	r8,r7[0xc]
8000e1aa:	e2 18 02 80 	andl	r8,0x280,COH
8000e1ae:	e0 48 02 00 	cp.w	r8,512
8000e1b2:	c0 50       	breq	8000e1bc <__swsetup_r+0x9c>
8000e1b4:	0c 9c       	mov	r12,r6
8000e1b6:	0e 9b       	mov	r11,r7
8000e1b8:	f0 1f 00 13 	mcall	8000e204 <__swsetup_r+0xe4>
8000e1bc:	8e 69       	ld.sh	r9,r7[0xc]
8000e1be:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
8000e1c2:	c0 70       	breq	8000e1d0 <__swsetup_r+0xb0>
8000e1c4:	30 08       	mov	r8,0
8000e1c6:	8f 28       	st.w	r7[0x8],r8
8000e1c8:	6e 58       	ld.w	r8,r7[0x14]
8000e1ca:	5c 38       	neg	r8
8000e1cc:	8f 68       	st.w	r7[0x18],r8
8000e1ce:	c0 68       	rjmp	8000e1da <__swsetup_r+0xba>
8000e1d0:	ed b9 00 01 	bld	r9,0x1
8000e1d4:	ef f8 10 05 	ld.wne	r8,r7[0x14]
8000e1d8:	8f 28       	st.w	r7[0x8],r8
8000e1da:	6e 48       	ld.w	r8,r7[0x10]
8000e1dc:	58 08       	cp.w	r8,0
8000e1de:	c0 61       	brne	8000e1ea <__swsetup_r+0xca>
8000e1e0:	8e 68       	ld.sh	r8,r7[0xc]
8000e1e2:	ed b8 00 07 	bld	r8,0x7
8000e1e6:	c0 21       	brne	8000e1ea <__swsetup_r+0xca>
8000e1e8:	dc 2a       	popm	r4-r7,pc,r12=-1
8000e1ea:	d8 2a       	popm	r4-r7,pc,r12=0
8000e1ec:	00 00       	add	r0,r0
8000e1ee:	01 a4       	ld.ub	r4,r0[0x2]
8000e1f0:	80 00       	ld.sh	r0,r0[0x0]
8000e1f2:	f1 98       	*unknown*
8000e1f4:	80 01       	ld.sh	r1,r0[0x0]
8000e1f6:	1a 34       	cp.w	r4,sp
8000e1f8:	80 01       	ld.sh	r1,r0[0x0]
8000e1fa:	1a 54       	eor	r4,sp
8000e1fc:	80 01       	ld.sh	r1,r0[0x0]
8000e1fe:	1a 74       	tst	r4,sp
8000e200:	80 00       	ld.sh	r0,r0[0x0]
8000e202:	f2 f0 80 00 	ld.w	r0,r9[-32768]
8000e206:	f7 b0       	*unknown*

8000e208 <quorem>:
8000e208:	d4 31       	pushm	r0-r7,lr
8000e20a:	20 2d       	sub	sp,8
8000e20c:	18 97       	mov	r7,r12
8000e20e:	78 48       	ld.w	r8,r12[0x10]
8000e210:	76 46       	ld.w	r6,r11[0x10]
8000e212:	0c 38       	cp.w	r8,r6
8000e214:	c0 34       	brge	8000e21a <quorem+0x12>
8000e216:	30 0c       	mov	r12,0
8000e218:	c8 58       	rjmp	8000e322 <quorem+0x11a>
8000e21a:	ec c2 ff fc 	sub	r2,r6,-4
8000e21e:	f6 c3 ff ec 	sub	r3,r11,-20
8000e222:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000e226:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000e22a:	2f f9       	sub	r9,-1
8000e22c:	20 16       	sub	r6,1
8000e22e:	f8 09 0d 08 	divu	r8,r12,r9
8000e232:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000e236:	ee c4 ff ec 	sub	r4,r7,-20
8000e23a:	10 95       	mov	r5,r8
8000e23c:	58 08       	cp.w	r8,0
8000e23e:	c4 10       	breq	8000e2c0 <quorem+0xb8>
8000e240:	30 09       	mov	r9,0
8000e242:	06 9a       	mov	r10,r3
8000e244:	08 98       	mov	r8,r4
8000e246:	12 91       	mov	r1,r9
8000e248:	50 0b       	stdsp	sp[0x0],r11
8000e24a:	70 0e       	ld.w	lr,r8[0x0]
8000e24c:	b1 8e       	lsr	lr,0x10
8000e24e:	50 1e       	stdsp	sp[0x4],lr
8000e250:	15 0e       	ld.w	lr,r10++
8000e252:	fc 00 16 10 	lsr	r0,lr,0x10
8000e256:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000e25a:	ea 0e 03 41 	mac	r1,r5,lr
8000e25e:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000e262:	b1 81       	lsr	r1,0x10
8000e264:	40 1b       	lddsp	r11,sp[0x4]
8000e266:	ea 00 02 40 	mul	r0,r5,r0
8000e26a:	e2 00 00 00 	add	r0,r1,r0
8000e26e:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000e272:	02 1b       	sub	r11,r1
8000e274:	50 1b       	stdsp	sp[0x4],r11
8000e276:	70 0b       	ld.w	r11,r8[0x0]
8000e278:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
8000e27c:	02 09       	add	r9,r1
8000e27e:	f2 0e 01 0e 	sub	lr,r9,lr
8000e282:	b0 1e       	st.h	r8[0x2],lr
8000e284:	fc 09 14 10 	asr	r9,lr,0x10
8000e288:	40 1e       	lddsp	lr,sp[0x4]
8000e28a:	fc 09 00 09 	add	r9,lr,r9
8000e28e:	b0 09       	st.h	r8[0x0],r9
8000e290:	e0 01 16 10 	lsr	r1,r0,0x10
8000e294:	2f c8       	sub	r8,-4
8000e296:	b1 49       	asr	r9,0x10
8000e298:	04 3a       	cp.w	r10,r2
8000e29a:	fe 98 ff d8 	brls	8000e24a <quorem+0x42>
8000e29e:	40 0b       	lddsp	r11,sp[0x0]
8000e2a0:	58 0c       	cp.w	r12,0
8000e2a2:	c0 f1       	brne	8000e2c0 <quorem+0xb8>
8000e2a4:	ec c8 ff fb 	sub	r8,r6,-5
8000e2a8:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000e2ac:	c0 28       	rjmp	8000e2b0 <quorem+0xa8>
8000e2ae:	20 16       	sub	r6,1
8000e2b0:	20 48       	sub	r8,4
8000e2b2:	08 38       	cp.w	r8,r4
8000e2b4:	e0 88 00 05 	brls	8000e2be <quorem+0xb6>
8000e2b8:	70 09       	ld.w	r9,r8[0x0]
8000e2ba:	58 09       	cp.w	r9,0
8000e2bc:	cf 90       	breq	8000e2ae <quorem+0xa6>
8000e2be:	8f 46       	st.w	r7[0x10],r6
8000e2c0:	0e 9c       	mov	r12,r7
8000e2c2:	f0 1f 00 1a 	mcall	8000e328 <quorem+0x120>
8000e2c6:	c2 d5       	brlt	8000e320 <quorem+0x118>
8000e2c8:	2f f5       	sub	r5,-1
8000e2ca:	08 98       	mov	r8,r4
8000e2cc:	30 09       	mov	r9,0
8000e2ce:	07 0b       	ld.w	r11,r3++
8000e2d0:	f6 0a 16 10 	lsr	r10,r11,0x10
8000e2d4:	70 0c       	ld.w	r12,r8[0x0]
8000e2d6:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000e2da:	f8 0e 16 10 	lsr	lr,r12,0x10
8000e2de:	14 1e       	sub	lr,r10
8000e2e0:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000e2e4:	16 1a       	sub	r10,r11
8000e2e6:	12 0a       	add	r10,r9
8000e2e8:	b0 1a       	st.h	r8[0x2],r10
8000e2ea:	b1 4a       	asr	r10,0x10
8000e2ec:	fc 0a 00 09 	add	r9,lr,r10
8000e2f0:	b0 09       	st.h	r8[0x0],r9
8000e2f2:	2f c8       	sub	r8,-4
8000e2f4:	b1 49       	asr	r9,0x10
8000e2f6:	04 33       	cp.w	r3,r2
8000e2f8:	fe 98 ff eb 	brls	8000e2ce <quorem+0xc6>
8000e2fc:	ec c8 ff fb 	sub	r8,r6,-5
8000e300:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
8000e304:	58 09       	cp.w	r9,0
8000e306:	c0 d1       	brne	8000e320 <quorem+0x118>
8000e308:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000e30c:	c0 28       	rjmp	8000e310 <quorem+0x108>
8000e30e:	20 16       	sub	r6,1
8000e310:	20 48       	sub	r8,4
8000e312:	08 38       	cp.w	r8,r4
8000e314:	e0 88 00 05 	brls	8000e31e <quorem+0x116>
8000e318:	70 09       	ld.w	r9,r8[0x0]
8000e31a:	58 09       	cp.w	r9,0
8000e31c:	cf 90       	breq	8000e30e <quorem+0x106>
8000e31e:	8f 46       	st.w	r7[0x10],r6
8000e320:	0a 9c       	mov	r12,r5
8000e322:	2f ed       	sub	sp,-8
8000e324:	d8 32       	popm	r0-r7,pc
8000e326:	00 00       	add	r0,r0
8000e328:	80 00       	ld.sh	r0,r0[0x0]
8000e32a:	fe 2a d4 31 	sub	r10,-76751

8000e32c <_dtoa_r>:
8000e32c:	d4 31       	pushm	r0-r7,lr
8000e32e:	21 ad       	sub	sp,104
8000e330:	fa c4 ff 74 	sub	r4,sp,-140
8000e334:	18 97       	mov	r7,r12
8000e336:	16 95       	mov	r5,r11
8000e338:	68 2c       	ld.w	r12,r4[0x8]
8000e33a:	50 c9       	stdsp	sp[0x30],r9
8000e33c:	68 16       	ld.w	r6,r4[0x4]
8000e33e:	68 09       	ld.w	r9,r4[0x0]
8000e340:	50 e8       	stdsp	sp[0x38],r8
8000e342:	14 94       	mov	r4,r10
8000e344:	51 2c       	stdsp	sp[0x48],r12
8000e346:	fa e5 00 08 	st.d	sp[8],r4
8000e34a:	51 59       	stdsp	sp[0x54],r9
8000e34c:	6e 95       	ld.w	r5,r7[0x24]
8000e34e:	58 05       	cp.w	r5,0
8000e350:	c0 91       	brne	8000e362 <_dtoa_r+0x36>
8000e352:	31 0c       	mov	r12,16
8000e354:	f0 1f 00 47 	mcall	8000e470 <_dtoa_r+0x144>
8000e358:	99 35       	st.w	r12[0xc],r5
8000e35a:	8f 9c       	st.w	r7[0x24],r12
8000e35c:	99 15       	st.w	r12[0x4],r5
8000e35e:	99 25       	st.w	r12[0x8],r5
8000e360:	99 05       	st.w	r12[0x0],r5
8000e362:	6e 99       	ld.w	r9,r7[0x24]
8000e364:	72 08       	ld.w	r8,r9[0x0]
8000e366:	58 08       	cp.w	r8,0
8000e368:	c0 f0       	breq	8000e386 <_dtoa_r+0x5a>
8000e36a:	72 1a       	ld.w	r10,r9[0x4]
8000e36c:	91 1a       	st.w	r8[0x4],r10
8000e36e:	30 1a       	mov	r10,1
8000e370:	72 19       	ld.w	r9,r9[0x4]
8000e372:	f4 09 09 49 	lsl	r9,r10,r9
8000e376:	10 9b       	mov	r11,r8
8000e378:	91 29       	st.w	r8[0x8],r9
8000e37a:	0e 9c       	mov	r12,r7
8000e37c:	f0 1f 00 3e 	mcall	8000e474 <_dtoa_r+0x148>
8000e380:	6e 98       	ld.w	r8,r7[0x24]
8000e382:	30 09       	mov	r9,0
8000e384:	91 09       	st.w	r8[0x0],r9
8000e386:	40 28       	lddsp	r8,sp[0x8]
8000e388:	10 94       	mov	r4,r8
8000e38a:	58 08       	cp.w	r8,0
8000e38c:	c0 64       	brge	8000e398 <_dtoa_r+0x6c>
8000e38e:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000e392:	50 28       	stdsp	sp[0x8],r8
8000e394:	30 18       	mov	r8,1
8000e396:	c0 28       	rjmp	8000e39a <_dtoa_r+0x6e>
8000e398:	30 08       	mov	r8,0
8000e39a:	8d 08       	st.w	r6[0x0],r8
8000e39c:	fc 1c 7f f0 	movh	r12,0x7ff0
8000e3a0:	40 26       	lddsp	r6,sp[0x8]
8000e3a2:	0c 98       	mov	r8,r6
8000e3a4:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000e3a8:	18 38       	cp.w	r8,r12
8000e3aa:	c1 e1       	brne	8000e3e6 <_dtoa_r+0xba>
8000e3ac:	e0 68 27 0f 	mov	r8,9999
8000e3b0:	41 5b       	lddsp	r11,sp[0x54]
8000e3b2:	97 08       	st.w	r11[0x0],r8
8000e3b4:	40 3a       	lddsp	r10,sp[0xc]
8000e3b6:	58 0a       	cp.w	r10,0
8000e3b8:	c0 61       	brne	8000e3c4 <_dtoa_r+0x98>
8000e3ba:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000e3be:	c0 31       	brne	8000e3c4 <_dtoa_r+0x98>
8000e3c0:	4a ec       	lddpc	r12,8000e478 <_dtoa_r+0x14c>
8000e3c2:	c0 28       	rjmp	8000e3c6 <_dtoa_r+0x9a>
8000e3c4:	4a ec       	lddpc	r12,8000e47c <_dtoa_r+0x150>
8000e3c6:	41 29       	lddsp	r9,sp[0x48]
8000e3c8:	58 09       	cp.w	r9,0
8000e3ca:	e0 80 05 de 	breq	8000ef86 <_dtoa_r+0xc5a>
8000e3ce:	f8 c8 ff fd 	sub	r8,r12,-3
8000e3d2:	f8 c9 ff f8 	sub	r9,r12,-8
8000e3d6:	11 8b       	ld.ub	r11,r8[0x0]
8000e3d8:	30 0a       	mov	r10,0
8000e3da:	41 25       	lddsp	r5,sp[0x48]
8000e3dc:	f4 0b 18 00 	cp.b	r11,r10
8000e3e0:	f2 08 17 10 	movne	r8,r9
8000e3e4:	c1 58       	rjmp	8000e40e <_dtoa_r+0xe2>
8000e3e6:	fa ea 00 08 	ld.d	r10,sp[8]
8000e3ea:	30 08       	mov	r8,0
8000e3ec:	fa eb 00 3c 	st.d	sp[60],r10
8000e3f0:	30 09       	mov	r9,0
8000e3f2:	f0 1f 00 24 	mcall	8000e480 <_dtoa_r+0x154>
8000e3f6:	c0 f0       	breq	8000e414 <_dtoa_r+0xe8>
8000e3f8:	30 18       	mov	r8,1
8000e3fa:	41 5a       	lddsp	r10,sp[0x54]
8000e3fc:	95 08       	st.w	r10[0x0],r8
8000e3fe:	4a 2c       	lddpc	r12,8000e484 <_dtoa_r+0x158>
8000e400:	41 29       	lddsp	r9,sp[0x48]
8000e402:	f8 08 00 08 	add	r8,r12,r8
8000e406:	58 09       	cp.w	r9,0
8000e408:	e0 80 05 bf 	breq	8000ef86 <_dtoa_r+0xc5a>
8000e40c:	12 95       	mov	r5,r9
8000e40e:	8b 08       	st.w	r5[0x0],r8
8000e410:	e0 8f 05 bb 	bral	8000ef86 <_dtoa_r+0xc5a>
8000e414:	fa c8 ff 9c 	sub	r8,sp,-100
8000e418:	fa c9 ff a0 	sub	r9,sp,-96
8000e41c:	fa ea 00 3c 	ld.d	r10,sp[60]
8000e420:	0e 9c       	mov	r12,r7
8000e422:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000e426:	f0 1f 00 19 	mcall	8000e488 <_dtoa_r+0x15c>
8000e42a:	18 93       	mov	r3,r12
8000e42c:	58 05       	cp.w	r5,0
8000e42e:	c0 d0       	breq	8000e448 <_dtoa_r+0x11c>
8000e430:	fa ea 00 3c 	ld.d	r10,sp[60]
8000e434:	30 04       	mov	r4,0
8000e436:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
8000e43a:	ea c5 03 ff 	sub	r5,r5,1023
8000e43e:	10 9b       	mov	r11,r8
8000e440:	51 74       	stdsp	sp[0x5c],r4
8000e442:	ea 1b 3f f0 	orh	r11,0x3ff0
8000e446:	c3 28       	rjmp	8000e4aa <_dtoa_r+0x17e>
8000e448:	41 88       	lddsp	r8,sp[0x60]
8000e44a:	41 9c       	lddsp	r12,sp[0x64]
8000e44c:	10 0c       	add	r12,r8
8000e44e:	f8 c5 fb ce 	sub	r5,r12,-1074
8000e452:	e0 45 00 20 	cp.w	r5,32
8000e456:	e0 8a 00 1b 	brle	8000e48c <_dtoa_r+0x160>
8000e45a:	f8 cc fb ee 	sub	r12,r12,-1042
8000e45e:	40 3b       	lddsp	r11,sp[0xc]
8000e460:	ea 08 11 40 	rsub	r8,r5,64
8000e464:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000e468:	ec 08 09 46 	lsl	r6,r6,r8
8000e46c:	0c 4c       	or	r12,r6
8000e46e:	c1 48       	rjmp	8000e496 <_dtoa_r+0x16a>
8000e470:	80 00       	ld.sh	r0,r0[0x0]
8000e472:	f8 7c 80 00 	mov	r12,-425984
8000e476:	fe 5c 80 01 	cp.w	r12,-32767
8000e47a:	1a 24       	rsub	r4,sp
8000e47c:	80 01       	ld.sh	r1,r0[0x0]
8000e47e:	1a 30       	cp.w	r0,sp
8000e480:	80 01       	ld.sh	r1,r0[0x0]
8000e482:	0a da       	st.w	--r5,r10
8000e484:	80 01       	ld.sh	r1,r0[0x0]
8000e486:	19 00       	ld.w	r0,r12++
8000e488:	80 00       	ld.sh	r0,r0[0x0]
8000e48a:	ff 0c ea 0c 	ld.sh	r12,pc[-5620]
8000e48e:	11 20       	ld.uh	r0,r8++
8000e490:	40 3a       	lddsp	r10,sp[0xc]
8000e492:	f4 0c 09 4c 	lsl	r12,r10,r12
8000e496:	f0 1f 00 6b 	mcall	8000e640 <_dtoa_r+0x314>
8000e49a:	fc 18 fe 10 	movh	r8,0xfe10
8000e49e:	30 19       	mov	r9,1
8000e4a0:	ea c5 04 33 	sub	r5,r5,1075
8000e4a4:	f0 0b 00 0b 	add	r11,r8,r11
8000e4a8:	51 79       	stdsp	sp[0x5c],r9
8000e4aa:	30 08       	mov	r8,0
8000e4ac:	fc 19 3f f8 	movh	r9,0x3ff8
8000e4b0:	f0 1f 00 65 	mcall	8000e644 <_dtoa_r+0x318>
8000e4b4:	e0 68 43 61 	mov	r8,17249
8000e4b8:	ea 18 63 6f 	orh	r8,0x636f
8000e4bc:	e0 69 87 a7 	mov	r9,34727
8000e4c0:	ea 19 3f d2 	orh	r9,0x3fd2
8000e4c4:	f0 1f 00 61 	mcall	8000e648 <_dtoa_r+0x31c>
8000e4c8:	e0 68 c8 b3 	mov	r8,51379
8000e4cc:	ea 18 8b 60 	orh	r8,0x8b60
8000e4d0:	e0 69 8a 28 	mov	r9,35368
8000e4d4:	ea 19 3f c6 	orh	r9,0x3fc6
8000e4d8:	f0 1f 00 5d 	mcall	8000e64c <_dtoa_r+0x320>
8000e4dc:	0a 9c       	mov	r12,r5
8000e4de:	14 90       	mov	r0,r10
8000e4e0:	16 91       	mov	r1,r11
8000e4e2:	f0 1f 00 5c 	mcall	8000e650 <_dtoa_r+0x324>
8000e4e6:	e0 68 79 fb 	mov	r8,31227
8000e4ea:	ea 18 50 9f 	orh	r8,0x509f
8000e4ee:	e0 69 44 13 	mov	r9,17427
8000e4f2:	ea 19 3f d3 	orh	r9,0x3fd3
8000e4f6:	f0 1f 00 55 	mcall	8000e648 <_dtoa_r+0x31c>
8000e4fa:	14 98       	mov	r8,r10
8000e4fc:	16 99       	mov	r9,r11
8000e4fe:	00 9a       	mov	r10,r0
8000e500:	02 9b       	mov	r11,r1
8000e502:	f0 1f 00 53 	mcall	8000e64c <_dtoa_r+0x320>
8000e506:	14 90       	mov	r0,r10
8000e508:	16 91       	mov	r1,r11
8000e50a:	f0 1f 00 53 	mcall	8000e654 <_dtoa_r+0x328>
8000e50e:	30 08       	mov	r8,0
8000e510:	18 96       	mov	r6,r12
8000e512:	30 09       	mov	r9,0
8000e514:	00 9a       	mov	r10,r0
8000e516:	02 9b       	mov	r11,r1
8000e518:	f0 1f 00 50 	mcall	8000e658 <_dtoa_r+0x32c>
8000e51c:	c0 c0       	breq	8000e534 <_dtoa_r+0x208>
8000e51e:	0c 9c       	mov	r12,r6
8000e520:	f0 1f 00 4c 	mcall	8000e650 <_dtoa_r+0x324>
8000e524:	14 98       	mov	r8,r10
8000e526:	16 99       	mov	r9,r11
8000e528:	00 9a       	mov	r10,r0
8000e52a:	02 9b       	mov	r11,r1
8000e52c:	f0 1f 00 4c 	mcall	8000e65c <_dtoa_r+0x330>
8000e530:	f7 b6 00 01 	subeq	r6,1
8000e534:	59 66       	cp.w	r6,22
8000e536:	e0 88 00 05 	brls	8000e540 <_dtoa_r+0x214>
8000e53a:	30 18       	mov	r8,1
8000e53c:	51 48       	stdsp	sp[0x50],r8
8000e53e:	c1 28       	rjmp	8000e562 <_dtoa_r+0x236>
8000e540:	4c 88       	lddpc	r8,8000e660 <_dtoa_r+0x334>
8000e542:	fa ea 00 3c 	ld.d	r10,sp[60]
8000e546:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
8000e54a:	f0 1f 00 44 	mcall	8000e658 <_dtoa_r+0x32c>
8000e54e:	f9 b4 00 00 	moveq	r4,0
8000e552:	fb f4 0a 14 	st.weq	sp[0x50],r4
8000e556:	f7 b6 01 01 	subne	r6,1
8000e55a:	f9 bc 01 00 	movne	r12,0
8000e55e:	fb fc 1a 14 	st.wne	sp[0x50],r12
8000e562:	41 90       	lddsp	r0,sp[0x64]
8000e564:	20 10       	sub	r0,1
8000e566:	0a 10       	sub	r0,r5
8000e568:	c0 46       	brmi	8000e570 <_dtoa_r+0x244>
8000e56a:	50 40       	stdsp	sp[0x10],r0
8000e56c:	30 00       	mov	r0,0
8000e56e:	c0 48       	rjmp	8000e576 <_dtoa_r+0x24a>
8000e570:	30 0b       	mov	r11,0
8000e572:	5c 30       	neg	r0
8000e574:	50 4b       	stdsp	sp[0x10],r11
8000e576:	ec 02 11 00 	rsub	r2,r6,0
8000e57a:	58 06       	cp.w	r6,0
8000e57c:	fb fa 40 04 	ld.wge	r10,sp[0x10]
8000e580:	f5 d6 e4 0a 	addge	r10,r10,r6
8000e584:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000e588:	fb f6 4a 11 	st.wge	sp[0x44],r6
8000e58c:	f9 b2 04 00 	movge	r2,0
8000e590:	e1 d6 e5 10 	sublt	r0,r0,r6
8000e594:	f9 b9 05 00 	movlt	r9,0
8000e598:	fb f9 5a 11 	st.wlt	sp[0x44],r9
8000e59c:	40 c8       	lddsp	r8,sp[0x30]
8000e59e:	58 98       	cp.w	r8,9
8000e5a0:	e0 8b 00 20 	brhi	8000e5e0 <_dtoa_r+0x2b4>
8000e5a4:	58 58       	cp.w	r8,5
8000e5a6:	f9 b4 0a 01 	movle	r4,1
8000e5aa:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
8000e5ae:	f7 b5 09 04 	subgt	r5,4
8000e5b2:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
8000e5b6:	f9 b4 09 00 	movgt	r4,0
8000e5ba:	40 cc       	lddsp	r12,sp[0x30]
8000e5bc:	58 3c       	cp.w	r12,3
8000e5be:	c2 d0       	breq	8000e618 <_dtoa_r+0x2ec>
8000e5c0:	e0 89 00 05 	brgt	8000e5ca <_dtoa_r+0x29e>
8000e5c4:	58 2c       	cp.w	r12,2
8000e5c6:	c1 01       	brne	8000e5e6 <_dtoa_r+0x2ba>
8000e5c8:	c1 88       	rjmp	8000e5f8 <_dtoa_r+0x2cc>
8000e5ca:	40 cb       	lddsp	r11,sp[0x30]
8000e5cc:	58 4b       	cp.w	r11,4
8000e5ce:	c0 60       	breq	8000e5da <_dtoa_r+0x2ae>
8000e5d0:	58 5b       	cp.w	r11,5
8000e5d2:	c0 a1       	brne	8000e5e6 <_dtoa_r+0x2ba>
8000e5d4:	30 1a       	mov	r10,1
8000e5d6:	50 da       	stdsp	sp[0x34],r10
8000e5d8:	c2 28       	rjmp	8000e61c <_dtoa_r+0x2f0>
8000e5da:	30 19       	mov	r9,1
8000e5dc:	50 d9       	stdsp	sp[0x34],r9
8000e5de:	c0 f8       	rjmp	8000e5fc <_dtoa_r+0x2d0>
8000e5e0:	30 08       	mov	r8,0
8000e5e2:	30 14       	mov	r4,1
8000e5e4:	50 c8       	stdsp	sp[0x30],r8
8000e5e6:	3f f5       	mov	r5,-1
8000e5e8:	30 1c       	mov	r12,1
8000e5ea:	30 0b       	mov	r11,0
8000e5ec:	50 95       	stdsp	sp[0x24],r5
8000e5ee:	50 dc       	stdsp	sp[0x34],r12
8000e5f0:	0a 91       	mov	r1,r5
8000e5f2:	31 28       	mov	r8,18
8000e5f4:	50 eb       	stdsp	sp[0x38],r11
8000e5f6:	c2 08       	rjmp	8000e636 <_dtoa_r+0x30a>
8000e5f8:	30 0a       	mov	r10,0
8000e5fa:	50 da       	stdsp	sp[0x34],r10
8000e5fc:	40 e9       	lddsp	r9,sp[0x38]
8000e5fe:	58 09       	cp.w	r9,0
8000e600:	e0 89 00 07 	brgt	8000e60e <_dtoa_r+0x2e2>
8000e604:	30 18       	mov	r8,1
8000e606:	50 98       	stdsp	sp[0x24],r8
8000e608:	10 91       	mov	r1,r8
8000e60a:	50 e8       	stdsp	sp[0x38],r8
8000e60c:	c1 58       	rjmp	8000e636 <_dtoa_r+0x30a>
8000e60e:	40 e5       	lddsp	r5,sp[0x38]
8000e610:	50 95       	stdsp	sp[0x24],r5
8000e612:	0a 91       	mov	r1,r5
8000e614:	0a 98       	mov	r8,r5
8000e616:	c1 08       	rjmp	8000e636 <_dtoa_r+0x30a>
8000e618:	30 0c       	mov	r12,0
8000e61a:	50 dc       	stdsp	sp[0x34],r12
8000e61c:	40 eb       	lddsp	r11,sp[0x38]
8000e61e:	ec 0b 00 0b 	add	r11,r6,r11
8000e622:	50 9b       	stdsp	sp[0x24],r11
8000e624:	16 98       	mov	r8,r11
8000e626:	2f f8       	sub	r8,-1
8000e628:	58 08       	cp.w	r8,0
8000e62a:	e0 89 00 05 	brgt	8000e634 <_dtoa_r+0x308>
8000e62e:	10 91       	mov	r1,r8
8000e630:	30 18       	mov	r8,1
8000e632:	c0 28       	rjmp	8000e636 <_dtoa_r+0x30a>
8000e634:	10 91       	mov	r1,r8
8000e636:	30 09       	mov	r9,0
8000e638:	6e 9a       	ld.w	r10,r7[0x24]
8000e63a:	95 19       	st.w	r10[0x4],r9
8000e63c:	30 49       	mov	r9,4
8000e63e:	c1 78       	rjmp	8000e66c <_dtoa_r+0x340>
8000e640:	80 00       	ld.sh	r0,r0[0x0]
8000e642:	b7 3c       	mul	r12,r11
8000e644:	80 00       	ld.sh	r0,r0[0x0]
8000e646:	b4 90       	st.b	r10[0x1],r0
8000e648:	80 00       	ld.sh	r0,r0[0x0]
8000e64a:	b2 b8       	st.b	r9[0x3],r8
8000e64c:	80 00       	ld.sh	r0,r0[0x0]
8000e64e:	b6 2c       	st.h	r11[0x4],r12
8000e650:	80 00       	ld.sh	r0,r0[0x0]
8000e652:	b7 44       	asr	r4,0x16
8000e654:	80 01       	ld.sh	r1,r0[0x0]
8000e656:	0a b4       	st.h	r5++,r4
8000e658:	80 01       	ld.sh	r1,r0[0x0]
8000e65a:	0b 68       	ld.uh	r8,--r5
8000e65c:	80 01       	ld.sh	r1,r0[0x0]
8000e65e:	0a da       	st.w	--r5,r10
8000e660:	80 01       	ld.sh	r1,r0[0x0]
8000e662:	1a e8       	st.h	--sp,r8
8000e664:	6a 1a       	ld.w	r10,r5[0x4]
8000e666:	a1 79       	lsl	r9,0x1
8000e668:	2f fa       	sub	r10,-1
8000e66a:	8b 1a       	st.w	r5[0x4],r10
8000e66c:	6e 95       	ld.w	r5,r7[0x24]
8000e66e:	f2 ca ff ec 	sub	r10,r9,-20
8000e672:	10 3a       	cp.w	r10,r8
8000e674:	fe 98 ff f8 	brls	8000e664 <_dtoa_r+0x338>
8000e678:	6a 1b       	ld.w	r11,r5[0x4]
8000e67a:	0e 9c       	mov	r12,r7
8000e67c:	f0 1f 00 53 	mcall	8000e7c8 <_dtoa_r+0x49c>
8000e680:	58 e1       	cp.w	r1,14
8000e682:	5f 88       	srls	r8
8000e684:	8b 0c       	st.w	r5[0x0],r12
8000e686:	f1 e4 00 04 	and	r4,r8,r4
8000e68a:	6e 98       	ld.w	r8,r7[0x24]
8000e68c:	70 08       	ld.w	r8,r8[0x0]
8000e68e:	50 88       	stdsp	sp[0x20],r8
8000e690:	e0 80 01 98 	breq	8000e9c0 <_dtoa_r+0x694>
8000e694:	58 06       	cp.w	r6,0
8000e696:	e0 8a 00 40 	brle	8000e716 <_dtoa_r+0x3ea>
8000e69a:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
8000e69e:	4c c8       	lddpc	r8,8000e7cc <_dtoa_r+0x4a0>
8000e6a0:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000e6a4:	fa e5 00 18 	st.d	sp[24],r4
8000e6a8:	ec 04 14 04 	asr	r4,r6,0x4
8000e6ac:	ed b4 00 04 	bld	r4,0x4
8000e6b0:	c0 30       	breq	8000e6b6 <_dtoa_r+0x38a>
8000e6b2:	30 25       	mov	r5,2
8000e6b4:	c0 f8       	rjmp	8000e6d2 <_dtoa_r+0x3a6>
8000e6b6:	4c 78       	lddpc	r8,8000e7d0 <_dtoa_r+0x4a4>
8000e6b8:	f0 e8 00 20 	ld.d	r8,r8[32]
8000e6bc:	fa ea 00 3c 	ld.d	r10,sp[60]
8000e6c0:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000e6c4:	f0 1f 00 44 	mcall	8000e7d4 <_dtoa_r+0x4a8>
8000e6c8:	30 35       	mov	r5,3
8000e6ca:	14 98       	mov	r8,r10
8000e6cc:	16 99       	mov	r9,r11
8000e6ce:	fa e9 00 08 	st.d	sp[8],r8
8000e6d2:	4c 0c       	lddpc	r12,8000e7d0 <_dtoa_r+0x4a4>
8000e6d4:	50 a3       	stdsp	sp[0x28],r3
8000e6d6:	0c 93       	mov	r3,r6
8000e6d8:	18 96       	mov	r6,r12
8000e6da:	c0 f8       	rjmp	8000e6f8 <_dtoa_r+0x3cc>
8000e6dc:	fa ea 00 18 	ld.d	r10,sp[24]
8000e6e0:	ed b4 00 00 	bld	r4,0x0
8000e6e4:	c0 81       	brne	8000e6f4 <_dtoa_r+0x3c8>
8000e6e6:	ec e8 00 00 	ld.d	r8,r6[0]
8000e6ea:	2f f5       	sub	r5,-1
8000e6ec:	f0 1f 00 3b 	mcall	8000e7d8 <_dtoa_r+0x4ac>
8000e6f0:	fa eb 00 18 	st.d	sp[24],r10
8000e6f4:	a1 54       	asr	r4,0x1
8000e6f6:	2f 86       	sub	r6,-8
8000e6f8:	58 04       	cp.w	r4,0
8000e6fa:	cf 11       	brne	8000e6dc <_dtoa_r+0x3b0>
8000e6fc:	fa e8 00 18 	ld.d	r8,sp[24]
8000e700:	fa ea 00 08 	ld.d	r10,sp[8]
8000e704:	06 96       	mov	r6,r3
8000e706:	f0 1f 00 34 	mcall	8000e7d4 <_dtoa_r+0x4a8>
8000e70a:	40 a3       	lddsp	r3,sp[0x28]
8000e70c:	14 98       	mov	r8,r10
8000e70e:	16 99       	mov	r9,r11
8000e710:	fa e9 00 08 	st.d	sp[8],r8
8000e714:	c2 d8       	rjmp	8000e76e <_dtoa_r+0x442>
8000e716:	ec 08 11 00 	rsub	r8,r6,0
8000e71a:	c0 31       	brne	8000e720 <_dtoa_r+0x3f4>
8000e71c:	30 25       	mov	r5,2
8000e71e:	c2 88       	rjmp	8000e76e <_dtoa_r+0x442>
8000e720:	4a cc       	lddpc	r12,8000e7d0 <_dtoa_r+0x4a4>
8000e722:	f0 04 14 04 	asr	r4,r8,0x4
8000e726:	50 1c       	stdsp	sp[0x4],r12
8000e728:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
8000e72c:	4a 89       	lddpc	r9,8000e7cc <_dtoa_r+0x4a0>
8000e72e:	fa ea 00 3c 	ld.d	r10,sp[60]
8000e732:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000e736:	f0 1f 00 29 	mcall	8000e7d8 <_dtoa_r+0x4ac>
8000e73a:	40 1c       	lddsp	r12,sp[0x4]
8000e73c:	50 63       	stdsp	sp[0x18],r3
8000e73e:	30 25       	mov	r5,2
8000e740:	0c 93       	mov	r3,r6
8000e742:	fa eb 00 08 	st.d	sp[8],r10
8000e746:	18 96       	mov	r6,r12
8000e748:	c0 f8       	rjmp	8000e766 <_dtoa_r+0x43a>
8000e74a:	fa ea 00 08 	ld.d	r10,sp[8]
8000e74e:	ed b4 00 00 	bld	r4,0x0
8000e752:	c0 81       	brne	8000e762 <_dtoa_r+0x436>
8000e754:	ec e8 00 00 	ld.d	r8,r6[0]
8000e758:	2f f5       	sub	r5,-1
8000e75a:	f0 1f 00 20 	mcall	8000e7d8 <_dtoa_r+0x4ac>
8000e75e:	fa eb 00 08 	st.d	sp[8],r10
8000e762:	a1 54       	asr	r4,0x1
8000e764:	2f 86       	sub	r6,-8
8000e766:	58 04       	cp.w	r4,0
8000e768:	cf 11       	brne	8000e74a <_dtoa_r+0x41e>
8000e76a:	06 96       	mov	r6,r3
8000e76c:	40 63       	lddsp	r3,sp[0x18]
8000e76e:	41 4a       	lddsp	r10,sp[0x50]
8000e770:	58 0a       	cp.w	r10,0
8000e772:	c3 70       	breq	8000e7e0 <_dtoa_r+0x4b4>
8000e774:	fa e8 00 08 	ld.d	r8,sp[8]
8000e778:	58 01       	cp.w	r1,0
8000e77a:	5f 94       	srgt	r4
8000e77c:	fa e9 00 18 	st.d	sp[24],r8
8000e780:	30 08       	mov	r8,0
8000e782:	fc 19 3f f0 	movh	r9,0x3ff0
8000e786:	fa ea 00 18 	ld.d	r10,sp[24]
8000e78a:	f0 1f 00 15 	mcall	8000e7dc <_dtoa_r+0x4b0>
8000e78e:	f9 bc 00 00 	moveq	r12,0
8000e792:	f9 bc 01 01 	movne	r12,1
8000e796:	e9 ec 00 0c 	and	r12,r4,r12
8000e79a:	c2 30       	breq	8000e7e0 <_dtoa_r+0x4b4>
8000e79c:	40 98       	lddsp	r8,sp[0x24]
8000e79e:	58 08       	cp.w	r8,0
8000e7a0:	e0 8a 01 0c 	brle	8000e9b8 <_dtoa_r+0x68c>
8000e7a4:	30 08       	mov	r8,0
8000e7a6:	fc 19 40 24 	movh	r9,0x4024
8000e7aa:	ec c4 00 01 	sub	r4,r6,1
8000e7ae:	fa ea 00 18 	ld.d	r10,sp[24]
8000e7b2:	2f f5       	sub	r5,-1
8000e7b4:	50 64       	stdsp	sp[0x18],r4
8000e7b6:	f0 1f 00 09 	mcall	8000e7d8 <_dtoa_r+0x4ac>
8000e7ba:	40 94       	lddsp	r4,sp[0x24]
8000e7bc:	14 98       	mov	r8,r10
8000e7be:	16 99       	mov	r9,r11
8000e7c0:	fa e9 00 08 	st.d	sp[8],r8
8000e7c4:	c1 08       	rjmp	8000e7e4 <_dtoa_r+0x4b8>
8000e7c6:	00 00       	add	r0,r0
8000e7c8:	80 00       	ld.sh	r0,r0[0x0]
8000e7ca:	fe 94 80 01 	brge	7fffe7cc <_estack+0x7ffee7cc>
8000e7ce:	1a e8       	st.h	--sp,r8
8000e7d0:	80 01       	ld.sh	r1,r0[0x0]
8000e7d2:	1b b0       	ld.ub	r0,sp[0x3]
8000e7d4:	80 01       	ld.sh	r1,r0[0x0]
8000e7d6:	0b d0       	ld.ub	r0,r5[0x5]
8000e7d8:	80 00       	ld.sh	r0,r0[0x0]
8000e7da:	b2 b8       	st.b	r9[0x3],r8
8000e7dc:	80 01       	ld.sh	r1,r0[0x0]
8000e7de:	0b 68       	ld.uh	r8,--r5
8000e7e0:	50 66       	stdsp	sp[0x18],r6
8000e7e2:	02 94       	mov	r4,r1
8000e7e4:	0a 9c       	mov	r12,r5
8000e7e6:	f0 1f 00 69 	mcall	8000e988 <_dtoa_r+0x65c>
8000e7ea:	fa e8 00 08 	ld.d	r8,sp[8]
8000e7ee:	f0 1f 00 68 	mcall	8000e98c <_dtoa_r+0x660>
8000e7f2:	30 08       	mov	r8,0
8000e7f4:	fc 19 40 1c 	movh	r9,0x401c
8000e7f8:	f0 1f 00 66 	mcall	8000e990 <_dtoa_r+0x664>
8000e7fc:	14 98       	mov	r8,r10
8000e7fe:	16 99       	mov	r9,r11
8000e800:	fa e9 00 28 	st.d	sp[40],r8
8000e804:	fc 18 fc c0 	movh	r8,0xfcc0
8000e808:	40 a5       	lddsp	r5,sp[0x28]
8000e80a:	10 05       	add	r5,r8
8000e80c:	50 a5       	stdsp	sp[0x28],r5
8000e80e:	58 04       	cp.w	r4,0
8000e810:	c2 11       	brne	8000e852 <_dtoa_r+0x526>
8000e812:	fa ea 00 08 	ld.d	r10,sp[8]
8000e816:	30 08       	mov	r8,0
8000e818:	fc 19 40 14 	movh	r9,0x4014
8000e81c:	f0 1f 00 5e 	mcall	8000e994 <_dtoa_r+0x668>
8000e820:	40 bc       	lddsp	r12,sp[0x2c]
8000e822:	fa eb 00 08 	st.d	sp[8],r10
8000e826:	14 98       	mov	r8,r10
8000e828:	16 99       	mov	r9,r11
8000e82a:	18 9a       	mov	r10,r12
8000e82c:	0a 9b       	mov	r11,r5
8000e82e:	f0 1f 00 5b 	mcall	8000e998 <_dtoa_r+0x66c>
8000e832:	e0 81 02 74 	brne	8000ed1a <_dtoa_r+0x9ee>
8000e836:	0a 98       	mov	r8,r5
8000e838:	40 b9       	lddsp	r9,sp[0x2c]
8000e83a:	ee 18 80 00 	eorh	r8,0x8000
8000e83e:	fa ea 00 08 	ld.d	r10,sp[8]
8000e842:	10 95       	mov	r5,r8
8000e844:	12 98       	mov	r8,r9
8000e846:	0a 99       	mov	r9,r5
8000e848:	f0 1f 00 54 	mcall	8000e998 <_dtoa_r+0x66c>
8000e84c:	e0 81 02 5e 	brne	8000ed08 <_dtoa_r+0x9dc>
8000e850:	cb 48       	rjmp	8000e9b8 <_dtoa_r+0x68c>
8000e852:	4d 39       	lddpc	r9,8000e99c <_dtoa_r+0x670>
8000e854:	e8 c8 00 01 	sub	r8,r4,1
8000e858:	40 d5       	lddsp	r5,sp[0x34]
8000e85a:	58 05       	cp.w	r5,0
8000e85c:	c4 f0       	breq	8000e8fa <_dtoa_r+0x5ce>
8000e85e:	30 0c       	mov	r12,0
8000e860:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000e864:	51 3c       	stdsp	sp[0x4c],r12
8000e866:	30 0a       	mov	r10,0
8000e868:	fc 1b 3f e0 	movh	r11,0x3fe0
8000e86c:	f0 1f 00 4d 	mcall	8000e9a0 <_dtoa_r+0x674>
8000e870:	fa e8 00 28 	ld.d	r8,sp[40]
8000e874:	40 85       	lddsp	r5,sp[0x20]
8000e876:	f0 1f 00 48 	mcall	8000e994 <_dtoa_r+0x668>
8000e87a:	fa eb 00 28 	st.d	sp[40],r10
8000e87e:	fa ea 00 08 	ld.d	r10,sp[8]
8000e882:	f0 1f 00 49 	mcall	8000e9a4 <_dtoa_r+0x678>
8000e886:	51 6c       	stdsp	sp[0x58],r12
8000e888:	f0 1f 00 40 	mcall	8000e988 <_dtoa_r+0x65c>
8000e88c:	14 98       	mov	r8,r10
8000e88e:	16 99       	mov	r9,r11
8000e890:	fa ea 00 08 	ld.d	r10,sp[8]
8000e894:	f0 1f 00 40 	mcall	8000e994 <_dtoa_r+0x668>
8000e898:	fa eb 00 08 	st.d	sp[8],r10
8000e89c:	41 68       	lddsp	r8,sp[0x58]
8000e89e:	2d 08       	sub	r8,-48
8000e8a0:	0a c8       	st.b	r5++,r8
8000e8a2:	41 39       	lddsp	r9,sp[0x4c]
8000e8a4:	2f f9       	sub	r9,-1
8000e8a6:	51 39       	stdsp	sp[0x4c],r9
8000e8a8:	fa e8 00 28 	ld.d	r8,sp[40]
8000e8ac:	f0 1f 00 3b 	mcall	8000e998 <_dtoa_r+0x66c>
8000e8b0:	e0 81 03 5a 	brne	8000ef64 <_dtoa_r+0xc38>
8000e8b4:	fa e8 00 08 	ld.d	r8,sp[8]
8000e8b8:	30 0a       	mov	r10,0
8000e8ba:	fc 1b 3f f0 	movh	r11,0x3ff0
8000e8be:	f0 1f 00 36 	mcall	8000e994 <_dtoa_r+0x668>
8000e8c2:	fa e8 00 28 	ld.d	r8,sp[40]
8000e8c6:	f0 1f 00 35 	mcall	8000e998 <_dtoa_r+0x66c>
8000e8ca:	fa ea 00 28 	ld.d	r10,sp[40]
8000e8ce:	30 08       	mov	r8,0
8000e8d0:	fc 19 40 24 	movh	r9,0x4024
8000e8d4:	e0 81 00 e8 	brne	8000eaa4 <_dtoa_r+0x778>
8000e8d8:	41 3c       	lddsp	r12,sp[0x4c]
8000e8da:	08 3c       	cp.w	r12,r4
8000e8dc:	c6 e4       	brge	8000e9b8 <_dtoa_r+0x68c>
8000e8de:	f0 1f 00 2c 	mcall	8000e98c <_dtoa_r+0x660>
8000e8e2:	30 08       	mov	r8,0
8000e8e4:	fa eb 00 28 	st.d	sp[40],r10
8000e8e8:	fc 19 40 24 	movh	r9,0x4024
8000e8ec:	fa ea 00 08 	ld.d	r10,sp[8]
8000e8f0:	f0 1f 00 27 	mcall	8000e98c <_dtoa_r+0x660>
8000e8f4:	fa eb 00 08 	st.d	sp[8],r10
8000e8f8:	cc 3b       	rjmp	8000e87e <_dtoa_r+0x552>
8000e8fa:	40 85       	lddsp	r5,sp[0x20]
8000e8fc:	08 05       	add	r5,r4
8000e8fe:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000e902:	51 35       	stdsp	sp[0x4c],r5
8000e904:	fa e8 00 28 	ld.d	r8,sp[40]
8000e908:	40 85       	lddsp	r5,sp[0x20]
8000e90a:	f0 1f 00 21 	mcall	8000e98c <_dtoa_r+0x660>
8000e90e:	fa eb 00 28 	st.d	sp[40],r10
8000e912:	fa ea 00 08 	ld.d	r10,sp[8]
8000e916:	f0 1f 00 24 	mcall	8000e9a4 <_dtoa_r+0x678>
8000e91a:	51 6c       	stdsp	sp[0x58],r12
8000e91c:	f0 1f 00 1b 	mcall	8000e988 <_dtoa_r+0x65c>
8000e920:	14 98       	mov	r8,r10
8000e922:	16 99       	mov	r9,r11
8000e924:	fa ea 00 08 	ld.d	r10,sp[8]
8000e928:	f0 1f 00 1b 	mcall	8000e994 <_dtoa_r+0x668>
8000e92c:	fa eb 00 08 	st.d	sp[8],r10
8000e930:	41 68       	lddsp	r8,sp[0x58]
8000e932:	2d 08       	sub	r8,-48
8000e934:	0a c8       	st.b	r5++,r8
8000e936:	41 3c       	lddsp	r12,sp[0x4c]
8000e938:	18 35       	cp.w	r5,r12
8000e93a:	c3 71       	brne	8000e9a8 <_dtoa_r+0x67c>
8000e93c:	30 08       	mov	r8,0
8000e93e:	fc 19 3f e0 	movh	r9,0x3fe0
8000e942:	fa ea 00 28 	ld.d	r10,sp[40]
8000e946:	f0 1f 00 13 	mcall	8000e990 <_dtoa_r+0x664>
8000e94a:	40 85       	lddsp	r5,sp[0x20]
8000e94c:	fa e8 00 08 	ld.d	r8,sp[8]
8000e950:	08 05       	add	r5,r4
8000e952:	f0 1f 00 12 	mcall	8000e998 <_dtoa_r+0x66c>
8000e956:	e0 81 00 a7 	brne	8000eaa4 <_dtoa_r+0x778>
8000e95a:	fa e8 00 28 	ld.d	r8,sp[40]
8000e95e:	30 0a       	mov	r10,0
8000e960:	fc 1b 3f e0 	movh	r11,0x3fe0
8000e964:	f0 1f 00 0c 	mcall	8000e994 <_dtoa_r+0x668>
8000e968:	14 98       	mov	r8,r10
8000e96a:	16 99       	mov	r9,r11
8000e96c:	fa ea 00 08 	ld.d	r10,sp[8]
8000e970:	f0 1f 00 0a 	mcall	8000e998 <_dtoa_r+0x66c>
8000e974:	c2 20       	breq	8000e9b8 <_dtoa_r+0x68c>
8000e976:	33 09       	mov	r9,48
8000e978:	0a 98       	mov	r8,r5
8000e97a:	11 7a       	ld.ub	r10,--r8
8000e97c:	f2 0a 18 00 	cp.b	r10,r9
8000e980:	e0 81 02 f2 	brne	8000ef64 <_dtoa_r+0xc38>
8000e984:	10 95       	mov	r5,r8
8000e986:	cf 9b       	rjmp	8000e978 <_dtoa_r+0x64c>
8000e988:	80 00       	ld.sh	r0,r0[0x0]
8000e98a:	b7 44       	asr	r4,0x16
8000e98c:	80 00       	ld.sh	r0,r0[0x0]
8000e98e:	b2 b8       	st.b	r9[0x3],r8
8000e990:	80 00       	ld.sh	r0,r0[0x0]
8000e992:	b6 2c       	st.h	r11[0x4],r12
8000e994:	80 00       	ld.sh	r0,r0[0x0]
8000e996:	b4 90       	st.b	r10[0x1],r0
8000e998:	80 01       	ld.sh	r1,r0[0x0]
8000e99a:	0b 68       	ld.uh	r8,--r5
8000e99c:	80 01       	ld.sh	r1,r0[0x0]
8000e99e:	1a e8       	st.h	--sp,r8
8000e9a0:	80 01       	ld.sh	r1,r0[0x0]
8000e9a2:	0b d0       	ld.ub	r0,r5[0x5]
8000e9a4:	80 01       	ld.sh	r1,r0[0x0]
8000e9a6:	0a b4       	st.h	r5++,r4
8000e9a8:	30 08       	mov	r8,0
8000e9aa:	fc 19 40 24 	movh	r9,0x4024
8000e9ae:	f0 1f 00 56 	mcall	8000eb04 <_dtoa_r+0x7d8>
8000e9b2:	fa eb 00 08 	st.d	sp[8],r10
8000e9b6:	ca eb       	rjmp	8000e912 <_dtoa_r+0x5e6>
8000e9b8:	fa ea 00 3c 	ld.d	r10,sp[60]
8000e9bc:	fa eb 00 08 	st.d	sp[8],r10
8000e9c0:	58 e6       	cp.w	r6,14
8000e9c2:	5f ab       	srle	r11
8000e9c4:	41 8a       	lddsp	r10,sp[0x60]
8000e9c6:	30 08       	mov	r8,0
8000e9c8:	f4 09 11 ff 	rsub	r9,r10,-1
8000e9cc:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
8000e9d0:	f0 09 18 00 	cp.b	r9,r8
8000e9d4:	e0 80 00 81 	breq	8000ead6 <_dtoa_r+0x7aa>
8000e9d8:	40 ea       	lddsp	r10,sp[0x38]
8000e9da:	58 01       	cp.w	r1,0
8000e9dc:	5f a9       	srle	r9
8000e9de:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000e9e2:	4c aa       	lddpc	r10,8000eb08 <_dtoa_r+0x7dc>
8000e9e4:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000e9e8:	fa e5 00 10 	st.d	sp[16],r4
8000e9ec:	f0 09 18 00 	cp.b	r9,r8
8000e9f0:	c1 40       	breq	8000ea18 <_dtoa_r+0x6ec>
8000e9f2:	58 01       	cp.w	r1,0
8000e9f4:	e0 81 01 8a 	brne	8000ed08 <_dtoa_r+0x9dc>
8000e9f8:	30 08       	mov	r8,0
8000e9fa:	fc 19 40 14 	movh	r9,0x4014
8000e9fe:	08 9a       	mov	r10,r4
8000ea00:	0a 9b       	mov	r11,r5
8000ea02:	f0 1f 00 41 	mcall	8000eb04 <_dtoa_r+0x7d8>
8000ea06:	fa e8 00 08 	ld.d	r8,sp[8]
8000ea0a:	f0 1f 00 41 	mcall	8000eb0c <_dtoa_r+0x7e0>
8000ea0e:	e0 81 01 7d 	brne	8000ed08 <_dtoa_r+0x9dc>
8000ea12:	02 92       	mov	r2,r1
8000ea14:	e0 8f 01 85 	bral	8000ed1e <_dtoa_r+0x9f2>
8000ea18:	40 85       	lddsp	r5,sp[0x20]
8000ea1a:	30 14       	mov	r4,1
8000ea1c:	fa e8 00 10 	ld.d	r8,sp[16]
8000ea20:	fa ea 00 08 	ld.d	r10,sp[8]
8000ea24:	f0 1f 00 3b 	mcall	8000eb10 <_dtoa_r+0x7e4>
8000ea28:	f0 1f 00 3b 	mcall	8000eb14 <_dtoa_r+0x7e8>
8000ea2c:	18 92       	mov	r2,r12
8000ea2e:	f0 1f 00 3b 	mcall	8000eb18 <_dtoa_r+0x7ec>
8000ea32:	fa e8 00 10 	ld.d	r8,sp[16]
8000ea36:	f0 1f 00 34 	mcall	8000eb04 <_dtoa_r+0x7d8>
8000ea3a:	14 98       	mov	r8,r10
8000ea3c:	16 99       	mov	r9,r11
8000ea3e:	fa ea 00 08 	ld.d	r10,sp[8]
8000ea42:	f0 1f 00 37 	mcall	8000eb1c <_dtoa_r+0x7f0>
8000ea46:	fa eb 00 08 	st.d	sp[8],r10
8000ea4a:	e4 c8 ff d0 	sub	r8,r2,-48
8000ea4e:	0a c8       	st.b	r5++,r8
8000ea50:	fc 19 40 24 	movh	r9,0x4024
8000ea54:	30 08       	mov	r8,0
8000ea56:	02 34       	cp.w	r4,r1
8000ea58:	c3 31       	brne	8000eabe <_dtoa_r+0x792>
8000ea5a:	fa e8 00 08 	ld.d	r8,sp[8]
8000ea5e:	f0 1f 00 31 	mcall	8000eb20 <_dtoa_r+0x7f4>
8000ea62:	16 91       	mov	r1,r11
8000ea64:	14 90       	mov	r0,r10
8000ea66:	14 98       	mov	r8,r10
8000ea68:	02 99       	mov	r9,r1
8000ea6a:	fa ea 00 10 	ld.d	r10,sp[16]
8000ea6e:	f0 1f 00 2e 	mcall	8000eb24 <_dtoa_r+0x7f8>
8000ea72:	c1 a1       	brne	8000eaa6 <_dtoa_r+0x77a>
8000ea74:	fa e8 00 10 	ld.d	r8,sp[16]
8000ea78:	00 9a       	mov	r10,r0
8000ea7a:	02 9b       	mov	r11,r1
8000ea7c:	f0 1f 00 2b 	mcall	8000eb28 <_dtoa_r+0x7fc>
8000ea80:	e0 80 02 71 	breq	8000ef62 <_dtoa_r+0xc36>
8000ea84:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000ea88:	c0 f1       	brne	8000eaa6 <_dtoa_r+0x77a>
8000ea8a:	e0 8f 02 6c 	bral	8000ef62 <_dtoa_r+0xc36>
8000ea8e:	40 8a       	lddsp	r10,sp[0x20]
8000ea90:	14 38       	cp.w	r8,r10
8000ea92:	c0 30       	breq	8000ea98 <_dtoa_r+0x76c>
8000ea94:	10 95       	mov	r5,r8
8000ea96:	c0 98       	rjmp	8000eaa8 <_dtoa_r+0x77c>
8000ea98:	33 08       	mov	r8,48
8000ea9a:	40 89       	lddsp	r9,sp[0x20]
8000ea9c:	2f f6       	sub	r6,-1
8000ea9e:	b2 88       	st.b	r9[0x0],r8
8000eaa0:	40 88       	lddsp	r8,sp[0x20]
8000eaa2:	c0 88       	rjmp	8000eab2 <_dtoa_r+0x786>
8000eaa4:	40 66       	lddsp	r6,sp[0x18]
8000eaa6:	33 99       	mov	r9,57
8000eaa8:	0a 98       	mov	r8,r5
8000eaaa:	11 7a       	ld.ub	r10,--r8
8000eaac:	f2 0a 18 00 	cp.b	r10,r9
8000eab0:	ce f0       	breq	8000ea8e <_dtoa_r+0x762>
8000eab2:	50 66       	stdsp	sp[0x18],r6
8000eab4:	11 89       	ld.ub	r9,r8[0x0]
8000eab6:	2f f9       	sub	r9,-1
8000eab8:	b0 89       	st.b	r8[0x0],r9
8000eaba:	e0 8f 02 55 	bral	8000ef64 <_dtoa_r+0xc38>
8000eabe:	f0 1f 00 12 	mcall	8000eb04 <_dtoa_r+0x7d8>
8000eac2:	2f f4       	sub	r4,-1
8000eac4:	fa eb 00 08 	st.d	sp[8],r10
8000eac8:	30 08       	mov	r8,0
8000eaca:	30 09       	mov	r9,0
8000eacc:	f0 1f 00 17 	mcall	8000eb28 <_dtoa_r+0x7fc>
8000ead0:	ca 60       	breq	8000ea1c <_dtoa_r+0x6f0>
8000ead2:	e0 8f 02 48 	bral	8000ef62 <_dtoa_r+0xc36>
8000ead6:	40 d8       	lddsp	r8,sp[0x34]
8000ead8:	58 08       	cp.w	r8,0
8000eada:	c0 51       	brne	8000eae4 <_dtoa_r+0x7b8>
8000eadc:	04 98       	mov	r8,r2
8000eade:	00 95       	mov	r5,r0
8000eae0:	40 d4       	lddsp	r4,sp[0x34]
8000eae2:	c4 a8       	rjmp	8000eb76 <_dtoa_r+0x84a>
8000eae4:	40 c5       	lddsp	r5,sp[0x30]
8000eae6:	58 15       	cp.w	r5,1
8000eae8:	e0 89 00 22 	brgt	8000eb2c <_dtoa_r+0x800>
8000eaec:	41 74       	lddsp	r4,sp[0x5c]
8000eaee:	58 04       	cp.w	r4,0
8000eaf0:	c0 40       	breq	8000eaf8 <_dtoa_r+0x7cc>
8000eaf2:	f4 c9 fb cd 	sub	r9,r10,-1075
8000eaf6:	c0 48       	rjmp	8000eafe <_dtoa_r+0x7d2>
8000eaf8:	41 99       	lddsp	r9,sp[0x64]
8000eafa:	f2 09 11 36 	rsub	r9,r9,54
8000eafe:	04 98       	mov	r8,r2
8000eb00:	00 95       	mov	r5,r0
8000eb02:	c2 f8       	rjmp	8000eb60 <_dtoa_r+0x834>
8000eb04:	80 00       	ld.sh	r0,r0[0x0]
8000eb06:	b2 b8       	st.b	r9[0x3],r8
8000eb08:	80 01       	ld.sh	r1,r0[0x0]
8000eb0a:	1a e8       	st.h	--sp,r8
8000eb0c:	80 01       	ld.sh	r1,r0[0x0]
8000eb0e:	0b 00       	ld.w	r0,r5++
8000eb10:	80 01       	ld.sh	r1,r0[0x0]
8000eb12:	0b d0       	ld.ub	r0,r5[0x5]
8000eb14:	80 01       	ld.sh	r1,r0[0x0]
8000eb16:	0a b4       	st.h	r5++,r4
8000eb18:	80 00       	ld.sh	r0,r0[0x0]
8000eb1a:	b7 44       	asr	r4,0x16
8000eb1c:	80 00       	ld.sh	r0,r0[0x0]
8000eb1e:	b4 90       	st.b	r10[0x1],r0
8000eb20:	80 00       	ld.sh	r0,r0[0x0]
8000eb22:	b6 2c       	st.h	r11[0x4],r12
8000eb24:	80 01       	ld.sh	r1,r0[0x0]
8000eb26:	0b 68       	ld.uh	r8,--r5
8000eb28:	80 01       	ld.sh	r1,r0[0x0]
8000eb2a:	0a da       	st.w	--r5,r10
8000eb2c:	e2 c8 00 01 	sub	r8,r1,1
8000eb30:	58 01       	cp.w	r1,0
8000eb32:	e0 05 17 40 	movge	r5,r0
8000eb36:	e2 09 17 40 	movge	r9,r1
8000eb3a:	e1 d1 e5 15 	sublt	r5,r0,r1
8000eb3e:	f9 b9 05 00 	movlt	r9,0
8000eb42:	10 32       	cp.w	r2,r8
8000eb44:	e5 d8 e4 18 	subge	r8,r2,r8
8000eb48:	f1 d2 e5 18 	sublt	r8,r8,r2
8000eb4c:	e5 d8 e5 02 	addlt	r2,r2,r8
8000eb50:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000eb54:	f9 d8 e5 0c 	addlt	r12,r12,r8
8000eb58:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000eb5c:	f9 b8 05 00 	movlt	r8,0
8000eb60:	40 4b       	lddsp	r11,sp[0x10]
8000eb62:	12 0b       	add	r11,r9
8000eb64:	50 08       	stdsp	sp[0x0],r8
8000eb66:	50 4b       	stdsp	sp[0x10],r11
8000eb68:	12 00       	add	r0,r9
8000eb6a:	30 1b       	mov	r11,1
8000eb6c:	0e 9c       	mov	r12,r7
8000eb6e:	f0 1f 01 08 	mcall	8000ef8c <_dtoa_r+0xc60>
8000eb72:	40 08       	lddsp	r8,sp[0x0]
8000eb74:	18 94       	mov	r4,r12
8000eb76:	40 4a       	lddsp	r10,sp[0x10]
8000eb78:	58 05       	cp.w	r5,0
8000eb7a:	5f 99       	srgt	r9
8000eb7c:	58 0a       	cp.w	r10,0
8000eb7e:	5f 9a       	srgt	r10
8000eb80:	f5 e9 00 09 	and	r9,r10,r9
8000eb84:	c0 80       	breq	8000eb94 <_dtoa_r+0x868>
8000eb86:	40 4c       	lddsp	r12,sp[0x10]
8000eb88:	f8 05 0d 49 	min	r9,r12,r5
8000eb8c:	12 1c       	sub	r12,r9
8000eb8e:	12 10       	sub	r0,r9
8000eb90:	50 4c       	stdsp	sp[0x10],r12
8000eb92:	12 15       	sub	r5,r9
8000eb94:	58 02       	cp.w	r2,0
8000eb96:	e0 8a 00 27 	brle	8000ebe4 <_dtoa_r+0x8b8>
8000eb9a:	40 db       	lddsp	r11,sp[0x34]
8000eb9c:	58 0b       	cp.w	r11,0
8000eb9e:	c1 d0       	breq	8000ebd8 <_dtoa_r+0x8ac>
8000eba0:	58 08       	cp.w	r8,0
8000eba2:	e0 8a 00 17 	brle	8000ebd0 <_dtoa_r+0x8a4>
8000eba6:	10 9a       	mov	r10,r8
8000eba8:	50 08       	stdsp	sp[0x0],r8
8000ebaa:	08 9b       	mov	r11,r4
8000ebac:	0e 9c       	mov	r12,r7
8000ebae:	f0 1f 00 f9 	mcall	8000ef90 <_dtoa_r+0xc64>
8000ebb2:	06 9a       	mov	r10,r3
8000ebb4:	18 9b       	mov	r11,r12
8000ebb6:	18 94       	mov	r4,r12
8000ebb8:	0e 9c       	mov	r12,r7
8000ebba:	f0 1f 00 f7 	mcall	8000ef94 <_dtoa_r+0xc68>
8000ebbe:	18 99       	mov	r9,r12
8000ebc0:	06 9b       	mov	r11,r3
8000ebc2:	50 19       	stdsp	sp[0x4],r9
8000ebc4:	0e 9c       	mov	r12,r7
8000ebc6:	f0 1f 00 f5 	mcall	8000ef98 <_dtoa_r+0xc6c>
8000ebca:	40 19       	lddsp	r9,sp[0x4]
8000ebcc:	40 08       	lddsp	r8,sp[0x0]
8000ebce:	12 93       	mov	r3,r9
8000ebd0:	e4 08 01 0a 	sub	r10,r2,r8
8000ebd4:	c0 80       	breq	8000ebe4 <_dtoa_r+0x8b8>
8000ebd6:	c0 28       	rjmp	8000ebda <_dtoa_r+0x8ae>
8000ebd8:	04 9a       	mov	r10,r2
8000ebda:	06 9b       	mov	r11,r3
8000ebdc:	0e 9c       	mov	r12,r7
8000ebde:	f0 1f 00 ed 	mcall	8000ef90 <_dtoa_r+0xc64>
8000ebe2:	18 93       	mov	r3,r12
8000ebe4:	30 1b       	mov	r11,1
8000ebe6:	0e 9c       	mov	r12,r7
8000ebe8:	f0 1f 00 e9 	mcall	8000ef8c <_dtoa_r+0xc60>
8000ebec:	41 1a       	lddsp	r10,sp[0x44]
8000ebee:	18 92       	mov	r2,r12
8000ebf0:	58 0a       	cp.w	r10,0
8000ebf2:	e0 8a 00 07 	brle	8000ec00 <_dtoa_r+0x8d4>
8000ebf6:	18 9b       	mov	r11,r12
8000ebf8:	0e 9c       	mov	r12,r7
8000ebfa:	f0 1f 00 e6 	mcall	8000ef90 <_dtoa_r+0xc64>
8000ebfe:	18 92       	mov	r2,r12
8000ec00:	40 c9       	lddsp	r9,sp[0x30]
8000ec02:	58 19       	cp.w	r9,1
8000ec04:	e0 89 00 14 	brgt	8000ec2c <_dtoa_r+0x900>
8000ec08:	40 38       	lddsp	r8,sp[0xc]
8000ec0a:	58 08       	cp.w	r8,0
8000ec0c:	c1 01       	brne	8000ec2c <_dtoa_r+0x900>
8000ec0e:	40 29       	lddsp	r9,sp[0x8]
8000ec10:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000ec14:	c0 c1       	brne	8000ec2c <_dtoa_r+0x900>
8000ec16:	12 98       	mov	r8,r9
8000ec18:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000ec1c:	c0 80       	breq	8000ec2c <_dtoa_r+0x900>
8000ec1e:	40 4c       	lddsp	r12,sp[0x10]
8000ec20:	30 1b       	mov	r11,1
8000ec22:	2f fc       	sub	r12,-1
8000ec24:	2f f0       	sub	r0,-1
8000ec26:	50 4c       	stdsp	sp[0x10],r12
8000ec28:	50 6b       	stdsp	sp[0x18],r11
8000ec2a:	c0 38       	rjmp	8000ec30 <_dtoa_r+0x904>
8000ec2c:	30 0a       	mov	r10,0
8000ec2e:	50 6a       	stdsp	sp[0x18],r10
8000ec30:	41 19       	lddsp	r9,sp[0x44]
8000ec32:	58 09       	cp.w	r9,0
8000ec34:	c0 31       	brne	8000ec3a <_dtoa_r+0x90e>
8000ec36:	30 1c       	mov	r12,1
8000ec38:	c0 98       	rjmp	8000ec4a <_dtoa_r+0x91e>
8000ec3a:	64 48       	ld.w	r8,r2[0x10]
8000ec3c:	2f c8       	sub	r8,-4
8000ec3e:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000ec42:	f0 1f 00 d7 	mcall	8000ef9c <_dtoa_r+0xc70>
8000ec46:	f8 0c 11 20 	rsub	r12,r12,32
8000ec4a:	40 4b       	lddsp	r11,sp[0x10]
8000ec4c:	f8 0b 00 08 	add	r8,r12,r11
8000ec50:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000ec54:	c0 c0       	breq	8000ec6c <_dtoa_r+0x940>
8000ec56:	f0 08 11 20 	rsub	r8,r8,32
8000ec5a:	58 48       	cp.w	r8,4
8000ec5c:	e0 8a 00 06 	brle	8000ec68 <_dtoa_r+0x93c>
8000ec60:	20 48       	sub	r8,4
8000ec62:	10 0b       	add	r11,r8
8000ec64:	50 4b       	stdsp	sp[0x10],r11
8000ec66:	c0 78       	rjmp	8000ec74 <_dtoa_r+0x948>
8000ec68:	58 48       	cp.w	r8,4
8000ec6a:	c0 70       	breq	8000ec78 <_dtoa_r+0x94c>
8000ec6c:	40 4a       	lddsp	r10,sp[0x10]
8000ec6e:	2e 48       	sub	r8,-28
8000ec70:	10 0a       	add	r10,r8
8000ec72:	50 4a       	stdsp	sp[0x10],r10
8000ec74:	10 00       	add	r0,r8
8000ec76:	10 05       	add	r5,r8
8000ec78:	58 00       	cp.w	r0,0
8000ec7a:	e0 8a 00 08 	brle	8000ec8a <_dtoa_r+0x95e>
8000ec7e:	06 9b       	mov	r11,r3
8000ec80:	00 9a       	mov	r10,r0
8000ec82:	0e 9c       	mov	r12,r7
8000ec84:	f0 1f 00 c7 	mcall	8000efa0 <_dtoa_r+0xc74>
8000ec88:	18 93       	mov	r3,r12
8000ec8a:	40 49       	lddsp	r9,sp[0x10]
8000ec8c:	58 09       	cp.w	r9,0
8000ec8e:	e0 8a 00 08 	brle	8000ec9e <_dtoa_r+0x972>
8000ec92:	04 9b       	mov	r11,r2
8000ec94:	12 9a       	mov	r10,r9
8000ec96:	0e 9c       	mov	r12,r7
8000ec98:	f0 1f 00 c2 	mcall	8000efa0 <_dtoa_r+0xc74>
8000ec9c:	18 92       	mov	r2,r12
8000ec9e:	41 48       	lddsp	r8,sp[0x50]
8000eca0:	58 08       	cp.w	r8,0
8000eca2:	c1 b0       	breq	8000ecd8 <_dtoa_r+0x9ac>
8000eca4:	04 9b       	mov	r11,r2
8000eca6:	06 9c       	mov	r12,r3
8000eca8:	f0 1f 00 bf 	mcall	8000efa4 <_dtoa_r+0xc78>
8000ecac:	c1 64       	brge	8000ecd8 <_dtoa_r+0x9ac>
8000ecae:	06 9b       	mov	r11,r3
8000ecb0:	30 09       	mov	r9,0
8000ecb2:	30 aa       	mov	r10,10
8000ecb4:	0e 9c       	mov	r12,r7
8000ecb6:	f0 1f 00 bd 	mcall	8000efa8 <_dtoa_r+0xc7c>
8000ecba:	20 16       	sub	r6,1
8000ecbc:	18 93       	mov	r3,r12
8000ecbe:	40 dc       	lddsp	r12,sp[0x34]
8000ecc0:	58 0c       	cp.w	r12,0
8000ecc2:	c0 31       	brne	8000ecc8 <_dtoa_r+0x99c>
8000ecc4:	40 91       	lddsp	r1,sp[0x24]
8000ecc6:	c0 98       	rjmp	8000ecd8 <_dtoa_r+0x9ac>
8000ecc8:	08 9b       	mov	r11,r4
8000ecca:	40 91       	lddsp	r1,sp[0x24]
8000eccc:	30 09       	mov	r9,0
8000ecce:	30 aa       	mov	r10,10
8000ecd0:	0e 9c       	mov	r12,r7
8000ecd2:	f0 1f 00 b6 	mcall	8000efa8 <_dtoa_r+0xc7c>
8000ecd6:	18 94       	mov	r4,r12
8000ecd8:	58 01       	cp.w	r1,0
8000ecda:	5f a9       	srle	r9
8000ecdc:	40 cb       	lddsp	r11,sp[0x30]
8000ecde:	58 2b       	cp.w	r11,2
8000ece0:	5f 98       	srgt	r8
8000ece2:	f3 e8 00 08 	and	r8,r9,r8
8000ece6:	c2 50       	breq	8000ed30 <_dtoa_r+0xa04>
8000ece8:	58 01       	cp.w	r1,0
8000ecea:	c1 11       	brne	8000ed0c <_dtoa_r+0x9e0>
8000ecec:	04 9b       	mov	r11,r2
8000ecee:	02 99       	mov	r9,r1
8000ecf0:	30 5a       	mov	r10,5
8000ecf2:	0e 9c       	mov	r12,r7
8000ecf4:	f0 1f 00 ad 	mcall	8000efa8 <_dtoa_r+0xc7c>
8000ecf8:	18 92       	mov	r2,r12
8000ecfa:	18 9b       	mov	r11,r12
8000ecfc:	06 9c       	mov	r12,r3
8000ecfe:	f0 1f 00 aa 	mcall	8000efa4 <_dtoa_r+0xc78>
8000ed02:	e0 89 00 0f 	brgt	8000ed20 <_dtoa_r+0x9f4>
8000ed06:	c0 38       	rjmp	8000ed0c <_dtoa_r+0x9e0>
8000ed08:	30 02       	mov	r2,0
8000ed0a:	04 94       	mov	r4,r2
8000ed0c:	40 ea       	lddsp	r10,sp[0x38]
8000ed0e:	30 09       	mov	r9,0
8000ed10:	5c da       	com	r10
8000ed12:	40 85       	lddsp	r5,sp[0x20]
8000ed14:	50 6a       	stdsp	sp[0x18],r10
8000ed16:	50 49       	stdsp	sp[0x10],r9
8000ed18:	c0 f9       	rjmp	8000ef36 <_dtoa_r+0xc0a>
8000ed1a:	08 92       	mov	r2,r4
8000ed1c:	40 66       	lddsp	r6,sp[0x18]
8000ed1e:	04 94       	mov	r4,r2
8000ed20:	2f f6       	sub	r6,-1
8000ed22:	50 66       	stdsp	sp[0x18],r6
8000ed24:	33 18       	mov	r8,49
8000ed26:	40 85       	lddsp	r5,sp[0x20]
8000ed28:	0a c8       	st.b	r5++,r8
8000ed2a:	30 08       	mov	r8,0
8000ed2c:	50 48       	stdsp	sp[0x10],r8
8000ed2e:	c0 49       	rjmp	8000ef36 <_dtoa_r+0xc0a>
8000ed30:	40 dc       	lddsp	r12,sp[0x34]
8000ed32:	58 0c       	cp.w	r12,0
8000ed34:	e0 80 00 b5 	breq	8000ee9e <_dtoa_r+0xb72>
8000ed38:	58 05       	cp.w	r5,0
8000ed3a:	e0 8a 00 08 	brle	8000ed4a <_dtoa_r+0xa1e>
8000ed3e:	08 9b       	mov	r11,r4
8000ed40:	0a 9a       	mov	r10,r5
8000ed42:	0e 9c       	mov	r12,r7
8000ed44:	f0 1f 00 97 	mcall	8000efa0 <_dtoa_r+0xc74>
8000ed48:	18 94       	mov	r4,r12
8000ed4a:	40 6b       	lddsp	r11,sp[0x18]
8000ed4c:	58 0b       	cp.w	r11,0
8000ed4e:	c0 31       	brne	8000ed54 <_dtoa_r+0xa28>
8000ed50:	08 9c       	mov	r12,r4
8000ed52:	c1 38       	rjmp	8000ed78 <_dtoa_r+0xa4c>
8000ed54:	68 1b       	ld.w	r11,r4[0x4]
8000ed56:	0e 9c       	mov	r12,r7
8000ed58:	f0 1f 00 95 	mcall	8000efac <_dtoa_r+0xc80>
8000ed5c:	68 4a       	ld.w	r10,r4[0x10]
8000ed5e:	18 95       	mov	r5,r12
8000ed60:	e8 cb ff f4 	sub	r11,r4,-12
8000ed64:	2f ea       	sub	r10,-2
8000ed66:	2f 4c       	sub	r12,-12
8000ed68:	a3 6a       	lsl	r10,0x2
8000ed6a:	f0 1f 00 92 	mcall	8000efb0 <_dtoa_r+0xc84>
8000ed6e:	0a 9b       	mov	r11,r5
8000ed70:	30 1a       	mov	r10,1
8000ed72:	0e 9c       	mov	r12,r7
8000ed74:	f0 1f 00 8b 	mcall	8000efa0 <_dtoa_r+0xc74>
8000ed78:	50 44       	stdsp	sp[0x10],r4
8000ed7a:	40 3a       	lddsp	r10,sp[0xc]
8000ed7c:	30 19       	mov	r9,1
8000ed7e:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000ed82:	18 94       	mov	r4,r12
8000ed84:	50 da       	stdsp	sp[0x34],r10
8000ed86:	40 85       	lddsp	r5,sp[0x20]
8000ed88:	50 99       	stdsp	sp[0x24],r9
8000ed8a:	50 26       	stdsp	sp[0x8],r6
8000ed8c:	50 e1       	stdsp	sp[0x38],r1
8000ed8e:	04 9b       	mov	r11,r2
8000ed90:	06 9c       	mov	r12,r3
8000ed92:	f0 1f 00 89 	mcall	8000efb4 <_dtoa_r+0xc88>
8000ed96:	40 4b       	lddsp	r11,sp[0x10]
8000ed98:	f8 c0 ff d0 	sub	r0,r12,-48
8000ed9c:	06 9c       	mov	r12,r3
8000ed9e:	f0 1f 00 82 	mcall	8000efa4 <_dtoa_r+0xc78>
8000eda2:	08 9a       	mov	r10,r4
8000eda4:	50 6c       	stdsp	sp[0x18],r12
8000eda6:	04 9b       	mov	r11,r2
8000eda8:	0e 9c       	mov	r12,r7
8000edaa:	f0 1f 00 84 	mcall	8000efb8 <_dtoa_r+0xc8c>
8000edae:	18 91       	mov	r1,r12
8000edb0:	78 38       	ld.w	r8,r12[0xc]
8000edb2:	58 08       	cp.w	r8,0
8000edb4:	c0 30       	breq	8000edba <_dtoa_r+0xa8e>
8000edb6:	30 16       	mov	r6,1
8000edb8:	c0 68       	rjmp	8000edc4 <_dtoa_r+0xa98>
8000edba:	18 9b       	mov	r11,r12
8000edbc:	06 9c       	mov	r12,r3
8000edbe:	f0 1f 00 7a 	mcall	8000efa4 <_dtoa_r+0xc78>
8000edc2:	18 96       	mov	r6,r12
8000edc4:	0e 9c       	mov	r12,r7
8000edc6:	02 9b       	mov	r11,r1
8000edc8:	f0 1f 00 74 	mcall	8000ef98 <_dtoa_r+0xc6c>
8000edcc:	40 cc       	lddsp	r12,sp[0x30]
8000edce:	ed ec 10 08 	or	r8,r6,r12
8000edd2:	c0 d1       	brne	8000edec <_dtoa_r+0xac0>
8000edd4:	40 db       	lddsp	r11,sp[0x34]
8000edd6:	58 0b       	cp.w	r11,0
8000edd8:	c0 a1       	brne	8000edec <_dtoa_r+0xac0>
8000edda:	40 26       	lddsp	r6,sp[0x8]
8000eddc:	e0 40 00 39 	cp.w	r0,57
8000ede0:	c3 00       	breq	8000ee40 <_dtoa_r+0xb14>
8000ede2:	40 6a       	lddsp	r10,sp[0x18]
8000ede4:	58 0a       	cp.w	r10,0
8000ede6:	e0 89 00 24 	brgt	8000ee2e <_dtoa_r+0xb02>
8000edea:	c2 f8       	rjmp	8000ee48 <_dtoa_r+0xb1c>
8000edec:	40 69       	lddsp	r9,sp[0x18]
8000edee:	58 09       	cp.w	r9,0
8000edf0:	c0 85       	brlt	8000ee00 <_dtoa_r+0xad4>
8000edf2:	12 98       	mov	r8,r9
8000edf4:	40 cc       	lddsp	r12,sp[0x30]
8000edf6:	18 48       	or	r8,r12
8000edf8:	c1 d1       	brne	8000ee32 <_dtoa_r+0xb06>
8000edfa:	40 db       	lddsp	r11,sp[0x34]
8000edfc:	58 0b       	cp.w	r11,0
8000edfe:	c1 a1       	brne	8000ee32 <_dtoa_r+0xb06>
8000ee00:	0c 99       	mov	r9,r6
8000ee02:	40 26       	lddsp	r6,sp[0x8]
8000ee04:	58 09       	cp.w	r9,0
8000ee06:	e0 8a 00 21 	brle	8000ee48 <_dtoa_r+0xb1c>
8000ee0a:	06 9b       	mov	r11,r3
8000ee0c:	30 1a       	mov	r10,1
8000ee0e:	0e 9c       	mov	r12,r7
8000ee10:	f0 1f 00 64 	mcall	8000efa0 <_dtoa_r+0xc74>
8000ee14:	04 9b       	mov	r11,r2
8000ee16:	18 93       	mov	r3,r12
8000ee18:	f0 1f 00 63 	mcall	8000efa4 <_dtoa_r+0xc78>
8000ee1c:	e0 89 00 06 	brgt	8000ee28 <_dtoa_r+0xafc>
8000ee20:	c1 41       	brne	8000ee48 <_dtoa_r+0xb1c>
8000ee22:	ed b0 00 00 	bld	r0,0x0
8000ee26:	c1 11       	brne	8000ee48 <_dtoa_r+0xb1c>
8000ee28:	e0 40 00 39 	cp.w	r0,57
8000ee2c:	c0 a0       	breq	8000ee40 <_dtoa_r+0xb14>
8000ee2e:	2f f0       	sub	r0,-1
8000ee30:	c0 c8       	rjmp	8000ee48 <_dtoa_r+0xb1c>
8000ee32:	58 06       	cp.w	r6,0
8000ee34:	e0 8a 00 0c 	brle	8000ee4c <_dtoa_r+0xb20>
8000ee38:	40 26       	lddsp	r6,sp[0x8]
8000ee3a:	e0 40 00 39 	cp.w	r0,57
8000ee3e:	c0 41       	brne	8000ee46 <_dtoa_r+0xb1a>
8000ee40:	33 98       	mov	r8,57
8000ee42:	0a c8       	st.b	r5++,r8
8000ee44:	c6 78       	rjmp	8000ef12 <_dtoa_r+0xbe6>
8000ee46:	2f f0       	sub	r0,-1
8000ee48:	0a c0       	st.b	r5++,r0
8000ee4a:	c7 58       	rjmp	8000ef34 <_dtoa_r+0xc08>
8000ee4c:	0a c0       	st.b	r5++,r0
8000ee4e:	40 9a       	lddsp	r10,sp[0x24]
8000ee50:	40 e9       	lddsp	r9,sp[0x38]
8000ee52:	12 3a       	cp.w	r10,r9
8000ee54:	c4 30       	breq	8000eeda <_dtoa_r+0xbae>
8000ee56:	06 9b       	mov	r11,r3
8000ee58:	30 09       	mov	r9,0
8000ee5a:	30 aa       	mov	r10,10
8000ee5c:	0e 9c       	mov	r12,r7
8000ee5e:	f0 1f 00 53 	mcall	8000efa8 <_dtoa_r+0xc7c>
8000ee62:	40 48       	lddsp	r8,sp[0x10]
8000ee64:	18 93       	mov	r3,r12
8000ee66:	08 38       	cp.w	r8,r4
8000ee68:	c0 91       	brne	8000ee7a <_dtoa_r+0xb4e>
8000ee6a:	10 9b       	mov	r11,r8
8000ee6c:	30 09       	mov	r9,0
8000ee6e:	30 aa       	mov	r10,10
8000ee70:	0e 9c       	mov	r12,r7
8000ee72:	f0 1f 00 4e 	mcall	8000efa8 <_dtoa_r+0xc7c>
8000ee76:	50 4c       	stdsp	sp[0x10],r12
8000ee78:	c0 e8       	rjmp	8000ee94 <_dtoa_r+0xb68>
8000ee7a:	40 4b       	lddsp	r11,sp[0x10]
8000ee7c:	30 09       	mov	r9,0
8000ee7e:	30 aa       	mov	r10,10
8000ee80:	0e 9c       	mov	r12,r7
8000ee82:	f0 1f 00 4a 	mcall	8000efa8 <_dtoa_r+0xc7c>
8000ee86:	08 9b       	mov	r11,r4
8000ee88:	50 4c       	stdsp	sp[0x10],r12
8000ee8a:	30 09       	mov	r9,0
8000ee8c:	30 aa       	mov	r10,10
8000ee8e:	0e 9c       	mov	r12,r7
8000ee90:	f0 1f 00 46 	mcall	8000efa8 <_dtoa_r+0xc7c>
8000ee94:	18 94       	mov	r4,r12
8000ee96:	40 9c       	lddsp	r12,sp[0x24]
8000ee98:	2f fc       	sub	r12,-1
8000ee9a:	50 9c       	stdsp	sp[0x24],r12
8000ee9c:	c7 9b       	rjmp	8000ed8e <_dtoa_r+0xa62>
8000ee9e:	30 18       	mov	r8,1
8000eea0:	06 90       	mov	r0,r3
8000eea2:	40 85       	lddsp	r5,sp[0x20]
8000eea4:	08 93       	mov	r3,r4
8000eea6:	0c 94       	mov	r4,r6
8000eea8:	10 96       	mov	r6,r8
8000eeaa:	04 9b       	mov	r11,r2
8000eeac:	00 9c       	mov	r12,r0
8000eeae:	f0 1f 00 42 	mcall	8000efb4 <_dtoa_r+0xc88>
8000eeb2:	2d 0c       	sub	r12,-48
8000eeb4:	0a cc       	st.b	r5++,r12
8000eeb6:	02 36       	cp.w	r6,r1
8000eeb8:	c0 a4       	brge	8000eecc <_dtoa_r+0xba0>
8000eeba:	00 9b       	mov	r11,r0
8000eebc:	30 09       	mov	r9,0
8000eebe:	30 aa       	mov	r10,10
8000eec0:	0e 9c       	mov	r12,r7
8000eec2:	2f f6       	sub	r6,-1
8000eec4:	f0 1f 00 39 	mcall	8000efa8 <_dtoa_r+0xc7c>
8000eec8:	18 90       	mov	r0,r12
8000eeca:	cf 0b       	rjmp	8000eeaa <_dtoa_r+0xb7e>
8000eecc:	08 96       	mov	r6,r4
8000eece:	30 0b       	mov	r11,0
8000eed0:	06 94       	mov	r4,r3
8000eed2:	50 4b       	stdsp	sp[0x10],r11
8000eed4:	00 93       	mov	r3,r0
8000eed6:	18 90       	mov	r0,r12
8000eed8:	c0 28       	rjmp	8000eedc <_dtoa_r+0xbb0>
8000eeda:	40 26       	lddsp	r6,sp[0x8]
8000eedc:	06 9b       	mov	r11,r3
8000eede:	30 1a       	mov	r10,1
8000eee0:	0e 9c       	mov	r12,r7
8000eee2:	f0 1f 00 30 	mcall	8000efa0 <_dtoa_r+0xc74>
8000eee6:	04 9b       	mov	r11,r2
8000eee8:	18 93       	mov	r3,r12
8000eeea:	f0 1f 00 2f 	mcall	8000efa4 <_dtoa_r+0xc78>
8000eeee:	e0 89 00 12 	brgt	8000ef12 <_dtoa_r+0xbe6>
8000eef2:	c1 b1       	brne	8000ef28 <_dtoa_r+0xbfc>
8000eef4:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000eef8:	c0 d1       	brne	8000ef12 <_dtoa_r+0xbe6>
8000eefa:	c1 78       	rjmp	8000ef28 <_dtoa_r+0xbfc>
8000eefc:	40 89       	lddsp	r9,sp[0x20]
8000eefe:	12 38       	cp.w	r8,r9
8000ef00:	c0 30       	breq	8000ef06 <_dtoa_r+0xbda>
8000ef02:	10 95       	mov	r5,r8
8000ef04:	c0 88       	rjmp	8000ef14 <_dtoa_r+0xbe8>
8000ef06:	2f f6       	sub	r6,-1
8000ef08:	50 66       	stdsp	sp[0x18],r6
8000ef0a:	33 18       	mov	r8,49
8000ef0c:	40 8c       	lddsp	r12,sp[0x20]
8000ef0e:	b8 88       	st.b	r12[0x0],r8
8000ef10:	c1 38       	rjmp	8000ef36 <_dtoa_r+0xc0a>
8000ef12:	33 9a       	mov	r10,57
8000ef14:	0a 98       	mov	r8,r5
8000ef16:	11 79       	ld.ub	r9,--r8
8000ef18:	f4 09 18 00 	cp.b	r9,r10
8000ef1c:	cf 00       	breq	8000eefc <_dtoa_r+0xbd0>
8000ef1e:	2f f9       	sub	r9,-1
8000ef20:	b0 89       	st.b	r8[0x0],r9
8000ef22:	c0 98       	rjmp	8000ef34 <_dtoa_r+0xc08>
8000ef24:	10 95       	mov	r5,r8
8000ef26:	c0 28       	rjmp	8000ef2a <_dtoa_r+0xbfe>
8000ef28:	33 09       	mov	r9,48
8000ef2a:	0a 98       	mov	r8,r5
8000ef2c:	11 7a       	ld.ub	r10,--r8
8000ef2e:	f2 0a 18 00 	cp.b	r10,r9
8000ef32:	cf 90       	breq	8000ef24 <_dtoa_r+0xbf8>
8000ef34:	50 66       	stdsp	sp[0x18],r6
8000ef36:	04 9b       	mov	r11,r2
8000ef38:	0e 9c       	mov	r12,r7
8000ef3a:	f0 1f 00 18 	mcall	8000ef98 <_dtoa_r+0xc6c>
8000ef3e:	58 04       	cp.w	r4,0
8000ef40:	c1 20       	breq	8000ef64 <_dtoa_r+0xc38>
8000ef42:	40 4b       	lddsp	r11,sp[0x10]
8000ef44:	08 3b       	cp.w	r11,r4
8000ef46:	5f 19       	srne	r9
8000ef48:	58 0b       	cp.w	r11,0
8000ef4a:	5f 18       	srne	r8
8000ef4c:	f3 e8 00 08 	and	r8,r9,r8
8000ef50:	c0 40       	breq	8000ef58 <_dtoa_r+0xc2c>
8000ef52:	0e 9c       	mov	r12,r7
8000ef54:	f0 1f 00 11 	mcall	8000ef98 <_dtoa_r+0xc6c>
8000ef58:	08 9b       	mov	r11,r4
8000ef5a:	0e 9c       	mov	r12,r7
8000ef5c:	f0 1f 00 0f 	mcall	8000ef98 <_dtoa_r+0xc6c>
8000ef60:	c0 28       	rjmp	8000ef64 <_dtoa_r+0xc38>
8000ef62:	50 66       	stdsp	sp[0x18],r6
8000ef64:	0e 9c       	mov	r12,r7
8000ef66:	06 9b       	mov	r11,r3
8000ef68:	f0 1f 00 0c 	mcall	8000ef98 <_dtoa_r+0xc6c>
8000ef6c:	30 08       	mov	r8,0
8000ef6e:	aa 88       	st.b	r5[0x0],r8
8000ef70:	40 68       	lddsp	r8,sp[0x18]
8000ef72:	41 5a       	lddsp	r10,sp[0x54]
8000ef74:	2f f8       	sub	r8,-1
8000ef76:	41 29       	lddsp	r9,sp[0x48]
8000ef78:	95 08       	st.w	r10[0x0],r8
8000ef7a:	40 8c       	lddsp	r12,sp[0x20]
8000ef7c:	58 09       	cp.w	r9,0
8000ef7e:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000ef82:	f1 f5 1a 00 	st.wne	r8[0x0],r5
8000ef86:	2e 6d       	sub	sp,-104
8000ef88:	d8 32       	popm	r0-r7,pc
8000ef8a:	00 00       	add	r0,r0
8000ef8c:	80 01       	ld.sh	r1,r0[0x0]
8000ef8e:	02 34       	cp.w	r4,r1
8000ef90:	80 01       	ld.sh	r1,r0[0x0]
8000ef92:	02 d4       	st.w	--r1,r4
8000ef94:	80 01       	ld.sh	r1,r0[0x0]
8000ef96:	01 2c       	ld.uh	r12,r0++
8000ef98:	80 00       	ld.sh	r0,r0[0x0]
8000ef9a:	fe 5c 80 00 	cp.w	r12,-32768
8000ef9e:	fd 3c 80 01 	ld.ub	r12,lr[-32767]
8000efa2:	00 98       	mov	r8,r0
8000efa4:	80 00       	ld.sh	r0,r0[0x0]
8000efa6:	fe 2a 80 01 	sub	r10,-98303
8000efaa:	02 4c       	or	r12,r1
8000efac:	80 00       	ld.sh	r0,r0[0x0]
8000efae:	fe 94 80 00 	brge	7fffefae <_estack+0x7ffeefae>
8000efb2:	bc 72       	st.h	lr[0xe],r2
8000efb4:	80 00       	ld.sh	r0,r0[0x0]
8000efb6:	e2 08       	*unknown*
8000efb8:	80 00       	ld.sh	r0,r0[0x0]
8000efba:	ff c0       	*unknown*

8000efbc <_fflush_r>:
8000efbc:	d4 21       	pushm	r4-r7,lr
8000efbe:	16 97       	mov	r7,r11
8000efc0:	18 96       	mov	r6,r12
8000efc2:	76 48       	ld.w	r8,r11[0x10]
8000efc4:	58 08       	cp.w	r8,0
8000efc6:	c7 d0       	breq	8000f0c0 <_fflush_r+0x104>
8000efc8:	58 0c       	cp.w	r12,0
8000efca:	c0 60       	breq	8000efd6 <_fflush_r+0x1a>
8000efcc:	78 68       	ld.w	r8,r12[0x18]
8000efce:	58 08       	cp.w	r8,0
8000efd0:	c0 31       	brne	8000efd6 <_fflush_r+0x1a>
8000efd2:	f0 1f 00 3d 	mcall	8000f0c4 <_fflush_r+0x108>
8000efd6:	4b d8       	lddpc	r8,8000f0c8 <_fflush_r+0x10c>
8000efd8:	10 37       	cp.w	r7,r8
8000efda:	c0 31       	brne	8000efe0 <_fflush_r+0x24>
8000efdc:	6c 07       	ld.w	r7,r6[0x0]
8000efde:	c0 a8       	rjmp	8000eff2 <_fflush_r+0x36>
8000efe0:	4b b8       	lddpc	r8,8000f0cc <_fflush_r+0x110>
8000efe2:	10 37       	cp.w	r7,r8
8000efe4:	c0 31       	brne	8000efea <_fflush_r+0x2e>
8000efe6:	6c 17       	ld.w	r7,r6[0x4]
8000efe8:	c0 58       	rjmp	8000eff2 <_fflush_r+0x36>
8000efea:	4b a8       	lddpc	r8,8000f0d0 <_fflush_r+0x114>
8000efec:	10 37       	cp.w	r7,r8
8000efee:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000eff2:	8e 6a       	ld.sh	r10,r7[0xc]
8000eff4:	14 98       	mov	r8,r10
8000eff6:	ed ba 00 03 	bld	r10,0x3
8000effa:	c4 20       	breq	8000f07e <_fflush_r+0xc2>
8000effc:	ab ba       	sbr	r10,0xb
8000effe:	ae 6a       	st.h	r7[0xc],r10
8000f000:	6e 18       	ld.w	r8,r7[0x4]
8000f002:	58 08       	cp.w	r8,0
8000f004:	e0 89 00 06 	brgt	8000f010 <_fflush_r+0x54>
8000f008:	6f 08       	ld.w	r8,r7[0x40]
8000f00a:	58 08       	cp.w	r8,0
8000f00c:	e0 8a 00 5a 	brle	8000f0c0 <_fflush_r+0x104>
8000f010:	6e b8       	ld.w	r8,r7[0x2c]
8000f012:	58 08       	cp.w	r8,0
8000f014:	c5 60       	breq	8000f0c0 <_fflush_r+0x104>
8000f016:	e2 1a 10 00 	andl	r10,0x1000,COH
8000f01a:	c0 30       	breq	8000f020 <_fflush_r+0x64>
8000f01c:	6f 55       	ld.w	r5,r7[0x54]
8000f01e:	c0 f8       	rjmp	8000f03c <_fflush_r+0x80>
8000f020:	30 19       	mov	r9,1
8000f022:	6e 8b       	ld.w	r11,r7[0x20]
8000f024:	0c 9c       	mov	r12,r6
8000f026:	5d 18       	icall	r8
8000f028:	18 95       	mov	r5,r12
8000f02a:	5b fc       	cp.w	r12,-1
8000f02c:	c0 81       	brne	8000f03c <_fflush_r+0x80>
8000f02e:	6c 38       	ld.w	r8,r6[0xc]
8000f030:	59 d8       	cp.w	r8,29
8000f032:	c4 70       	breq	8000f0c0 <_fflush_r+0x104>
8000f034:	8e 68       	ld.sh	r8,r7[0xc]
8000f036:	a7 a8       	sbr	r8,0x6
8000f038:	ae 68       	st.h	r7[0xc],r8
8000f03a:	d8 22       	popm	r4-r7,pc
8000f03c:	8e 68       	ld.sh	r8,r7[0xc]
8000f03e:	ed b8 00 02 	bld	r8,0x2
8000f042:	c0 91       	brne	8000f054 <_fflush_r+0x98>
8000f044:	6e 18       	ld.w	r8,r7[0x4]
8000f046:	10 15       	sub	r5,r8
8000f048:	6e d8       	ld.w	r8,r7[0x34]
8000f04a:	58 08       	cp.w	r8,0
8000f04c:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000f050:	eb d8 e1 15 	subne	r5,r5,r8
8000f054:	6e b8       	ld.w	r8,r7[0x2c]
8000f056:	0c 9c       	mov	r12,r6
8000f058:	30 09       	mov	r9,0
8000f05a:	0a 9a       	mov	r10,r5
8000f05c:	6e 8b       	ld.w	r11,r7[0x20]
8000f05e:	5d 18       	icall	r8
8000f060:	8e 68       	ld.sh	r8,r7[0xc]
8000f062:	0a 3c       	cp.w	r12,r5
8000f064:	c2 61       	brne	8000f0b0 <_fflush_r+0xf4>
8000f066:	ab d8       	cbr	r8,0xb
8000f068:	30 0c       	mov	r12,0
8000f06a:	6e 49       	ld.w	r9,r7[0x10]
8000f06c:	ae 68       	st.h	r7[0xc],r8
8000f06e:	8f 1c       	st.w	r7[0x4],r12
8000f070:	8f 09       	st.w	r7[0x0],r9
8000f072:	ed b8 00 0c 	bld	r8,0xc
8000f076:	c2 51       	brne	8000f0c0 <_fflush_r+0x104>
8000f078:	ef 45 00 54 	st.w	r7[84],r5
8000f07c:	d8 22       	popm	r4-r7,pc
8000f07e:	6e 45       	ld.w	r5,r7[0x10]
8000f080:	58 05       	cp.w	r5,0
8000f082:	c1 f0       	breq	8000f0c0 <_fflush_r+0x104>
8000f084:	6e 04       	ld.w	r4,r7[0x0]
8000f086:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000f08a:	8f 05       	st.w	r7[0x0],r5
8000f08c:	f9 b8 01 00 	movne	r8,0
8000f090:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000f094:	0a 14       	sub	r4,r5
8000f096:	8f 28       	st.w	r7[0x8],r8
8000f098:	c1 18       	rjmp	8000f0ba <_fflush_r+0xfe>
8000f09a:	08 99       	mov	r9,r4
8000f09c:	0a 9a       	mov	r10,r5
8000f09e:	6e a8       	ld.w	r8,r7[0x28]
8000f0a0:	6e 8b       	ld.w	r11,r7[0x20]
8000f0a2:	0c 9c       	mov	r12,r6
8000f0a4:	5d 18       	icall	r8
8000f0a6:	18 14       	sub	r4,r12
8000f0a8:	58 0c       	cp.w	r12,0
8000f0aa:	e0 89 00 07 	brgt	8000f0b8 <_fflush_r+0xfc>
8000f0ae:	8e 68       	ld.sh	r8,r7[0xc]
8000f0b0:	a7 a8       	sbr	r8,0x6
8000f0b2:	3f fc       	mov	r12,-1
8000f0b4:	ae 68       	st.h	r7[0xc],r8
8000f0b6:	d8 22       	popm	r4-r7,pc
8000f0b8:	18 05       	add	r5,r12
8000f0ba:	58 04       	cp.w	r4,0
8000f0bc:	fe 99 ff ef 	brgt	8000f09a <_fflush_r+0xde>
8000f0c0:	d8 2a       	popm	r4-r7,pc,r12=0
8000f0c2:	00 00       	add	r0,r0
8000f0c4:	80 00       	ld.sh	r0,r0[0x0]
8000f0c6:	f1 98       	*unknown*
8000f0c8:	80 01       	ld.sh	r1,r0[0x0]
8000f0ca:	1a 34       	cp.w	r4,sp
8000f0cc:	80 01       	ld.sh	r1,r0[0x0]
8000f0ce:	1a 54       	eor	r4,sp
8000f0d0:	80 01       	ld.sh	r1,r0[0x0]
8000f0d2:	1a 74       	tst	r4,sp

8000f0d4 <__sfp_lock_acquire>:
8000f0d4:	5e fc       	retal	r12

8000f0d6 <__sfp_lock_release>:
8000f0d6:	5e fc       	retal	r12

8000f0d8 <_cleanup_r>:
8000f0d8:	d4 01       	pushm	lr
8000f0da:	48 3b       	lddpc	r11,8000f0e4 <_cleanup_r+0xc>
8000f0dc:	f0 1f 00 03 	mcall	8000f0e8 <_cleanup_r+0x10>
8000f0e0:	d8 02       	popm	pc
8000f0e2:	00 00       	add	r0,r0
8000f0e4:	80 01       	ld.sh	r1,r0[0x0]
8000f0e6:	0a 14       	sub	r4,r5
8000f0e8:	80 00       	ld.sh	r0,r0[0x0]
8000f0ea:	f7 54 d4 21 	st.h	r11[-11231],r4

8000f0ec <__sfmoreglue>:
8000f0ec:	d4 21       	pushm	r4-r7,lr
8000f0ee:	16 95       	mov	r5,r11
8000f0f0:	f6 06 10 5c 	mul	r6,r11,92
8000f0f4:	ec cb ff f4 	sub	r11,r6,-12
8000f0f8:	f0 1f 00 07 	mcall	8000f114 <__sfmoreglue+0x28>
8000f0fc:	18 97       	mov	r7,r12
8000f0fe:	c0 90       	breq	8000f110 <__sfmoreglue+0x24>
8000f100:	99 15       	st.w	r12[0x4],r5
8000f102:	30 0b       	mov	r11,0
8000f104:	2f 4c       	sub	r12,-12
8000f106:	0c 9a       	mov	r10,r6
8000f108:	8f 2c       	st.w	r7[0x8],r12
8000f10a:	8f 0b       	st.w	r7[0x0],r11
8000f10c:	f0 1f 00 03 	mcall	8000f118 <__sfmoreglue+0x2c>
8000f110:	0e 9c       	mov	r12,r7
8000f112:	d8 22       	popm	r4-r7,pc
8000f114:	80 00       	ld.sh	r0,r0[0x0]
8000f116:	f8 94 80 00 	brge	7ff3f116 <_estack+0x7ff2f116>
8000f11a:	bd ba       	sbr	r10,0x1d

8000f11c <__sfp>:
8000f11c:	d4 21       	pushm	r4-r7,lr
8000f11e:	49 c8       	lddpc	r8,8000f18c <__sfp+0x70>
8000f120:	18 96       	mov	r6,r12
8000f122:	70 07       	ld.w	r7,r8[0x0]
8000f124:	6e 68       	ld.w	r8,r7[0x18]
8000f126:	58 08       	cp.w	r8,0
8000f128:	c0 41       	brne	8000f130 <__sfp+0x14>
8000f12a:	0e 9c       	mov	r12,r7
8000f12c:	f0 1f 00 19 	mcall	8000f190 <__sfp+0x74>
8000f130:	ee c7 ff 28 	sub	r7,r7,-216
8000f134:	30 05       	mov	r5,0
8000f136:	6e 2c       	ld.w	r12,r7[0x8]
8000f138:	6e 18       	ld.w	r8,r7[0x4]
8000f13a:	c0 68       	rjmp	8000f146 <__sfp+0x2a>
8000f13c:	98 69       	ld.sh	r9,r12[0xc]
8000f13e:	ea 09 19 00 	cp.h	r9,r5
8000f142:	c1 20       	breq	8000f166 <__sfp+0x4a>
8000f144:	2a 4c       	sub	r12,-92
8000f146:	20 18       	sub	r8,1
8000f148:	cf a7       	brpl	8000f13c <__sfp+0x20>
8000f14a:	6e 08       	ld.w	r8,r7[0x0]
8000f14c:	58 08       	cp.w	r8,0
8000f14e:	c0 71       	brne	8000f15c <__sfp+0x40>
8000f150:	30 4b       	mov	r11,4
8000f152:	0c 9c       	mov	r12,r6
8000f154:	f0 1f 00 10 	mcall	8000f194 <__sfp+0x78>
8000f158:	8f 0c       	st.w	r7[0x0],r12
8000f15a:	c0 30       	breq	8000f160 <__sfp+0x44>
8000f15c:	6e 07       	ld.w	r7,r7[0x0]
8000f15e:	ce cb       	rjmp	8000f136 <__sfp+0x1a>
8000f160:	30 c8       	mov	r8,12
8000f162:	8d 38       	st.w	r6[0xc],r8
8000f164:	d8 22       	popm	r4-r7,pc
8000f166:	30 08       	mov	r8,0
8000f168:	f9 48 00 4c 	st.w	r12[76],r8
8000f16c:	99 08       	st.w	r12[0x0],r8
8000f16e:	99 28       	st.w	r12[0x8],r8
8000f170:	99 18       	st.w	r12[0x4],r8
8000f172:	99 48       	st.w	r12[0x10],r8
8000f174:	99 58       	st.w	r12[0x14],r8
8000f176:	99 68       	st.w	r12[0x18],r8
8000f178:	99 d8       	st.w	r12[0x34],r8
8000f17a:	99 e8       	st.w	r12[0x38],r8
8000f17c:	f9 48 00 48 	st.w	r12[72],r8
8000f180:	3f f8       	mov	r8,-1
8000f182:	b8 78       	st.h	r12[0xe],r8
8000f184:	30 18       	mov	r8,1
8000f186:	b8 68       	st.h	r12[0xc],r8
8000f188:	d8 22       	popm	r4-r7,pc
8000f18a:	00 00       	add	r0,r0
8000f18c:	80 01       	ld.sh	r1,r0[0x0]
8000f18e:	1a 98       	mov	r8,sp
8000f190:	80 00       	ld.sh	r0,r0[0x0]
8000f192:	f1 98       	*unknown*
8000f194:	80 00       	ld.sh	r0,r0[0x0]
8000f196:	f0 ec d4 21 	ld.d	r12,r8[-11231]

8000f198 <__sinit>:
8000f198:	d4 21       	pushm	r4-r7,lr
8000f19a:	18 96       	mov	r6,r12
8000f19c:	78 67       	ld.w	r7,r12[0x18]
8000f19e:	58 07       	cp.w	r7,0
8000f1a0:	c4 71       	brne	8000f22e <__sinit+0x96>
8000f1a2:	4a 48       	lddpc	r8,8000f230 <__sinit+0x98>
8000f1a4:	30 15       	mov	r5,1
8000f1a6:	99 a8       	st.w	r12[0x28],r8
8000f1a8:	f9 47 00 d8 	st.w	r12[216],r7
8000f1ac:	f9 47 00 dc 	st.w	r12[220],r7
8000f1b0:	f9 47 00 e0 	st.w	r12[224],r7
8000f1b4:	99 65       	st.w	r12[0x18],r5
8000f1b6:	f0 1f 00 20 	mcall	8000f234 <__sinit+0x9c>
8000f1ba:	8d 0c       	st.w	r6[0x0],r12
8000f1bc:	0c 9c       	mov	r12,r6
8000f1be:	f0 1f 00 1e 	mcall	8000f234 <__sinit+0x9c>
8000f1c2:	8d 1c       	st.w	r6[0x4],r12
8000f1c4:	0c 9c       	mov	r12,r6
8000f1c6:	f0 1f 00 1c 	mcall	8000f234 <__sinit+0x9c>
8000f1ca:	6c 09       	ld.w	r9,r6[0x0]
8000f1cc:	30 48       	mov	r8,4
8000f1ce:	93 07       	st.w	r9[0x0],r7
8000f1d0:	b2 68       	st.h	r9[0xc],r8
8000f1d2:	93 17       	st.w	r9[0x4],r7
8000f1d4:	93 27       	st.w	r9[0x8],r7
8000f1d6:	6c 18       	ld.w	r8,r6[0x4]
8000f1d8:	b2 77       	st.h	r9[0xe],r7
8000f1da:	93 47       	st.w	r9[0x10],r7
8000f1dc:	93 57       	st.w	r9[0x14],r7
8000f1de:	93 67       	st.w	r9[0x18],r7
8000f1e0:	93 89       	st.w	r9[0x20],r9
8000f1e2:	91 07       	st.w	r8[0x0],r7
8000f1e4:	91 17       	st.w	r8[0x4],r7
8000f1e6:	91 27       	st.w	r8[0x8],r7
8000f1e8:	49 4e       	lddpc	lr,8000f238 <__sinit+0xa0>
8000f1ea:	49 5b       	lddpc	r11,8000f23c <__sinit+0xa4>
8000f1ec:	93 9e       	st.w	r9[0x24],lr
8000f1ee:	93 ab       	st.w	r9[0x28],r11
8000f1f0:	49 4a       	lddpc	r10,8000f240 <__sinit+0xa8>
8000f1f2:	49 54       	lddpc	r4,8000f244 <__sinit+0xac>
8000f1f4:	93 ba       	st.w	r9[0x2c],r10
8000f1f6:	93 c4       	st.w	r9[0x30],r4
8000f1f8:	30 99       	mov	r9,9
8000f1fa:	b0 69       	st.h	r8[0xc],r9
8000f1fc:	b0 75       	st.h	r8[0xe],r5
8000f1fe:	91 c4       	st.w	r8[0x30],r4
8000f200:	91 47       	st.w	r8[0x10],r7
8000f202:	91 57       	st.w	r8[0x14],r7
8000f204:	91 67       	st.w	r8[0x18],r7
8000f206:	91 88       	st.w	r8[0x20],r8
8000f208:	91 9e       	st.w	r8[0x24],lr
8000f20a:	91 ab       	st.w	r8[0x28],r11
8000f20c:	91 ba       	st.w	r8[0x2c],r10
8000f20e:	8d 2c       	st.w	r6[0x8],r12
8000f210:	31 28       	mov	r8,18
8000f212:	99 07       	st.w	r12[0x0],r7
8000f214:	b8 68       	st.h	r12[0xc],r8
8000f216:	99 17       	st.w	r12[0x4],r7
8000f218:	99 27       	st.w	r12[0x8],r7
8000f21a:	30 28       	mov	r8,2
8000f21c:	b8 78       	st.h	r12[0xe],r8
8000f21e:	99 c4       	st.w	r12[0x30],r4
8000f220:	99 67       	st.w	r12[0x18],r7
8000f222:	99 9e       	st.w	r12[0x24],lr
8000f224:	99 ab       	st.w	r12[0x28],r11
8000f226:	99 ba       	st.w	r12[0x2c],r10
8000f228:	99 47       	st.w	r12[0x10],r7
8000f22a:	99 57       	st.w	r12[0x14],r7
8000f22c:	99 8c       	st.w	r12[0x20],r12
8000f22e:	d8 22       	popm	r4-r7,pc
8000f230:	80 00       	ld.sh	r0,r0[0x0]
8000f232:	f0 d8 80 00 	satsub.w	r8,r8,-32768
8000f236:	f1 1c 80 01 	ld.uh	r12,r8[-32767]
8000f23a:	07 40       	ld.w	r0,--r3
8000f23c:	80 01       	ld.sh	r1,r0[0x0]
8000f23e:	07 08       	ld.w	r8,r3++
8000f240:	80 01       	ld.sh	r1,r0[0x0]
8000f242:	06 e0       	st.h	--r3,r0
8000f244:	80 01       	ld.sh	r1,r0[0x0]
8000f246:	06 d0       	st.w	--r3,r0

8000f248 <_malloc_trim_r>:
8000f248:	d4 21       	pushm	r4-r7,lr
8000f24a:	16 95       	mov	r5,r11
8000f24c:	18 97       	mov	r7,r12
8000f24e:	f0 1f 00 23 	mcall	8000f2d8 <_malloc_trim_r+0x90>
8000f252:	4a 34       	lddpc	r4,8000f2dc <_malloc_trim_r+0x94>
8000f254:	68 28       	ld.w	r8,r4[0x8]
8000f256:	70 16       	ld.w	r6,r8[0x4]
8000f258:	e0 16 ff fc 	andl	r6,0xfffc
8000f25c:	ec c8 ff 91 	sub	r8,r6,-111
8000f260:	f0 05 01 05 	sub	r5,r8,r5
8000f264:	e0 15 ff 80 	andl	r5,0xff80
8000f268:	ea c5 00 80 	sub	r5,r5,128
8000f26c:	e0 45 00 7f 	cp.w	r5,127
8000f270:	e0 8a 00 23 	brle	8000f2b6 <_malloc_trim_r+0x6e>
8000f274:	30 0b       	mov	r11,0
8000f276:	0e 9c       	mov	r12,r7
8000f278:	f0 1f 00 1a 	mcall	8000f2e0 <_malloc_trim_r+0x98>
8000f27c:	68 28       	ld.w	r8,r4[0x8]
8000f27e:	0c 08       	add	r8,r6
8000f280:	10 3c       	cp.w	r12,r8
8000f282:	c1 a1       	brne	8000f2b6 <_malloc_trim_r+0x6e>
8000f284:	ea 0b 11 00 	rsub	r11,r5,0
8000f288:	0e 9c       	mov	r12,r7
8000f28a:	f0 1f 00 16 	mcall	8000f2e0 <_malloc_trim_r+0x98>
8000f28e:	5b fc       	cp.w	r12,-1
8000f290:	c1 71       	brne	8000f2be <_malloc_trim_r+0x76>
8000f292:	30 0b       	mov	r11,0
8000f294:	0e 9c       	mov	r12,r7
8000f296:	f0 1f 00 13 	mcall	8000f2e0 <_malloc_trim_r+0x98>
8000f29a:	68 28       	ld.w	r8,r4[0x8]
8000f29c:	f8 08 01 09 	sub	r9,r12,r8
8000f2a0:	58 f9       	cp.w	r9,15
8000f2a2:	e0 8a 00 0a 	brle	8000f2b6 <_malloc_trim_r+0x6e>
8000f2a6:	a1 a9       	sbr	r9,0x0
8000f2a8:	91 19       	st.w	r8[0x4],r9
8000f2aa:	48 f8       	lddpc	r8,8000f2e4 <_malloc_trim_r+0x9c>
8000f2ac:	70 09       	ld.w	r9,r8[0x0]
8000f2ae:	48 f8       	lddpc	r8,8000f2e8 <_malloc_trim_r+0xa0>
8000f2b0:	f8 09 01 09 	sub	r9,r12,r9
8000f2b4:	91 09       	st.w	r8[0x0],r9
8000f2b6:	0e 9c       	mov	r12,r7
8000f2b8:	f0 1f 00 0d 	mcall	8000f2ec <_malloc_trim_r+0xa4>
8000f2bc:	d8 2a       	popm	r4-r7,pc,r12=0
8000f2be:	68 28       	ld.w	r8,r4[0x8]
8000f2c0:	0a 16       	sub	r6,r5
8000f2c2:	a1 a6       	sbr	r6,0x0
8000f2c4:	91 16       	st.w	r8[0x4],r6
8000f2c6:	48 98       	lddpc	r8,8000f2e8 <_malloc_trim_r+0xa0>
8000f2c8:	70 09       	ld.w	r9,r8[0x0]
8000f2ca:	0a 19       	sub	r9,r5
8000f2cc:	0e 9c       	mov	r12,r7
8000f2ce:	91 09       	st.w	r8[0x0],r9
8000f2d0:	f0 1f 00 07 	mcall	8000f2ec <_malloc_trim_r+0xa4>
8000f2d4:	da 2a       	popm	r4-r7,pc,r12=1
8000f2d6:	00 00       	add	r0,r0
8000f2d8:	80 00       	ld.sh	r0,r0[0x0]
8000f2da:	fd 38 00 00 	ld.ub	r8,lr[0]
8000f2de:	01 a8       	ld.ub	r8,r0[0x2]
8000f2e0:	80 01       	ld.sh	r1,r0[0x0]
8000f2e2:	06 a8       	st.w	r3++,r8
8000f2e4:	00 00       	add	r0,r0
8000f2e6:	05 b4       	ld.ub	r4,r2[0x3]
8000f2e8:	00 00       	add	r0,r0
8000f2ea:	07 d4       	ld.ub	r4,r3[0x5]
8000f2ec:	80 00       	ld.sh	r0,r0[0x0]
8000f2ee:	fd 3a d4 21 	ld.ub	r10,lr[-11231]

8000f2f0 <_free_r>:
8000f2f0:	d4 21       	pushm	r4-r7,lr
8000f2f2:	16 96       	mov	r6,r11
8000f2f4:	18 97       	mov	r7,r12
8000f2f6:	58 0b       	cp.w	r11,0
8000f2f8:	e0 80 00 c8 	breq	8000f488 <_free_r+0x198>
8000f2fc:	f0 1f 00 4c 	mcall	8000f42c <_free_r+0x13c>
8000f300:	20 86       	sub	r6,8
8000f302:	4c ca       	lddpc	r10,8000f430 <_free_r+0x140>
8000f304:	6c 18       	ld.w	r8,r6[0x4]
8000f306:	74 2e       	ld.w	lr,r10[0x8]
8000f308:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000f30c:	a1 c8       	cbr	r8,0x0
8000f30e:	ec 08 00 09 	add	r9,r6,r8
8000f312:	72 1b       	ld.w	r11,r9[0x4]
8000f314:	e0 1b ff fc 	andl	r11,0xfffc
8000f318:	1c 39       	cp.w	r9,lr
8000f31a:	c1 d1       	brne	8000f354 <_free_r+0x64>
8000f31c:	f6 08 00 08 	add	r8,r11,r8
8000f320:	58 0c       	cp.w	r12,0
8000f322:	c0 81       	brne	8000f332 <_free_r+0x42>
8000f324:	6c 09       	ld.w	r9,r6[0x0]
8000f326:	12 16       	sub	r6,r9
8000f328:	12 08       	add	r8,r9
8000f32a:	6c 3b       	ld.w	r11,r6[0xc]
8000f32c:	6c 29       	ld.w	r9,r6[0x8]
8000f32e:	97 29       	st.w	r11[0x8],r9
8000f330:	93 3b       	st.w	r9[0xc],r11
8000f332:	10 99       	mov	r9,r8
8000f334:	95 26       	st.w	r10[0x8],r6
8000f336:	a1 a9       	sbr	r9,0x0
8000f338:	8d 19       	st.w	r6[0x4],r9
8000f33a:	4b f9       	lddpc	r9,8000f434 <_free_r+0x144>
8000f33c:	72 09       	ld.w	r9,r9[0x0]
8000f33e:	12 38       	cp.w	r8,r9
8000f340:	c0 63       	brcs	8000f34c <_free_r+0x5c>
8000f342:	4b e8       	lddpc	r8,8000f438 <_free_r+0x148>
8000f344:	0e 9c       	mov	r12,r7
8000f346:	70 0b       	ld.w	r11,r8[0x0]
8000f348:	f0 1f 00 3d 	mcall	8000f43c <_free_r+0x14c>
8000f34c:	0e 9c       	mov	r12,r7
8000f34e:	f0 1f 00 3d 	mcall	8000f440 <_free_r+0x150>
8000f352:	d8 22       	popm	r4-r7,pc
8000f354:	93 1b       	st.w	r9[0x4],r11
8000f356:	58 0c       	cp.w	r12,0
8000f358:	c0 30       	breq	8000f35e <_free_r+0x6e>
8000f35a:	30 0c       	mov	r12,0
8000f35c:	c1 08       	rjmp	8000f37c <_free_r+0x8c>
8000f35e:	6c 0e       	ld.w	lr,r6[0x0]
8000f360:	f4 c5 ff f8 	sub	r5,r10,-8
8000f364:	1c 16       	sub	r6,lr
8000f366:	1c 08       	add	r8,lr
8000f368:	6c 2e       	ld.w	lr,r6[0x8]
8000f36a:	0a 3e       	cp.w	lr,r5
8000f36c:	f9 bc 00 01 	moveq	r12,1
8000f370:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000f374:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000f378:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000f37c:	f2 0b 00 0e 	add	lr,r9,r11
8000f380:	7c 1e       	ld.w	lr,lr[0x4]
8000f382:	ed be 00 00 	bld	lr,0x0
8000f386:	c1 30       	breq	8000f3ac <_free_r+0xbc>
8000f388:	16 08       	add	r8,r11
8000f38a:	58 0c       	cp.w	r12,0
8000f38c:	c0 c1       	brne	8000f3a4 <_free_r+0xb4>
8000f38e:	4a 9e       	lddpc	lr,8000f430 <_free_r+0x140>
8000f390:	72 2b       	ld.w	r11,r9[0x8]
8000f392:	2f 8e       	sub	lr,-8
8000f394:	1c 3b       	cp.w	r11,lr
8000f396:	c0 71       	brne	8000f3a4 <_free_r+0xb4>
8000f398:	97 36       	st.w	r11[0xc],r6
8000f39a:	97 26       	st.w	r11[0x8],r6
8000f39c:	8d 2b       	st.w	r6[0x8],r11
8000f39e:	8d 3b       	st.w	r6[0xc],r11
8000f3a0:	30 1c       	mov	r12,1
8000f3a2:	c0 58       	rjmp	8000f3ac <_free_r+0xbc>
8000f3a4:	72 2b       	ld.w	r11,r9[0x8]
8000f3a6:	72 39       	ld.w	r9,r9[0xc]
8000f3a8:	93 2b       	st.w	r9[0x8],r11
8000f3aa:	97 39       	st.w	r11[0xc],r9
8000f3ac:	10 99       	mov	r9,r8
8000f3ae:	ec 08 09 08 	st.w	r6[r8],r8
8000f3b2:	a1 a9       	sbr	r9,0x0
8000f3b4:	8d 19       	st.w	r6[0x4],r9
8000f3b6:	58 0c       	cp.w	r12,0
8000f3b8:	c6 51       	brne	8000f482 <_free_r+0x192>
8000f3ba:	e0 48 01 ff 	cp.w	r8,511
8000f3be:	e0 8b 00 13 	brhi	8000f3e4 <_free_r+0xf4>
8000f3c2:	a3 98       	lsr	r8,0x3
8000f3c4:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000f3c8:	72 2b       	ld.w	r11,r9[0x8]
8000f3ca:	8d 39       	st.w	r6[0xc],r9
8000f3cc:	8d 2b       	st.w	r6[0x8],r11
8000f3ce:	97 36       	st.w	r11[0xc],r6
8000f3d0:	93 26       	st.w	r9[0x8],r6
8000f3d2:	a3 48       	asr	r8,0x2
8000f3d4:	74 19       	ld.w	r9,r10[0x4]
8000f3d6:	30 1b       	mov	r11,1
8000f3d8:	f6 08 09 48 	lsl	r8,r11,r8
8000f3dc:	f3 e8 10 08 	or	r8,r9,r8
8000f3e0:	95 18       	st.w	r10[0x4],r8
8000f3e2:	c5 08       	rjmp	8000f482 <_free_r+0x192>
8000f3e4:	f0 0b 16 09 	lsr	r11,r8,0x9
8000f3e8:	58 4b       	cp.w	r11,4
8000f3ea:	e0 8b 00 06 	brhi	8000f3f6 <_free_r+0x106>
8000f3ee:	f0 0b 16 06 	lsr	r11,r8,0x6
8000f3f2:	2c 8b       	sub	r11,-56
8000f3f4:	c2 b8       	rjmp	8000f44a <_free_r+0x15a>
8000f3f6:	59 4b       	cp.w	r11,20
8000f3f8:	e0 8b 00 04 	brhi	8000f400 <_free_r+0x110>
8000f3fc:	2a 5b       	sub	r11,-91
8000f3fe:	c2 68       	rjmp	8000f44a <_free_r+0x15a>
8000f400:	e0 4b 00 54 	cp.w	r11,84
8000f404:	e0 8b 00 06 	brhi	8000f410 <_free_r+0x120>
8000f408:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000f40c:	29 2b       	sub	r11,-110
8000f40e:	c1 e8       	rjmp	8000f44a <_free_r+0x15a>
8000f410:	e0 4b 01 54 	cp.w	r11,340
8000f414:	e0 8b 00 06 	brhi	8000f420 <_free_r+0x130>
8000f418:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000f41c:	28 9b       	sub	r11,-119
8000f41e:	c1 68       	rjmp	8000f44a <_free_r+0x15a>
8000f420:	e0 4b 05 54 	cp.w	r11,1364
8000f424:	e0 88 00 10 	brls	8000f444 <_free_r+0x154>
8000f428:	37 eb       	mov	r11,126
8000f42a:	c1 08       	rjmp	8000f44a <_free_r+0x15a>
8000f42c:	80 00       	ld.sh	r0,r0[0x0]
8000f42e:	fd 38 00 00 	ld.ub	r8,lr[0]
8000f432:	01 a8       	ld.ub	r8,r0[0x2]
8000f434:	00 00       	add	r0,r0
8000f436:	05 b0       	ld.ub	r0,r2[0x3]
8000f438:	00 00       	add	r0,r0
8000f43a:	07 d0       	ld.ub	r0,r3[0x5]
8000f43c:	80 00       	ld.sh	r0,r0[0x0]
8000f43e:	f2 48 80 00 	cp.w	r8,-884736
8000f442:	fd 3a f0 0b 	ld.ub	r10,lr[-4085]
8000f446:	16 12       	sub	r2,r11
8000f448:	28 4b       	sub	r11,-124
8000f44a:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000f44e:	78 29       	ld.w	r9,r12[0x8]
8000f450:	18 39       	cp.w	r9,r12
8000f452:	c0 e1       	brne	8000f46e <_free_r+0x17e>
8000f454:	74 18       	ld.w	r8,r10[0x4]
8000f456:	a3 4b       	asr	r11,0x2
8000f458:	30 1c       	mov	r12,1
8000f45a:	f8 0b 09 4b 	lsl	r11,r12,r11
8000f45e:	f1 eb 10 0b 	or	r11,r8,r11
8000f462:	12 98       	mov	r8,r9
8000f464:	95 1b       	st.w	r10[0x4],r11
8000f466:	c0 a8       	rjmp	8000f47a <_free_r+0x18a>
8000f468:	72 29       	ld.w	r9,r9[0x8]
8000f46a:	18 39       	cp.w	r9,r12
8000f46c:	c0 60       	breq	8000f478 <_free_r+0x188>
8000f46e:	72 1a       	ld.w	r10,r9[0x4]
8000f470:	e0 1a ff fc 	andl	r10,0xfffc
8000f474:	14 38       	cp.w	r8,r10
8000f476:	cf 93       	brcs	8000f468 <_free_r+0x178>
8000f478:	72 38       	ld.w	r8,r9[0xc]
8000f47a:	8d 38       	st.w	r6[0xc],r8
8000f47c:	8d 29       	st.w	r6[0x8],r9
8000f47e:	93 36       	st.w	r9[0xc],r6
8000f480:	91 26       	st.w	r8[0x8],r6
8000f482:	0e 9c       	mov	r12,r7
8000f484:	f0 1f 00 02 	mcall	8000f48c <_free_r+0x19c>
8000f488:	d8 22       	popm	r4-r7,pc
8000f48a:	00 00       	add	r0,r0
8000f48c:	80 00       	ld.sh	r0,r0[0x0]
8000f48e:	fd 3a d4 31 	ld.ub	r10,lr[-11215]

8000f490 <__sfvwrite_r>:
8000f490:	d4 31       	pushm	r0-r7,lr
8000f492:	20 3d       	sub	sp,12
8000f494:	14 94       	mov	r4,r10
8000f496:	18 95       	mov	r5,r12
8000f498:	16 97       	mov	r7,r11
8000f49a:	74 28       	ld.w	r8,r10[0x8]
8000f49c:	58 08       	cp.w	r8,0
8000f49e:	e0 80 01 47 	breq	8000f72c <__sfvwrite_r+0x29c>
8000f4a2:	96 68       	ld.sh	r8,r11[0xc]
8000f4a4:	ed b8 00 03 	bld	r8,0x3
8000f4a8:	c0 41       	brne	8000f4b0 <__sfvwrite_r+0x20>
8000f4aa:	76 48       	ld.w	r8,r11[0x10]
8000f4ac:	58 08       	cp.w	r8,0
8000f4ae:	c0 c1       	brne	8000f4c6 <__sfvwrite_r+0x36>
8000f4b0:	0e 9b       	mov	r11,r7
8000f4b2:	0a 9c       	mov	r12,r5
8000f4b4:	f0 1f 00 a0 	mcall	8000f734 <__sfvwrite_r+0x2a4>
8000f4b8:	c0 70       	breq	8000f4c6 <__sfvwrite_r+0x36>
8000f4ba:	8e 68       	ld.sh	r8,r7[0xc]
8000f4bc:	a7 a8       	sbr	r8,0x6
8000f4be:	ae 68       	st.h	r7[0xc],r8
8000f4c0:	30 98       	mov	r8,9
8000f4c2:	8b 38       	st.w	r5[0xc],r8
8000f4c4:	c3 29       	rjmp	8000f728 <__sfvwrite_r+0x298>
8000f4c6:	8e 63       	ld.sh	r3,r7[0xc]
8000f4c8:	68 00       	ld.w	r0,r4[0x0]
8000f4ca:	06 96       	mov	r6,r3
8000f4cc:	e2 16 00 02 	andl	r6,0x2,COH
8000f4d0:	c2 10       	breq	8000f512 <__sfvwrite_r+0x82>
8000f4d2:	30 03       	mov	r3,0
8000f4d4:	e0 62 04 00 	mov	r2,1024
8000f4d8:	06 96       	mov	r6,r3
8000f4da:	c0 48       	rjmp	8000f4e2 <__sfvwrite_r+0x52>
8000f4dc:	60 03       	ld.w	r3,r0[0x0]
8000f4de:	60 16       	ld.w	r6,r0[0x4]
8000f4e0:	2f 80       	sub	r0,-8
8000f4e2:	58 06       	cp.w	r6,0
8000f4e4:	cf c0       	breq	8000f4dc <__sfvwrite_r+0x4c>
8000f4e6:	e0 46 04 00 	cp.w	r6,1024
8000f4ea:	ec 09 17 80 	movls	r9,r6
8000f4ee:	e4 09 17 b0 	movhi	r9,r2
8000f4f2:	06 9a       	mov	r10,r3
8000f4f4:	6e a8       	ld.w	r8,r7[0x28]
8000f4f6:	6e 8b       	ld.w	r11,r7[0x20]
8000f4f8:	0a 9c       	mov	r12,r5
8000f4fa:	5d 18       	icall	r8
8000f4fc:	18 16       	sub	r6,r12
8000f4fe:	58 0c       	cp.w	r12,0
8000f500:	e0 8a 01 11 	brle	8000f722 <__sfvwrite_r+0x292>
8000f504:	68 28       	ld.w	r8,r4[0x8]
8000f506:	18 18       	sub	r8,r12
8000f508:	89 28       	st.w	r4[0x8],r8
8000f50a:	e0 80 01 11 	breq	8000f72c <__sfvwrite_r+0x29c>
8000f50e:	18 03       	add	r3,r12
8000f510:	ce 9b       	rjmp	8000f4e2 <__sfvwrite_r+0x52>
8000f512:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000f516:	c0 70       	breq	8000f524 <__sfvwrite_r+0x94>
8000f518:	50 06       	stdsp	sp[0x0],r6
8000f51a:	0c 93       	mov	r3,r6
8000f51c:	0c 91       	mov	r1,r6
8000f51e:	50 15       	stdsp	sp[0x4],r5
8000f520:	08 92       	mov	r2,r4
8000f522:	ca 08       	rjmp	8000f662 <__sfvwrite_r+0x1d2>
8000f524:	06 96       	mov	r6,r3
8000f526:	08 91       	mov	r1,r4
8000f528:	c0 48       	rjmp	8000f530 <__sfvwrite_r+0xa0>
8000f52a:	60 03       	ld.w	r3,r0[0x0]
8000f52c:	60 16       	ld.w	r6,r0[0x4]
8000f52e:	2f 80       	sub	r0,-8
8000f530:	58 06       	cp.w	r6,0
8000f532:	cf c0       	breq	8000f52a <__sfvwrite_r+0x9a>
8000f534:	8e 68       	ld.sh	r8,r7[0xc]
8000f536:	6e 24       	ld.w	r4,r7[0x8]
8000f538:	10 99       	mov	r9,r8
8000f53a:	e2 19 02 00 	andl	r9,0x200,COH
8000f53e:	c5 70       	breq	8000f5ec <__sfvwrite_r+0x15c>
8000f540:	08 36       	cp.w	r6,r4
8000f542:	c4 53       	brcs	8000f5cc <__sfvwrite_r+0x13c>
8000f544:	10 99       	mov	r9,r8
8000f546:	e2 19 04 80 	andl	r9,0x480,COH
8000f54a:	c4 10       	breq	8000f5cc <__sfvwrite_r+0x13c>
8000f54c:	6e 4b       	ld.w	r11,r7[0x10]
8000f54e:	6e 09       	ld.w	r9,r7[0x0]
8000f550:	16 19       	sub	r9,r11
8000f552:	50 09       	stdsp	sp[0x0],r9
8000f554:	6e 59       	ld.w	r9,r7[0x14]
8000f556:	10 9c       	mov	r12,r8
8000f558:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000f55c:	30 28       	mov	r8,2
8000f55e:	f4 08 0c 08 	divs	r8,r10,r8
8000f562:	fa e9 00 04 	st.d	sp[4],r8
8000f566:	10 94       	mov	r4,r8
8000f568:	40 09       	lddsp	r9,sp[0x0]
8000f56a:	e2 1c 04 00 	andl	r12,0x400,COH
8000f56e:	2f f9       	sub	r9,-1
8000f570:	0c 09       	add	r9,r6
8000f572:	12 38       	cp.w	r8,r9
8000f574:	f2 04 17 30 	movlo	r4,r9
8000f578:	58 0c       	cp.w	r12,0
8000f57a:	c1 10       	breq	8000f59c <__sfvwrite_r+0x10c>
8000f57c:	08 9b       	mov	r11,r4
8000f57e:	0a 9c       	mov	r12,r5
8000f580:	f0 1f 00 6e 	mcall	8000f738 <__sfvwrite_r+0x2a8>
8000f584:	18 92       	mov	r2,r12
8000f586:	c1 50       	breq	8000f5b0 <__sfvwrite_r+0x120>
8000f588:	40 0a       	lddsp	r10,sp[0x0]
8000f58a:	6e 4b       	ld.w	r11,r7[0x10]
8000f58c:	f0 1f 00 6c 	mcall	8000f73c <__sfvwrite_r+0x2ac>
8000f590:	8e 68       	ld.sh	r8,r7[0xc]
8000f592:	e0 18 fb 7f 	andl	r8,0xfb7f
8000f596:	a7 b8       	sbr	r8,0x7
8000f598:	ae 68       	st.h	r7[0xc],r8
8000f59a:	c0 e8       	rjmp	8000f5b6 <__sfvwrite_r+0x126>
8000f59c:	08 9a       	mov	r10,r4
8000f59e:	0a 9c       	mov	r12,r5
8000f5a0:	f0 1f 00 68 	mcall	8000f740 <__sfvwrite_r+0x2b0>
8000f5a4:	18 92       	mov	r2,r12
8000f5a6:	c0 81       	brne	8000f5b6 <__sfvwrite_r+0x126>
8000f5a8:	6e 4b       	ld.w	r11,r7[0x10]
8000f5aa:	0a 9c       	mov	r12,r5
8000f5ac:	f0 1f 00 66 	mcall	8000f744 <__sfvwrite_r+0x2b4>
8000f5b0:	30 c8       	mov	r8,12
8000f5b2:	8b 38       	st.w	r5[0xc],r8
8000f5b4:	cb 78       	rjmp	8000f722 <__sfvwrite_r+0x292>
8000f5b6:	40 0a       	lddsp	r10,sp[0x0]
8000f5b8:	40 09       	lddsp	r9,sp[0x0]
8000f5ba:	e8 0a 01 0a 	sub	r10,r4,r10
8000f5be:	e4 09 00 08 	add	r8,r2,r9
8000f5c2:	8f 54       	st.w	r7[0x14],r4
8000f5c4:	8f 2a       	st.w	r7[0x8],r10
8000f5c6:	8f 08       	st.w	r7[0x0],r8
8000f5c8:	8f 42       	st.w	r7[0x10],r2
8000f5ca:	0c 94       	mov	r4,r6
8000f5cc:	08 36       	cp.w	r6,r4
8000f5ce:	ec 04 17 30 	movlo	r4,r6
8000f5d2:	06 9b       	mov	r11,r3
8000f5d4:	08 9a       	mov	r10,r4
8000f5d6:	6e 0c       	ld.w	r12,r7[0x0]
8000f5d8:	f0 1f 00 5c 	mcall	8000f748 <__sfvwrite_r+0x2b8>
8000f5dc:	6e 08       	ld.w	r8,r7[0x0]
8000f5de:	08 08       	add	r8,r4
8000f5e0:	8f 08       	st.w	r7[0x0],r8
8000f5e2:	6e 28       	ld.w	r8,r7[0x8]
8000f5e4:	08 18       	sub	r8,r4
8000f5e6:	0c 94       	mov	r4,r6
8000f5e8:	8f 28       	st.w	r7[0x8],r8
8000f5ea:	c3 08       	rjmp	8000f64a <__sfvwrite_r+0x1ba>
8000f5ec:	08 36       	cp.w	r6,r4
8000f5ee:	5f ba       	srhi	r10
8000f5f0:	6e 0c       	ld.w	r12,r7[0x0]
8000f5f2:	6e 48       	ld.w	r8,r7[0x10]
8000f5f4:	10 3c       	cp.w	r12,r8
8000f5f6:	5f b8       	srhi	r8
8000f5f8:	f5 e8 00 08 	and	r8,r10,r8
8000f5fc:	f2 08 18 00 	cp.b	r8,r9
8000f600:	c0 e0       	breq	8000f61c <__sfvwrite_r+0x18c>
8000f602:	06 9b       	mov	r11,r3
8000f604:	08 9a       	mov	r10,r4
8000f606:	f0 1f 00 51 	mcall	8000f748 <__sfvwrite_r+0x2b8>
8000f60a:	6e 08       	ld.w	r8,r7[0x0]
8000f60c:	08 08       	add	r8,r4
8000f60e:	0e 9b       	mov	r11,r7
8000f610:	8f 08       	st.w	r7[0x0],r8
8000f612:	0a 9c       	mov	r12,r5
8000f614:	f0 1f 00 4e 	mcall	8000f74c <__sfvwrite_r+0x2bc>
8000f618:	c1 90       	breq	8000f64a <__sfvwrite_r+0x1ba>
8000f61a:	c8 48       	rjmp	8000f722 <__sfvwrite_r+0x292>
8000f61c:	6e 59       	ld.w	r9,r7[0x14]
8000f61e:	12 36       	cp.w	r6,r9
8000f620:	c0 a3       	brcs	8000f634 <__sfvwrite_r+0x1a4>
8000f622:	6e a8       	ld.w	r8,r7[0x28]
8000f624:	06 9a       	mov	r10,r3
8000f626:	6e 8b       	ld.w	r11,r7[0x20]
8000f628:	0a 9c       	mov	r12,r5
8000f62a:	5d 18       	icall	r8
8000f62c:	18 94       	mov	r4,r12
8000f62e:	e0 89 00 0e 	brgt	8000f64a <__sfvwrite_r+0x1ba>
8000f632:	c7 88       	rjmp	8000f722 <__sfvwrite_r+0x292>
8000f634:	0c 9a       	mov	r10,r6
8000f636:	06 9b       	mov	r11,r3
8000f638:	f0 1f 00 44 	mcall	8000f748 <__sfvwrite_r+0x2b8>
8000f63c:	6e 08       	ld.w	r8,r7[0x0]
8000f63e:	0c 08       	add	r8,r6
8000f640:	0c 94       	mov	r4,r6
8000f642:	8f 08       	st.w	r7[0x0],r8
8000f644:	6e 28       	ld.w	r8,r7[0x8]
8000f646:	0c 18       	sub	r8,r6
8000f648:	8f 28       	st.w	r7[0x8],r8
8000f64a:	62 28       	ld.w	r8,r1[0x8]
8000f64c:	08 18       	sub	r8,r4
8000f64e:	83 28       	st.w	r1[0x8],r8
8000f650:	c6 e0       	breq	8000f72c <__sfvwrite_r+0x29c>
8000f652:	08 16       	sub	r6,r4
8000f654:	08 03       	add	r3,r4
8000f656:	c6 db       	rjmp	8000f530 <__sfvwrite_r+0xa0>
8000f658:	60 03       	ld.w	r3,r0[0x0]
8000f65a:	60 11       	ld.w	r1,r0[0x4]
8000f65c:	30 08       	mov	r8,0
8000f65e:	2f 80       	sub	r0,-8
8000f660:	50 08       	stdsp	sp[0x0],r8
8000f662:	58 01       	cp.w	r1,0
8000f664:	cf a0       	breq	8000f658 <__sfvwrite_r+0x1c8>
8000f666:	40 0a       	lddsp	r10,sp[0x0]
8000f668:	58 0a       	cp.w	r10,0
8000f66a:	c1 51       	brne	8000f694 <__sfvwrite_r+0x204>
8000f66c:	e2 c6 ff ff 	sub	r6,r1,-1
8000f670:	02 9a       	mov	r10,r1
8000f672:	30 ab       	mov	r11,10
8000f674:	06 9c       	mov	r12,r3
8000f676:	f0 1f 00 37 	mcall	8000f750 <__sfvwrite_r+0x2c0>
8000f67a:	f8 c8 ff ff 	sub	r8,r12,-1
8000f67e:	58 0c       	cp.w	r12,0
8000f680:	f1 d3 e1 16 	subne	r6,r8,r3
8000f684:	f9 b9 01 01 	movne	r9,1
8000f688:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000f68c:	f9 b8 00 01 	moveq	r8,1
8000f690:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000f694:	02 36       	cp.w	r6,r1
8000f696:	ec 04 17 80 	movls	r4,r6
8000f69a:	e2 04 17 b0 	movhi	r4,r1
8000f69e:	6e 59       	ld.w	r9,r7[0x14]
8000f6a0:	6e 25       	ld.w	r5,r7[0x8]
8000f6a2:	f2 05 00 05 	add	r5,r9,r5
8000f6a6:	0a 34       	cp.w	r4,r5
8000f6a8:	5f 9a       	srgt	r10
8000f6aa:	6e 0c       	ld.w	r12,r7[0x0]
8000f6ac:	6e 48       	ld.w	r8,r7[0x10]
8000f6ae:	10 3c       	cp.w	r12,r8
8000f6b0:	5f b8       	srhi	r8
8000f6b2:	f5 e8 00 08 	and	r8,r10,r8
8000f6b6:	30 0a       	mov	r10,0
8000f6b8:	f4 08 18 00 	cp.b	r8,r10
8000f6bc:	c0 e0       	breq	8000f6d8 <__sfvwrite_r+0x248>
8000f6be:	06 9b       	mov	r11,r3
8000f6c0:	0a 9a       	mov	r10,r5
8000f6c2:	f0 1f 00 22 	mcall	8000f748 <__sfvwrite_r+0x2b8>
8000f6c6:	6e 08       	ld.w	r8,r7[0x0]
8000f6c8:	0a 08       	add	r8,r5
8000f6ca:	0e 9b       	mov	r11,r7
8000f6cc:	8f 08       	st.w	r7[0x0],r8
8000f6ce:	40 1c       	lddsp	r12,sp[0x4]
8000f6d0:	f0 1f 00 1f 	mcall	8000f74c <__sfvwrite_r+0x2bc>
8000f6d4:	c1 80       	breq	8000f704 <__sfvwrite_r+0x274>
8000f6d6:	c2 68       	rjmp	8000f722 <__sfvwrite_r+0x292>
8000f6d8:	12 34       	cp.w	r4,r9
8000f6da:	c0 a5       	brlt	8000f6ee <__sfvwrite_r+0x25e>
8000f6dc:	6e a8       	ld.w	r8,r7[0x28]
8000f6de:	06 9a       	mov	r10,r3
8000f6e0:	6e 8b       	ld.w	r11,r7[0x20]
8000f6e2:	40 1c       	lddsp	r12,sp[0x4]
8000f6e4:	5d 18       	icall	r8
8000f6e6:	18 95       	mov	r5,r12
8000f6e8:	e0 89 00 0e 	brgt	8000f704 <__sfvwrite_r+0x274>
8000f6ec:	c1 b8       	rjmp	8000f722 <__sfvwrite_r+0x292>
8000f6ee:	08 9a       	mov	r10,r4
8000f6f0:	06 9b       	mov	r11,r3
8000f6f2:	f0 1f 00 16 	mcall	8000f748 <__sfvwrite_r+0x2b8>
8000f6f6:	6e 08       	ld.w	r8,r7[0x0]
8000f6f8:	08 08       	add	r8,r4
8000f6fa:	08 95       	mov	r5,r4
8000f6fc:	8f 08       	st.w	r7[0x0],r8
8000f6fe:	6e 28       	ld.w	r8,r7[0x8]
8000f700:	08 18       	sub	r8,r4
8000f702:	8f 28       	st.w	r7[0x8],r8
8000f704:	0a 16       	sub	r6,r5
8000f706:	c0 71       	brne	8000f714 <__sfvwrite_r+0x284>
8000f708:	0e 9b       	mov	r11,r7
8000f70a:	40 1c       	lddsp	r12,sp[0x4]
8000f70c:	f0 1f 00 10 	mcall	8000f74c <__sfvwrite_r+0x2bc>
8000f710:	c0 91       	brne	8000f722 <__sfvwrite_r+0x292>
8000f712:	50 06       	stdsp	sp[0x0],r6
8000f714:	64 28       	ld.w	r8,r2[0x8]
8000f716:	0a 18       	sub	r8,r5
8000f718:	85 28       	st.w	r2[0x8],r8
8000f71a:	c0 90       	breq	8000f72c <__sfvwrite_r+0x29c>
8000f71c:	0a 11       	sub	r1,r5
8000f71e:	0a 03       	add	r3,r5
8000f720:	ca 1b       	rjmp	8000f662 <__sfvwrite_r+0x1d2>
8000f722:	8e 68       	ld.sh	r8,r7[0xc]
8000f724:	a7 a8       	sbr	r8,0x6
8000f726:	ae 68       	st.h	r7[0xc],r8
8000f728:	3f fc       	mov	r12,-1
8000f72a:	c0 28       	rjmp	8000f72e <__sfvwrite_r+0x29e>
8000f72c:	30 0c       	mov	r12,0
8000f72e:	2f dd       	sub	sp,-12
8000f730:	d8 32       	popm	r0-r7,pc
8000f732:	00 00       	add	r0,r0
8000f734:	80 00       	ld.sh	r0,r0[0x0]
8000f736:	e1 20 80 00 	ld.sb	r0,r0[-32768]
8000f73a:	f8 94 80 00 	brge	7ff3f73a <_estack+0x7ff2f73a>
8000f73e:	bc 72       	st.h	lr[0xe],r2
8000f740:	80 01       	ld.sh	r1,r0[0x0]
8000f742:	03 80       	ld.ub	r0,r1[0x0]
8000f744:	80 00       	ld.sh	r0,r0[0x0]
8000f746:	f2 f0 80 00 	ld.w	r0,r9[-32768]
8000f74a:	fc fa 80 00 	ld.w	r10,lr[-32768]
8000f74e:	ef bc       	*unknown*
8000f750:	80 00       	ld.sh	r0,r0[0x0]
8000f752:	fc e4 d4 31 	ld.d	r4,lr[-11215]

8000f754 <_fwalk>:
8000f754:	d4 31       	pushm	r0-r7,lr
8000f756:	30 05       	mov	r5,0
8000f758:	16 91       	mov	r1,r11
8000f75a:	f8 c7 ff 28 	sub	r7,r12,-216
8000f75e:	0a 92       	mov	r2,r5
8000f760:	f0 1f 00 10 	mcall	8000f7a0 <_fwalk+0x4c>
8000f764:	3f f3       	mov	r3,-1
8000f766:	c1 68       	rjmp	8000f792 <_fwalk+0x3e>
8000f768:	6e 26       	ld.w	r6,r7[0x8]
8000f76a:	6e 14       	ld.w	r4,r7[0x4]
8000f76c:	2f 46       	sub	r6,-12
8000f76e:	c0 c8       	rjmp	8000f786 <_fwalk+0x32>
8000f770:	8c 08       	ld.sh	r8,r6[0x0]
8000f772:	e4 08 19 00 	cp.h	r8,r2
8000f776:	c0 70       	breq	8000f784 <_fwalk+0x30>
8000f778:	8c 18       	ld.sh	r8,r6[0x2]
8000f77a:	e6 08 19 00 	cp.h	r8,r3
8000f77e:	c0 30       	breq	8000f784 <_fwalk+0x30>
8000f780:	5d 11       	icall	r1
8000f782:	18 45       	or	r5,r12
8000f784:	2a 46       	sub	r6,-92
8000f786:	20 14       	sub	r4,1
8000f788:	ec cc 00 0c 	sub	r12,r6,12
8000f78c:	58 04       	cp.w	r4,0
8000f78e:	cf 14       	brge	8000f770 <_fwalk+0x1c>
8000f790:	6e 07       	ld.w	r7,r7[0x0]
8000f792:	58 07       	cp.w	r7,0
8000f794:	ce a1       	brne	8000f768 <_fwalk+0x14>
8000f796:	f0 1f 00 04 	mcall	8000f7a4 <_fwalk+0x50>
8000f79a:	0a 9c       	mov	r12,r5
8000f79c:	d8 32       	popm	r0-r7,pc
8000f79e:	00 00       	add	r0,r0
8000f7a0:	80 00       	ld.sh	r0,r0[0x0]
8000f7a2:	f0 d4 80 00 	satsub.w	r4,r8,-32768
8000f7a6:	f0 d6 48 1c 	satsub.w	r6,r8,18460

8000f7a8 <_localeconv_r>:
8000f7a8:	48 1c       	lddpc	r12,8000f7ac <_localeconv_r+0x4>
8000f7aa:	5e fc       	retal	r12
8000f7ac:	80 01       	ld.sh	r1,r0[0x0]
8000f7ae:	1a 9c       	mov	r12,sp

8000f7b0 <__smakebuf_r>:
8000f7b0:	d4 21       	pushm	r4-r7,lr
8000f7b2:	20 fd       	sub	sp,60
8000f7b4:	96 68       	ld.sh	r8,r11[0xc]
8000f7b6:	16 97       	mov	r7,r11
8000f7b8:	18 96       	mov	r6,r12
8000f7ba:	e2 18 00 02 	andl	r8,0x2,COH
8000f7be:	c3 c1       	brne	8000f836 <__smakebuf_r+0x86>
8000f7c0:	96 7b       	ld.sh	r11,r11[0xe]
8000f7c2:	f0 0b 19 00 	cp.h	r11,r8
8000f7c6:	c0 55       	brlt	8000f7d0 <__smakebuf_r+0x20>
8000f7c8:	1a 9a       	mov	r10,sp
8000f7ca:	f0 1f 00 28 	mcall	8000f868 <__smakebuf_r+0xb8>
8000f7ce:	c0 f4       	brge	8000f7ec <__smakebuf_r+0x3c>
8000f7d0:	8e 65       	ld.sh	r5,r7[0xc]
8000f7d2:	0a 98       	mov	r8,r5
8000f7d4:	ab b8       	sbr	r8,0xb
8000f7d6:	e2 15 00 80 	andl	r5,0x80,COH
8000f7da:	ae 68       	st.h	r7[0xc],r8
8000f7dc:	30 04       	mov	r4,0
8000f7de:	e0 68 04 00 	mov	r8,1024
8000f7e2:	f9 b5 01 40 	movne	r5,64
8000f7e6:	f0 05 17 00 	moveq	r5,r8
8000f7ea:	c1 b8       	rjmp	8000f820 <__smakebuf_r+0x70>
8000f7ec:	40 18       	lddsp	r8,sp[0x4]
8000f7ee:	e2 18 f0 00 	andl	r8,0xf000,COH
8000f7f2:	e0 48 20 00 	cp.w	r8,8192
8000f7f6:	5f 04       	sreq	r4
8000f7f8:	e0 48 80 00 	cp.w	r8,32768
8000f7fc:	c0 d1       	brne	8000f816 <__smakebuf_r+0x66>
8000f7fe:	6e b9       	ld.w	r9,r7[0x2c]
8000f800:	49 b8       	lddpc	r8,8000f86c <__smakebuf_r+0xbc>
8000f802:	10 39       	cp.w	r9,r8
8000f804:	c0 91       	brne	8000f816 <__smakebuf_r+0x66>
8000f806:	8e 68       	ld.sh	r8,r7[0xc]
8000f808:	e0 65 04 00 	mov	r5,1024
8000f80c:	ab a8       	sbr	r8,0xa
8000f80e:	ef 45 00 50 	st.w	r7[80],r5
8000f812:	ae 68       	st.h	r7[0xc],r8
8000f814:	c0 68       	rjmp	8000f820 <__smakebuf_r+0x70>
8000f816:	8e 68       	ld.sh	r8,r7[0xc]
8000f818:	e0 65 04 00 	mov	r5,1024
8000f81c:	ab b8       	sbr	r8,0xb
8000f81e:	ae 68       	st.h	r7[0xc],r8
8000f820:	0a 9b       	mov	r11,r5
8000f822:	0c 9c       	mov	r12,r6
8000f824:	f0 1f 00 13 	mcall	8000f870 <__smakebuf_r+0xc0>
8000f828:	8e 68       	ld.sh	r8,r7[0xc]
8000f82a:	c0 d1       	brne	8000f844 <__smakebuf_r+0x94>
8000f82c:	ed b8 00 09 	bld	r8,0x9
8000f830:	c1 a0       	breq	8000f864 <__smakebuf_r+0xb4>
8000f832:	a1 b8       	sbr	r8,0x1
8000f834:	ae 68       	st.h	r7[0xc],r8
8000f836:	ee c8 ff b9 	sub	r8,r7,-71
8000f83a:	8f 48       	st.w	r7[0x10],r8
8000f83c:	8f 08       	st.w	r7[0x0],r8
8000f83e:	30 18       	mov	r8,1
8000f840:	8f 58       	st.w	r7[0x14],r8
8000f842:	c1 18       	rjmp	8000f864 <__smakebuf_r+0xb4>
8000f844:	a7 b8       	sbr	r8,0x7
8000f846:	8f 4c       	st.w	r7[0x10],r12
8000f848:	ae 68       	st.h	r7[0xc],r8
8000f84a:	8f 55       	st.w	r7[0x14],r5
8000f84c:	48 a8       	lddpc	r8,8000f874 <__smakebuf_r+0xc4>
8000f84e:	8f 0c       	st.w	r7[0x0],r12
8000f850:	8d a8       	st.w	r6[0x28],r8
8000f852:	58 04       	cp.w	r4,0
8000f854:	c0 80       	breq	8000f864 <__smakebuf_r+0xb4>
8000f856:	8e 7c       	ld.sh	r12,r7[0xe]
8000f858:	f0 1f 00 08 	mcall	8000f878 <__smakebuf_r+0xc8>
8000f85c:	c0 40       	breq	8000f864 <__smakebuf_r+0xb4>
8000f85e:	8e 68       	ld.sh	r8,r7[0xc]
8000f860:	a1 a8       	sbr	r8,0x0
8000f862:	ae 68       	st.h	r7[0xc],r8
8000f864:	2f 1d       	sub	sp,-60
8000f866:	d8 22       	popm	r4-r7,pc
8000f868:	80 01       	ld.sh	r1,r0[0x0]
8000f86a:	0a 2c       	rsub	r12,r5
8000f86c:	80 01       	ld.sh	r1,r0[0x0]
8000f86e:	06 e0       	st.h	--r3,r0
8000f870:	80 00       	ld.sh	r0,r0[0x0]
8000f872:	f8 94 80 00 	brge	7ff3f872 <_estack+0x7ff2f872>
8000f876:	f0 d8 80 01 	satsub.w	r8,r8,-32767
8000f87a:	07 c4       	ld.ub	r4,r3[0x4]

8000f87c <malloc>:
8000f87c:	d4 01       	pushm	lr
8000f87e:	48 48       	lddpc	r8,8000f88c <malloc+0x10>
8000f880:	18 9b       	mov	r11,r12
8000f882:	70 0c       	ld.w	r12,r8[0x0]
8000f884:	f0 1f 00 03 	mcall	8000f890 <malloc+0x14>
8000f888:	d8 02       	popm	pc
8000f88a:	00 00       	add	r0,r0
8000f88c:	00 00       	add	r0,r0
8000f88e:	01 a4       	ld.ub	r4,r0[0x2]
8000f890:	80 00       	ld.sh	r0,r0[0x0]
8000f892:	f8 94 d4 31 	brge	7ff4a0f4 <_estack+0x7ff3a0f4>

8000f894 <_malloc_r>:
8000f894:	d4 31       	pushm	r0-r7,lr
8000f896:	f6 c8 ff f5 	sub	r8,r11,-11
8000f89a:	18 95       	mov	r5,r12
8000f89c:	10 97       	mov	r7,r8
8000f89e:	e0 17 ff f8 	andl	r7,0xfff8
8000f8a2:	59 68       	cp.w	r8,22
8000f8a4:	f9 b7 08 10 	movls	r7,16
8000f8a8:	16 37       	cp.w	r7,r11
8000f8aa:	5f 38       	srlo	r8
8000f8ac:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000f8b0:	c0 50       	breq	8000f8ba <_malloc_r+0x26>
8000f8b2:	30 c8       	mov	r8,12
8000f8b4:	99 38       	st.w	r12[0xc],r8
8000f8b6:	e0 8f 01 f3 	bral	8000fc9c <_malloc_r+0x408>
8000f8ba:	f0 1f 00 50 	mcall	8000f9f8 <_malloc_r+0x164>
8000f8be:	e0 47 01 f7 	cp.w	r7,503
8000f8c2:	e0 8b 00 1c 	brhi	8000f8fa <_malloc_r+0x66>
8000f8c6:	ee 03 16 03 	lsr	r3,r7,0x3
8000f8ca:	4c d8       	lddpc	r8,8000f9fc <_malloc_r+0x168>
8000f8cc:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000f8d0:	70 36       	ld.w	r6,r8[0xc]
8000f8d2:	10 36       	cp.w	r6,r8
8000f8d4:	c0 61       	brne	8000f8e0 <_malloc_r+0x4c>
8000f8d6:	ec c8 ff f8 	sub	r8,r6,-8
8000f8da:	70 36       	ld.w	r6,r8[0xc]
8000f8dc:	10 36       	cp.w	r6,r8
8000f8de:	c0 c0       	breq	8000f8f6 <_malloc_r+0x62>
8000f8e0:	6c 18       	ld.w	r8,r6[0x4]
8000f8e2:	e0 18 ff fc 	andl	r8,0xfffc
8000f8e6:	6c 3a       	ld.w	r10,r6[0xc]
8000f8e8:	ec 08 00 09 	add	r9,r6,r8
8000f8ec:	0a 9c       	mov	r12,r5
8000f8ee:	6c 28       	ld.w	r8,r6[0x8]
8000f8f0:	95 28       	st.w	r10[0x8],r8
8000f8f2:	91 3a       	st.w	r8[0xc],r10
8000f8f4:	c4 68       	rjmp	8000f980 <_malloc_r+0xec>
8000f8f6:	2f e3       	sub	r3,-2
8000f8f8:	c4 c8       	rjmp	8000f990 <_malloc_r+0xfc>
8000f8fa:	ee 03 16 09 	lsr	r3,r7,0x9
8000f8fe:	c0 41       	brne	8000f906 <_malloc_r+0x72>
8000f900:	ee 03 16 03 	lsr	r3,r7,0x3
8000f904:	c2 68       	rjmp	8000f950 <_malloc_r+0xbc>
8000f906:	58 43       	cp.w	r3,4
8000f908:	e0 8b 00 06 	brhi	8000f914 <_malloc_r+0x80>
8000f90c:	ee 03 16 06 	lsr	r3,r7,0x6
8000f910:	2c 83       	sub	r3,-56
8000f912:	c1 f8       	rjmp	8000f950 <_malloc_r+0xbc>
8000f914:	59 43       	cp.w	r3,20
8000f916:	e0 8b 00 04 	brhi	8000f91e <_malloc_r+0x8a>
8000f91a:	2a 53       	sub	r3,-91
8000f91c:	c1 a8       	rjmp	8000f950 <_malloc_r+0xbc>
8000f91e:	e0 43 00 54 	cp.w	r3,84
8000f922:	e0 8b 00 06 	brhi	8000f92e <_malloc_r+0x9a>
8000f926:	ee 03 16 0c 	lsr	r3,r7,0xc
8000f92a:	29 23       	sub	r3,-110
8000f92c:	c1 28       	rjmp	8000f950 <_malloc_r+0xbc>
8000f92e:	e0 43 01 54 	cp.w	r3,340
8000f932:	e0 8b 00 06 	brhi	8000f93e <_malloc_r+0xaa>
8000f936:	ee 03 16 0f 	lsr	r3,r7,0xf
8000f93a:	28 93       	sub	r3,-119
8000f93c:	c0 a8       	rjmp	8000f950 <_malloc_r+0xbc>
8000f93e:	e0 43 05 54 	cp.w	r3,1364
8000f942:	e0 88 00 04 	brls	8000f94a <_malloc_r+0xb6>
8000f946:	37 e3       	mov	r3,126
8000f948:	c0 48       	rjmp	8000f950 <_malloc_r+0xbc>
8000f94a:	ee 03 16 12 	lsr	r3,r7,0x12
8000f94e:	28 43       	sub	r3,-124
8000f950:	4a ba       	lddpc	r10,8000f9fc <_malloc_r+0x168>
8000f952:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000f956:	74 36       	ld.w	r6,r10[0xc]
8000f958:	c1 98       	rjmp	8000f98a <_malloc_r+0xf6>
8000f95a:	6c 19       	ld.w	r9,r6[0x4]
8000f95c:	e0 19 ff fc 	andl	r9,0xfffc
8000f960:	f2 07 01 0b 	sub	r11,r9,r7
8000f964:	58 fb       	cp.w	r11,15
8000f966:	e0 8a 00 04 	brle	8000f96e <_malloc_r+0xda>
8000f96a:	20 13       	sub	r3,1
8000f96c:	c1 18       	rjmp	8000f98e <_malloc_r+0xfa>
8000f96e:	6c 38       	ld.w	r8,r6[0xc]
8000f970:	58 0b       	cp.w	r11,0
8000f972:	c0 b5       	brlt	8000f988 <_malloc_r+0xf4>
8000f974:	6c 2a       	ld.w	r10,r6[0x8]
8000f976:	ec 09 00 09 	add	r9,r6,r9
8000f97a:	0a 9c       	mov	r12,r5
8000f97c:	91 2a       	st.w	r8[0x8],r10
8000f97e:	95 38       	st.w	r10[0xc],r8
8000f980:	72 18       	ld.w	r8,r9[0x4]
8000f982:	a1 a8       	sbr	r8,0x0
8000f984:	93 18       	st.w	r9[0x4],r8
8000f986:	cb c8       	rjmp	8000fafe <_malloc_r+0x26a>
8000f988:	10 96       	mov	r6,r8
8000f98a:	14 36       	cp.w	r6,r10
8000f98c:	ce 71       	brne	8000f95a <_malloc_r+0xc6>
8000f98e:	2f f3       	sub	r3,-1
8000f990:	49 ba       	lddpc	r10,8000f9fc <_malloc_r+0x168>
8000f992:	f4 cc ff f8 	sub	r12,r10,-8
8000f996:	78 26       	ld.w	r6,r12[0x8]
8000f998:	18 36       	cp.w	r6,r12
8000f99a:	c6 e0       	breq	8000fa76 <_malloc_r+0x1e2>
8000f99c:	6c 19       	ld.w	r9,r6[0x4]
8000f99e:	e0 19 ff fc 	andl	r9,0xfffc
8000f9a2:	f2 07 01 08 	sub	r8,r9,r7
8000f9a6:	58 f8       	cp.w	r8,15
8000f9a8:	e0 89 00 90 	brgt	8000fac8 <_malloc_r+0x234>
8000f9ac:	99 3c       	st.w	r12[0xc],r12
8000f9ae:	99 2c       	st.w	r12[0x8],r12
8000f9b0:	58 08       	cp.w	r8,0
8000f9b2:	c0 55       	brlt	8000f9bc <_malloc_r+0x128>
8000f9b4:	ec 09 00 09 	add	r9,r6,r9
8000f9b8:	0a 9c       	mov	r12,r5
8000f9ba:	ce 3b       	rjmp	8000f980 <_malloc_r+0xec>
8000f9bc:	e0 49 01 ff 	cp.w	r9,511
8000f9c0:	e0 8b 00 13 	brhi	8000f9e6 <_malloc_r+0x152>
8000f9c4:	a3 99       	lsr	r9,0x3
8000f9c6:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000f9ca:	70 2b       	ld.w	r11,r8[0x8]
8000f9cc:	8d 38       	st.w	r6[0xc],r8
8000f9ce:	8d 2b       	st.w	r6[0x8],r11
8000f9d0:	97 36       	st.w	r11[0xc],r6
8000f9d2:	91 26       	st.w	r8[0x8],r6
8000f9d4:	a3 49       	asr	r9,0x2
8000f9d6:	74 18       	ld.w	r8,r10[0x4]
8000f9d8:	30 1b       	mov	r11,1
8000f9da:	f6 09 09 49 	lsl	r9,r11,r9
8000f9de:	f1 e9 10 09 	or	r9,r8,r9
8000f9e2:	95 19       	st.w	r10[0x4],r9
8000f9e4:	c4 98       	rjmp	8000fa76 <_malloc_r+0x1e2>
8000f9e6:	f2 0a 16 09 	lsr	r10,r9,0x9
8000f9ea:	58 4a       	cp.w	r10,4
8000f9ec:	e0 8b 00 0a 	brhi	8000fa00 <_malloc_r+0x16c>
8000f9f0:	f2 0a 16 06 	lsr	r10,r9,0x6
8000f9f4:	2c 8a       	sub	r10,-56
8000f9f6:	c2 38       	rjmp	8000fa3c <_malloc_r+0x1a8>
8000f9f8:	80 00       	ld.sh	r0,r0[0x0]
8000f9fa:	fd 38 00 00 	ld.ub	r8,lr[0]
8000f9fe:	01 a8       	ld.ub	r8,r0[0x2]
8000fa00:	59 4a       	cp.w	r10,20
8000fa02:	e0 8b 00 04 	brhi	8000fa0a <_malloc_r+0x176>
8000fa06:	2a 5a       	sub	r10,-91
8000fa08:	c1 a8       	rjmp	8000fa3c <_malloc_r+0x1a8>
8000fa0a:	e0 4a 00 54 	cp.w	r10,84
8000fa0e:	e0 8b 00 06 	brhi	8000fa1a <_malloc_r+0x186>
8000fa12:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000fa16:	29 2a       	sub	r10,-110
8000fa18:	c1 28       	rjmp	8000fa3c <_malloc_r+0x1a8>
8000fa1a:	e0 4a 01 54 	cp.w	r10,340
8000fa1e:	e0 8b 00 06 	brhi	8000fa2a <_malloc_r+0x196>
8000fa22:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000fa26:	28 9a       	sub	r10,-119
8000fa28:	c0 a8       	rjmp	8000fa3c <_malloc_r+0x1a8>
8000fa2a:	e0 4a 05 54 	cp.w	r10,1364
8000fa2e:	e0 88 00 04 	brls	8000fa36 <_malloc_r+0x1a2>
8000fa32:	37 ea       	mov	r10,126
8000fa34:	c0 48       	rjmp	8000fa3c <_malloc_r+0x1a8>
8000fa36:	f2 0a 16 12 	lsr	r10,r9,0x12
8000fa3a:	28 4a       	sub	r10,-124
8000fa3c:	4c 8b       	lddpc	r11,8000fb5c <_malloc_r+0x2c8>
8000fa3e:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000fa42:	68 28       	ld.w	r8,r4[0x8]
8000fa44:	08 38       	cp.w	r8,r4
8000fa46:	c0 e1       	brne	8000fa62 <_malloc_r+0x1ce>
8000fa48:	76 19       	ld.w	r9,r11[0x4]
8000fa4a:	a3 4a       	asr	r10,0x2
8000fa4c:	30 1e       	mov	lr,1
8000fa4e:	fc 0a 09 4a 	lsl	r10,lr,r10
8000fa52:	f3 ea 10 0a 	or	r10,r9,r10
8000fa56:	10 99       	mov	r9,r8
8000fa58:	97 1a       	st.w	r11[0x4],r10
8000fa5a:	c0 a8       	rjmp	8000fa6e <_malloc_r+0x1da>
8000fa5c:	70 28       	ld.w	r8,r8[0x8]
8000fa5e:	08 38       	cp.w	r8,r4
8000fa60:	c0 60       	breq	8000fa6c <_malloc_r+0x1d8>
8000fa62:	70 1a       	ld.w	r10,r8[0x4]
8000fa64:	e0 1a ff fc 	andl	r10,0xfffc
8000fa68:	14 39       	cp.w	r9,r10
8000fa6a:	cf 93       	brcs	8000fa5c <_malloc_r+0x1c8>
8000fa6c:	70 39       	ld.w	r9,r8[0xc]
8000fa6e:	8d 39       	st.w	r6[0xc],r9
8000fa70:	8d 28       	st.w	r6[0x8],r8
8000fa72:	91 36       	st.w	r8[0xc],r6
8000fa74:	93 26       	st.w	r9[0x8],r6
8000fa76:	e6 08 14 02 	asr	r8,r3,0x2
8000fa7a:	30 1b       	mov	r11,1
8000fa7c:	4b 84       	lddpc	r4,8000fb5c <_malloc_r+0x2c8>
8000fa7e:	f6 08 09 4b 	lsl	r11,r11,r8
8000fa82:	68 18       	ld.w	r8,r4[0x4]
8000fa84:	10 3b       	cp.w	r11,r8
8000fa86:	e0 8b 00 6f 	brhi	8000fb64 <_malloc_r+0x2d0>
8000fa8a:	f7 e8 00 09 	and	r9,r11,r8
8000fa8e:	c0 b1       	brne	8000faa4 <_malloc_r+0x210>
8000fa90:	e0 13 ff fc 	andl	r3,0xfffc
8000fa94:	a1 7b       	lsl	r11,0x1
8000fa96:	2f c3       	sub	r3,-4
8000fa98:	c0 38       	rjmp	8000fa9e <_malloc_r+0x20a>
8000fa9a:	2f c3       	sub	r3,-4
8000fa9c:	a1 7b       	lsl	r11,0x1
8000fa9e:	f7 e8 00 09 	and	r9,r11,r8
8000faa2:	cf c0       	breq	8000fa9a <_malloc_r+0x206>
8000faa4:	e8 03 00 3e 	add	lr,r4,r3<<0x3
8000faa8:	06 92       	mov	r2,r3
8000faaa:	1c 91       	mov	r1,lr
8000faac:	62 36       	ld.w	r6,r1[0xc]
8000faae:	c2 e8       	rjmp	8000fb0a <_malloc_r+0x276>
8000fab0:	6c 1a       	ld.w	r10,r6[0x4]
8000fab2:	e0 1a ff fc 	andl	r10,0xfffc
8000fab6:	f4 07 01 08 	sub	r8,r10,r7
8000faba:	58 f8       	cp.w	r8,15
8000fabc:	e0 8a 00 15 	brle	8000fae6 <_malloc_r+0x252>
8000fac0:	6c 3a       	ld.w	r10,r6[0xc]
8000fac2:	6c 29       	ld.w	r9,r6[0x8]
8000fac4:	95 29       	st.w	r10[0x8],r9
8000fac6:	93 3a       	st.w	r9[0xc],r10
8000fac8:	0e 99       	mov	r9,r7
8000faca:	ec 07 00 07 	add	r7,r6,r7
8000face:	a1 a9       	sbr	r9,0x0
8000fad0:	99 37       	st.w	r12[0xc],r7
8000fad2:	99 27       	st.w	r12[0x8],r7
8000fad4:	8d 19       	st.w	r6[0x4],r9
8000fad6:	ee 08 09 08 	st.w	r7[r8],r8
8000fada:	8f 2c       	st.w	r7[0x8],r12
8000fadc:	8f 3c       	st.w	r7[0xc],r12
8000fade:	a1 a8       	sbr	r8,0x0
8000fae0:	0a 9c       	mov	r12,r5
8000fae2:	8f 18       	st.w	r7[0x4],r8
8000fae4:	c0 d8       	rjmp	8000fafe <_malloc_r+0x26a>
8000fae6:	6c 39       	ld.w	r9,r6[0xc]
8000fae8:	58 08       	cp.w	r8,0
8000faea:	c0 f5       	brlt	8000fb08 <_malloc_r+0x274>
8000faec:	ec 0a 00 0a 	add	r10,r6,r10
8000faf0:	74 18       	ld.w	r8,r10[0x4]
8000faf2:	a1 a8       	sbr	r8,0x0
8000faf4:	0a 9c       	mov	r12,r5
8000faf6:	95 18       	st.w	r10[0x4],r8
8000faf8:	6c 28       	ld.w	r8,r6[0x8]
8000fafa:	93 28       	st.w	r9[0x8],r8
8000fafc:	91 39       	st.w	r8[0xc],r9
8000fafe:	f0 1f 00 19 	mcall	8000fb60 <_malloc_r+0x2cc>
8000fb02:	ec cc ff f8 	sub	r12,r6,-8
8000fb06:	d8 32       	popm	r0-r7,pc
8000fb08:	12 96       	mov	r6,r9
8000fb0a:	02 36       	cp.w	r6,r1
8000fb0c:	cd 21       	brne	8000fab0 <_malloc_r+0x21c>
8000fb0e:	2f f2       	sub	r2,-1
8000fb10:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000fb14:	c0 30       	breq	8000fb1a <_malloc_r+0x286>
8000fb16:	2f 81       	sub	r1,-8
8000fb18:	cc ab       	rjmp	8000faac <_malloc_r+0x218>
8000fb1a:	1c 98       	mov	r8,lr
8000fb1c:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000fb20:	c0 81       	brne	8000fb30 <_malloc_r+0x29c>
8000fb22:	68 19       	ld.w	r9,r4[0x4]
8000fb24:	f6 08 11 ff 	rsub	r8,r11,-1
8000fb28:	f3 e8 00 08 	and	r8,r9,r8
8000fb2c:	89 18       	st.w	r4[0x4],r8
8000fb2e:	c0 78       	rjmp	8000fb3c <_malloc_r+0x2a8>
8000fb30:	f0 c9 00 08 	sub	r9,r8,8
8000fb34:	20 13       	sub	r3,1
8000fb36:	70 08       	ld.w	r8,r8[0x0]
8000fb38:	12 38       	cp.w	r8,r9
8000fb3a:	cf 10       	breq	8000fb1c <_malloc_r+0x288>
8000fb3c:	a1 7b       	lsl	r11,0x1
8000fb3e:	68 18       	ld.w	r8,r4[0x4]
8000fb40:	10 3b       	cp.w	r11,r8
8000fb42:	e0 8b 00 11 	brhi	8000fb64 <_malloc_r+0x2d0>
8000fb46:	58 0b       	cp.w	r11,0
8000fb48:	c0 e0       	breq	8000fb64 <_malloc_r+0x2d0>
8000fb4a:	04 93       	mov	r3,r2
8000fb4c:	c0 38       	rjmp	8000fb52 <_malloc_r+0x2be>
8000fb4e:	2f c3       	sub	r3,-4
8000fb50:	a1 7b       	lsl	r11,0x1
8000fb52:	f7 e8 00 09 	and	r9,r11,r8
8000fb56:	ca 71       	brne	8000faa4 <_malloc_r+0x210>
8000fb58:	cf bb       	rjmp	8000fb4e <_malloc_r+0x2ba>
8000fb5a:	00 00       	add	r0,r0
8000fb5c:	00 00       	add	r0,r0
8000fb5e:	01 a8       	ld.ub	r8,r0[0x2]
8000fb60:	80 00       	ld.sh	r0,r0[0x0]
8000fb62:	fd 3a 68 23 	ld.ub	r10,lr[26659]
8000fb66:	66 12       	ld.w	r2,r3[0x4]
8000fb68:	e0 12 ff fc 	andl	r2,0xfffc
8000fb6c:	0e 32       	cp.w	r2,r7
8000fb6e:	5f 39       	srlo	r9
8000fb70:	e4 07 01 08 	sub	r8,r2,r7
8000fb74:	58 f8       	cp.w	r8,15
8000fb76:	5f aa       	srle	r10
8000fb78:	f5 e9 10 09 	or	r9,r10,r9
8000fb7c:	e0 80 00 a2 	breq	8000fcc0 <_malloc_r+0x42c>
8000fb80:	4c 88       	lddpc	r8,8000fca0 <_malloc_r+0x40c>
8000fb82:	70 01       	ld.w	r1,r8[0x0]
8000fb84:	4c 88       	lddpc	r8,8000fca4 <_malloc_r+0x410>
8000fb86:	2f 01       	sub	r1,-16
8000fb88:	70 08       	ld.w	r8,r8[0x0]
8000fb8a:	0e 01       	add	r1,r7
8000fb8c:	5b f8       	cp.w	r8,-1
8000fb8e:	c0 40       	breq	8000fb96 <_malloc_r+0x302>
8000fb90:	28 11       	sub	r1,-127
8000fb92:	e0 11 ff 80 	andl	r1,0xff80
8000fb96:	02 9b       	mov	r11,r1
8000fb98:	0a 9c       	mov	r12,r5
8000fb9a:	f0 1f 00 44 	mcall	8000fca8 <_malloc_r+0x414>
8000fb9e:	18 96       	mov	r6,r12
8000fba0:	5b fc       	cp.w	r12,-1
8000fba2:	c6 e0       	breq	8000fc7e <_malloc_r+0x3ea>
8000fba4:	e6 02 00 08 	add	r8,r3,r2
8000fba8:	10 3c       	cp.w	r12,r8
8000fbaa:	c0 32       	brcc	8000fbb0 <_malloc_r+0x31c>
8000fbac:	08 33       	cp.w	r3,r4
8000fbae:	c6 81       	brne	8000fc7e <_malloc_r+0x3ea>
8000fbb0:	4b fa       	lddpc	r10,8000fcac <_malloc_r+0x418>
8000fbb2:	74 09       	ld.w	r9,r10[0x0]
8000fbb4:	e2 09 00 09 	add	r9,r1,r9
8000fbb8:	95 09       	st.w	r10[0x0],r9
8000fbba:	10 36       	cp.w	r6,r8
8000fbbc:	c0 a1       	brne	8000fbd0 <_malloc_r+0x33c>
8000fbbe:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000fbc2:	c0 71       	brne	8000fbd0 <_malloc_r+0x33c>
8000fbc4:	e2 02 00 02 	add	r2,r1,r2
8000fbc8:	68 28       	ld.w	r8,r4[0x8]
8000fbca:	a1 a2       	sbr	r2,0x0
8000fbcc:	91 12       	st.w	r8[0x4],r2
8000fbce:	c4 c8       	rjmp	8000fc66 <_malloc_r+0x3d2>
8000fbd0:	4b 5a       	lddpc	r10,8000fca4 <_malloc_r+0x410>
8000fbd2:	74 0b       	ld.w	r11,r10[0x0]
8000fbd4:	5b fb       	cp.w	r11,-1
8000fbd6:	c0 31       	brne	8000fbdc <_malloc_r+0x348>
8000fbd8:	95 06       	st.w	r10[0x0],r6
8000fbda:	c0 68       	rjmp	8000fbe6 <_malloc_r+0x352>
8000fbdc:	ec 09 00 09 	add	r9,r6,r9
8000fbe0:	4b 3a       	lddpc	r10,8000fcac <_malloc_r+0x418>
8000fbe2:	10 19       	sub	r9,r8
8000fbe4:	95 09       	st.w	r10[0x0],r9
8000fbe6:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
8000fbea:	f0 09 11 08 	rsub	r9,r8,8
8000fbee:	58 08       	cp.w	r8,0
8000fbf0:	f2 08 17 10 	movne	r8,r9
8000fbf4:	ed d8 e1 06 	addne	r6,r6,r8
8000fbf8:	28 08       	sub	r8,-128
8000fbfa:	ec 01 00 01 	add	r1,r6,r1
8000fbfe:	0a 9c       	mov	r12,r5
8000fc00:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8000fc04:	f0 01 01 01 	sub	r1,r8,r1
8000fc08:	02 9b       	mov	r11,r1
8000fc0a:	f0 1f 00 28 	mcall	8000fca8 <_malloc_r+0x414>
8000fc0e:	4a 88       	lddpc	r8,8000fcac <_malloc_r+0x418>
8000fc10:	5b fc       	cp.w	r12,-1
8000fc12:	ec 0c 17 00 	moveq	r12,r6
8000fc16:	f9 b1 00 00 	moveq	r1,0
8000fc1a:	70 09       	ld.w	r9,r8[0x0]
8000fc1c:	0c 1c       	sub	r12,r6
8000fc1e:	89 26       	st.w	r4[0x8],r6
8000fc20:	02 0c       	add	r12,r1
8000fc22:	12 01       	add	r1,r9
8000fc24:	a1 ac       	sbr	r12,0x0
8000fc26:	91 01       	st.w	r8[0x0],r1
8000fc28:	8d 1c       	st.w	r6[0x4],r12
8000fc2a:	08 33       	cp.w	r3,r4
8000fc2c:	c1 d0       	breq	8000fc66 <_malloc_r+0x3d2>
8000fc2e:	58 f2       	cp.w	r2,15
8000fc30:	e0 8b 00 05 	brhi	8000fc3a <_malloc_r+0x3a6>
8000fc34:	30 18       	mov	r8,1
8000fc36:	8d 18       	st.w	r6[0x4],r8
8000fc38:	c2 38       	rjmp	8000fc7e <_malloc_r+0x3ea>
8000fc3a:	30 59       	mov	r9,5
8000fc3c:	20 c2       	sub	r2,12
8000fc3e:	e0 12 ff f8 	andl	r2,0xfff8
8000fc42:	e6 02 00 08 	add	r8,r3,r2
8000fc46:	91 29       	st.w	r8[0x8],r9
8000fc48:	91 19       	st.w	r8[0x4],r9
8000fc4a:	66 18       	ld.w	r8,r3[0x4]
8000fc4c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000fc50:	e5 e8 10 08 	or	r8,r2,r8
8000fc54:	87 18       	st.w	r3[0x4],r8
8000fc56:	58 f2       	cp.w	r2,15
8000fc58:	e0 88 00 07 	brls	8000fc66 <_malloc_r+0x3d2>
8000fc5c:	e6 cb ff f8 	sub	r11,r3,-8
8000fc60:	0a 9c       	mov	r12,r5
8000fc62:	f0 1f 00 14 	mcall	8000fcb0 <_malloc_r+0x41c>
8000fc66:	49 49       	lddpc	r9,8000fcb4 <_malloc_r+0x420>
8000fc68:	72 0a       	ld.w	r10,r9[0x0]
8000fc6a:	49 18       	lddpc	r8,8000fcac <_malloc_r+0x418>
8000fc6c:	70 08       	ld.w	r8,r8[0x0]
8000fc6e:	14 38       	cp.w	r8,r10
8000fc70:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000fc74:	49 19       	lddpc	r9,8000fcb8 <_malloc_r+0x424>
8000fc76:	72 0a       	ld.w	r10,r9[0x0]
8000fc78:	14 38       	cp.w	r8,r10
8000fc7a:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000fc7e:	68 28       	ld.w	r8,r4[0x8]
8000fc80:	70 18       	ld.w	r8,r8[0x4]
8000fc82:	e0 18 ff fc 	andl	r8,0xfffc
8000fc86:	0e 38       	cp.w	r8,r7
8000fc88:	5f 39       	srlo	r9
8000fc8a:	0e 18       	sub	r8,r7
8000fc8c:	58 f8       	cp.w	r8,15
8000fc8e:	5f aa       	srle	r10
8000fc90:	f5 e9 10 09 	or	r9,r10,r9
8000fc94:	c1 60       	breq	8000fcc0 <_malloc_r+0x42c>
8000fc96:	0a 9c       	mov	r12,r5
8000fc98:	f0 1f 00 09 	mcall	8000fcbc <_malloc_r+0x428>
8000fc9c:	d8 3a       	popm	r0-r7,pc,r12=0
8000fc9e:	00 00       	add	r0,r0
8000fca0:	00 00       	add	r0,r0
8000fca2:	07 d0       	ld.ub	r0,r3[0x5]
8000fca4:	00 00       	add	r0,r0
8000fca6:	05 b4       	ld.ub	r4,r2[0x3]
8000fca8:	80 01       	ld.sh	r1,r0[0x0]
8000fcaa:	06 a8       	st.w	r3++,r8
8000fcac:	00 00       	add	r0,r0
8000fcae:	07 d4       	ld.ub	r4,r3[0x5]
8000fcb0:	80 00       	ld.sh	r0,r0[0x0]
8000fcb2:	f2 f0 00 00 	ld.w	r0,r9[0]
8000fcb6:	07 cc       	ld.ub	r12,r3[0x4]
8000fcb8:	00 00       	add	r0,r0
8000fcba:	07 c8       	ld.ub	r8,r3[0x4]
8000fcbc:	80 00       	ld.sh	r0,r0[0x0]
8000fcbe:	fd 3a 68 26 	ld.ub	r10,lr[26662]
8000fcc2:	a1 a8       	sbr	r8,0x0
8000fcc4:	0e 99       	mov	r9,r7
8000fcc6:	a1 a9       	sbr	r9,0x0
8000fcc8:	8d 19       	st.w	r6[0x4],r9
8000fcca:	ec 07 00 07 	add	r7,r6,r7
8000fcce:	0a 9c       	mov	r12,r5
8000fcd0:	89 27       	st.w	r4[0x8],r7
8000fcd2:	8f 18       	st.w	r7[0x4],r8
8000fcd4:	f0 1f 00 03 	mcall	8000fce0 <_malloc_r+0x44c>
8000fcd8:	ec cc ff f8 	sub	r12,r6,-8
8000fcdc:	d8 32       	popm	r0-r7,pc
8000fcde:	00 00       	add	r0,r0
8000fce0:	80 00       	ld.sh	r0,r0[0x0]
8000fce2:	fd 3a f7 db 	ld.ub	r10,lr[-2085]

8000fce4 <memchr>:
8000fce4:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000fce8:	c0 68       	rjmp	8000fcf4 <memchr+0x10>
8000fcea:	20 1a       	sub	r10,1
8000fcec:	19 88       	ld.ub	r8,r12[0x0]
8000fcee:	16 38       	cp.w	r8,r11
8000fcf0:	5e 0c       	reteq	r12
8000fcf2:	2f fc       	sub	r12,-1
8000fcf4:	58 0a       	cp.w	r10,0
8000fcf6:	cf a1       	brne	8000fcea <memchr+0x6>
8000fcf8:	5e fa       	retal	r10

8000fcfa <memmove>:
8000fcfa:	d4 01       	pushm	lr
8000fcfc:	18 3b       	cp.w	r11,r12
8000fcfe:	c1 92       	brcc	8000fd30 <memmove+0x36>
8000fd00:	f6 0a 00 09 	add	r9,r11,r10
8000fd04:	12 3c       	cp.w	r12,r9
8000fd06:	c1 52       	brcc	8000fd30 <memmove+0x36>
8000fd08:	f8 0a 00 0b 	add	r11,r12,r10
8000fd0c:	30 08       	mov	r8,0
8000fd0e:	c0 68       	rjmp	8000fd1a <memmove+0x20>
8000fd10:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000fd14:	20 1a       	sub	r10,1
8000fd16:	f6 08 0b 0e 	st.b	r11[r8],lr
8000fd1a:	20 18       	sub	r8,1
8000fd1c:	58 0a       	cp.w	r10,0
8000fd1e:	cf 91       	brne	8000fd10 <memmove+0x16>
8000fd20:	d8 02       	popm	pc
8000fd22:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000fd26:	20 1a       	sub	r10,1
8000fd28:	f8 08 0b 09 	st.b	r12[r8],r9
8000fd2c:	2f f8       	sub	r8,-1
8000fd2e:	c0 28       	rjmp	8000fd32 <memmove+0x38>
8000fd30:	30 08       	mov	r8,0
8000fd32:	58 0a       	cp.w	r10,0
8000fd34:	cf 71       	brne	8000fd22 <memmove+0x28>
8000fd36:	d8 02       	popm	pc

8000fd38 <__malloc_lock>:
8000fd38:	5e fc       	retal	r12

8000fd3a <__malloc_unlock>:
8000fd3a:	5e fc       	retal	r12

8000fd3c <__hi0bits>:
8000fd3c:	18 98       	mov	r8,r12
8000fd3e:	e0 1c 00 00 	andl	r12,0x0
8000fd42:	f0 09 15 10 	lsl	r9,r8,0x10
8000fd46:	58 0c       	cp.w	r12,0
8000fd48:	f2 08 17 00 	moveq	r8,r9
8000fd4c:	f9 bc 00 10 	moveq	r12,16
8000fd50:	f9 bc 01 00 	movne	r12,0
8000fd54:	10 9a       	mov	r10,r8
8000fd56:	f0 09 15 08 	lsl	r9,r8,0x8
8000fd5a:	e6 1a ff 00 	andh	r10,0xff00,COH
8000fd5e:	f7 bc 00 f8 	subeq	r12,-8
8000fd62:	f2 08 17 00 	moveq	r8,r9
8000fd66:	10 9a       	mov	r10,r8
8000fd68:	f0 09 15 04 	lsl	r9,r8,0x4
8000fd6c:	e6 1a f0 00 	andh	r10,0xf000,COH
8000fd70:	f7 bc 00 fc 	subeq	r12,-4
8000fd74:	f2 08 17 00 	moveq	r8,r9
8000fd78:	10 9a       	mov	r10,r8
8000fd7a:	f0 09 15 02 	lsl	r9,r8,0x2
8000fd7e:	e6 1a c0 00 	andh	r10,0xc000,COH
8000fd82:	f7 bc 00 fe 	subeq	r12,-2
8000fd86:	f2 08 17 00 	moveq	r8,r9
8000fd8a:	58 08       	cp.w	r8,0
8000fd8c:	5e 5c       	retlt	r12
8000fd8e:	ed b8 00 1e 	bld	r8,0x1e
8000fd92:	f9 bc 01 20 	movne	r12,32
8000fd96:	f7 bc 00 ff 	subeq	r12,-1
8000fd9a:	5e fc       	retal	r12

8000fd9c <__lo0bits>:
8000fd9c:	18 99       	mov	r9,r12
8000fd9e:	78 08       	ld.w	r8,r12[0x0]
8000fda0:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000fda4:	c1 50       	breq	8000fdce <__lo0bits+0x32>
8000fda6:	ed b8 00 00 	bld	r8,0x0
8000fdaa:	c0 21       	brne	8000fdae <__lo0bits+0x12>
8000fdac:	5e fd       	retal	0
8000fdae:	10 9b       	mov	r11,r8
8000fdb0:	f0 0a 16 01 	lsr	r10,r8,0x1
8000fdb4:	e2 1b 00 02 	andl	r11,0x2,COH
8000fdb8:	a3 88       	lsr	r8,0x2
8000fdba:	58 0b       	cp.w	r11,0
8000fdbc:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000fdc0:	f9 bc 01 01 	movne	r12,1
8000fdc4:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000fdc8:	f9 bc 00 02 	moveq	r12,2
8000fdcc:	5e fc       	retal	r12
8000fdce:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000fdd2:	f0 0b 16 10 	lsr	r11,r8,0x10
8000fdd6:	58 0a       	cp.w	r10,0
8000fdd8:	f6 08 17 00 	moveq	r8,r11
8000fddc:	f9 bc 00 10 	moveq	r12,16
8000fde0:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000fde4:	f0 0a 16 08 	lsr	r10,r8,0x8
8000fde8:	58 0b       	cp.w	r11,0
8000fdea:	f7 bc 00 f8 	subeq	r12,-8
8000fdee:	f4 08 17 00 	moveq	r8,r10
8000fdf2:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000fdf6:	f0 0a 16 04 	lsr	r10,r8,0x4
8000fdfa:	58 0b       	cp.w	r11,0
8000fdfc:	f7 bc 00 fc 	subeq	r12,-4
8000fe00:	f4 08 17 00 	moveq	r8,r10
8000fe04:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000fe08:	f0 0a 16 02 	lsr	r10,r8,0x2
8000fe0c:	58 0b       	cp.w	r11,0
8000fe0e:	f7 bc 00 fe 	subeq	r12,-2
8000fe12:	f4 08 17 00 	moveq	r8,r10
8000fe16:	ed b8 00 00 	bld	r8,0x0
8000fe1a:	c0 60       	breq	8000fe26 <__lo0bits+0x8a>
8000fe1c:	a1 98       	lsr	r8,0x1
8000fe1e:	c0 31       	brne	8000fe24 <__lo0bits+0x88>
8000fe20:	32 0c       	mov	r12,32
8000fe22:	5e fc       	retal	r12
8000fe24:	2f fc       	sub	r12,-1
8000fe26:	93 08       	st.w	r9[0x0],r8
8000fe28:	5e fc       	retal	r12

8000fe2a <__mcmp>:
8000fe2a:	d4 01       	pushm	lr
8000fe2c:	18 98       	mov	r8,r12
8000fe2e:	76 49       	ld.w	r9,r11[0x10]
8000fe30:	78 4c       	ld.w	r12,r12[0x10]
8000fe32:	12 1c       	sub	r12,r9
8000fe34:	c1 31       	brne	8000fe5a <__mcmp+0x30>
8000fe36:	2f b9       	sub	r9,-5
8000fe38:	a3 69       	lsl	r9,0x2
8000fe3a:	12 0b       	add	r11,r9
8000fe3c:	f0 09 00 09 	add	r9,r8,r9
8000fe40:	2e c8       	sub	r8,-20
8000fe42:	13 4e       	ld.w	lr,--r9
8000fe44:	17 4a       	ld.w	r10,--r11
8000fe46:	14 3e       	cp.w	lr,r10
8000fe48:	c0 60       	breq	8000fe54 <__mcmp+0x2a>
8000fe4a:	f9 bc 03 ff 	movlo	r12,-1
8000fe4e:	f9 bc 02 01 	movhs	r12,1
8000fe52:	d8 02       	popm	pc
8000fe54:	10 39       	cp.w	r9,r8
8000fe56:	fe 9b ff f6 	brhi	8000fe42 <__mcmp+0x18>
8000fe5a:	d8 02       	popm	pc

8000fe5c <_Bfree>:
8000fe5c:	d4 21       	pushm	r4-r7,lr
8000fe5e:	18 97       	mov	r7,r12
8000fe60:	16 95       	mov	r5,r11
8000fe62:	78 96       	ld.w	r6,r12[0x24]
8000fe64:	58 06       	cp.w	r6,0
8000fe66:	c0 91       	brne	8000fe78 <_Bfree+0x1c>
8000fe68:	31 0c       	mov	r12,16
8000fe6a:	f0 1f 00 0a 	mcall	8000fe90 <_Bfree+0x34>
8000fe6e:	99 36       	st.w	r12[0xc],r6
8000fe70:	8f 9c       	st.w	r7[0x24],r12
8000fe72:	99 16       	st.w	r12[0x4],r6
8000fe74:	99 26       	st.w	r12[0x8],r6
8000fe76:	99 06       	st.w	r12[0x0],r6
8000fe78:	58 05       	cp.w	r5,0
8000fe7a:	c0 90       	breq	8000fe8c <_Bfree+0x30>
8000fe7c:	6a 19       	ld.w	r9,r5[0x4]
8000fe7e:	6e 98       	ld.w	r8,r7[0x24]
8000fe80:	70 38       	ld.w	r8,r8[0xc]
8000fe82:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000fe86:	8b 0a       	st.w	r5[0x0],r10
8000fe88:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
8000fe8c:	d8 22       	popm	r4-r7,pc
8000fe8e:	00 00       	add	r0,r0
8000fe90:	80 00       	ld.sh	r0,r0[0x0]
8000fe92:	f8 7c d4 21 	mov	r12,-404447

8000fe94 <_Balloc>:
8000fe94:	d4 21       	pushm	r4-r7,lr
8000fe96:	18 97       	mov	r7,r12
8000fe98:	16 96       	mov	r6,r11
8000fe9a:	78 95       	ld.w	r5,r12[0x24]
8000fe9c:	58 05       	cp.w	r5,0
8000fe9e:	c0 91       	brne	8000feb0 <_Balloc+0x1c>
8000fea0:	31 0c       	mov	r12,16
8000fea2:	f0 1f 00 19 	mcall	8000ff04 <_Balloc+0x70>
8000fea6:	99 35       	st.w	r12[0xc],r5
8000fea8:	8f 9c       	st.w	r7[0x24],r12
8000feaa:	99 15       	st.w	r12[0x4],r5
8000feac:	99 25       	st.w	r12[0x8],r5
8000feae:	99 05       	st.w	r12[0x0],r5
8000feb0:	6e 95       	ld.w	r5,r7[0x24]
8000feb2:	6a 38       	ld.w	r8,r5[0xc]
8000feb4:	58 08       	cp.w	r8,0
8000feb6:	c0 b1       	brne	8000fecc <_Balloc+0x38>
8000feb8:	31 0a       	mov	r10,16
8000feba:	30 4b       	mov	r11,4
8000febc:	0e 9c       	mov	r12,r7
8000febe:	f0 1f 00 13 	mcall	8000ff08 <_Balloc+0x74>
8000fec2:	8b 3c       	st.w	r5[0xc],r12
8000fec4:	6e 98       	ld.w	r8,r7[0x24]
8000fec6:	70 3c       	ld.w	r12,r8[0xc]
8000fec8:	58 0c       	cp.w	r12,0
8000feca:	c1 b0       	breq	8000ff00 <_Balloc+0x6c>
8000fecc:	6e 98       	ld.w	r8,r7[0x24]
8000fece:	70 38       	ld.w	r8,r8[0xc]
8000fed0:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000fed4:	70 0c       	ld.w	r12,r8[0x0]
8000fed6:	58 0c       	cp.w	r12,0
8000fed8:	c0 40       	breq	8000fee0 <_Balloc+0x4c>
8000feda:	78 09       	ld.w	r9,r12[0x0]
8000fedc:	91 09       	st.w	r8[0x0],r9
8000fede:	c0 e8       	rjmp	8000fefa <_Balloc+0x66>
8000fee0:	0e 9c       	mov	r12,r7
8000fee2:	30 17       	mov	r7,1
8000fee4:	0e 9b       	mov	r11,r7
8000fee6:	ee 06 09 47 	lsl	r7,r7,r6
8000feea:	ee ca ff fb 	sub	r10,r7,-5
8000feee:	a3 6a       	lsl	r10,0x2
8000fef0:	f0 1f 00 06 	mcall	8000ff08 <_Balloc+0x74>
8000fef4:	c0 60       	breq	8000ff00 <_Balloc+0x6c>
8000fef6:	99 16       	st.w	r12[0x4],r6
8000fef8:	99 27       	st.w	r12[0x8],r7
8000fefa:	30 08       	mov	r8,0
8000fefc:	99 38       	st.w	r12[0xc],r8
8000fefe:	99 48       	st.w	r12[0x10],r8
8000ff00:	d8 22       	popm	r4-r7,pc
8000ff02:	00 00       	add	r0,r0
8000ff04:	80 00       	ld.sh	r0,r0[0x0]
8000ff06:	f8 7c 80 01 	mov	r12,-425983
8000ff0a:	08 b0       	st.h	r4++,r0

8000ff0c <__d2b>:
8000ff0c:	d4 31       	pushm	r0-r7,lr
8000ff0e:	20 2d       	sub	sp,8
8000ff10:	16 93       	mov	r3,r11
8000ff12:	12 96       	mov	r6,r9
8000ff14:	10 95       	mov	r5,r8
8000ff16:	14 92       	mov	r2,r10
8000ff18:	30 1b       	mov	r11,1
8000ff1a:	f0 1f 00 27 	mcall	8000ffb4 <__d2b+0xa8>
8000ff1e:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000ff22:	50 09       	stdsp	sp[0x0],r9
8000ff24:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000ff28:	b5 a9       	sbr	r9,0x14
8000ff2a:	f0 01 16 14 	lsr	r1,r8,0x14
8000ff2e:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000ff32:	18 94       	mov	r4,r12
8000ff34:	58 02       	cp.w	r2,0
8000ff36:	c1 e0       	breq	8000ff72 <__d2b+0x66>
8000ff38:	fa cc ff f8 	sub	r12,sp,-8
8000ff3c:	18 d2       	st.w	--r12,r2
8000ff3e:	f0 1f 00 1f 	mcall	8000ffb8 <__d2b+0xac>
8000ff42:	40 18       	lddsp	r8,sp[0x4]
8000ff44:	c0 d0       	breq	8000ff5e <__d2b+0x52>
8000ff46:	40 09       	lddsp	r9,sp[0x0]
8000ff48:	f8 0a 11 20 	rsub	r10,r12,32
8000ff4c:	f2 0a 09 4a 	lsl	r10,r9,r10
8000ff50:	f5 e8 10 08 	or	r8,r10,r8
8000ff54:	89 58       	st.w	r4[0x14],r8
8000ff56:	f2 0c 0a 49 	lsr	r9,r9,r12
8000ff5a:	50 09       	stdsp	sp[0x0],r9
8000ff5c:	c0 28       	rjmp	8000ff60 <__d2b+0x54>
8000ff5e:	89 58       	st.w	r4[0x14],r8
8000ff60:	40 08       	lddsp	r8,sp[0x0]
8000ff62:	58 08       	cp.w	r8,0
8000ff64:	f9 b3 01 02 	movne	r3,2
8000ff68:	f9 b3 00 01 	moveq	r3,1
8000ff6c:	89 68       	st.w	r4[0x18],r8
8000ff6e:	89 43       	st.w	r4[0x10],r3
8000ff70:	c0 98       	rjmp	8000ff82 <__d2b+0x76>
8000ff72:	1a 9c       	mov	r12,sp
8000ff74:	f0 1f 00 11 	mcall	8000ffb8 <__d2b+0xac>
8000ff78:	30 13       	mov	r3,1
8000ff7a:	40 08       	lddsp	r8,sp[0x0]
8000ff7c:	2e 0c       	sub	r12,-32
8000ff7e:	89 43       	st.w	r4[0x10],r3
8000ff80:	89 58       	st.w	r4[0x14],r8
8000ff82:	58 01       	cp.w	r1,0
8000ff84:	c0 90       	breq	8000ff96 <__d2b+0x8a>
8000ff86:	e2 c1 04 33 	sub	r1,r1,1075
8000ff8a:	18 01       	add	r1,r12
8000ff8c:	8d 01       	st.w	r6[0x0],r1
8000ff8e:	f8 0c 11 35 	rsub	r12,r12,53
8000ff92:	8b 0c       	st.w	r5[0x0],r12
8000ff94:	c0 d8       	rjmp	8000ffae <__d2b+0xa2>
8000ff96:	e6 c8 ff fc 	sub	r8,r3,-4
8000ff9a:	f8 cc 04 32 	sub	r12,r12,1074
8000ff9e:	a5 73       	lsl	r3,0x5
8000ffa0:	8d 0c       	st.w	r6[0x0],r12
8000ffa2:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000ffa6:	f0 1f 00 06 	mcall	8000ffbc <__d2b+0xb0>
8000ffaa:	18 13       	sub	r3,r12
8000ffac:	8b 03       	st.w	r5[0x0],r3
8000ffae:	08 9c       	mov	r12,r4
8000ffb0:	2f ed       	sub	sp,-8
8000ffb2:	d8 32       	popm	r0-r7,pc
8000ffb4:	80 00       	ld.sh	r0,r0[0x0]
8000ffb6:	fe 94 80 00 	brge	7fffffb6 <_estack+0x7ffeffb6>
8000ffba:	fd 9c       	*unknown*
8000ffbc:	80 00       	ld.sh	r0,r0[0x0]
8000ffbe:	fd 3c d4 31 	ld.ub	r12,lr[-11215]

8000ffc0 <__mdiff>:
8000ffc0:	d4 31       	pushm	r0-r7,lr
8000ffc2:	74 48       	ld.w	r8,r10[0x10]
8000ffc4:	76 45       	ld.w	r5,r11[0x10]
8000ffc6:	16 97       	mov	r7,r11
8000ffc8:	14 96       	mov	r6,r10
8000ffca:	10 15       	sub	r5,r8
8000ffcc:	c1 31       	brne	8000fff2 <__mdiff+0x32>
8000ffce:	2f b8       	sub	r8,-5
8000ffd0:	ee ce ff ec 	sub	lr,r7,-20
8000ffd4:	a3 68       	lsl	r8,0x2
8000ffd6:	f4 08 00 0b 	add	r11,r10,r8
8000ffda:	ee 08 00 08 	add	r8,r7,r8
8000ffde:	11 4a       	ld.w	r10,--r8
8000ffe0:	17 49       	ld.w	r9,--r11
8000ffe2:	12 3a       	cp.w	r10,r9
8000ffe4:	c0 30       	breq	8000ffea <__mdiff+0x2a>
8000ffe6:	c0 e2       	brcc	80010002 <__mdiff+0x42>
8000ffe8:	c0 78       	rjmp	8000fff6 <__mdiff+0x36>
8000ffea:	1c 38       	cp.w	r8,lr
8000ffec:	fe 9b ff f9 	brhi	8000ffde <__mdiff+0x1e>
8000fff0:	c4 a8       	rjmp	80010084 <__mdiff+0xc4>
8000fff2:	58 05       	cp.w	r5,0
8000fff4:	c0 64       	brge	80010000 <__mdiff+0x40>
8000fff6:	0e 98       	mov	r8,r7
8000fff8:	30 15       	mov	r5,1
8000fffa:	0c 97       	mov	r7,r6
8000fffc:	10 96       	mov	r6,r8
8000fffe:	c0 28       	rjmp	80010002 <__mdiff+0x42>
80010000:	30 05       	mov	r5,0
80010002:	6e 1b       	ld.w	r11,r7[0x4]
80010004:	f0 1f 00 24 	mcall	80010094 <__mdiff+0xd4>
80010008:	6e 49       	ld.w	r9,r7[0x10]
8001000a:	6c 44       	ld.w	r4,r6[0x10]
8001000c:	99 35       	st.w	r12[0xc],r5
8001000e:	2f b4       	sub	r4,-5
80010010:	f2 c5 ff fb 	sub	r5,r9,-5
80010014:	ec 04 00 24 	add	r4,r6,r4<<0x2
80010018:	ee 05 00 25 	add	r5,r7,r5<<0x2
8001001c:	2e c6       	sub	r6,-20
8001001e:	2e c7       	sub	r7,-20
80010020:	f8 c8 ff ec 	sub	r8,r12,-20
80010024:	30 0a       	mov	r10,0
80010026:	0f 0e       	ld.w	lr,r7++
80010028:	0d 0b       	ld.w	r11,r6++
8001002a:	fc 02 16 10 	lsr	r2,lr,0x10
8001002e:	f6 03 16 10 	lsr	r3,r11,0x10
80010032:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80010036:	e4 03 01 03 	sub	r3,r2,r3
8001003a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8001003e:	fc 0b 01 0b 	sub	r11,lr,r11
80010042:	f6 0a 00 0a 	add	r10,r11,r10
80010046:	b0 1a       	st.h	r8[0x2],r10
80010048:	b1 4a       	asr	r10,0x10
8001004a:	e6 0a 00 0a 	add	r10,r3,r10
8001004e:	b0 0a       	st.h	r8[0x0],r10
80010050:	2f c8       	sub	r8,-4
80010052:	b1 4a       	asr	r10,0x10
80010054:	08 36       	cp.w	r6,r4
80010056:	ce 83       	brcs	80010026 <__mdiff+0x66>
80010058:	c0 d8       	rjmp	80010072 <__mdiff+0xb2>
8001005a:	0f 0b       	ld.w	r11,r7++
8001005c:	f6 0e 16 10 	lsr	lr,r11,0x10
80010060:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80010064:	16 0a       	add	r10,r11
80010066:	b0 1a       	st.h	r8[0x2],r10
80010068:	b1 4a       	asr	r10,0x10
8001006a:	1c 0a       	add	r10,lr
8001006c:	b0 0a       	st.h	r8[0x0],r10
8001006e:	2f c8       	sub	r8,-4
80010070:	b1 4a       	asr	r10,0x10
80010072:	0a 37       	cp.w	r7,r5
80010074:	cf 33       	brcs	8001005a <__mdiff+0x9a>
80010076:	c0 28       	rjmp	8001007a <__mdiff+0xba>
80010078:	20 19       	sub	r9,1
8001007a:	11 4a       	ld.w	r10,--r8
8001007c:	58 0a       	cp.w	r10,0
8001007e:	cf d0       	breq	80010078 <__mdiff+0xb8>
80010080:	99 49       	st.w	r12[0x10],r9
80010082:	d8 32       	popm	r0-r7,pc
80010084:	30 0b       	mov	r11,0
80010086:	f0 1f 00 04 	mcall	80010094 <__mdiff+0xd4>
8001008a:	30 18       	mov	r8,1
8001008c:	99 48       	st.w	r12[0x10],r8
8001008e:	30 08       	mov	r8,0
80010090:	99 58       	st.w	r12[0x14],r8
80010092:	d8 32       	popm	r0-r7,pc
80010094:	80 00       	ld.sh	r0,r0[0x0]
80010096:	fe 94 d4 31 	brge	8000a8f8 <main+0x8e0>

80010098 <__lshift>:
80010098:	d4 31       	pushm	r0-r7,lr
8001009a:	16 97       	mov	r7,r11
8001009c:	76 46       	ld.w	r6,r11[0x10]
8001009e:	f4 02 14 05 	asr	r2,r10,0x5
800100a2:	2f f6       	sub	r6,-1
800100a4:	14 93       	mov	r3,r10
800100a6:	18 94       	mov	r4,r12
800100a8:	04 06       	add	r6,r2
800100aa:	76 1b       	ld.w	r11,r11[0x4]
800100ac:	6e 28       	ld.w	r8,r7[0x8]
800100ae:	c0 38       	rjmp	800100b4 <__lshift+0x1c>
800100b0:	2f fb       	sub	r11,-1
800100b2:	a1 78       	lsl	r8,0x1
800100b4:	10 36       	cp.w	r6,r8
800100b6:	fe 99 ff fd 	brgt	800100b0 <__lshift+0x18>
800100ba:	08 9c       	mov	r12,r4
800100bc:	f0 1f 00 1a 	mcall	80010124 <__lshift+0x8c>
800100c0:	30 09       	mov	r9,0
800100c2:	18 95       	mov	r5,r12
800100c4:	f8 c8 ff ec 	sub	r8,r12,-20
800100c8:	12 9a       	mov	r10,r9
800100ca:	c0 38       	rjmp	800100d0 <__lshift+0x38>
800100cc:	10 aa       	st.w	r8++,r10
800100ce:	2f f9       	sub	r9,-1
800100d0:	04 39       	cp.w	r9,r2
800100d2:	cf d5       	brlt	800100cc <__lshift+0x34>
800100d4:	6e 4b       	ld.w	r11,r7[0x10]
800100d6:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
800100da:	2f bb       	sub	r11,-5
800100dc:	ee c9 ff ec 	sub	r9,r7,-20
800100e0:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
800100e4:	58 03       	cp.w	r3,0
800100e6:	c1 30       	breq	8001010c <__lshift+0x74>
800100e8:	e6 0c 11 20 	rsub	r12,r3,32
800100ec:	30 0a       	mov	r10,0
800100ee:	72 02       	ld.w	r2,r9[0x0]
800100f0:	e4 03 09 42 	lsl	r2,r2,r3
800100f4:	04 4a       	or	r10,r2
800100f6:	10 aa       	st.w	r8++,r10
800100f8:	13 0a       	ld.w	r10,r9++
800100fa:	f4 0c 0a 4a 	lsr	r10,r10,r12
800100fe:	16 39       	cp.w	r9,r11
80010100:	cf 73       	brcs	800100ee <__lshift+0x56>
80010102:	91 0a       	st.w	r8[0x0],r10
80010104:	58 0a       	cp.w	r10,0
80010106:	c0 70       	breq	80010114 <__lshift+0x7c>
80010108:	2f f6       	sub	r6,-1
8001010a:	c0 58       	rjmp	80010114 <__lshift+0x7c>
8001010c:	13 0a       	ld.w	r10,r9++
8001010e:	10 aa       	st.w	r8++,r10
80010110:	16 39       	cp.w	r9,r11
80010112:	cf d3       	brcs	8001010c <__lshift+0x74>
80010114:	08 9c       	mov	r12,r4
80010116:	20 16       	sub	r6,1
80010118:	0e 9b       	mov	r11,r7
8001011a:	8b 46       	st.w	r5[0x10],r6
8001011c:	f0 1f 00 03 	mcall	80010128 <__lshift+0x90>
80010120:	0a 9c       	mov	r12,r5
80010122:	d8 32       	popm	r0-r7,pc
80010124:	80 00       	ld.sh	r0,r0[0x0]
80010126:	fe 94 80 00 	brge	80000126 <_trampoline+0x11e>
8001012a:	fe 5c d4 31 	cp.w	r12,-11215

8001012c <__multiply>:
8001012c:	d4 31       	pushm	r0-r7,lr
8001012e:	20 2d       	sub	sp,8
80010130:	76 49       	ld.w	r9,r11[0x10]
80010132:	74 48       	ld.w	r8,r10[0x10]
80010134:	16 96       	mov	r6,r11
80010136:	14 95       	mov	r5,r10
80010138:	10 39       	cp.w	r9,r8
8001013a:	ec 08 17 50 	movlt	r8,r6
8001013e:	ea 06 17 50 	movlt	r6,r5
80010142:	f0 05 17 50 	movlt	r5,r8
80010146:	6c 28       	ld.w	r8,r6[0x8]
80010148:	76 43       	ld.w	r3,r11[0x10]
8001014a:	74 42       	ld.w	r2,r10[0x10]
8001014c:	76 1b       	ld.w	r11,r11[0x4]
8001014e:	e4 03 00 07 	add	r7,r2,r3
80010152:	10 37       	cp.w	r7,r8
80010154:	f7 bb 09 ff 	subgt	r11,-1
80010158:	f0 1f 00 36 	mcall	80010230 <__multiply+0x104>
8001015c:	ee c4 ff fb 	sub	r4,r7,-5
80010160:	f8 c9 ff ec 	sub	r9,r12,-20
80010164:	f8 04 00 24 	add	r4,r12,r4<<0x2
80010168:	30 0a       	mov	r10,0
8001016a:	12 98       	mov	r8,r9
8001016c:	c0 28       	rjmp	80010170 <__multiply+0x44>
8001016e:	10 aa       	st.w	r8++,r10
80010170:	08 38       	cp.w	r8,r4
80010172:	cf e3       	brcs	8001016e <__multiply+0x42>
80010174:	2f b3       	sub	r3,-5
80010176:	2f b2       	sub	r2,-5
80010178:	ec 03 00 23 	add	r3,r6,r3<<0x2
8001017c:	ea 02 00 22 	add	r2,r5,r2<<0x2
80010180:	ec cb ff ec 	sub	r11,r6,-20
80010184:	50 12       	stdsp	sp[0x4],r2
80010186:	ea ca ff ec 	sub	r10,r5,-20
8001018a:	c4 48       	rjmp	80010212 <__multiply+0xe6>
8001018c:	94 95       	ld.uh	r5,r10[0x2]
8001018e:	58 05       	cp.w	r5,0
80010190:	c2 00       	breq	800101d0 <__multiply+0xa4>
80010192:	12 98       	mov	r8,r9
80010194:	16 96       	mov	r6,r11
80010196:	30 0e       	mov	lr,0
80010198:	50 09       	stdsp	sp[0x0],r9
8001019a:	0d 02       	ld.w	r2,r6++
8001019c:	e4 00 16 10 	lsr	r0,r2,0x10
800101a0:	70 01       	ld.w	r1,r8[0x0]
800101a2:	70 09       	ld.w	r9,r8[0x0]
800101a4:	b1 81       	lsr	r1,0x10
800101a6:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
800101aa:	e0 05 03 41 	mac	r1,r0,r5
800101ae:	ab 32       	mul	r2,r5
800101b0:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
800101b4:	00 02       	add	r2,r0
800101b6:	e4 0e 00 0e 	add	lr,r2,lr
800101ba:	b0 1e       	st.h	r8[0x2],lr
800101bc:	b1 8e       	lsr	lr,0x10
800101be:	1c 01       	add	r1,lr
800101c0:	b0 01       	st.h	r8[0x0],r1
800101c2:	e2 0e 16 10 	lsr	lr,r1,0x10
800101c6:	2f c8       	sub	r8,-4
800101c8:	06 36       	cp.w	r6,r3
800101ca:	ce 83       	brcs	8001019a <__multiply+0x6e>
800101cc:	40 09       	lddsp	r9,sp[0x0]
800101ce:	91 0e       	st.w	r8[0x0],lr
800101d0:	94 86       	ld.uh	r6,r10[0x0]
800101d2:	58 06       	cp.w	r6,0
800101d4:	c1 d0       	breq	8001020e <__multiply+0xe2>
800101d6:	72 02       	ld.w	r2,r9[0x0]
800101d8:	12 98       	mov	r8,r9
800101da:	16 9e       	mov	lr,r11
800101dc:	30 05       	mov	r5,0
800101de:	b0 12       	st.h	r8[0x2],r2
800101e0:	1d 01       	ld.w	r1,lr++
800101e2:	90 82       	ld.uh	r2,r8[0x0]
800101e4:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
800101e8:	ad 30       	mul	r0,r6
800101ea:	e0 02 00 02 	add	r2,r0,r2
800101ee:	e4 05 00 05 	add	r5,r2,r5
800101f2:	b0 05       	st.h	r8[0x0],r5
800101f4:	b1 85       	lsr	r5,0x10
800101f6:	b1 81       	lsr	r1,0x10
800101f8:	2f c8       	sub	r8,-4
800101fa:	ad 31       	mul	r1,r6
800101fc:	90 92       	ld.uh	r2,r8[0x2]
800101fe:	e2 02 00 02 	add	r2,r1,r2
80010202:	0a 02       	add	r2,r5
80010204:	e4 05 16 10 	lsr	r5,r2,0x10
80010208:	06 3e       	cp.w	lr,r3
8001020a:	ce a3       	brcs	800101de <__multiply+0xb2>
8001020c:	91 02       	st.w	r8[0x0],r2
8001020e:	2f ca       	sub	r10,-4
80010210:	2f c9       	sub	r9,-4
80010212:	40 18       	lddsp	r8,sp[0x4]
80010214:	10 3a       	cp.w	r10,r8
80010216:	cb b3       	brcs	8001018c <__multiply+0x60>
80010218:	c0 28       	rjmp	8001021c <__multiply+0xf0>
8001021a:	20 17       	sub	r7,1
8001021c:	58 07       	cp.w	r7,0
8001021e:	e0 8a 00 05 	brle	80010228 <__multiply+0xfc>
80010222:	09 48       	ld.w	r8,--r4
80010224:	58 08       	cp.w	r8,0
80010226:	cf a0       	breq	8001021a <__multiply+0xee>
80010228:	99 47       	st.w	r12[0x10],r7
8001022a:	2f ed       	sub	sp,-8
8001022c:	d8 32       	popm	r0-r7,pc
8001022e:	00 00       	add	r0,r0
80010230:	80 00       	ld.sh	r0,r0[0x0]
80010232:	fe 94 d4 21 	brge	8000aa74 <main+0xa5c>

80010234 <__i2b>:
80010234:	d4 21       	pushm	r4-r7,lr
80010236:	16 97       	mov	r7,r11
80010238:	30 1b       	mov	r11,1
8001023a:	f0 1f 00 04 	mcall	80010248 <__i2b+0x14>
8001023e:	30 19       	mov	r9,1
80010240:	99 57       	st.w	r12[0x14],r7
80010242:	99 49       	st.w	r12[0x10],r9
80010244:	d8 22       	popm	r4-r7,pc
80010246:	00 00       	add	r0,r0
80010248:	80 00       	ld.sh	r0,r0[0x0]
8001024a:	fe 94 d4 31 	brge	8000aaac <main+0xa94>

8001024c <__multadd>:
8001024c:	d4 31       	pushm	r0-r7,lr
8001024e:	30 08       	mov	r8,0
80010250:	12 95       	mov	r5,r9
80010252:	16 97       	mov	r7,r11
80010254:	18 96       	mov	r6,r12
80010256:	76 44       	ld.w	r4,r11[0x10]
80010258:	f6 c9 ff ec 	sub	r9,r11,-20
8001025c:	72 0b       	ld.w	r11,r9[0x0]
8001025e:	f6 0c 16 10 	lsr	r12,r11,0x10
80010262:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80010266:	f4 0c 02 4c 	mul	r12,r10,r12
8001026a:	f4 0b 03 45 	mac	r5,r10,r11
8001026e:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80010272:	b1 85       	lsr	r5,0x10
80010274:	18 05       	add	r5,r12
80010276:	ea 0c 15 10 	lsl	r12,r5,0x10
8001027a:	f8 0b 00 0b 	add	r11,r12,r11
8001027e:	12 ab       	st.w	r9++,r11
80010280:	2f f8       	sub	r8,-1
80010282:	b1 85       	lsr	r5,0x10
80010284:	08 38       	cp.w	r8,r4
80010286:	ce b5       	brlt	8001025c <__multadd+0x10>
80010288:	58 05       	cp.w	r5,0
8001028a:	c1 d0       	breq	800102c4 <__multadd+0x78>
8001028c:	6e 28       	ld.w	r8,r7[0x8]
8001028e:	10 34       	cp.w	r4,r8
80010290:	c1 45       	brlt	800102b8 <__multadd+0x6c>
80010292:	6e 1b       	ld.w	r11,r7[0x4]
80010294:	0c 9c       	mov	r12,r6
80010296:	2f fb       	sub	r11,-1
80010298:	f0 1f 00 0c 	mcall	800102c8 <__multadd+0x7c>
8001029c:	6e 4a       	ld.w	r10,r7[0x10]
8001029e:	ee cb ff f4 	sub	r11,r7,-12
800102a2:	18 93       	mov	r3,r12
800102a4:	2f ea       	sub	r10,-2
800102a6:	2f 4c       	sub	r12,-12
800102a8:	a3 6a       	lsl	r10,0x2
800102aa:	f0 1f 00 09 	mcall	800102cc <__multadd+0x80>
800102ae:	0e 9b       	mov	r11,r7
800102b0:	0c 9c       	mov	r12,r6
800102b2:	f0 1f 00 08 	mcall	800102d0 <__multadd+0x84>
800102b6:	06 97       	mov	r7,r3
800102b8:	e8 c8 ff ff 	sub	r8,r4,-1
800102bc:	2f b4       	sub	r4,-5
800102be:	8f 48       	st.w	r7[0x10],r8
800102c0:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
800102c4:	0e 9c       	mov	r12,r7
800102c6:	d8 32       	popm	r0-r7,pc
800102c8:	80 00       	ld.sh	r0,r0[0x0]
800102ca:	fe 94 80 00 	brge	800002ca <_trampoline+0x2c2>
800102ce:	bc 72       	st.h	lr[0xe],r2
800102d0:	80 00       	ld.sh	r0,r0[0x0]
800102d2:	fe 5c d4 31 	cp.w	r12,-11215

800102d4 <__pow5mult>:
800102d4:	d4 31       	pushm	r0-r7,lr
800102d6:	14 96       	mov	r6,r10
800102d8:	18 97       	mov	r7,r12
800102da:	16 94       	mov	r4,r11
800102dc:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
800102e0:	c0 90       	breq	800102f2 <__pow5mult+0x1e>
800102e2:	20 18       	sub	r8,1
800102e4:	4a 19       	lddpc	r9,80010368 <__pow5mult+0x94>
800102e6:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
800102ea:	30 09       	mov	r9,0
800102ec:	f0 1f 00 20 	mcall	8001036c <__pow5mult+0x98>
800102f0:	18 94       	mov	r4,r12
800102f2:	a3 46       	asr	r6,0x2
800102f4:	c3 70       	breq	80010362 <__pow5mult+0x8e>
800102f6:	6e 95       	ld.w	r5,r7[0x24]
800102f8:	58 05       	cp.w	r5,0
800102fa:	c0 91       	brne	8001030c <__pow5mult+0x38>
800102fc:	31 0c       	mov	r12,16
800102fe:	f0 1f 00 1d 	mcall	80010370 <__pow5mult+0x9c>
80010302:	99 35       	st.w	r12[0xc],r5
80010304:	8f 9c       	st.w	r7[0x24],r12
80010306:	99 15       	st.w	r12[0x4],r5
80010308:	99 25       	st.w	r12[0x8],r5
8001030a:	99 05       	st.w	r12[0x0],r5
8001030c:	6e 93       	ld.w	r3,r7[0x24]
8001030e:	66 25       	ld.w	r5,r3[0x8]
80010310:	58 05       	cp.w	r5,0
80010312:	c0 d1       	brne	8001032c <__pow5mult+0x58>
80010314:	e0 6b 02 71 	mov	r11,625
80010318:	0e 9c       	mov	r12,r7
8001031a:	f0 1f 00 17 	mcall	80010374 <__pow5mult+0xa0>
8001031e:	87 2c       	st.w	r3[0x8],r12
80010320:	30 08       	mov	r8,0
80010322:	18 95       	mov	r5,r12
80010324:	99 08       	st.w	r12[0x0],r8
80010326:	c0 38       	rjmp	8001032c <__pow5mult+0x58>
80010328:	06 9c       	mov	r12,r3
8001032a:	18 95       	mov	r5,r12
8001032c:	ed b6 00 00 	bld	r6,0x0
80010330:	c0 c1       	brne	80010348 <__pow5mult+0x74>
80010332:	08 9b       	mov	r11,r4
80010334:	0a 9a       	mov	r10,r5
80010336:	0e 9c       	mov	r12,r7
80010338:	f0 1f 00 10 	mcall	80010378 <__pow5mult+0xa4>
8001033c:	08 9b       	mov	r11,r4
8001033e:	18 93       	mov	r3,r12
80010340:	0e 9c       	mov	r12,r7
80010342:	06 94       	mov	r4,r3
80010344:	f0 1f 00 0e 	mcall	8001037c <__pow5mult+0xa8>
80010348:	a1 56       	asr	r6,0x1
8001034a:	c0 c0       	breq	80010362 <__pow5mult+0x8e>
8001034c:	6a 03       	ld.w	r3,r5[0x0]
8001034e:	58 03       	cp.w	r3,0
80010350:	ce c1       	brne	80010328 <__pow5mult+0x54>
80010352:	0a 9a       	mov	r10,r5
80010354:	0a 9b       	mov	r11,r5
80010356:	0e 9c       	mov	r12,r7
80010358:	f0 1f 00 08 	mcall	80010378 <__pow5mult+0xa4>
8001035c:	8b 0c       	st.w	r5[0x0],r12
8001035e:	99 03       	st.w	r12[0x0],r3
80010360:	ce 5b       	rjmp	8001032a <__pow5mult+0x56>
80010362:	08 9c       	mov	r12,r4
80010364:	d8 32       	popm	r0-r7,pc
80010366:	00 00       	add	r0,r0
80010368:	80 01       	ld.sh	r1,r0[0x0]
8001036a:	1a dc       	st.w	--sp,r12
8001036c:	80 01       	ld.sh	r1,r0[0x0]
8001036e:	02 4c       	or	r12,r1
80010370:	80 00       	ld.sh	r0,r0[0x0]
80010372:	f8 7c 80 01 	mov	r12,-425983
80010376:	02 34       	cp.w	r4,r1
80010378:	80 01       	ld.sh	r1,r0[0x0]
8001037a:	01 2c       	ld.uh	r12,r0++
8001037c:	80 00       	ld.sh	r0,r0[0x0]
8001037e:	fe 5c d4 31 	cp.w	r12,-11215

80010380 <_realloc_r>:
80010380:	d4 31       	pushm	r0-r7,lr
80010382:	20 1d       	sub	sp,4
80010384:	16 94       	mov	r4,r11
80010386:	18 92       	mov	r2,r12
80010388:	14 9b       	mov	r11,r10
8001038a:	58 04       	cp.w	r4,0
8001038c:	c0 51       	brne	80010396 <_realloc_r+0x16>
8001038e:	f0 1f 00 5b 	mcall	800104f8 <_realloc_r+0x178>
80010392:	18 95       	mov	r5,r12
80010394:	c5 b9       	rjmp	8001064a <_realloc_r+0x2ca>
80010396:	50 0a       	stdsp	sp[0x0],r10
80010398:	f0 1f 00 59 	mcall	800104fc <_realloc_r+0x17c>
8001039c:	40 0b       	lddsp	r11,sp[0x0]
8001039e:	f6 c8 ff f5 	sub	r8,r11,-11
800103a2:	e8 c1 00 08 	sub	r1,r4,8
800103a6:	10 96       	mov	r6,r8
800103a8:	62 1c       	ld.w	r12,r1[0x4]
800103aa:	e0 16 ff f8 	andl	r6,0xfff8
800103ae:	59 68       	cp.w	r8,22
800103b0:	f9 b6 08 10 	movls	r6,16
800103b4:	16 36       	cp.w	r6,r11
800103b6:	5f 38       	srlo	r8
800103b8:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
800103bc:	c0 50       	breq	800103c6 <_realloc_r+0x46>
800103be:	30 c8       	mov	r8,12
800103c0:	30 05       	mov	r5,0
800103c2:	85 38       	st.w	r2[0xc],r8
800103c4:	c4 39       	rjmp	8001064a <_realloc_r+0x2ca>
800103c6:	18 90       	mov	r0,r12
800103c8:	e0 10 ff fc 	andl	r0,0xfffc
800103cc:	0c 30       	cp.w	r0,r6
800103ce:	e0 84 01 13 	brge	800105f4 <_realloc_r+0x274>
800103d2:	4c c8       	lddpc	r8,80010500 <_realloc_r+0x180>
800103d4:	e2 00 00 09 	add	r9,r1,r0
800103d8:	70 25       	ld.w	r5,r8[0x8]
800103da:	0a 39       	cp.w	r9,r5
800103dc:	c0 90       	breq	800103ee <_realloc_r+0x6e>
800103de:	72 1a       	ld.w	r10,r9[0x4]
800103e0:	a1 ca       	cbr	r10,0x0
800103e2:	f2 0a 00 0a 	add	r10,r9,r10
800103e6:	74 1a       	ld.w	r10,r10[0x4]
800103e8:	ed ba 00 00 	bld	r10,0x0
800103ec:	c2 20       	breq	80010430 <_realloc_r+0xb0>
800103ee:	72 1a       	ld.w	r10,r9[0x4]
800103f0:	e0 1a ff fc 	andl	r10,0xfffc
800103f4:	f4 00 00 03 	add	r3,r10,r0
800103f8:	0a 39       	cp.w	r9,r5
800103fa:	c1 31       	brne	80010420 <_realloc_r+0xa0>
800103fc:	ec c7 ff f0 	sub	r7,r6,-16
80010400:	0e 33       	cp.w	r3,r7
80010402:	c1 95       	brlt	80010434 <_realloc_r+0xb4>
80010404:	e2 06 00 09 	add	r9,r1,r6
80010408:	0c 13       	sub	r3,r6
8001040a:	a1 a3       	sbr	r3,0x0
8001040c:	93 13       	st.w	r9[0x4],r3
8001040e:	91 29       	st.w	r8[0x8],r9
80010410:	04 9c       	mov	r12,r2
80010412:	62 18       	ld.w	r8,r1[0x4]
80010414:	08 95       	mov	r5,r4
80010416:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8001041a:	10 46       	or	r6,r8
8001041c:	83 16       	st.w	r1[0x4],r6
8001041e:	c1 49       	rjmp	80010646 <_realloc_r+0x2c6>
80010420:	0c 33       	cp.w	r3,r6
80010422:	c0 95       	brlt	80010434 <_realloc_r+0xb4>
80010424:	72 28       	ld.w	r8,r9[0x8]
80010426:	02 97       	mov	r7,r1
80010428:	72 39       	ld.w	r9,r9[0xc]
8001042a:	93 28       	st.w	r9[0x8],r8
8001042c:	91 39       	st.w	r8[0xc],r9
8001042e:	ce 58       	rjmp	800105f8 <_realloc_r+0x278>
80010430:	30 0a       	mov	r10,0
80010432:	14 99       	mov	r9,r10
80010434:	ed bc 00 00 	bld	r12,0x0
80010438:	e0 80 00 9e 	breq	80010574 <_realloc_r+0x1f4>
8001043c:	62 07       	ld.w	r7,r1[0x0]
8001043e:	e2 07 01 07 	sub	r7,r1,r7
80010442:	6e 1c       	ld.w	r12,r7[0x4]
80010444:	e0 1c ff fc 	andl	r12,0xfffc
80010448:	58 09       	cp.w	r9,0
8001044a:	c5 f0       	breq	80010508 <_realloc_r+0x188>
8001044c:	f8 00 00 03 	add	r3,r12,r0
80010450:	0a 39       	cp.w	r9,r5
80010452:	c4 81       	brne	800104e2 <_realloc_r+0x162>
80010454:	14 03       	add	r3,r10
80010456:	ec c9 ff f0 	sub	r9,r6,-16
8001045a:	12 33       	cp.w	r3,r9
8001045c:	c5 65       	brlt	80010508 <_realloc_r+0x188>
8001045e:	6e 3a       	ld.w	r10,r7[0xc]
80010460:	6e 29       	ld.w	r9,r7[0x8]
80010462:	95 29       	st.w	r10[0x8],r9
80010464:	93 3a       	st.w	r9[0xc],r10
80010466:	ee c5 ff f8 	sub	r5,r7,-8
8001046a:	e0 ca 00 04 	sub	r10,r0,4
8001046e:	e0 4a 00 24 	cp.w	r10,36
80010472:	e0 8b 00 25 	brhi	800104bc <_realloc_r+0x13c>
80010476:	0a 99       	mov	r9,r5
80010478:	59 3a       	cp.w	r10,19
8001047a:	e0 88 00 1a 	brls	800104ae <_realloc_r+0x12e>
8001047e:	09 09       	ld.w	r9,r4++
80010480:	8b 09       	st.w	r5[0x0],r9
80010482:	09 09       	ld.w	r9,r4++
80010484:	8f 39       	st.w	r7[0xc],r9
80010486:	ee c9 ff f0 	sub	r9,r7,-16
8001048a:	59 ba       	cp.w	r10,27
8001048c:	e0 88 00 11 	brls	800104ae <_realloc_r+0x12e>
80010490:	09 0b       	ld.w	r11,r4++
80010492:	93 0b       	st.w	r9[0x0],r11
80010494:	09 09       	ld.w	r9,r4++
80010496:	8f 59       	st.w	r7[0x14],r9
80010498:	ee c9 ff e8 	sub	r9,r7,-24
8001049c:	e0 4a 00 24 	cp.w	r10,36
800104a0:	c0 71       	brne	800104ae <_realloc_r+0x12e>
800104a2:	09 0a       	ld.w	r10,r4++
800104a4:	93 0a       	st.w	r9[0x0],r10
800104a6:	ee c9 ff e0 	sub	r9,r7,-32
800104aa:	09 0a       	ld.w	r10,r4++
800104ac:	8f 7a       	st.w	r7[0x1c],r10
800104ae:	09 0a       	ld.w	r10,r4++
800104b0:	12 aa       	st.w	r9++,r10
800104b2:	68 0a       	ld.w	r10,r4[0x0]
800104b4:	93 0a       	st.w	r9[0x0],r10
800104b6:	68 1a       	ld.w	r10,r4[0x4]
800104b8:	93 1a       	st.w	r9[0x4],r10
800104ba:	c0 78       	rjmp	800104c8 <_realloc_r+0x148>
800104bc:	50 08       	stdsp	sp[0x0],r8
800104be:	08 9b       	mov	r11,r4
800104c0:	0a 9c       	mov	r12,r5
800104c2:	f0 1f 00 11 	mcall	80010504 <_realloc_r+0x184>
800104c6:	40 08       	lddsp	r8,sp[0x0]
800104c8:	ee 06 00 09 	add	r9,r7,r6
800104cc:	0c 13       	sub	r3,r6
800104ce:	a1 a3       	sbr	r3,0x0
800104d0:	93 13       	st.w	r9[0x4],r3
800104d2:	91 29       	st.w	r8[0x8],r9
800104d4:	04 9c       	mov	r12,r2
800104d6:	6e 18       	ld.w	r8,r7[0x4]
800104d8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800104dc:	10 46       	or	r6,r8
800104de:	8f 16       	st.w	r7[0x4],r6
800104e0:	cb 38       	rjmp	80010646 <_realloc_r+0x2c6>
800104e2:	14 03       	add	r3,r10
800104e4:	0c 33       	cp.w	r3,r6
800104e6:	c1 15       	brlt	80010508 <_realloc_r+0x188>
800104e8:	72 28       	ld.w	r8,r9[0x8]
800104ea:	72 39       	ld.w	r9,r9[0xc]
800104ec:	93 28       	st.w	r9[0x8],r8
800104ee:	91 39       	st.w	r8[0xc],r9
800104f0:	6e 28       	ld.w	r8,r7[0x8]
800104f2:	6e 39       	ld.w	r9,r7[0xc]
800104f4:	c1 08       	rjmp	80010514 <_realloc_r+0x194>
800104f6:	00 00       	add	r0,r0
800104f8:	80 00       	ld.sh	r0,r0[0x0]
800104fa:	f8 94 80 00 	brge	7ff404fa <_estack+0x7ff304fa>
800104fe:	fd 38 00 00 	ld.ub	r8,lr[0]
80010502:	01 a8       	ld.ub	r8,r0[0x2]
80010504:	80 00       	ld.sh	r0,r0[0x0]
80010506:	fc fa f8 00 	ld.w	r10,lr[-2048]
8001050a:	00 03       	add	r3,r0
8001050c:	0c 33       	cp.w	r3,r6
8001050e:	c3 35       	brlt	80010574 <_realloc_r+0x1f4>
80010510:	6e 39       	ld.w	r9,r7[0xc]
80010512:	6e 28       	ld.w	r8,r7[0x8]
80010514:	93 28       	st.w	r9[0x8],r8
80010516:	91 39       	st.w	r8[0xc],r9
80010518:	e0 ca 00 04 	sub	r10,r0,4
8001051c:	ee cc ff f8 	sub	r12,r7,-8
80010520:	e0 4a 00 24 	cp.w	r10,36
80010524:	e0 8b 00 24 	brhi	8001056c <_realloc_r+0x1ec>
80010528:	59 3a       	cp.w	r10,19
8001052a:	e0 88 00 1a 	brls	8001055e <_realloc_r+0x1de>
8001052e:	09 08       	ld.w	r8,r4++
80010530:	99 08       	st.w	r12[0x0],r8
80010532:	09 08       	ld.w	r8,r4++
80010534:	8f 38       	st.w	r7[0xc],r8
80010536:	ee cc ff f0 	sub	r12,r7,-16
8001053a:	59 ba       	cp.w	r10,27
8001053c:	e0 88 00 11 	brls	8001055e <_realloc_r+0x1de>
80010540:	09 08       	ld.w	r8,r4++
80010542:	99 08       	st.w	r12[0x0],r8
80010544:	09 08       	ld.w	r8,r4++
80010546:	8f 58       	st.w	r7[0x14],r8
80010548:	ee cc ff e8 	sub	r12,r7,-24
8001054c:	e0 4a 00 24 	cp.w	r10,36
80010550:	c0 71       	brne	8001055e <_realloc_r+0x1de>
80010552:	09 08       	ld.w	r8,r4++
80010554:	99 08       	st.w	r12[0x0],r8
80010556:	ee cc ff e0 	sub	r12,r7,-32
8001055a:	09 08       	ld.w	r8,r4++
8001055c:	8f 78       	st.w	r7[0x1c],r8
8001055e:	09 08       	ld.w	r8,r4++
80010560:	18 a8       	st.w	r12++,r8
80010562:	68 08       	ld.w	r8,r4[0x0]
80010564:	99 08       	st.w	r12[0x0],r8
80010566:	68 18       	ld.w	r8,r4[0x4]
80010568:	99 18       	st.w	r12[0x4],r8
8001056a:	c4 78       	rjmp	800105f8 <_realloc_r+0x278>
8001056c:	08 9b       	mov	r11,r4
8001056e:	f0 1f 00 39 	mcall	80010650 <_realloc_r+0x2d0>
80010572:	c4 38       	rjmp	800105f8 <_realloc_r+0x278>
80010574:	04 9c       	mov	r12,r2
80010576:	f0 1f 00 38 	mcall	80010654 <_realloc_r+0x2d4>
8001057a:	18 95       	mov	r5,r12
8001057c:	c3 a0       	breq	800105f0 <_realloc_r+0x270>
8001057e:	62 18       	ld.w	r8,r1[0x4]
80010580:	f8 c9 00 08 	sub	r9,r12,8
80010584:	a1 c8       	cbr	r8,0x0
80010586:	e2 08 00 08 	add	r8,r1,r8
8001058a:	10 39       	cp.w	r9,r8
8001058c:	c0 71       	brne	8001059a <_realloc_r+0x21a>
8001058e:	72 13       	ld.w	r3,r9[0x4]
80010590:	02 97       	mov	r7,r1
80010592:	e0 13 ff fc 	andl	r3,0xfffc
80010596:	00 03       	add	r3,r0
80010598:	c3 08       	rjmp	800105f8 <_realloc_r+0x278>
8001059a:	e0 ca 00 04 	sub	r10,r0,4
8001059e:	e0 4a 00 24 	cp.w	r10,36
800105a2:	e0 8b 00 20 	brhi	800105e2 <_realloc_r+0x262>
800105a6:	08 99       	mov	r9,r4
800105a8:	18 98       	mov	r8,r12
800105aa:	59 3a       	cp.w	r10,19
800105ac:	e0 88 00 14 	brls	800105d4 <_realloc_r+0x254>
800105b0:	13 0b       	ld.w	r11,r9++
800105b2:	10 ab       	st.w	r8++,r11
800105b4:	13 0b       	ld.w	r11,r9++
800105b6:	10 ab       	st.w	r8++,r11
800105b8:	59 ba       	cp.w	r10,27
800105ba:	e0 88 00 0d 	brls	800105d4 <_realloc_r+0x254>
800105be:	13 0b       	ld.w	r11,r9++
800105c0:	10 ab       	st.w	r8++,r11
800105c2:	13 0b       	ld.w	r11,r9++
800105c4:	10 ab       	st.w	r8++,r11
800105c6:	e0 4a 00 24 	cp.w	r10,36
800105ca:	c0 51       	brne	800105d4 <_realloc_r+0x254>
800105cc:	13 0a       	ld.w	r10,r9++
800105ce:	10 aa       	st.w	r8++,r10
800105d0:	13 0a       	ld.w	r10,r9++
800105d2:	10 aa       	st.w	r8++,r10
800105d4:	13 0a       	ld.w	r10,r9++
800105d6:	10 aa       	st.w	r8++,r10
800105d8:	72 0a       	ld.w	r10,r9[0x0]
800105da:	91 0a       	st.w	r8[0x0],r10
800105dc:	72 19       	ld.w	r9,r9[0x4]
800105de:	91 19       	st.w	r8[0x4],r9
800105e0:	c0 48       	rjmp	800105e8 <_realloc_r+0x268>
800105e2:	08 9b       	mov	r11,r4
800105e4:	f0 1f 00 1b 	mcall	80010650 <_realloc_r+0x2d0>
800105e8:	08 9b       	mov	r11,r4
800105ea:	04 9c       	mov	r12,r2
800105ec:	f0 1f 00 1b 	mcall	80010658 <_realloc_r+0x2d8>
800105f0:	04 9c       	mov	r12,r2
800105f2:	c2 a8       	rjmp	80010646 <_realloc_r+0x2c6>
800105f4:	00 93       	mov	r3,r0
800105f6:	02 97       	mov	r7,r1
800105f8:	e6 06 01 09 	sub	r9,r3,r6
800105fc:	6e 18       	ld.w	r8,r7[0x4]
800105fe:	58 f9       	cp.w	r9,15
80010600:	e0 88 00 16 	brls	8001062c <_realloc_r+0x2ac>
80010604:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80010608:	ed e8 10 08 	or	r8,r6,r8
8001060c:	8f 18       	st.w	r7[0x4],r8
8001060e:	12 98       	mov	r8,r9
80010610:	a1 a8       	sbr	r8,0x0
80010612:	ee 06 00 0b 	add	r11,r7,r6
80010616:	f6 09 00 09 	add	r9,r11,r9
8001061a:	97 18       	st.w	r11[0x4],r8
8001061c:	72 18       	ld.w	r8,r9[0x4]
8001061e:	a1 a8       	sbr	r8,0x0
80010620:	2f 8b       	sub	r11,-8
80010622:	93 18       	st.w	r9[0x4],r8
80010624:	04 9c       	mov	r12,r2
80010626:	f0 1f 00 0d 	mcall	80010658 <_realloc_r+0x2d8>
8001062a:	c0 b8       	rjmp	80010640 <_realloc_r+0x2c0>
8001062c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80010630:	e7 e8 10 08 	or	r8,r3,r8
80010634:	8f 18       	st.w	r7[0x4],r8
80010636:	ee 03 00 03 	add	r3,r7,r3
8001063a:	66 18       	ld.w	r8,r3[0x4]
8001063c:	a1 a8       	sbr	r8,0x0
8001063e:	87 18       	st.w	r3[0x4],r8
80010640:	04 9c       	mov	r12,r2
80010642:	ee c5 ff f8 	sub	r5,r7,-8
80010646:	f0 1f 00 06 	mcall	8001065c <_realloc_r+0x2dc>
8001064a:	0a 9c       	mov	r12,r5
8001064c:	2f fd       	sub	sp,-4
8001064e:	d8 32       	popm	r0-r7,pc
80010650:	80 00       	ld.sh	r0,r0[0x0]
80010652:	fc fa 80 00 	ld.w	r10,lr[-32768]
80010656:	f8 94 80 00 	brge	7ff40656 <_estack+0x7ff30656>
8001065a:	f2 f0 80 00 	ld.w	r0,r9[-32768]
8001065e:	fd 3a 14 98 	ld.ub	r10,lr[5272]

80010660 <__isinfd>:
80010660:	14 98       	mov	r8,r10
80010662:	fc 19 7f f0 	movh	r9,0x7ff0
80010666:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8001066a:	f0 0b 11 00 	rsub	r11,r8,0
8001066e:	f7 e8 10 08 	or	r8,r11,r8
80010672:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80010676:	f2 08 01 08 	sub	r8,r9,r8
8001067a:	f0 0c 11 00 	rsub	r12,r8,0
8001067e:	f9 e8 10 08 	or	r8,r12,r8
80010682:	f0 0c 14 1f 	asr	r12,r8,0x1f
80010686:	2f fc       	sub	r12,-1
80010688:	5e fc       	retal	r12

8001068a <__isnand>:
8001068a:	14 98       	mov	r8,r10
8001068c:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80010690:	f0 0c 11 00 	rsub	r12,r8,0
80010694:	10 4c       	or	r12,r8
80010696:	fc 18 7f f0 	movh	r8,0x7ff0
8001069a:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8001069e:	f0 0c 01 0c 	sub	r12,r8,r12
800106a2:	bf 9c       	lsr	r12,0x1f
800106a4:	5e fc       	retal	r12
800106a6:	d7 03       	nop

800106a8 <_sbrk_r>:
800106a8:	d4 21       	pushm	r4-r7,lr
800106aa:	30 08       	mov	r8,0
800106ac:	18 97       	mov	r7,r12
800106ae:	48 76       	lddpc	r6,800106c8 <_sbrk_r+0x20>
800106b0:	16 9c       	mov	r12,r11
800106b2:	8d 08       	st.w	r6[0x0],r8
800106b4:	f0 1f 00 06 	mcall	800106cc <_sbrk_r+0x24>
800106b8:	5b fc       	cp.w	r12,-1
800106ba:	c0 51       	brne	800106c4 <_sbrk_r+0x1c>
800106bc:	6c 08       	ld.w	r8,r6[0x0]
800106be:	58 08       	cp.w	r8,0
800106c0:	ef f8 1a 03 	st.wne	r7[0xc],r8
800106c4:	d8 22       	popm	r4-r7,pc
800106c6:	00 00       	add	r0,r0
800106c8:	00 00       	add	r0,r0
800106ca:	0c 98       	mov	r8,r6
800106cc:	80 01       	ld.sh	r1,r0[0x0]
800106ce:	08 44       	or	r4,r4

800106d0 <__sclose>:
800106d0:	d4 01       	pushm	lr
800106d2:	96 7b       	ld.sh	r11,r11[0xe]
800106d4:	f0 1f 00 02 	mcall	800106dc <__sclose+0xc>
800106d8:	d8 02       	popm	pc
800106da:	00 00       	add	r0,r0
800106dc:	80 01       	ld.sh	r1,r0[0x0]
800106de:	09 10       	ld.sh	r0,r4++

800106e0 <__sseek>:
800106e0:	d4 21       	pushm	r4-r7,lr
800106e2:	16 97       	mov	r7,r11
800106e4:	96 7b       	ld.sh	r11,r11[0xe]
800106e6:	f0 1f 00 08 	mcall	80010704 <__sseek+0x24>
800106ea:	8e 68       	ld.sh	r8,r7[0xc]
800106ec:	10 99       	mov	r9,r8
800106ee:	ad c8       	cbr	r8,0xc
800106f0:	ad a9       	sbr	r9,0xc
800106f2:	5b fc       	cp.w	r12,-1
800106f4:	ef f8 0c 06 	st.heq	r7[0xc],r8
800106f8:	ef f9 1c 06 	st.hne	r7[0xc],r9
800106fc:	ef fc 1a 15 	st.wne	r7[0x54],r12
80010700:	d8 22       	popm	r4-r7,pc
80010702:	00 00       	add	r0,r0
80010704:	80 01       	ld.sh	r1,r0[0x0]
80010706:	0a 58       	eor	r8,r5

80010708 <__swrite>:
80010708:	d4 21       	pushm	r4-r7,lr
8001070a:	96 68       	ld.sh	r8,r11[0xc]
8001070c:	16 97       	mov	r7,r11
8001070e:	14 95       	mov	r5,r10
80010710:	12 94       	mov	r4,r9
80010712:	e2 18 01 00 	andl	r8,0x100,COH
80010716:	18 96       	mov	r6,r12
80010718:	c0 60       	breq	80010724 <__swrite+0x1c>
8001071a:	30 29       	mov	r9,2
8001071c:	30 0a       	mov	r10,0
8001071e:	96 7b       	ld.sh	r11,r11[0xe]
80010720:	f0 1f 00 06 	mcall	80010738 <__swrite+0x30>
80010724:	8e 68       	ld.sh	r8,r7[0xc]
80010726:	ad c8       	cbr	r8,0xc
80010728:	08 99       	mov	r9,r4
8001072a:	0a 9a       	mov	r10,r5
8001072c:	8e 7b       	ld.sh	r11,r7[0xe]
8001072e:	0c 9c       	mov	r12,r6
80010730:	ae 68       	st.h	r7[0xc],r8
80010732:	f0 1f 00 03 	mcall	8001073c <__swrite+0x34>
80010736:	d8 22       	popm	r4-r7,pc
80010738:	80 01       	ld.sh	r1,r0[0x0]
8001073a:	0a 58       	eor	r8,r5
8001073c:	80 01       	ld.sh	r1,r0[0x0]
8001073e:	08 84       	andn	r4,r4

80010740 <__sread>:
80010740:	d4 21       	pushm	r4-r7,lr
80010742:	16 97       	mov	r7,r11
80010744:	96 7b       	ld.sh	r11,r11[0xe]
80010746:	f0 1f 00 07 	mcall	80010760 <__sread+0x20>
8001074a:	c0 65       	brlt	80010756 <__sread+0x16>
8001074c:	6f 58       	ld.w	r8,r7[0x54]
8001074e:	18 08       	add	r8,r12
80010750:	ef 48 00 54 	st.w	r7[84],r8
80010754:	d8 22       	popm	r4-r7,pc
80010756:	8e 68       	ld.sh	r8,r7[0xc]
80010758:	ad c8       	cbr	r8,0xc
8001075a:	ae 68       	st.h	r7[0xc],r8
8001075c:	d8 22       	popm	r4-r7,pc
8001075e:	00 00       	add	r0,r0
80010760:	80 01       	ld.sh	r1,r0[0x0]
80010762:	0a 84       	andn	r4,r5

80010764 <_close>:
80010764:	30 28       	mov	r8,2
80010766:	d6 73       	breakpoint
80010768:	3f fc       	mov	r12,-1
8001076a:	35 8b       	mov	r11,88
8001076c:	58 0c       	cp.w	r12,0
8001076e:	5e 4c       	retge	r12
80010770:	48 2a       	lddpc	r10,80010778 <_close+0x14>
80010772:	95 0b       	st.w	r10[0x0],r11
80010774:	5e fc       	retal	r12
80010776:	00 00       	add	r0,r0
80010778:	00 00       	add	r0,r0
8001077a:	0c 98       	mov	r8,r6

8001077c <_lseek>:
8001077c:	30 58       	mov	r8,5
8001077e:	d6 73       	breakpoint
80010780:	3f fc       	mov	r12,-1
80010782:	35 8b       	mov	r11,88
80010784:	58 0c       	cp.w	r12,0
80010786:	5e 4c       	retge	r12
80010788:	48 2a       	lddpc	r10,80010790 <_lseek+0x14>
8001078a:	95 0b       	st.w	r10[0x0],r11
8001078c:	5e fc       	retal	r12
8001078e:	00 00       	add	r0,r0
80010790:	00 00       	add	r0,r0
80010792:	0c 98       	mov	r8,r6

80010794 <_read>:
80010794:	30 38       	mov	r8,3
80010796:	d6 73       	breakpoint
80010798:	3f fc       	mov	r12,-1
8001079a:	35 8b       	mov	r11,88
8001079c:	58 0c       	cp.w	r12,0
8001079e:	5e 4c       	retge	r12
800107a0:	48 2a       	lddpc	r10,800107a8 <_read+0x14>
800107a2:	95 0b       	st.w	r10[0x0],r11
800107a4:	5e fc       	retal	r12
800107a6:	00 00       	add	r0,r0
800107a8:	00 00       	add	r0,r0
800107aa:	0c 98       	mov	r8,r6

800107ac <_write>:
800107ac:	30 48       	mov	r8,4
800107ae:	d6 73       	breakpoint
800107b0:	3f fc       	mov	r12,-1
800107b2:	35 8b       	mov	r11,88
800107b4:	58 0c       	cp.w	r12,0
800107b6:	5e 4c       	retge	r12
800107b8:	48 2a       	lddpc	r10,800107c0 <_write+0x14>
800107ba:	95 0b       	st.w	r10[0x0],r11
800107bc:	5e fc       	retal	r12
800107be:	00 00       	add	r0,r0
800107c0:	00 00       	add	r0,r0
800107c2:	0c 98       	mov	r8,r6

800107c4 <isatty>:
800107c4:	30 b8       	mov	r8,11
800107c6:	d6 73       	breakpoint
800107c8:	3f fc       	mov	r12,-1
800107ca:	35 8b       	mov	r11,88
800107cc:	58 0c       	cp.w	r12,0
800107ce:	5e 4c       	retge	r12
800107d0:	48 2a       	lddpc	r10,800107d8 <isatty+0x14>
800107d2:	95 0b       	st.w	r10[0x0],r11
800107d4:	5e fc       	retal	r12
800107d6:	00 00       	add	r0,r0
800107d8:	00 00       	add	r0,r0
800107da:	0c 98       	mov	r8,r6

800107dc <_fstat_host>:
800107dc:	30 98       	mov	r8,9
800107de:	d6 73       	breakpoint
800107e0:	3f fc       	mov	r12,-1
800107e2:	35 8b       	mov	r11,88
800107e4:	58 0c       	cp.w	r12,0
800107e6:	5e 4c       	retge	r12
800107e8:	48 2a       	lddpc	r10,800107f0 <_fstat_host+0x14>
800107ea:	95 0b       	st.w	r10[0x0],r11
800107ec:	5e fc       	retal	r12
800107ee:	00 00       	add	r0,r0
800107f0:	00 00       	add	r0,r0
800107f2:	0c 98       	mov	r8,r6

800107f4 <_fstat>:
800107f4:	d4 21       	pushm	r4-r7,lr
800107f6:	21 0d       	sub	sp,64
800107f8:	16 97       	mov	r7,r11
800107fa:	1a 9b       	mov	r11,sp
800107fc:	f0 1f 00 11 	mcall	80010840 <_fstat+0x4c>
80010800:	c0 34       	brge	80010806 <_fstat+0x12>
80010802:	3f fc       	mov	r12,-1
80010804:	c1 c8       	rjmp	8001083c <_fstat+0x48>
80010806:	40 08       	lddsp	r8,sp[0x0]
80010808:	ae 08       	st.h	r7[0x0],r8
8001080a:	40 18       	lddsp	r8,sp[0x4]
8001080c:	ae 18       	st.h	r7[0x2],r8
8001080e:	40 28       	lddsp	r8,sp[0x8]
80010810:	8f 18       	st.w	r7[0x4],r8
80010812:	40 38       	lddsp	r8,sp[0xc]
80010814:	ae 48       	st.h	r7[0x8],r8
80010816:	40 48       	lddsp	r8,sp[0x10]
80010818:	ae 58       	st.h	r7[0xa],r8
8001081a:	40 58       	lddsp	r8,sp[0x14]
8001081c:	ae 68       	st.h	r7[0xc],r8
8001081e:	40 68       	lddsp	r8,sp[0x18]
80010820:	ae 78       	st.h	r7[0xe],r8
80010822:	40 88       	lddsp	r8,sp[0x20]
80010824:	8f 48       	st.w	r7[0x10],r8
80010826:	40 a8       	lddsp	r8,sp[0x28]
80010828:	8f b8       	st.w	r7[0x2c],r8
8001082a:	40 c8       	lddsp	r8,sp[0x30]
8001082c:	8f c8       	st.w	r7[0x30],r8
8001082e:	40 d8       	lddsp	r8,sp[0x34]
80010830:	8f 58       	st.w	r7[0x14],r8
80010832:	40 e8       	lddsp	r8,sp[0x38]
80010834:	30 0c       	mov	r12,0
80010836:	8f 78       	st.w	r7[0x1c],r8
80010838:	40 f8       	lddsp	r8,sp[0x3c]
8001083a:	8f 98       	st.w	r7[0x24],r8
8001083c:	2f 0d       	sub	sp,-64
8001083e:	d8 22       	popm	r4-r7,pc
80010840:	80 01       	ld.sh	r1,r0[0x0]
80010842:	07 dc       	ld.ub	r12,r3[0x5]

80010844 <_sbrk>:
80010844:	d4 01       	pushm	lr
80010846:	48 c8       	lddpc	r8,80010874 <_sbrk+0x30>
80010848:	70 09       	ld.w	r9,r8[0x0]
8001084a:	58 09       	cp.w	r9,0
8001084c:	c0 31       	brne	80010852 <_sbrk+0xe>
8001084e:	48 b9       	lddpc	r9,80010878 <_sbrk+0x34>
80010850:	91 09       	st.w	r8[0x0],r9
80010852:	48 99       	lddpc	r9,80010874 <_sbrk+0x30>
80010854:	48 aa       	lddpc	r10,8001087c <_sbrk+0x38>
80010856:	72 08       	ld.w	r8,r9[0x0]
80010858:	f0 0c 00 0c 	add	r12,r8,r12
8001085c:	14 3c       	cp.w	r12,r10
8001085e:	e0 8b 00 04 	brhi	80010866 <_sbrk+0x22>
80010862:	93 0c       	st.w	r9[0x0],r12
80010864:	c0 68       	rjmp	80010870 <_sbrk+0x2c>
80010866:	f0 1f 00 07 	mcall	80010880 <_sbrk+0x3c>
8001086a:	30 c8       	mov	r8,12
8001086c:	99 08       	st.w	r12[0x0],r8
8001086e:	3f f8       	mov	r8,-1
80010870:	10 9c       	mov	r12,r8
80010872:	d8 02       	popm	pc
80010874:	00 00       	add	r0,r0
80010876:	07 fc       	ld.ub	r12,r3[0x7]
80010878:	00 00       	add	r0,r0
8001087a:	0c a0       	st.w	r6++,r0
8001087c:	00 00       	add	r0,r0
8001087e:	f0 00       	*unknown*
80010880:	80 01       	ld.sh	r1,r0[0x0]
80010882:	09 38       	ld.ub	r8,r4++

80010884 <_write_r>:
80010884:	d4 21       	pushm	r4-r7,lr
80010886:	16 98       	mov	r8,r11
80010888:	18 97       	mov	r7,r12
8001088a:	10 9c       	mov	r12,r8
8001088c:	30 08       	mov	r8,0
8001088e:	14 9b       	mov	r11,r10
80010890:	48 66       	lddpc	r6,800108a8 <_write_r+0x24>
80010892:	12 9a       	mov	r10,r9
80010894:	8d 08       	st.w	r6[0x0],r8
80010896:	f0 1f 00 06 	mcall	800108ac <_write_r+0x28>
8001089a:	5b fc       	cp.w	r12,-1
8001089c:	c0 51       	brne	800108a6 <_write_r+0x22>
8001089e:	6c 08       	ld.w	r8,r6[0x0]
800108a0:	58 08       	cp.w	r8,0
800108a2:	ef f8 1a 03 	st.wne	r7[0xc],r8
800108a6:	d8 22       	popm	r4-r7,pc
800108a8:	00 00       	add	r0,r0
800108aa:	0c 98       	mov	r8,r6
800108ac:	80 01       	ld.sh	r1,r0[0x0]
800108ae:	07 ac       	ld.ub	r12,r3[0x2]

800108b0 <_calloc_r>:
800108b0:	d4 21       	pushm	r4-r7,lr
800108b2:	f4 0b 02 4b 	mul	r11,r10,r11
800108b6:	f0 1f 00 15 	mcall	80010908 <_calloc_r+0x58>
800108ba:	18 97       	mov	r7,r12
800108bc:	c2 30       	breq	80010902 <_calloc_r+0x52>
800108be:	f8 fa ff fc 	ld.w	r10,r12[-4]
800108c2:	e0 1a ff fc 	andl	r10,0xfffc
800108c6:	20 4a       	sub	r10,4
800108c8:	e0 4a 00 24 	cp.w	r10,36
800108cc:	e0 8b 00 18 	brhi	800108fc <_calloc_r+0x4c>
800108d0:	18 98       	mov	r8,r12
800108d2:	59 3a       	cp.w	r10,19
800108d4:	e0 88 00 0f 	brls	800108f2 <_calloc_r+0x42>
800108d8:	30 09       	mov	r9,0
800108da:	10 a9       	st.w	r8++,r9
800108dc:	10 a9       	st.w	r8++,r9
800108de:	59 ba       	cp.w	r10,27
800108e0:	e0 88 00 09 	brls	800108f2 <_calloc_r+0x42>
800108e4:	10 a9       	st.w	r8++,r9
800108e6:	10 a9       	st.w	r8++,r9
800108e8:	e0 4a 00 24 	cp.w	r10,36
800108ec:	c0 31       	brne	800108f2 <_calloc_r+0x42>
800108ee:	10 a9       	st.w	r8++,r9
800108f0:	10 a9       	st.w	r8++,r9
800108f2:	30 09       	mov	r9,0
800108f4:	10 a9       	st.w	r8++,r9
800108f6:	91 19       	st.w	r8[0x4],r9
800108f8:	91 09       	st.w	r8[0x0],r9
800108fa:	c0 48       	rjmp	80010902 <_calloc_r+0x52>
800108fc:	30 0b       	mov	r11,0
800108fe:	f0 1f 00 04 	mcall	8001090c <_calloc_r+0x5c>
80010902:	0e 9c       	mov	r12,r7
80010904:	d8 22       	popm	r4-r7,pc
80010906:	00 00       	add	r0,r0
80010908:	80 00       	ld.sh	r0,r0[0x0]
8001090a:	f8 94 80 00 	brge	7ff4090a <_estack+0x7ff3090a>
8001090e:	bd ba       	sbr	r10,0x1d

80010910 <_close_r>:
80010910:	d4 21       	pushm	r4-r7,lr
80010912:	30 08       	mov	r8,0
80010914:	18 97       	mov	r7,r12
80010916:	48 76       	lddpc	r6,80010930 <_close_r+0x20>
80010918:	16 9c       	mov	r12,r11
8001091a:	8d 08       	st.w	r6[0x0],r8
8001091c:	f0 1f 00 06 	mcall	80010934 <_close_r+0x24>
80010920:	5b fc       	cp.w	r12,-1
80010922:	c0 51       	brne	8001092c <_close_r+0x1c>
80010924:	6c 08       	ld.w	r8,r6[0x0]
80010926:	58 08       	cp.w	r8,0
80010928:	ef f8 1a 03 	st.wne	r7[0xc],r8
8001092c:	d8 22       	popm	r4-r7,pc
8001092e:	00 00       	add	r0,r0
80010930:	00 00       	add	r0,r0
80010932:	0c 98       	mov	r8,r6
80010934:	80 01       	ld.sh	r1,r0[0x0]
80010936:	07 64       	ld.uh	r4,--r3

80010938 <__errno>:
80010938:	48 28       	lddpc	r8,80010940 <__errno+0x8>
8001093a:	70 0c       	ld.w	r12,r8[0x0]
8001093c:	2f 4c       	sub	r12,-12
8001093e:	5e fc       	retal	r12
80010940:	00 00       	add	r0,r0
80010942:	01 a4       	ld.ub	r4,r0[0x2]

80010944 <_fclose_r>:
80010944:	d4 21       	pushm	r4-r7,lr
80010946:	18 96       	mov	r6,r12
80010948:	16 97       	mov	r7,r11
8001094a:	58 0b       	cp.w	r11,0
8001094c:	c0 31       	brne	80010952 <_fclose_r+0xe>
8001094e:	16 95       	mov	r5,r11
80010950:	c5 08       	rjmp	800109f0 <_fclose_r+0xac>
80010952:	f0 1f 00 29 	mcall	800109f4 <_fclose_r+0xb0>
80010956:	58 06       	cp.w	r6,0
80010958:	c0 70       	breq	80010966 <_fclose_r+0x22>
8001095a:	6c 68       	ld.w	r8,r6[0x18]
8001095c:	58 08       	cp.w	r8,0
8001095e:	c0 41       	brne	80010966 <_fclose_r+0x22>
80010960:	0c 9c       	mov	r12,r6
80010962:	f0 1f 00 26 	mcall	800109f8 <_fclose_r+0xb4>
80010966:	4a 68       	lddpc	r8,800109fc <_fclose_r+0xb8>
80010968:	10 37       	cp.w	r7,r8
8001096a:	c0 31       	brne	80010970 <_fclose_r+0x2c>
8001096c:	6c 07       	ld.w	r7,r6[0x0]
8001096e:	c0 a8       	rjmp	80010982 <_fclose_r+0x3e>
80010970:	4a 48       	lddpc	r8,80010a00 <_fclose_r+0xbc>
80010972:	10 37       	cp.w	r7,r8
80010974:	c0 31       	brne	8001097a <_fclose_r+0x36>
80010976:	6c 17       	ld.w	r7,r6[0x4]
80010978:	c0 58       	rjmp	80010982 <_fclose_r+0x3e>
8001097a:	4a 38       	lddpc	r8,80010a04 <_fclose_r+0xc0>
8001097c:	10 37       	cp.w	r7,r8
8001097e:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80010982:	8e 69       	ld.sh	r9,r7[0xc]
80010984:	30 08       	mov	r8,0
80010986:	f0 09 19 00 	cp.h	r9,r8
8001098a:	c0 51       	brne	80010994 <_fclose_r+0x50>
8001098c:	f0 1f 00 1f 	mcall	80010a08 <_fclose_r+0xc4>
80010990:	30 05       	mov	r5,0
80010992:	c2 f8       	rjmp	800109f0 <_fclose_r+0xac>
80010994:	0e 9b       	mov	r11,r7
80010996:	0c 9c       	mov	r12,r6
80010998:	f0 1f 00 1d 	mcall	80010a0c <_fclose_r+0xc8>
8001099c:	6e c8       	ld.w	r8,r7[0x30]
8001099e:	18 95       	mov	r5,r12
800109a0:	58 08       	cp.w	r8,0
800109a2:	c0 60       	breq	800109ae <_fclose_r+0x6a>
800109a4:	6e 8b       	ld.w	r11,r7[0x20]
800109a6:	0c 9c       	mov	r12,r6
800109a8:	5d 18       	icall	r8
800109aa:	f9 b5 05 ff 	movlt	r5,-1
800109ae:	8e 68       	ld.sh	r8,r7[0xc]
800109b0:	ed b8 00 07 	bld	r8,0x7
800109b4:	c0 51       	brne	800109be <_fclose_r+0x7a>
800109b6:	6e 4b       	ld.w	r11,r7[0x10]
800109b8:	0c 9c       	mov	r12,r6
800109ba:	f0 1f 00 16 	mcall	80010a10 <_fclose_r+0xcc>
800109be:	6e db       	ld.w	r11,r7[0x34]
800109c0:	58 0b       	cp.w	r11,0
800109c2:	c0 a0       	breq	800109d6 <_fclose_r+0x92>
800109c4:	ee c8 ff bc 	sub	r8,r7,-68
800109c8:	10 3b       	cp.w	r11,r8
800109ca:	c0 40       	breq	800109d2 <_fclose_r+0x8e>
800109cc:	0c 9c       	mov	r12,r6
800109ce:	f0 1f 00 11 	mcall	80010a10 <_fclose_r+0xcc>
800109d2:	30 08       	mov	r8,0
800109d4:	8f d8       	st.w	r7[0x34],r8
800109d6:	6f 2b       	ld.w	r11,r7[0x48]
800109d8:	58 0b       	cp.w	r11,0
800109da:	c0 70       	breq	800109e8 <_fclose_r+0xa4>
800109dc:	0c 9c       	mov	r12,r6
800109de:	f0 1f 00 0d 	mcall	80010a10 <_fclose_r+0xcc>
800109e2:	30 08       	mov	r8,0
800109e4:	ef 48 00 48 	st.w	r7[72],r8
800109e8:	30 08       	mov	r8,0
800109ea:	ae 68       	st.h	r7[0xc],r8
800109ec:	f0 1f 00 07 	mcall	80010a08 <_fclose_r+0xc4>
800109f0:	0a 9c       	mov	r12,r5
800109f2:	d8 22       	popm	r4-r7,pc
800109f4:	80 00       	ld.sh	r0,r0[0x0]
800109f6:	f0 d4 80 00 	satsub.w	r4,r8,-32768
800109fa:	f1 98       	*unknown*
800109fc:	80 01       	ld.sh	r1,r0[0x0]
800109fe:	1a 34       	cp.w	r4,sp
80010a00:	80 01       	ld.sh	r1,r0[0x0]
80010a02:	1a 54       	eor	r4,sp
80010a04:	80 01       	ld.sh	r1,r0[0x0]
80010a06:	1a 74       	tst	r4,sp
80010a08:	80 00       	ld.sh	r0,r0[0x0]
80010a0a:	f0 d6 80 00 	satsub.w	r6,r8,-32768
80010a0e:	ef bc       	*unknown*
80010a10:	80 00       	ld.sh	r0,r0[0x0]
80010a12:	f2 f0 d4 01 	ld.w	r0,r9[-11263]

80010a14 <fclose>:
80010a14:	d4 01       	pushm	lr
80010a16:	48 48       	lddpc	r8,80010a24 <fclose+0x10>
80010a18:	18 9b       	mov	r11,r12
80010a1a:	70 0c       	ld.w	r12,r8[0x0]
80010a1c:	f0 1f 00 03 	mcall	80010a28 <fclose+0x14>
80010a20:	d8 02       	popm	pc
80010a22:	00 00       	add	r0,r0
80010a24:	00 00       	add	r0,r0
80010a26:	01 a4       	ld.ub	r4,r0[0x2]
80010a28:	80 01       	ld.sh	r1,r0[0x0]
80010a2a:	09 44       	ld.w	r4,--r4

80010a2c <_fstat_r>:
80010a2c:	d4 21       	pushm	r4-r7,lr
80010a2e:	16 98       	mov	r8,r11
80010a30:	18 97       	mov	r7,r12
80010a32:	10 9c       	mov	r12,r8
80010a34:	30 08       	mov	r8,0
80010a36:	48 76       	lddpc	r6,80010a50 <_fstat_r+0x24>
80010a38:	14 9b       	mov	r11,r10
80010a3a:	8d 08       	st.w	r6[0x0],r8
80010a3c:	f0 1f 00 06 	mcall	80010a54 <_fstat_r+0x28>
80010a40:	5b fc       	cp.w	r12,-1
80010a42:	c0 51       	brne	80010a4c <_fstat_r+0x20>
80010a44:	6c 08       	ld.w	r8,r6[0x0]
80010a46:	58 08       	cp.w	r8,0
80010a48:	ef f8 1a 03 	st.wne	r7[0xc],r8
80010a4c:	d8 22       	popm	r4-r7,pc
80010a4e:	00 00       	add	r0,r0
80010a50:	00 00       	add	r0,r0
80010a52:	0c 98       	mov	r8,r6
80010a54:	80 01       	ld.sh	r1,r0[0x0]
80010a56:	07 f4       	ld.ub	r4,r3[0x7]

80010a58 <_lseek_r>:
80010a58:	d4 21       	pushm	r4-r7,lr
80010a5a:	16 98       	mov	r8,r11
80010a5c:	18 97       	mov	r7,r12
80010a5e:	10 9c       	mov	r12,r8
80010a60:	30 08       	mov	r8,0
80010a62:	14 9b       	mov	r11,r10
80010a64:	48 66       	lddpc	r6,80010a7c <_lseek_r+0x24>
80010a66:	12 9a       	mov	r10,r9
80010a68:	8d 08       	st.w	r6[0x0],r8
80010a6a:	f0 1f 00 06 	mcall	80010a80 <_lseek_r+0x28>
80010a6e:	5b fc       	cp.w	r12,-1
80010a70:	c0 51       	brne	80010a7a <_lseek_r+0x22>
80010a72:	6c 08       	ld.w	r8,r6[0x0]
80010a74:	58 08       	cp.w	r8,0
80010a76:	ef f8 1a 03 	st.wne	r7[0xc],r8
80010a7a:	d8 22       	popm	r4-r7,pc
80010a7c:	00 00       	add	r0,r0
80010a7e:	0c 98       	mov	r8,r6
80010a80:	80 01       	ld.sh	r1,r0[0x0]
80010a82:	07 7c       	ld.ub	r12,--r3

80010a84 <_read_r>:
80010a84:	d4 21       	pushm	r4-r7,lr
80010a86:	16 98       	mov	r8,r11
80010a88:	18 97       	mov	r7,r12
80010a8a:	10 9c       	mov	r12,r8
80010a8c:	30 08       	mov	r8,0
80010a8e:	14 9b       	mov	r11,r10
80010a90:	48 66       	lddpc	r6,80010aa8 <_read_r+0x24>
80010a92:	12 9a       	mov	r10,r9
80010a94:	8d 08       	st.w	r6[0x0],r8
80010a96:	f0 1f 00 06 	mcall	80010aac <_read_r+0x28>
80010a9a:	5b fc       	cp.w	r12,-1
80010a9c:	c0 51       	brne	80010aa6 <_read_r+0x22>
80010a9e:	6c 08       	ld.w	r8,r6[0x0]
80010aa0:	58 08       	cp.w	r8,0
80010aa2:	ef f8 1a 03 	st.wne	r7[0xc],r8
80010aa6:	d8 22       	popm	r4-r7,pc
80010aa8:	00 00       	add	r0,r0
80010aaa:	0c 98       	mov	r8,r6
80010aac:	80 01       	ld.sh	r1,r0[0x0]
80010aae:	07 94       	ld.ub	r4,r3[0x1]

80010ab0 <__avr32_f64_to_u32>:
80010ab0:	58 0b       	cp.w	r11,0
80010ab2:	5e 6d       	retmi	0

80010ab4 <__avr32_f64_to_s32>:
80010ab4:	f6 0c 15 01 	lsl	r12,r11,0x1
80010ab8:	b5 9c       	lsr	r12,0x15
80010aba:	e0 2c 03 ff 	sub	r12,1023
80010abe:	5e 3d       	retlo	0
80010ac0:	f8 0c 11 1f 	rsub	r12,r12,31
80010ac4:	16 99       	mov	r9,r11
80010ac6:	ab 7b       	lsl	r11,0xb
80010ac8:	bf bb       	sbr	r11,0x1f
80010aca:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80010ace:	f6 0c 0a 4b 	lsr	r11,r11,r12
80010ad2:	a1 79       	lsl	r9,0x1
80010ad4:	5e 2b       	reths	r11
80010ad6:	5c 3b       	neg	r11
80010ad8:	5e fb       	retal	r11

80010ada <__avr32_f64_cmp_eq>:
80010ada:	10 3a       	cp.w	r10,r8
80010adc:	f2 0b 13 00 	cpc	r11,r9
80010ae0:	c0 80       	breq	80010af0 <__avr32_f64_cmp_eq+0x16>
80010ae2:	a1 7b       	lsl	r11,0x1
80010ae4:	a1 79       	lsl	r9,0x1
80010ae6:	14 4b       	or	r11,r10
80010ae8:	12 4b       	or	r11,r9
80010aea:	10 4b       	or	r11,r8
80010aec:	5e 0f       	reteq	1
80010aee:	5e fd       	retal	0
80010af0:	a1 7b       	lsl	r11,0x1
80010af2:	fc 1c ff e0 	movh	r12,0xffe0
80010af6:	58 0a       	cp.w	r10,0
80010af8:	f8 0b 13 00 	cpc	r11,r12
80010afc:	5e 8f       	retls	1
80010afe:	5e fd       	retal	0

80010b00 <__avr32_f64_cmp_ge>:
80010b00:	1a de       	st.w	--sp,lr
80010b02:	1a d7       	st.w	--sp,r7
80010b04:	a1 7b       	lsl	r11,0x1
80010b06:	5f 3c       	srlo	r12
80010b08:	a1 79       	lsl	r9,0x1
80010b0a:	5f 37       	srlo	r7
80010b0c:	5c fc       	rol	r12
80010b0e:	fc 1e ff e0 	movh	lr,0xffe0
80010b12:	58 0a       	cp.w	r10,0
80010b14:	fc 0b 13 00 	cpc	r11,lr
80010b18:	e0 8b 00 1d 	brhi	80010b52 <__avr32_f64_cmp_ge+0x52>
80010b1c:	58 08       	cp.w	r8,0
80010b1e:	fc 09 13 00 	cpc	r9,lr
80010b22:	e0 8b 00 18 	brhi	80010b52 <__avr32_f64_cmp_ge+0x52>
80010b26:	58 0b       	cp.w	r11,0
80010b28:	f5 ba 00 00 	subfeq	r10,0
80010b2c:	c1 50       	breq	80010b56 <__avr32_f64_cmp_ge+0x56>
80010b2e:	1b 07       	ld.w	r7,sp++
80010b30:	1b 0e       	ld.w	lr,sp++
80010b32:	58 3c       	cp.w	r12,3
80010b34:	c0 a0       	breq	80010b48 <__avr32_f64_cmp_ge+0x48>
80010b36:	58 1c       	cp.w	r12,1
80010b38:	c0 33       	brcs	80010b3e <__avr32_f64_cmp_ge+0x3e>
80010b3a:	5e 0f       	reteq	1
80010b3c:	5e 1d       	retne	0
80010b3e:	10 3a       	cp.w	r10,r8
80010b40:	f2 0b 13 00 	cpc	r11,r9
80010b44:	5e 2f       	reths	1
80010b46:	5e 3d       	retlo	0
80010b48:	14 38       	cp.w	r8,r10
80010b4a:	f6 09 13 00 	cpc	r9,r11
80010b4e:	5e 2f       	reths	1
80010b50:	5e 3d       	retlo	0
80010b52:	1b 07       	ld.w	r7,sp++
80010b54:	d8 0a       	popm	pc,r12=0
80010b56:	58 17       	cp.w	r7,1
80010b58:	5f 0c       	sreq	r12
80010b5a:	58 09       	cp.w	r9,0
80010b5c:	f5 b8 00 00 	subfeq	r8,0
80010b60:	1b 07       	ld.w	r7,sp++
80010b62:	1b 0e       	ld.w	lr,sp++
80010b64:	5e 0f       	reteq	1
80010b66:	5e fc       	retal	r12

80010b68 <__avr32_f64_cmp_lt>:
80010b68:	1a de       	st.w	--sp,lr
80010b6a:	1a d7       	st.w	--sp,r7
80010b6c:	a1 7b       	lsl	r11,0x1
80010b6e:	5f 3c       	srlo	r12
80010b70:	a1 79       	lsl	r9,0x1
80010b72:	5f 37       	srlo	r7
80010b74:	5c fc       	rol	r12
80010b76:	fc 1e ff e0 	movh	lr,0xffe0
80010b7a:	58 0a       	cp.w	r10,0
80010b7c:	fc 0b 13 00 	cpc	r11,lr
80010b80:	e0 8b 00 1d 	brhi	80010bba <__avr32_f64_cmp_lt+0x52>
80010b84:	58 08       	cp.w	r8,0
80010b86:	fc 09 13 00 	cpc	r9,lr
80010b8a:	e0 8b 00 18 	brhi	80010bba <__avr32_f64_cmp_lt+0x52>
80010b8e:	58 0b       	cp.w	r11,0
80010b90:	f5 ba 00 00 	subfeq	r10,0
80010b94:	c1 50       	breq	80010bbe <__avr32_f64_cmp_lt+0x56>
80010b96:	1b 07       	ld.w	r7,sp++
80010b98:	1b 0e       	ld.w	lr,sp++
80010b9a:	58 3c       	cp.w	r12,3
80010b9c:	c0 a0       	breq	80010bb0 <__avr32_f64_cmp_lt+0x48>
80010b9e:	58 1c       	cp.w	r12,1
80010ba0:	c0 33       	brcs	80010ba6 <__avr32_f64_cmp_lt+0x3e>
80010ba2:	5e 0d       	reteq	0
80010ba4:	5e 1f       	retne	1
80010ba6:	10 3a       	cp.w	r10,r8
80010ba8:	f2 0b 13 00 	cpc	r11,r9
80010bac:	5e 2d       	reths	0
80010bae:	5e 3f       	retlo	1
80010bb0:	14 38       	cp.w	r8,r10
80010bb2:	f6 09 13 00 	cpc	r9,r11
80010bb6:	5e 2d       	reths	0
80010bb8:	5e 3f       	retlo	1
80010bba:	1b 07       	ld.w	r7,sp++
80010bbc:	d8 0a       	popm	pc,r12=0
80010bbe:	58 17       	cp.w	r7,1
80010bc0:	5f 1c       	srne	r12
80010bc2:	58 09       	cp.w	r9,0
80010bc4:	f5 b8 00 00 	subfeq	r8,0
80010bc8:	1b 07       	ld.w	r7,sp++
80010bca:	1b 0e       	ld.w	lr,sp++
80010bcc:	5e 0d       	reteq	0
80010bce:	5e fc       	retal	r12

80010bd0 <__avr32_f64_div>:
80010bd0:	eb cd 40 ff 	pushm	r0-r7,lr
80010bd4:	f7 e9 20 0e 	eor	lr,r11,r9
80010bd8:	f6 07 16 14 	lsr	r7,r11,0x14
80010bdc:	a9 7b       	lsl	r11,0x9
80010bde:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80010be2:	a9 7a       	lsl	r10,0x9
80010be4:	bd bb       	sbr	r11,0x1d
80010be6:	e4 1b 3f ff 	andh	r11,0x3fff
80010bea:	ab d7       	cbr	r7,0xb
80010bec:	e0 80 00 cc 	breq	80010d84 <__avr32_f64_div_round_subnormal+0x54>
80010bf0:	e0 47 07 ff 	cp.w	r7,2047
80010bf4:	e0 84 00 b5 	brge	80010d5e <__avr32_f64_div_round_subnormal+0x2e>
80010bf8:	f2 06 16 14 	lsr	r6,r9,0x14
80010bfc:	a9 79       	lsl	r9,0x9
80010bfe:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80010c02:	a9 78       	lsl	r8,0x9
80010c04:	bd b9       	sbr	r9,0x1d
80010c06:	e4 19 3f ff 	andh	r9,0x3fff
80010c0a:	ab d6       	cbr	r6,0xb
80010c0c:	e0 80 00 e2 	breq	80010dd0 <__avr32_f64_div_round_subnormal+0xa0>
80010c10:	e0 46 07 ff 	cp.w	r6,2047
80010c14:	e0 84 00 b2 	brge	80010d78 <__avr32_f64_div_round_subnormal+0x48>
80010c18:	0c 17       	sub	r7,r6
80010c1a:	fe 37 fc 01 	sub	r7,-1023
80010c1e:	fc 1c 80 00 	movh	r12,0x8000
80010c22:	f8 03 16 01 	lsr	r3,r12,0x1
80010c26:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80010c2a:	5c d4       	com	r4
80010c2c:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80010c30:	e6 09 06 44 	mulu.d	r4,r3,r9
80010c34:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80010c38:	e6 05 06 44 	mulu.d	r4,r3,r5
80010c3c:	ea 03 15 02 	lsl	r3,r5,0x2
80010c40:	e6 09 06 44 	mulu.d	r4,r3,r9
80010c44:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80010c48:	e6 05 06 44 	mulu.d	r4,r3,r5
80010c4c:	ea 03 15 02 	lsl	r3,r5,0x2
80010c50:	e6 09 06 44 	mulu.d	r4,r3,r9
80010c54:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80010c58:	e6 05 06 44 	mulu.d	r4,r3,r5
80010c5c:	ea 03 15 02 	lsl	r3,r5,0x2
80010c60:	e6 08 06 40 	mulu.d	r0,r3,r8
80010c64:	e4 09 07 40 	macu.d	r0,r2,r9
80010c68:	e6 09 06 44 	mulu.d	r4,r3,r9
80010c6c:	02 04       	add	r4,r1
80010c6e:	5c 05       	acr	r5
80010c70:	a3 65       	lsl	r5,0x2
80010c72:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80010c76:	a3 64       	lsl	r4,0x2
80010c78:	5c 34       	neg	r4
80010c7a:	f8 05 01 45 	sbc	r5,r12,r5
80010c7e:	e6 04 06 40 	mulu.d	r0,r3,r4
80010c82:	e4 05 07 40 	macu.d	r0,r2,r5
80010c86:	e6 05 06 44 	mulu.d	r4,r3,r5
80010c8a:	02 04       	add	r4,r1
80010c8c:	5c 05       	acr	r5
80010c8e:	ea 03 15 02 	lsl	r3,r5,0x2
80010c92:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80010c96:	e8 02 15 02 	lsl	r2,r4,0x2
80010c9a:	e6 08 06 40 	mulu.d	r0,r3,r8
80010c9e:	e4 09 07 40 	macu.d	r0,r2,r9
80010ca2:	e6 09 06 44 	mulu.d	r4,r3,r9
80010ca6:	02 04       	add	r4,r1
80010ca8:	5c 05       	acr	r5
80010caa:	a3 65       	lsl	r5,0x2
80010cac:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80010cb0:	a3 64       	lsl	r4,0x2
80010cb2:	5c 34       	neg	r4
80010cb4:	f8 05 01 45 	sbc	r5,r12,r5
80010cb8:	e6 04 06 40 	mulu.d	r0,r3,r4
80010cbc:	e4 05 07 40 	macu.d	r0,r2,r5
80010cc0:	e6 05 06 44 	mulu.d	r4,r3,r5
80010cc4:	02 04       	add	r4,r1
80010cc6:	5c 05       	acr	r5
80010cc8:	ea 03 15 02 	lsl	r3,r5,0x2
80010ccc:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80010cd0:	e8 02 15 02 	lsl	r2,r4,0x2
80010cd4:	e6 0a 06 40 	mulu.d	r0,r3,r10
80010cd8:	e4 0b 07 40 	macu.d	r0,r2,r11
80010cdc:	e6 0b 06 42 	mulu.d	r2,r3,r11
80010ce0:	02 02       	add	r2,r1
80010ce2:	5c 03       	acr	r3
80010ce4:	ed b3 00 1c 	bld	r3,0x1c
80010ce8:	c0 90       	breq	80010cfa <__avr32_f64_div+0x12a>
80010cea:	a1 72       	lsl	r2,0x1
80010cec:	5c f3       	rol	r3
80010cee:	20 17       	sub	r7,1
80010cf0:	a3 9a       	lsr	r10,0x3
80010cf2:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80010cf6:	a3 9b       	lsr	r11,0x3
80010cf8:	c0 58       	rjmp	80010d02 <__avr32_f64_div+0x132>
80010cfa:	a5 8a       	lsr	r10,0x4
80010cfc:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80010d00:	a5 8b       	lsr	r11,0x4
80010d02:	58 07       	cp.w	r7,0
80010d04:	e0 8a 00 8b 	brle	80010e1a <__avr32_f64_div_res_subnormal>
80010d08:	e0 12 ff 00 	andl	r2,0xff00
80010d0c:	e8 12 00 80 	orl	r2,0x80
80010d10:	e6 08 06 40 	mulu.d	r0,r3,r8
80010d14:	e4 09 07 40 	macu.d	r0,r2,r9
80010d18:	e4 08 06 44 	mulu.d	r4,r2,r8
80010d1c:	e6 09 06 48 	mulu.d	r8,r3,r9
80010d20:	00 05       	add	r5,r0
80010d22:	f0 01 00 48 	adc	r8,r8,r1
80010d26:	5c 09       	acr	r9
80010d28:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80010d2c:	58 04       	cp.w	r4,0
80010d2e:	5c 25       	cpc	r5

80010d30 <__avr32_f64_div_round_subnormal>:
80010d30:	f4 08 13 00 	cpc	r8,r10
80010d34:	f6 09 13 00 	cpc	r9,r11
80010d38:	5f 36       	srlo	r6
80010d3a:	f8 06 17 00 	moveq	r6,r12
80010d3e:	e4 0a 16 08 	lsr	r10,r2,0x8
80010d42:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80010d46:	e6 0b 16 08 	lsr	r11,r3,0x8
80010d4a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80010d4e:	ed be 00 1f 	bld	lr,0x1f
80010d52:	ef bb 00 1f 	bst	r11,0x1f
80010d56:	0c 0a       	add	r10,r6
80010d58:	5c 0b       	acr	r11
80010d5a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80010d5e:	e4 1b 00 0f 	andh	r11,0xf
80010d62:	14 4b       	or	r11,r10
80010d64:	e0 81 00 a7 	brne	80010eb2 <__avr32_f64_div_res_subnormal+0x98>
80010d68:	f2 06 16 14 	lsr	r6,r9,0x14
80010d6c:	ab d6       	cbr	r6,0xb
80010d6e:	e0 46 07 ff 	cp.w	r6,2047
80010d72:	e0 81 00 a4 	brne	80010eba <__avr32_f64_div_res_subnormal+0xa0>
80010d76:	c9 e8       	rjmp	80010eb2 <__avr32_f64_div_res_subnormal+0x98>
80010d78:	e4 19 00 0f 	andh	r9,0xf
80010d7c:	10 49       	or	r9,r8
80010d7e:	e0 81 00 9a 	brne	80010eb2 <__avr32_f64_div_res_subnormal+0x98>
80010d82:	c9 28       	rjmp	80010ea6 <__avr32_f64_div_res_subnormal+0x8c>
80010d84:	a3 7b       	lsl	r11,0x3
80010d86:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80010d8a:	a3 7a       	lsl	r10,0x3
80010d8c:	f5 eb 10 04 	or	r4,r10,r11
80010d90:	e0 80 00 a0 	breq	80010ed0 <__avr32_f64_div_op1_zero>
80010d94:	f6 04 12 00 	clz	r4,r11
80010d98:	c1 70       	breq	80010dc6 <__avr32_f64_div_round_subnormal+0x96>
80010d9a:	c0 c3       	brcs	80010db2 <__avr32_f64_div_round_subnormal+0x82>
80010d9c:	e8 05 11 20 	rsub	r5,r4,32
80010da0:	f6 04 09 4b 	lsl	r11,r11,r4
80010da4:	f4 05 0a 45 	lsr	r5,r10,r5
80010da8:	0a 4b       	or	r11,r5
80010daa:	f4 04 09 4a 	lsl	r10,r10,r4
80010dae:	08 17       	sub	r7,r4
80010db0:	c0 b8       	rjmp	80010dc6 <__avr32_f64_div_round_subnormal+0x96>
80010db2:	f4 04 12 00 	clz	r4,r10
80010db6:	f9 b4 03 00 	movlo	r4,0
80010dba:	f7 b4 02 e0 	subhs	r4,-32
80010dbe:	f4 04 09 4b 	lsl	r11,r10,r4
80010dc2:	30 0a       	mov	r10,0
80010dc4:	08 17       	sub	r7,r4
80010dc6:	a3 8a       	lsr	r10,0x2
80010dc8:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80010dcc:	a3 8b       	lsr	r11,0x2
80010dce:	c1 1b       	rjmp	80010bf0 <__avr32_f64_div+0x20>
80010dd0:	a3 79       	lsl	r9,0x3
80010dd2:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80010dd6:	a3 78       	lsl	r8,0x3
80010dd8:	f3 e8 10 04 	or	r4,r9,r8
80010ddc:	c6 f0       	breq	80010eba <__avr32_f64_div_res_subnormal+0xa0>
80010dde:	f2 04 12 00 	clz	r4,r9
80010de2:	c1 70       	breq	80010e10 <__avr32_f64_div_round_subnormal+0xe0>
80010de4:	c0 c3       	brcs	80010dfc <__avr32_f64_div_round_subnormal+0xcc>
80010de6:	e8 05 11 20 	rsub	r5,r4,32
80010dea:	f2 04 09 49 	lsl	r9,r9,r4
80010dee:	f0 05 0a 45 	lsr	r5,r8,r5
80010df2:	0a 49       	or	r9,r5
80010df4:	f0 04 09 48 	lsl	r8,r8,r4
80010df8:	08 16       	sub	r6,r4
80010dfa:	c0 b8       	rjmp	80010e10 <__avr32_f64_div_round_subnormal+0xe0>
80010dfc:	f0 04 12 00 	clz	r4,r8
80010e00:	f9 b4 03 00 	movlo	r4,0
80010e04:	f7 b4 02 e0 	subhs	r4,-32
80010e08:	f0 04 09 49 	lsl	r9,r8,r4
80010e0c:	30 08       	mov	r8,0
80010e0e:	08 16       	sub	r6,r4
80010e10:	a3 88       	lsr	r8,0x2
80010e12:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80010e16:	a3 89       	lsr	r9,0x2
80010e18:	cf ca       	rjmp	80010c10 <__avr32_f64_div+0x40>

80010e1a <__avr32_f64_div_res_subnormal>:
80010e1a:	5c 37       	neg	r7
80010e1c:	2f f7       	sub	r7,-1
80010e1e:	f1 b7 04 c0 	satu	r7,0x6
80010e22:	e0 47 00 20 	cp.w	r7,32
80010e26:	c1 54       	brge	80010e50 <__avr32_f64_div_res_subnormal+0x36>
80010e28:	ee 06 11 20 	rsub	r6,r7,32
80010e2c:	e4 07 0a 42 	lsr	r2,r2,r7
80010e30:	e6 06 09 4c 	lsl	r12,r3,r6
80010e34:	18 42       	or	r2,r12
80010e36:	e6 07 0a 43 	lsr	r3,r3,r7
80010e3a:	f4 06 09 41 	lsl	r1,r10,r6
80010e3e:	f4 07 0a 4a 	lsr	r10,r10,r7
80010e42:	f6 06 09 4c 	lsl	r12,r11,r6
80010e46:	18 4a       	or	r10,r12
80010e48:	f6 07 0a 4b 	lsr	r11,r11,r7
80010e4c:	30 00       	mov	r0,0
80010e4e:	c1 58       	rjmp	80010e78 <__avr32_f64_div_res_subnormal+0x5e>
80010e50:	ee 06 11 20 	rsub	r6,r7,32
80010e54:	f9 b0 00 00 	moveq	r0,0
80010e58:	f9 bc 00 00 	moveq	r12,0
80010e5c:	c0 50       	breq	80010e66 <__avr32_f64_div_res_subnormal+0x4c>
80010e5e:	f4 06 09 40 	lsl	r0,r10,r6
80010e62:	f6 06 09 4c 	lsl	r12,r11,r6
80010e66:	e6 07 0a 42 	lsr	r2,r3,r7
80010e6a:	30 03       	mov	r3,0
80010e6c:	f4 07 0a 41 	lsr	r1,r10,r7
80010e70:	18 41       	or	r1,r12
80010e72:	f6 07 0a 4a 	lsr	r10,r11,r7
80010e76:	30 0b       	mov	r11,0
80010e78:	e0 12 ff 00 	andl	r2,0xff00
80010e7c:	e8 12 00 80 	orl	r2,0x80
80010e80:	e6 08 06 46 	mulu.d	r6,r3,r8
80010e84:	e4 09 07 46 	macu.d	r6,r2,r9
80010e88:	e4 08 06 44 	mulu.d	r4,r2,r8
80010e8c:	e6 09 06 48 	mulu.d	r8,r3,r9
80010e90:	0c 05       	add	r5,r6
80010e92:	f0 07 00 48 	adc	r8,r8,r7
80010e96:	5c 09       	acr	r9
80010e98:	30 07       	mov	r7,0
80010e9a:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80010e9e:	00 34       	cp.w	r4,r0
80010ea0:	e2 05 13 00 	cpc	r5,r1
80010ea4:	c4 6b       	rjmp	80010d30 <__avr32_f64_div_round_subnormal>
80010ea6:	1c 9b       	mov	r11,lr
80010ea8:	e6 1b 80 00 	andh	r11,0x8000,COH
80010eac:	30 0a       	mov	r10,0
80010eae:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80010eb2:	3f fb       	mov	r11,-1
80010eb4:	30 0a       	mov	r10,0
80010eb6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80010eba:	f5 eb 10 04 	or	r4,r10,r11
80010ebe:	c0 90       	breq	80010ed0 <__avr32_f64_div_op1_zero>
80010ec0:	1c 9b       	mov	r11,lr
80010ec2:	e6 1b 80 00 	andh	r11,0x8000,COH
80010ec6:	ea 1b 7f f0 	orh	r11,0x7ff0
80010eca:	30 0a       	mov	r10,0
80010ecc:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80010ed0 <__avr32_f64_div_op1_zero>:
80010ed0:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80010ed4:	ce f0       	breq	80010eb2 <__avr32_f64_div_res_subnormal+0x98>
80010ed6:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80010eda:	e0 44 07 ff 	cp.w	r4,2047
80010ede:	ce 41       	brne	80010ea6 <__avr32_f64_div_res_subnormal+0x8c>
80010ee0:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80010ee4:	ce 10       	breq	80010ea6 <__avr32_f64_div_res_subnormal+0x8c>
80010ee6:	ce 6b       	rjmp	80010eb2 <__avr32_f64_div_res_subnormal+0x98>

80010ee8 <__avr32_umod64>:
80010ee8:	d4 31       	pushm	r0-r7,lr
80010eea:	1a 97       	mov	r7,sp
80010eec:	20 3d       	sub	sp,12
80010eee:	10 9c       	mov	r12,r8
80010ef0:	12 95       	mov	r5,r9
80010ef2:	14 9e       	mov	lr,r10
80010ef4:	16 91       	mov	r1,r11
80010ef6:	16 96       	mov	r6,r11
80010ef8:	58 09       	cp.w	r9,0
80010efa:	e0 81 00 81 	brne	80010ffc <__avr32_umod64+0x114>
80010efe:	16 38       	cp.w	r8,r11
80010f00:	e0 88 00 12 	brls	80010f24 <__avr32_umod64+0x3c>
80010f04:	f0 08 12 00 	clz	r8,r8
80010f08:	c4 e0       	breq	80010fa4 <__avr32_umod64+0xbc>
80010f0a:	f6 08 09 46 	lsl	r6,r11,r8
80010f0e:	f8 08 09 4c 	lsl	r12,r12,r8
80010f12:	f0 0b 11 20 	rsub	r11,r8,32
80010f16:	f4 08 09 4e 	lsl	lr,r10,r8
80010f1a:	f4 0b 0a 4b 	lsr	r11,r10,r11
80010f1e:	f7 e6 10 06 	or	r6,r11,r6
80010f22:	c4 18       	rjmp	80010fa4 <__avr32_umod64+0xbc>
80010f24:	58 08       	cp.w	r8,0
80010f26:	c0 51       	brne	80010f30 <__avr32_umod64+0x48>
80010f28:	30 19       	mov	r9,1
80010f2a:	f2 08 0d 08 	divu	r8,r9,r8
80010f2e:	10 9c       	mov	r12,r8
80010f30:	f8 08 12 00 	clz	r8,r12
80010f34:	c0 31       	brne	80010f3a <__avr32_umod64+0x52>
80010f36:	18 16       	sub	r6,r12
80010f38:	c3 68       	rjmp	80010fa4 <__avr32_umod64+0xbc>
80010f3a:	f0 03 11 20 	rsub	r3,r8,32
80010f3e:	f4 03 0a 4b 	lsr	r11,r10,r3
80010f42:	f8 08 09 4c 	lsl	r12,r12,r8
80010f46:	ec 08 09 49 	lsl	r9,r6,r8
80010f4a:	ec 03 0a 43 	lsr	r3,r6,r3
80010f4e:	f7 e9 10 09 	or	r9,r11,r9
80010f52:	f8 05 16 10 	lsr	r5,r12,0x10
80010f56:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80010f5a:	e6 05 0d 02 	divu	r2,r3,r5
80010f5e:	f2 0e 16 10 	lsr	lr,r9,0x10
80010f62:	ec 02 02 4b 	mul	r11,r6,r2
80010f66:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80010f6a:	16 3e       	cp.w	lr,r11
80010f6c:	c0 72       	brcc	80010f7a <__avr32_umod64+0x92>
80010f6e:	18 0e       	add	lr,r12
80010f70:	18 3e       	cp.w	lr,r12
80010f72:	c0 43       	brcs	80010f7a <__avr32_umod64+0x92>
80010f74:	16 3e       	cp.w	lr,r11
80010f76:	fd dc e3 0e 	addcs	lr,lr,r12
80010f7a:	fc 0b 01 03 	sub	r3,lr,r11
80010f7e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80010f82:	e6 05 0d 02 	divu	r2,r3,r5
80010f86:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80010f8a:	a5 36       	mul	r6,r2
80010f8c:	0c 39       	cp.w	r9,r6
80010f8e:	c0 72       	brcc	80010f9c <__avr32_umod64+0xb4>
80010f90:	18 09       	add	r9,r12
80010f92:	18 39       	cp.w	r9,r12
80010f94:	c0 43       	brcs	80010f9c <__avr32_umod64+0xb4>
80010f96:	0c 39       	cp.w	r9,r6
80010f98:	f3 dc e3 09 	addcs	r9,r9,r12
80010f9c:	f2 06 01 06 	sub	r6,r9,r6
80010fa0:	f4 08 09 4e 	lsl	lr,r10,r8
80010fa4:	f8 0a 16 10 	lsr	r10,r12,0x10
80010fa8:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80010fac:	ec 0a 0d 02 	divu	r2,r6,r10
80010fb0:	fc 09 16 10 	lsr	r9,lr,0x10
80010fb4:	ea 02 02 4b 	mul	r11,r5,r2
80010fb8:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80010fbc:	16 39       	cp.w	r9,r11
80010fbe:	c0 72       	brcc	80010fcc <__avr32_umod64+0xe4>
80010fc0:	18 09       	add	r9,r12
80010fc2:	18 39       	cp.w	r9,r12
80010fc4:	c0 43       	brcs	80010fcc <__avr32_umod64+0xe4>
80010fc6:	16 39       	cp.w	r9,r11
80010fc8:	f3 dc e3 09 	addcs	r9,r9,r12
80010fcc:	f2 0b 01 0b 	sub	r11,r9,r11
80010fd0:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80010fd4:	f6 0a 0d 0a 	divu	r10,r11,r10
80010fd8:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80010fdc:	ea 0a 02 4a 	mul	r10,r5,r10
80010fe0:	14 3e       	cp.w	lr,r10
80010fe2:	c0 72       	brcc	80010ff0 <__avr32_umod64+0x108>
80010fe4:	18 0e       	add	lr,r12
80010fe6:	18 3e       	cp.w	lr,r12
80010fe8:	c0 43       	brcs	80010ff0 <__avr32_umod64+0x108>
80010fea:	14 3e       	cp.w	lr,r10
80010fec:	fd dc e3 0e 	addcs	lr,lr,r12
80010ff0:	fc 0a 01 0a 	sub	r10,lr,r10
80010ff4:	30 0b       	mov	r11,0
80010ff6:	f4 08 0a 4a 	lsr	r10,r10,r8
80010ffa:	c7 b8       	rjmp	800110f0 <__avr32_umod64+0x208>
80010ffc:	16 39       	cp.w	r9,r11
80010ffe:	e0 8b 00 79 	brhi	800110f0 <__avr32_umod64+0x208>
80011002:	f2 09 12 00 	clz	r9,r9
80011006:	c1 21       	brne	8001102a <__avr32_umod64+0x142>
80011008:	10 3a       	cp.w	r10,r8
8001100a:	5f 2b       	srhs	r11
8001100c:	0a 31       	cp.w	r1,r5
8001100e:	5f ba       	srhi	r10
80011010:	f7 ea 10 0a 	or	r10,r11,r10
80011014:	f2 0a 18 00 	cp.b	r10,r9
80011018:	c0 60       	breq	80011024 <__avr32_umod64+0x13c>
8001101a:	fc 08 01 0c 	sub	r12,lr,r8
8001101e:	e2 05 01 46 	sbc	r6,r1,r5
80011022:	18 9e       	mov	lr,r12
80011024:	0c 9b       	mov	r11,r6
80011026:	1c 9a       	mov	r10,lr
80011028:	c6 48       	rjmp	800110f0 <__avr32_umod64+0x208>
8001102a:	ea 09 09 4c 	lsl	r12,r5,r9
8001102e:	f2 06 11 20 	rsub	r6,r9,32
80011032:	f6 09 09 4b 	lsl	r11,r11,r9
80011036:	f0 09 09 42 	lsl	r2,r8,r9
8001103a:	ef 46 ff f4 	st.w	r7[-12],r6
8001103e:	f0 06 0a 48 	lsr	r8,r8,r6
80011042:	18 48       	or	r8,r12
80011044:	e2 06 0a 4c 	lsr	r12,r1,r6
80011048:	f4 09 09 43 	lsl	r3,r10,r9
8001104c:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80011050:	f4 06 0a 4a 	lsr	r10,r10,r6
80011054:	16 4a       	or	r10,r11
80011056:	f0 0b 16 10 	lsr	r11,r8,0x10
8001105a:	f8 0b 0d 04 	divu	r4,r12,r11
8001105e:	f4 0c 16 10 	lsr	r12,r10,0x10
80011062:	08 91       	mov	r1,r4
80011064:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80011068:	e8 0e 02 46 	mul	r6,r4,lr
8001106c:	0c 3c       	cp.w	r12,r6
8001106e:	c0 a2       	brcc	80011082 <__avr32_umod64+0x19a>
80011070:	20 11       	sub	r1,1
80011072:	10 0c       	add	r12,r8
80011074:	10 3c       	cp.w	r12,r8
80011076:	c0 63       	brcs	80011082 <__avr32_umod64+0x19a>
80011078:	0c 3c       	cp.w	r12,r6
8001107a:	f7 b1 03 01 	sublo	r1,1
8001107e:	f9 d8 e3 0c 	addcs	r12,r12,r8
80011082:	0c 1c       	sub	r12,r6
80011084:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
80011088:	f8 0b 0d 04 	divu	r4,r12,r11
8001108c:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80011090:	08 96       	mov	r6,r4
80011092:	e8 0e 02 4e 	mul	lr,r4,lr
80011096:	1c 3b       	cp.w	r11,lr
80011098:	c0 a2       	brcc	800110ac <__avr32_umod64+0x1c4>
8001109a:	20 16       	sub	r6,1
8001109c:	10 0b       	add	r11,r8
8001109e:	10 3b       	cp.w	r11,r8
800110a0:	c0 63       	brcs	800110ac <__avr32_umod64+0x1c4>
800110a2:	1c 3b       	cp.w	r11,lr
800110a4:	f7 b6 03 01 	sublo	r6,1
800110a8:	f7 d8 e3 0b 	addcs	r11,r11,r8
800110ac:	ed e1 11 01 	or	r1,r6,r1<<0x10
800110b0:	1c 1b       	sub	r11,lr
800110b2:	e2 02 06 40 	mulu.d	r0,r1,r2
800110b6:	00 9e       	mov	lr,r0
800110b8:	02 9c       	mov	r12,r1
800110ba:	16 3c       	cp.w	r12,r11
800110bc:	e0 8b 00 08 	brhi	800110cc <__avr32_umod64+0x1e4>
800110c0:	5f 06       	sreq	r6
800110c2:	06 30       	cp.w	r0,r3
800110c4:	5f ba       	srhi	r10
800110c6:	ed ea 00 0a 	and	r10,r6,r10
800110ca:	c0 60       	breq	800110d6 <__avr32_umod64+0x1ee>
800110cc:	fc 02 01 04 	sub	r4,lr,r2
800110d0:	f8 08 01 4c 	sbc	r12,r12,r8
800110d4:	08 9e       	mov	lr,r4
800110d6:	e6 0e 01 0a 	sub	r10,r3,lr
800110da:	f6 0c 01 4c 	sbc	r12,r11,r12
800110de:	ee f1 ff f4 	ld.w	r1,r7[-12]
800110e2:	f8 09 0a 4b 	lsr	r11,r12,r9
800110e6:	f4 09 0a 4a 	lsr	r10,r10,r9
800110ea:	f8 01 09 4c 	lsl	r12,r12,r1
800110ee:	18 4a       	or	r10,r12
800110f0:	2f dd       	sub	sp,-12
800110f2:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80011200 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80011200:	c0 08       	rjmp	80011200 <_evba>
	...

80011204 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80011204:	c0 08       	rjmp	80011204 <_handle_TLB_Multiple_Hit>
	...

80011208 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80011208:	c0 08       	rjmp	80011208 <_handle_Bus_Error_Data_Fetch>
	...

8001120c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8001120c:	c0 08       	rjmp	8001120c <_handle_Bus_Error_Instruction_Fetch>
	...

80011210 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80011210:	c0 08       	rjmp	80011210 <_handle_NMI>
	...

80011214 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80011214:	c0 08       	rjmp	80011214 <_handle_Instruction_Address>
	...

80011218 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80011218:	c0 08       	rjmp	80011218 <_handle_ITLB_Protection>
	...

8001121c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8001121c:	c0 08       	rjmp	8001121c <_handle_Breakpoint>
	...

80011220 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80011220:	c0 08       	rjmp	80011220 <_handle_Illegal_Opcode>
	...

80011224 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80011224:	c0 08       	rjmp	80011224 <_handle_Unimplemented_Instruction>
	...

80011228 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80011228:	c0 08       	rjmp	80011228 <_handle_Privilege_Violation>
	...

8001122c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8001122c:	c0 08       	rjmp	8001122c <_handle_Floating_Point>
	...

80011230 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80011230:	c0 08       	rjmp	80011230 <_handle_Coprocessor_Absent>
	...

80011234 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80011234:	c0 08       	rjmp	80011234 <_handle_Data_Address_Read>
	...

80011238 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80011238:	c0 08       	rjmp	80011238 <_handle_Data_Address_Write>
	...

8001123c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8001123c:	c0 08       	rjmp	8001123c <_handle_DTLB_Protection_Read>
	...

80011240 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80011240:	c0 08       	rjmp	80011240 <_handle_DTLB_Protection_Write>
	...

80011244 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80011244:	c0 08       	rjmp	80011244 <_handle_DTLB_Modified>
	...

80011250 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80011250:	c0 08       	rjmp	80011250 <_handle_ITLB_Miss>
	...

80011260 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80011260:	c0 08       	rjmp	80011260 <_handle_DTLB_Miss_Read>
	...

80011270 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80011270:	c0 08       	rjmp	80011270 <_handle_DTLB_Miss_Write>
	...

80011300 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80011300:	c0 08       	rjmp	80011300 <_handle_Supervisor_Call>
	...

80011304 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80011304:	30 0c       	mov	r12,0
80011306:	f0 1f 00 0e 	mcall	8001133c <_int3+0xe>
8001130a:	58 0c       	cp.w	r12,0
8001130c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80011310:	d6 03       	rete

80011312 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80011312:	30 1c       	mov	r12,1
80011314:	f0 1f 00 0a 	mcall	8001133c <_int3+0xe>
80011318:	58 0c       	cp.w	r12,0
8001131a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8001131e:	d6 03       	rete

80011320 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80011320:	30 2c       	mov	r12,2
80011322:	f0 1f 00 07 	mcall	8001133c <_int3+0xe>
80011326:	58 0c       	cp.w	r12,0
80011328:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8001132c:	d6 03       	rete

8001132e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8001132e:	30 3c       	mov	r12,3
80011330:	f0 1f 00 03 	mcall	8001133c <_int3+0xe>
80011334:	58 0c       	cp.w	r12,0
80011336:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8001133a:	d6 03       	rete
8001133c:	80 00       	ld.sh	r0,r0[0x0]
8001133e:	4b b8       	lddpc	r8,80011428 <C.35.14269+0x8>
	...
