
//Shape of matrix:

// 7:0    39:32   71:64   103:96
// 15:8   47:40   79:72   111:104
// 23:16  55:48   87:80   119:112
// 31:24  63:56   95:88   127:120


module Inverse_ShiftRow (
input [127:0] Data_In,
output [127:0] Data_Out
);
wire [7:0] wire_in[0:3][0:3];
wire [7:0] wire_out[0:3][0:3];

assign wire_in[0][0]=Data_In[127:120];
assign wire_in[1][0]=Data_In[119:112];
assign wire_in[2][0]=Data_In[111:104];
assign wire_in[3][0]=Data_In[103:96];


assign wire_in[0][1]=Data_In[95:88];
assign wire_in[1][1]=Data_In[87:80];
assign wire_in[2][1]=Data_In[79:72];
assign wire_in[3][1]=Data_In[71:64];


assign wire_in[0][2]=Data_In[63:56];
assign wire_in[1][2]=Data_In[55:48];
assign wire_in[2][2]=Data_In[47:40];
assign wire_in[3][2]=Data_In[39:32];


assign wire_in[0][3]=Data_In[31:24];
assign wire_in[1][3]=Data_In[23:16];
assign wire_in[2][3]=Data_In[15:8];
assign wire_in[3][3]=Data_In[7:0];



assign wire_out[0][0]=wire_in[0][0];
assign wire_out[0][1]=wire_in[0][1];
assign wire_out[0][2]=wire_in[0][2];
assign wire_out[0][3]=wire_in[0][3];


assign wire_out[1][0]=wire_in[1][3];
assign wire_out[1][1]=wire_in[1][0];
assign wire_out[1][2]=wire_in[1][1];
assign wire_out[1][3]=wire_in[1][2];


assign wire_out[2][0]=wire_in[2][2];
assign wire_out[2][1]=wire_in[2][3];
assign wire_out[2][2]=wire_in[2][0];
assign wire_out[2][3]=wire_in[2][1];

assign wire_out[3][0]=wire_in[3][1];
assign wire_out[3][1]=wire_in[3][2];
assign wire_out[3][2]=wire_in[3][3];
assign wire_out[3][3]=wire_in[3][0];






assign Data_Out[127:120]=wire_out[0][0]; 
assign Data_Out[119:112]=wire_out[1][0];
assign Data_Out[111:104]=wire_out[2][0]; 
assign Data_Out[103:96]=wire_out[3][0]; 


assign Data_Out[95:88]=wire_out[0][1];
assign Data_Out[87:80]=wire_out[1][1]; 
assign Data_Out[79:72]=wire_out[2][1];
assign Data_Out[71:64]=wire_out[3][1];


assign Data_Out[63:56]=wire_out[0][2];
assign Data_Out[55:48]=wire_out[1][2];
assign Data_Out[47:40]=wire_out[2][2];
assign Data_Out[39:32]=wire_out[3][2];


assign Data_Out[31:24]=wire_out[0][3];
assign Data_Out[23:16]=wire_out[1][3];
assign Data_Out[15:8]=wire_out[2][3];
assign Data_Out[7:0]=wire_out[3][3];




endmodule 