// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "07/11/2021 01:40:25"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Multiplier_8_bit (
	S,
	CLK,
	Reset,
	ClearA_LoadB,
	Execute,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	Aval,
	Bval,
	X);
input 	[7:0] S;
input 	CLK;
input 	Reset;
input 	ClearA_LoadB;
input 	Execute;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[7:0] Aval;
output 	[7:0] Bval;
output 	X;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClearA_LoadB	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Execute	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \X~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \S[3]~input_o ;
wire \Reset~input_o ;
wire \S[5]~input_o ;
wire \ClearA_LoadB~input_o ;
wire \synchronizer2|q~0_combout ;
wire \synchronizer2|q~q ;
wire \S[6]~input_o ;
wire \S[2]~input_o ;
wire \Reg_B_8_bit|Data_Out~3_combout ;
wire \Control_Unit|current_state.add_5~feeder_combout ;
wire \synchronizer0|q~q ;
wire \Control_Unit|current_state.add_5~q ;
wire \Control_Unit|current_state.shift_5~q ;
wire \Control_Unit|current_state.add_6~q ;
wire \Control_Unit|current_state.shift_6~feeder_combout ;
wire \Control_Unit|current_state.shift_6~q ;
wire \Control_Unit|current_state.add_7~q ;
wire \Control_Unit|current_state.shift_7~q ;
wire \Execute~input_o ;
wire \synchronizer1|q~0_combout ;
wire \synchronizer1|q~q ;
wire \Control_Unit|Selector18~0_combout ;
wire \Control_Unit|current_state.hold~q ;
wire \Control_Unit|Selector1~4_combout ;
wire \Control_Unit|Selector1~2_combout ;
wire \Control_Unit|Selector1~0_combout ;
wire \Control_Unit|Selector1~3_combout ;
wire \Control_Unit|current_state.load~q ;
wire \Control_Unit|Selector0~0_combout ;
wire \Control_Unit|current_state.start~q ;
wire \Control_Unit|Selector1~1_combout ;
wire \Control_Unit|current_state.check~0_combout ;
wire \Control_Unit|current_state.check~q ;
wire \Control_Unit|Selector20~0_combout ;
wire \Control_Unit|current_state.restart~q ;
wire \Control_Unit|Selector2~0_combout ;
wire \Control_Unit|current_state.add_0~q ;
wire \Control_Unit|current_state.shift_0~feeder_combout ;
wire \Control_Unit|current_state.shift_0~q ;
wire \Control_Unit|current_state.add_1~feeder_combout ;
wire \Control_Unit|current_state.add_1~q ;
wire \Control_Unit|current_state.shift_1~feeder_combout ;
wire \Control_Unit|current_state.shift_1~q ;
wire \Control_Unit|current_state.add_2~feeder_combout ;
wire \Control_Unit|current_state.add_2~q ;
wire \Control_Unit|current_state.shift_2~feeder_combout ;
wire \Control_Unit|current_state.shift_2~q ;
wire \Control_Unit|current_state.add_3~feeder_combout ;
wire \Control_Unit|current_state.add_3~q ;
wire \Control_Unit|current_state.shift_3~feeder_combout ;
wire \Control_Unit|current_state.shift_3~q ;
wire \Control_Unit|current_state.add_4~feeder_combout ;
wire \Control_Unit|current_state.add_4~q ;
wire \Control_Unit|current_state.shift_4~q ;
wire \Control_Unit|WideOr19~1_combout ;
wire \Control_Unit|WideOr19~0_combout ;
wire \Reg_B_8_bit|Data_Out[2]~1_combout ;
wire \S[1]~input_o ;
wire \Reg_B_8_bit|Data_Out~2_combout ;
wire \S[0]~input_o ;
wire \Reg_B_8_bit|Data_Out~0_combout ;
wire \Control_Unit|WideOr20~1_combout ;
wire \Control_Unit|WideOr20~0_combout ;
wire \Control_Unit|Selector21~0_combout ;
wire \Add_Sub_9_bit|FA_1_bit_0|Sum~0_combout ;
wire \comb~0_combout ;
wire \Control_Unit|Subtract_Enable~0_combout ;
wire \Add_Sub_9_bit|FA_1_bit_0|Cout~0_combout ;
wire \Add_Sub_9_bit|FA_1_bit_0|Cout~1_combout ;
wire \Add_Sub_9_bit|FA_1_bit_1|Cout~0_combout ;
wire \Add_Sub_9_bit|FA_1_bit_2|Sum~combout ;
wire \Add_Sub_9_bit|FA_1_bit_2|Cout~0_combout ;
wire \Add_Sub_9_bit|FA_1_bit_3|Sum~combout ;
wire \S[7]~input_o ;
wire \Add_Sub_9_bit|FA_1_bit_8|Sum~0_combout ;
wire \S[4]~input_o ;
wire \Add_Sub_9_bit|FA_1_bit_3|Cout~0_combout ;
wire \Add_Sub_9_bit|FA_1_bit_4|Cout~0_combout ;
wire \Add_Sub_9_bit|FA_1_bit_5|Cout~0_combout ;
wire \Add_Sub_9_bit|FA_1_bit_6|Cout~0_combout ;
wire \Add_Sub_9_bit|FA_1_bit_7|Cout~0_combout ;
wire \Reg_X_1_bit|Q~0_combout ;
wire \Reg_X_1_bit|Q~q ;
wire \Reg_A_8_bit|Data_Out~8_combout ;
wire \Reg_A_8_bit|Data_Out~9_combout ;
wire \Reg_A_8_bit|Data_Out[4]~1_combout ;
wire \Add_Sub_9_bit|FA_1_bit_6|Sum~combout ;
wire \Reg_A_8_bit|Data_Out~7_combout ;
wire \Add_Sub_9_bit|FA_1_bit_5|Sum~combout ;
wire \Reg_A_8_bit|Data_Out~6_combout ;
wire \Add_Sub_9_bit|FA_1_bit_4|Sum~combout ;
wire \Reg_A_8_bit|Data_Out~5_combout ;
wire \Reg_A_8_bit|Data_Out~4_combout ;
wire \Reg_A_8_bit|Data_Out~3_combout ;
wire \Add_Sub_9_bit|FA_1_bit_1|Sum~combout ;
wire \Reg_A_8_bit|Data_Out~2_combout ;
wire \Reg_A_8_bit|Data_Out~0_combout ;
wire \Reg_B_8_bit|Data_Out~8_combout ;
wire \Reg_B_8_bit|Data_Out~7_combout ;
wire \Reg_B_8_bit|Data_Out~6_combout ;
wire \Reg_B_8_bit|Data_Out~5_combout ;
wire \Reg_B_8_bit|Data_Out~4_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire [7:0] \Reg_B_8_bit|Data_Out ;
wire [7:0] \Reg_A_8_bit|Data_Out ;
wire [7:0] \Add_Sub_9_bit|B_Add_Subtract ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \Aval[0]~output (
	.i(\Reg_A_8_bit|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \Aval[1]~output (
	.i(\Reg_A_8_bit|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \Aval[2]~output (
	.i(\Reg_A_8_bit|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \Aval[3]~output (
	.i(\Reg_A_8_bit|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \Aval[4]~output (
	.i(\Reg_A_8_bit|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \Aval[5]~output (
	.i(\Reg_A_8_bit|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \Aval[6]~output (
	.i(\Reg_A_8_bit|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \Aval[7]~output (
	.i(\Reg_A_8_bit|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \Bval[0]~output (
	.i(\Reg_B_8_bit|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \Bval[1]~output (
	.i(\Reg_B_8_bit|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \Bval[2]~output (
	.i(\Reg_B_8_bit|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \Bval[3]~output (
	.i(\Reg_B_8_bit|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \Bval[4]~output (
	.i(\Reg_B_8_bit|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \Bval[5]~output (
	.i(\Reg_B_8_bit|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \Bval[6]~output (
	.i(\Reg_B_8_bit|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \Bval[7]~output (
	.i(\Reg_B_8_bit|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \X~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X~output_o ),
	.obar());
// synopsys translate_off
defparam \X~output .bus_hold = "false";
defparam \X~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .listen_to_nsleep_signal = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .listen_to_nsleep_signal = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .listen_to_nsleep_signal = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .listen_to_nsleep_signal = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \ClearA_LoadB~input (
	.i(ClearA_LoadB),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ClearA_LoadB~input_o ));
// synopsys translate_off
defparam \ClearA_LoadB~input .bus_hold = "false";
defparam \ClearA_LoadB~input .listen_to_nsleep_signal = "false";
defparam \ClearA_LoadB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N12
fiftyfivenm_lcell_comb \synchronizer2|q~0 (
// Equation(s):
// \synchronizer2|q~0_combout  = !\ClearA_LoadB~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\synchronizer2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \synchronizer2|q~0 .lut_mask = 16'h00FF;
defparam \synchronizer2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N13
dffeas \synchronizer2|q (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\synchronizer2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\synchronizer2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \synchronizer2|q .is_wysiwyg = "true";
defparam \synchronizer2|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .listen_to_nsleep_signal = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .listen_to_nsleep_signal = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N20
fiftyfivenm_lcell_comb \Reg_B_8_bit|Data_Out~3 (
// Equation(s):
// \Reg_B_8_bit|Data_Out~3_combout  = (!\Reset~input_o  & ((\synchronizer2|q~q  & (\S[2]~input_o )) # (!\synchronizer2|q~q  & ((\Reg_B_8_bit|Data_Out [3])))))

	.dataa(\S[2]~input_o ),
	.datab(\Reg_B_8_bit|Data_Out [3]),
	.datac(\synchronizer2|q~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Reg_B_8_bit|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out~3 .lut_mask = 16'h00AC;
defparam \Reg_B_8_bit|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N8
fiftyfivenm_lcell_comb \Control_Unit|current_state.add_5~feeder (
// Equation(s):
// \Control_Unit|current_state.add_5~feeder_combout  = \Control_Unit|current_state.shift_4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control_Unit|current_state.shift_4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control_Unit|current_state.add_5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.add_5~feeder .lut_mask = 16'hF0F0;
defparam \Control_Unit|current_state.add_5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N15
dffeas \synchronizer0|q (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\synchronizer0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \synchronizer0|q .is_wysiwyg = "true";
defparam \synchronizer0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y51_N9
dffeas \Control_Unit|current_state.add_5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.add_5~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.add_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.add_5 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.add_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N11
dffeas \Control_Unit|current_state.shift_5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control_Unit|current_state.add_5~q ),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.shift_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.shift_5 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.shift_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y51_N31
dffeas \Control_Unit|current_state.add_6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control_Unit|current_state.shift_5~q ),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.add_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.add_6 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.add_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N14
fiftyfivenm_lcell_comb \Control_Unit|current_state.shift_6~feeder (
// Equation(s):
// \Control_Unit|current_state.shift_6~feeder_combout  = \Control_Unit|current_state.add_6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control_Unit|current_state.add_6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control_Unit|current_state.shift_6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.shift_6~feeder .lut_mask = 16'hF0F0;
defparam \Control_Unit|current_state.shift_6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N15
dffeas \Control_Unit|current_state.shift_6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.shift_6~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.shift_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.shift_6 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.shift_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N13
dffeas \Control_Unit|current_state.add_7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control_Unit|current_state.shift_6~q ),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.add_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.add_7 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.add_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N25
dffeas \Control_Unit|current_state.shift_7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control_Unit|current_state.add_7~q ),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.shift_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.shift_7 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.shift_7 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Execute~input (
	.i(Execute),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Execute~input_o ));
// synopsys translate_off
defparam \Execute~input .bus_hold = "false";
defparam \Execute~input .listen_to_nsleep_signal = "false";
defparam \Execute~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N4
fiftyfivenm_lcell_comb \synchronizer1|q~0 (
// Equation(s):
// \synchronizer1|q~0_combout  = !\Execute~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Execute~input_o ),
	.cin(gnd),
	.combout(\synchronizer1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \synchronizer1|q~0 .lut_mask = 16'h00FF;
defparam \synchronizer1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N11
dffeas \synchronizer1|q (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\synchronizer1|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\synchronizer1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \synchronizer1|q .is_wysiwyg = "true";
defparam \synchronizer1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N26
fiftyfivenm_lcell_comb \Control_Unit|Selector18~0 (
// Equation(s):
// \Control_Unit|Selector18~0_combout  = (\Control_Unit|current_state.shift_7~q ) # ((\Control_Unit|current_state.hold~q  & \synchronizer1|q~q ))

	.dataa(gnd),
	.datab(\Control_Unit|current_state.shift_7~q ),
	.datac(\Control_Unit|current_state.hold~q ),
	.datad(\synchronizer1|q~q ),
	.cin(gnd),
	.combout(\Control_Unit|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector18~0 .lut_mask = 16'hFCCC;
defparam \Control_Unit|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N27
dffeas \Control_Unit|current_state.hold (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.hold .is_wysiwyg = "true";
defparam \Control_Unit|current_state.hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N30
fiftyfivenm_lcell_comb \Control_Unit|Selector1~4 (
// Equation(s):
// \Control_Unit|Selector1~4_combout  = (\synchronizer1|q~q ) # (!\Control_Unit|current_state.hold~q )

	.dataa(\Control_Unit|current_state.hold~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\synchronizer1|q~q ),
	.cin(gnd),
	.combout(\Control_Unit|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector1~4 .lut_mask = 16'hFF55;
defparam \Control_Unit|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N22
fiftyfivenm_lcell_comb \Control_Unit|Selector1~2 (
// Equation(s):
// \Control_Unit|Selector1~2_combout  = (\Control_Unit|current_state.hold~q  & (\synchronizer1|q~q )) # (!\Control_Unit|current_state.hold~q  & (((\Control_Unit|current_state.check~q ) # (!\Control_Unit|current_state.start~q ))))

	.dataa(\synchronizer1|q~q ),
	.datab(\Control_Unit|current_state.check~q ),
	.datac(\Control_Unit|current_state.hold~q ),
	.datad(\Control_Unit|current_state.start~q ),
	.cin(gnd),
	.combout(\Control_Unit|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector1~2 .lut_mask = 16'hACAF;
defparam \Control_Unit|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N24
fiftyfivenm_lcell_comb \Control_Unit|Selector1~0 (
// Equation(s):
// \Control_Unit|Selector1~0_combout  = (\synchronizer2|q~q  & (!\Control_Unit|current_state.start~q  & ((\synchronizer1|q~q ) # (!\Control_Unit|current_state.hold~q ))))

	.dataa(\synchronizer2|q~q ),
	.datab(\Control_Unit|current_state.start~q ),
	.datac(\Control_Unit|current_state.hold~q ),
	.datad(\synchronizer1|q~q ),
	.cin(gnd),
	.combout(\Control_Unit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector1~0 .lut_mask = 16'h2202;
defparam \Control_Unit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N22
fiftyfivenm_lcell_comb \Control_Unit|Selector1~3 (
// Equation(s):
// \Control_Unit|Selector1~3_combout  = (\Control_Unit|Selector1~0_combout ) # ((\Control_Unit|Selector1~1_combout  & (\Control_Unit|Selector1~2_combout  & \Control_Unit|current_state.load~q )))

	.dataa(\Control_Unit|Selector1~1_combout ),
	.datab(\Control_Unit|Selector1~2_combout ),
	.datac(\Control_Unit|current_state.load~q ),
	.datad(\Control_Unit|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Control_Unit|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector1~3 .lut_mask = 16'hFF80;
defparam \Control_Unit|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N23
dffeas \Control_Unit|current_state.load (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.load .is_wysiwyg = "true";
defparam \Control_Unit|current_state.load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N20
fiftyfivenm_lcell_comb \Control_Unit|Selector0~0 (
// Equation(s):
// \Control_Unit|Selector0~0_combout  = (!\Control_Unit|current_state.load~q  & ((\synchronizer2|q~q ) # ((\Control_Unit|current_state.start~q ) # (\synchronizer1|q~q ))))

	.dataa(\synchronizer2|q~q ),
	.datab(\Control_Unit|current_state.load~q ),
	.datac(\Control_Unit|current_state.start~q ),
	.datad(\synchronizer1|q~q ),
	.cin(gnd),
	.combout(\Control_Unit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector0~0 .lut_mask = 16'h3332;
defparam \Control_Unit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N21
dffeas \Control_Unit|current_state.start (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.start .is_wysiwyg = "true";
defparam \Control_Unit|current_state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N16
fiftyfivenm_lcell_comb \Control_Unit|Selector1~1 (
// Equation(s):
// \Control_Unit|Selector1~1_combout  = (\synchronizer1|q~q  & (!\Control_Unit|current_state.check~q  & ((\Control_Unit|current_state.start~q )))) # (!\synchronizer1|q~q  & (((\Control_Unit|current_state.start~q ) # (!\synchronizer2|q~q ))))

	.dataa(\synchronizer1|q~q ),
	.datab(\Control_Unit|current_state.check~q ),
	.datac(\synchronizer2|q~q ),
	.datad(\Control_Unit|current_state.start~q ),
	.cin(gnd),
	.combout(\Control_Unit|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector1~1 .lut_mask = 16'h7705;
defparam \Control_Unit|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N14
fiftyfivenm_lcell_comb \Control_Unit|current_state.check~0 (
// Equation(s):
// \Control_Unit|current_state.check~0_combout  = ((\Control_Unit|Selector1~1_combout  & (\Control_Unit|current_state.check~q  & \Control_Unit|Selector1~2_combout ))) # (!\Control_Unit|Selector1~4_combout )

	.dataa(\Control_Unit|Selector1~4_combout ),
	.datab(\Control_Unit|Selector1~1_combout ),
	.datac(\Control_Unit|current_state.check~q ),
	.datad(\Control_Unit|Selector1~2_combout ),
	.cin(gnd),
	.combout(\Control_Unit|current_state.check~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.check~0 .lut_mask = 16'hD555;
defparam \Control_Unit|current_state.check~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N15
dffeas \Control_Unit|current_state.check (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.check~0_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.check~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.check .is_wysiwyg = "true";
defparam \Control_Unit|current_state.check .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N12
fiftyfivenm_lcell_comb \Control_Unit|Selector20~0 (
// Equation(s):
// \Control_Unit|Selector20~0_combout  = (\Control_Unit|current_state.check~q  & \synchronizer1|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control_Unit|current_state.check~q ),
	.datad(\synchronizer1|q~q ),
	.cin(gnd),
	.combout(\Control_Unit|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector20~0 .lut_mask = 16'hF000;
defparam \Control_Unit|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N5
dffeas \Control_Unit|current_state.restart (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control_Unit|Selector20~0_combout ),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.restart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.restart .is_wysiwyg = "true";
defparam \Control_Unit|current_state.restart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N30
fiftyfivenm_lcell_comb \Control_Unit|Selector2~0 (
// Equation(s):
// \Control_Unit|Selector2~0_combout  = (\Control_Unit|current_state.restart~q ) # ((\synchronizer1|q~q  & (!\Control_Unit|current_state.start~q  & !\synchronizer2|q~q )))

	.dataa(\Control_Unit|current_state.restart~q ),
	.datab(\synchronizer1|q~q ),
	.datac(\Control_Unit|current_state.start~q ),
	.datad(\synchronizer2|q~q ),
	.cin(gnd),
	.combout(\Control_Unit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector2~0 .lut_mask = 16'hAAAE;
defparam \Control_Unit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N31
dffeas \Control_Unit|current_state.add_0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.add_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.add_0 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.add_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N12
fiftyfivenm_lcell_comb \Control_Unit|current_state.shift_0~feeder (
// Equation(s):
// \Control_Unit|current_state.shift_0~feeder_combout  = \Control_Unit|current_state.add_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control_Unit|current_state.add_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control_Unit|current_state.shift_0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.shift_0~feeder .lut_mask = 16'hF0F0;
defparam \Control_Unit|current_state.shift_0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N13
dffeas \Control_Unit|current_state.shift_0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.shift_0~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.shift_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.shift_0 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.shift_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N16
fiftyfivenm_lcell_comb \Control_Unit|current_state.add_1~feeder (
// Equation(s):
// \Control_Unit|current_state.add_1~feeder_combout  = \Control_Unit|current_state.shift_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control_Unit|current_state.shift_0~q ),
	.cin(gnd),
	.combout(\Control_Unit|current_state.add_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.add_1~feeder .lut_mask = 16'hFF00;
defparam \Control_Unit|current_state.add_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N17
dffeas \Control_Unit|current_state.add_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.add_1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.add_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.add_1 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.add_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N6
fiftyfivenm_lcell_comb \Control_Unit|current_state.shift_1~feeder (
// Equation(s):
// \Control_Unit|current_state.shift_1~feeder_combout  = \Control_Unit|current_state.add_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control_Unit|current_state.add_1~q ),
	.cin(gnd),
	.combout(\Control_Unit|current_state.shift_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.shift_1~feeder .lut_mask = 16'hFF00;
defparam \Control_Unit|current_state.shift_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N7
dffeas \Control_Unit|current_state.shift_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.shift_1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.shift_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.shift_1 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.shift_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N22
fiftyfivenm_lcell_comb \Control_Unit|current_state.add_2~feeder (
// Equation(s):
// \Control_Unit|current_state.add_2~feeder_combout  = \Control_Unit|current_state.shift_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control_Unit|current_state.shift_1~q ),
	.cin(gnd),
	.combout(\Control_Unit|current_state.add_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.add_2~feeder .lut_mask = 16'hFF00;
defparam \Control_Unit|current_state.add_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N23
dffeas \Control_Unit|current_state.add_2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.add_2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.add_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.add_2 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.add_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N8
fiftyfivenm_lcell_comb \Control_Unit|current_state.shift_2~feeder (
// Equation(s):
// \Control_Unit|current_state.shift_2~feeder_combout  = \Control_Unit|current_state.add_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control_Unit|current_state.add_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control_Unit|current_state.shift_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.shift_2~feeder .lut_mask = 16'hF0F0;
defparam \Control_Unit|current_state.shift_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N9
dffeas \Control_Unit|current_state.shift_2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.shift_2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.shift_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.shift_2 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.shift_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N28
fiftyfivenm_lcell_comb \Control_Unit|current_state.add_3~feeder (
// Equation(s):
// \Control_Unit|current_state.add_3~feeder_combout  = \Control_Unit|current_state.shift_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control_Unit|current_state.shift_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control_Unit|current_state.add_3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.add_3~feeder .lut_mask = 16'hF0F0;
defparam \Control_Unit|current_state.add_3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N29
dffeas \Control_Unit|current_state.add_3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.add_3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.add_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.add_3 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.add_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N18
fiftyfivenm_lcell_comb \Control_Unit|current_state.shift_3~feeder (
// Equation(s):
// \Control_Unit|current_state.shift_3~feeder_combout  = \Control_Unit|current_state.add_3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control_Unit|current_state.add_3~q ),
	.cin(gnd),
	.combout(\Control_Unit|current_state.shift_3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.shift_3~feeder .lut_mask = 16'hFF00;
defparam \Control_Unit|current_state.shift_3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N19
dffeas \Control_Unit|current_state.shift_3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.shift_3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.shift_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.shift_3 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.shift_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N18
fiftyfivenm_lcell_comb \Control_Unit|current_state.add_4~feeder (
// Equation(s):
// \Control_Unit|current_state.add_4~feeder_combout  = \Control_Unit|current_state.shift_3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control_Unit|current_state.shift_3~q ),
	.cin(gnd),
	.combout(\Control_Unit|current_state.add_4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|current_state.add_4~feeder .lut_mask = 16'hFF00;
defparam \Control_Unit|current_state.add_4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N19
dffeas \Control_Unit|current_state.add_4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_Unit|current_state.add_4~feeder_combout ),
	.asdata(vcc),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.add_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.add_4 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.add_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N27
dffeas \Control_Unit|current_state.shift_4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control_Unit|current_state.add_4~q ),
	.clrn(!\synchronizer0|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_Unit|current_state.shift_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_Unit|current_state.shift_4 .is_wysiwyg = "true";
defparam \Control_Unit|current_state.shift_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N4
fiftyfivenm_lcell_comb \Control_Unit|WideOr19~1 (
// Equation(s):
// \Control_Unit|WideOr19~1_combout  = (!\Control_Unit|current_state.shift_4~q  & (!\Control_Unit|current_state.shift_7~q  & (!\Control_Unit|current_state.shift_5~q  & !\Control_Unit|current_state.shift_6~q )))

	.dataa(\Control_Unit|current_state.shift_4~q ),
	.datab(\Control_Unit|current_state.shift_7~q ),
	.datac(\Control_Unit|current_state.shift_5~q ),
	.datad(\Control_Unit|current_state.shift_6~q ),
	.cin(gnd),
	.combout(\Control_Unit|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|WideOr19~1 .lut_mask = 16'h0001;
defparam \Control_Unit|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N24
fiftyfivenm_lcell_comb \Control_Unit|WideOr19~0 (
// Equation(s):
// \Control_Unit|WideOr19~0_combout  = (!\Control_Unit|current_state.shift_1~q  & (!\Control_Unit|current_state.shift_3~q  & (!\Control_Unit|current_state.shift_2~q  & !\Control_Unit|current_state.shift_0~q )))

	.dataa(\Control_Unit|current_state.shift_1~q ),
	.datab(\Control_Unit|current_state.shift_3~q ),
	.datac(\Control_Unit|current_state.shift_2~q ),
	.datad(\Control_Unit|current_state.shift_0~q ),
	.cin(gnd),
	.combout(\Control_Unit|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|WideOr19~0 .lut_mask = 16'h0001;
defparam \Control_Unit|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N30
fiftyfivenm_lcell_comb \Reg_B_8_bit|Data_Out[2]~1 (
// Equation(s):
// \Reg_B_8_bit|Data_Out[2]~1_combout  = (\Reset~input_o ) # (((\synchronizer2|q~q ) # (!\Control_Unit|WideOr19~0_combout )) # (!\Control_Unit|WideOr19~1_combout ))

	.dataa(\Reset~input_o ),
	.datab(\Control_Unit|WideOr19~1_combout ),
	.datac(\synchronizer2|q~q ),
	.datad(\Control_Unit|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\Reg_B_8_bit|Data_Out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out[2]~1 .lut_mask = 16'hFBFF;
defparam \Reg_B_8_bit|Data_Out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N21
dffeas \Reg_B_8_bit|Data_Out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_B_8_bit|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_B_8_bit|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B_8_bit|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out[2] .is_wysiwyg = "true";
defparam \Reg_B_8_bit|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .listen_to_nsleep_signal = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N0
fiftyfivenm_lcell_comb \Reg_B_8_bit|Data_Out~2 (
// Equation(s):
// \Reg_B_8_bit|Data_Out~2_combout  = (!\Reset~input_o  & ((\synchronizer2|q~q  & ((\S[1]~input_o ))) # (!\synchronizer2|q~q  & (\Reg_B_8_bit|Data_Out [2]))))

	.dataa(\synchronizer2|q~q ),
	.datab(\Reg_B_8_bit|Data_Out [2]),
	.datac(\S[1]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Reg_B_8_bit|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out~2 .lut_mask = 16'h00E4;
defparam \Reg_B_8_bit|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N1
dffeas \Reg_B_8_bit|Data_Out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_B_8_bit|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_B_8_bit|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B_8_bit|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out[1] .is_wysiwyg = "true";
defparam \Reg_B_8_bit|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .listen_to_nsleep_signal = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N16
fiftyfivenm_lcell_comb \Reg_B_8_bit|Data_Out~0 (
// Equation(s):
// \Reg_B_8_bit|Data_Out~0_combout  = (!\Reset~input_o  & ((\synchronizer2|q~q  & ((\S[0]~input_o ))) # (!\synchronizer2|q~q  & (\Reg_B_8_bit|Data_Out [1]))))

	.dataa(\synchronizer2|q~q ),
	.datab(\Reg_B_8_bit|Data_Out [1]),
	.datac(\S[0]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Reg_B_8_bit|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out~0 .lut_mask = 16'h00E4;
defparam \Reg_B_8_bit|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N17
dffeas \Reg_B_8_bit|Data_Out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_B_8_bit|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_B_8_bit|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B_8_bit|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out[0] .is_wysiwyg = "true";
defparam \Reg_B_8_bit|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N28
fiftyfivenm_lcell_comb \Control_Unit|WideOr20~1 (
// Equation(s):
// \Control_Unit|WideOr20~1_combout  = (\Control_Unit|current_state.add_6~q ) # ((\Control_Unit|current_state.add_5~q ) # ((\Control_Unit|current_state.add_7~q ) # (\Control_Unit|current_state.add_4~q )))

	.dataa(\Control_Unit|current_state.add_6~q ),
	.datab(\Control_Unit|current_state.add_5~q ),
	.datac(\Control_Unit|current_state.add_7~q ),
	.datad(\Control_Unit|current_state.add_4~q ),
	.cin(gnd),
	.combout(\Control_Unit|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|WideOr20~1 .lut_mask = 16'hFFFE;
defparam \Control_Unit|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N14
fiftyfivenm_lcell_comb \Control_Unit|WideOr20~0 (
// Equation(s):
// \Control_Unit|WideOr20~0_combout  = (\Control_Unit|current_state.add_2~q ) # ((\Control_Unit|current_state.add_1~q ) # ((\Control_Unit|current_state.add_0~q ) # (\Control_Unit|current_state.add_3~q )))

	.dataa(\Control_Unit|current_state.add_2~q ),
	.datab(\Control_Unit|current_state.add_1~q ),
	.datac(\Control_Unit|current_state.add_0~q ),
	.datad(\Control_Unit|current_state.add_3~q ),
	.cin(gnd),
	.combout(\Control_Unit|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|WideOr20~0 .lut_mask = 16'hFFFE;
defparam \Control_Unit|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N10
fiftyfivenm_lcell_comb \Control_Unit|Selector21~0 (
// Equation(s):
// \Control_Unit|Selector21~0_combout  = (\Reg_B_8_bit|Data_Out [0] & ((\Control_Unit|WideOr20~1_combout ) # (\Control_Unit|WideOr20~0_combout )))

	.dataa(\Reg_B_8_bit|Data_Out [0]),
	.datab(\Control_Unit|WideOr20~1_combout ),
	.datac(gnd),
	.datad(\Control_Unit|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\Control_Unit|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Selector21~0 .lut_mask = 16'hAA88;
defparam \Control_Unit|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N10
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_0|Sum~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_0|Sum~0_combout  = \S[0]~input_o  $ (\Reg_A_8_bit|Data_Out [0])

	.dataa(gnd),
	.datab(\S[0]~input_o ),
	.datac(gnd),
	.datad(\Reg_A_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_0|Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_0|Sum~0 .lut_mask = 16'h33CC;
defparam \Add_Sub_9_bit|FA_1_bit_0|Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\Control_Unit|current_state.load~q ) # ((\synchronizer0|q~q ) # (\Control_Unit|current_state.restart~q ))

	.dataa(gnd),
	.datab(\Control_Unit|current_state.load~q ),
	.datac(\synchronizer0|q~q ),
	.datad(\Control_Unit|current_state.restart~q ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFC;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N26
fiftyfivenm_lcell_comb \Control_Unit|Subtract_Enable~0 (
// Equation(s):
// \Control_Unit|Subtract_Enable~0_combout  = (\Control_Unit|current_state.add_7~q  & \Reg_B_8_bit|Data_Out [0])

	.dataa(\Control_Unit|current_state.add_7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\Control_Unit|Subtract_Enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Subtract_Enable~0 .lut_mask = 16'hAA00;
defparam \Control_Unit|Subtract_Enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N4
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_0|Cout~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_0|Cout~0_combout  = (!\S[0]~input_o  & (\Control_Unit|current_state.add_7~q  & \Reg_B_8_bit|Data_Out [0]))

	.dataa(gnd),
	.datab(\S[0]~input_o ),
	.datac(\Control_Unit|current_state.add_7~q ),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_0|Cout~0 .lut_mask = 16'h3000;
defparam \Add_Sub_9_bit|FA_1_bit_0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_0|Cout~1 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_0|Cout~1_combout  = (\Reg_A_8_bit|Data_Out [0] & ((\S[0]~input_o ) # ((\Control_Unit|current_state.add_7~q  & \Reg_B_8_bit|Data_Out [0]))))

	.dataa(\S[0]~input_o ),
	.datab(\Reg_A_8_bit|Data_Out [0]),
	.datac(\Control_Unit|current_state.add_7~q ),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_0|Cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_0|Cout~1 .lut_mask = 16'hC888;
defparam \Add_Sub_9_bit|FA_1_bit_0|Cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N24
fiftyfivenm_lcell_comb \Add_Sub_9_bit|B_Add_Subtract[1] (
// Equation(s):
// \Add_Sub_9_bit|B_Add_Subtract [1] = \S[1]~input_o  $ (((\Control_Unit|current_state.add_7~q  & \Reg_B_8_bit|Data_Out [0])))

	.dataa(\Control_Unit|current_state.add_7~q ),
	.datab(\S[1]~input_o ),
	.datac(gnd),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|B_Add_Subtract [1]),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|B_Add_Subtract[1] .lut_mask = 16'h66CC;
defparam \Add_Sub_9_bit|B_Add_Subtract[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_1|Cout~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_1|Cout~0_combout  = (\Reg_A_8_bit|Data_Out [1] & ((\Add_Sub_9_bit|FA_1_bit_0|Cout~0_combout ) # ((\Add_Sub_9_bit|FA_1_bit_0|Cout~1_combout ) # (\Add_Sub_9_bit|B_Add_Subtract [1])))) # (!\Reg_A_8_bit|Data_Out [1] & 
// (\Add_Sub_9_bit|B_Add_Subtract [1] & ((\Add_Sub_9_bit|FA_1_bit_0|Cout~0_combout ) # (\Add_Sub_9_bit|FA_1_bit_0|Cout~1_combout ))))

	.dataa(\Reg_A_8_bit|Data_Out [1]),
	.datab(\Add_Sub_9_bit|FA_1_bit_0|Cout~0_combout ),
	.datac(\Add_Sub_9_bit|FA_1_bit_0|Cout~1_combout ),
	.datad(\Add_Sub_9_bit|B_Add_Subtract [1]),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_1|Cout~0 .lut_mask = 16'hFEA8;
defparam \Add_Sub_9_bit|FA_1_bit_1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N30
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_2|Sum (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_2|Sum~combout  = \S[2]~input_o  $ (\Reg_A_8_bit|Data_Out [2] $ (\Control_Unit|Subtract_Enable~0_combout  $ (\Add_Sub_9_bit|FA_1_bit_1|Cout~0_combout )))

	.dataa(\S[2]~input_o ),
	.datab(\Reg_A_8_bit|Data_Out [2]),
	.datac(\Control_Unit|Subtract_Enable~0_combout ),
	.datad(\Add_Sub_9_bit|FA_1_bit_1|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_2|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_2|Sum .lut_mask = 16'h6996;
defparam \Add_Sub_9_bit|FA_1_bit_2|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_2|Cout~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_2|Cout~0_combout  = (\Reg_A_8_bit|Data_Out [2] & ((\Add_Sub_9_bit|FA_1_bit_1|Cout~0_combout ) # (\S[2]~input_o  $ (\Control_Unit|Subtract_Enable~0_combout )))) # (!\Reg_A_8_bit|Data_Out [2] & 
// (\Add_Sub_9_bit|FA_1_bit_1|Cout~0_combout  & (\S[2]~input_o  $ (\Control_Unit|Subtract_Enable~0_combout ))))

	.dataa(\Reg_A_8_bit|Data_Out [2]),
	.datab(\S[2]~input_o ),
	.datac(\Control_Unit|Subtract_Enable~0_combout ),
	.datad(\Add_Sub_9_bit|FA_1_bit_1|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_2|Cout~0 .lut_mask = 16'hBE28;
defparam \Add_Sub_9_bit|FA_1_bit_2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N12
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_3|Sum (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_3|Sum~combout  = \S[3]~input_o  $ (\Control_Unit|Subtract_Enable~0_combout  $ (\Reg_A_8_bit|Data_Out [3] $ (\Add_Sub_9_bit|FA_1_bit_2|Cout~0_combout )))

	.dataa(\S[3]~input_o ),
	.datab(\Control_Unit|Subtract_Enable~0_combout ),
	.datac(\Reg_A_8_bit|Data_Out [3]),
	.datad(\Add_Sub_9_bit|FA_1_bit_2|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_3|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_3|Sum .lut_mask = 16'h6996;
defparam \Add_Sub_9_bit|FA_1_bit_3|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .listen_to_nsleep_signal = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N12
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_8|Sum~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_8|Sum~0_combout  = \S[7]~input_o  $ (\Reg_A_8_bit|Data_Out [7] $ (((\Reg_B_8_bit|Data_Out [0] & \Control_Unit|current_state.add_7~q ))))

	.dataa(\Reg_B_8_bit|Data_Out [0]),
	.datab(\S[7]~input_o ),
	.datac(\Control_Unit|current_state.add_7~q ),
	.datad(\Reg_A_8_bit|Data_Out [7]),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_8|Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_8|Sum~0 .lut_mask = 16'h936C;
defparam \Add_Sub_9_bit|FA_1_bit_8|Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .listen_to_nsleep_signal = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_3|Cout~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_3|Cout~0_combout  = (\Reg_A_8_bit|Data_Out [3] & ((\Add_Sub_9_bit|FA_1_bit_2|Cout~0_combout ) # (\Control_Unit|Subtract_Enable~0_combout  $ (\S[3]~input_o )))) # (!\Reg_A_8_bit|Data_Out [3] & 
// (\Add_Sub_9_bit|FA_1_bit_2|Cout~0_combout  & (\Control_Unit|Subtract_Enable~0_combout  $ (\S[3]~input_o ))))

	.dataa(\Control_Unit|Subtract_Enable~0_combout ),
	.datab(\S[3]~input_o ),
	.datac(\Reg_A_8_bit|Data_Out [3]),
	.datad(\Add_Sub_9_bit|FA_1_bit_2|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_3|Cout~0 .lut_mask = 16'hF660;
defparam \Add_Sub_9_bit|FA_1_bit_3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N2
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_4|Cout~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_4|Cout~0_combout  = (\Reg_A_8_bit|Data_Out [4] & ((\Add_Sub_9_bit|FA_1_bit_3|Cout~0_combout ) # (\Control_Unit|Subtract_Enable~0_combout  $ (\S[4]~input_o )))) # (!\Reg_A_8_bit|Data_Out [4] & 
// (\Add_Sub_9_bit|FA_1_bit_3|Cout~0_combout  & (\Control_Unit|Subtract_Enable~0_combout  $ (\S[4]~input_o ))))

	.dataa(\Control_Unit|Subtract_Enable~0_combout ),
	.datab(\S[4]~input_o ),
	.datac(\Reg_A_8_bit|Data_Out [4]),
	.datad(\Add_Sub_9_bit|FA_1_bit_3|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_4|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_4|Cout~0 .lut_mask = 16'hF660;
defparam \Add_Sub_9_bit|FA_1_bit_4|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_5|Cout~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_5|Cout~0_combout  = (\Reg_A_8_bit|Data_Out [5] & ((\Add_Sub_9_bit|FA_1_bit_4|Cout~0_combout ) # (\Control_Unit|Subtract_Enable~0_combout  $ (\S[5]~input_o )))) # (!\Reg_A_8_bit|Data_Out [5] & 
// (\Add_Sub_9_bit|FA_1_bit_4|Cout~0_combout  & (\Control_Unit|Subtract_Enable~0_combout  $ (\S[5]~input_o ))))

	.dataa(\Control_Unit|Subtract_Enable~0_combout ),
	.datab(\S[5]~input_o ),
	.datac(\Reg_A_8_bit|Data_Out [5]),
	.datad(\Add_Sub_9_bit|FA_1_bit_4|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_5|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_5|Cout~0 .lut_mask = 16'hF660;
defparam \Add_Sub_9_bit|FA_1_bit_5|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_6|Cout~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_6|Cout~0_combout  = (\Reg_A_8_bit|Data_Out [6] & ((\Add_Sub_9_bit|FA_1_bit_5|Cout~0_combout ) # (\Control_Unit|Subtract_Enable~0_combout  $ (\S[6]~input_o )))) # (!\Reg_A_8_bit|Data_Out [6] & 
// (\Add_Sub_9_bit|FA_1_bit_5|Cout~0_combout  & (\Control_Unit|Subtract_Enable~0_combout  $ (\S[6]~input_o ))))

	.dataa(\Control_Unit|Subtract_Enable~0_combout ),
	.datab(\S[6]~input_o ),
	.datac(\Reg_A_8_bit|Data_Out [6]),
	.datad(\Add_Sub_9_bit|FA_1_bit_5|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_6|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_6|Cout~0 .lut_mask = 16'hF660;
defparam \Add_Sub_9_bit|FA_1_bit_6|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_7|Cout~0 (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_7|Cout~0_combout  = (\Reg_A_8_bit|Data_Out [7] & ((\Add_Sub_9_bit|FA_1_bit_6|Cout~0_combout ) # (\Control_Unit|Subtract_Enable~0_combout  $ (\S[7]~input_o )))) # (!\Reg_A_8_bit|Data_Out [7] & 
// (\Add_Sub_9_bit|FA_1_bit_6|Cout~0_combout  & (\Control_Unit|Subtract_Enable~0_combout  $ (\S[7]~input_o ))))

	.dataa(\Control_Unit|Subtract_Enable~0_combout ),
	.datab(\Reg_A_8_bit|Data_Out [7]),
	.datac(\S[7]~input_o ),
	.datad(\Add_Sub_9_bit|FA_1_bit_6|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_7|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_7|Cout~0 .lut_mask = 16'hDE48;
defparam \Add_Sub_9_bit|FA_1_bit_7|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
fiftyfivenm_lcell_comb \Reg_X_1_bit|Q~0 (
// Equation(s):
// \Reg_X_1_bit|Q~0_combout  = (\Control_Unit|Selector21~0_combout  & (\Add_Sub_9_bit|FA_1_bit_8|Sum~0_combout  $ (((\Add_Sub_9_bit|FA_1_bit_7|Cout~0_combout ))))) # (!\Control_Unit|Selector21~0_combout  & (((\Reg_X_1_bit|Q~q ))))

	.dataa(\Control_Unit|Selector21~0_combout ),
	.datab(\Add_Sub_9_bit|FA_1_bit_8|Sum~0_combout ),
	.datac(\Reg_X_1_bit|Q~q ),
	.datad(\Add_Sub_9_bit|FA_1_bit_7|Cout~0_combout ),
	.cin(gnd),
	.combout(\Reg_X_1_bit|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_X_1_bit|Q~0 .lut_mask = 16'h72D8;
defparam \Reg_X_1_bit|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N21
dffeas \Reg_X_1_bit|Q (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_X_1_bit|Q~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_X_1_bit|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_X_1_bit|Q .is_wysiwyg = "true";
defparam \Reg_X_1_bit|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out~8 (
// Equation(s):
// \Reg_A_8_bit|Data_Out~8_combout  = \Control_Unit|Subtract_Enable~0_combout  $ (\Reg_A_8_bit|Data_Out [7] $ (\S[7]~input_o  $ (\Add_Sub_9_bit|FA_1_bit_6|Cout~0_combout )))

	.dataa(\Control_Unit|Subtract_Enable~0_combout ),
	.datab(\Reg_A_8_bit|Data_Out [7]),
	.datac(\S[7]~input_o ),
	.datad(\Add_Sub_9_bit|FA_1_bit_6|Cout~0_combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out~8 .lut_mask = 16'h6996;
defparam \Reg_A_8_bit|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out~9 (
// Equation(s):
// \Reg_A_8_bit|Data_Out~9_combout  = (!\comb~0_combout  & ((\Control_Unit|Selector21~0_combout  & ((\Reg_A_8_bit|Data_Out~8_combout ))) # (!\Control_Unit|Selector21~0_combout  & (\Reg_X_1_bit|Q~q ))))

	.dataa(\comb~0_combout ),
	.datab(\Reg_X_1_bit|Q~q ),
	.datac(\Control_Unit|Selector21~0_combout ),
	.datad(\Reg_A_8_bit|Data_Out~8_combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out~9 .lut_mask = 16'h5404;
defparam \Reg_A_8_bit|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N22
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out[4]~1 (
// Equation(s):
// \Reg_A_8_bit|Data_Out[4]~1_combout  = ((\comb~0_combout ) # ((\Control_Unit|Selector21~0_combout ) # (!\Control_Unit|WideOr19~1_combout ))) # (!\Control_Unit|WideOr19~0_combout )

	.dataa(\Control_Unit|WideOr19~0_combout ),
	.datab(\comb~0_combout ),
	.datac(\Control_Unit|WideOr19~1_combout ),
	.datad(\Control_Unit|Selector21~0_combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out[4]~1 .lut_mask = 16'hFFDF;
defparam \Reg_A_8_bit|Data_Out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N29
dffeas \Reg_A_8_bit|Data_Out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_A_8_bit|Data_Out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_A_8_bit|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A_8_bit|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out[7] .is_wysiwyg = "true";
defparam \Reg_A_8_bit|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_6|Sum (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_6|Sum~combout  = \Control_Unit|Subtract_Enable~0_combout  $ (\S[6]~input_o  $ (\Reg_A_8_bit|Data_Out [6] $ (\Add_Sub_9_bit|FA_1_bit_5|Cout~0_combout )))

	.dataa(\Control_Unit|Subtract_Enable~0_combout ),
	.datab(\S[6]~input_o ),
	.datac(\Reg_A_8_bit|Data_Out [6]),
	.datad(\Add_Sub_9_bit|FA_1_bit_5|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_6|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_6|Sum .lut_mask = 16'h6996;
defparam \Add_Sub_9_bit|FA_1_bit_6|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out~7 (
// Equation(s):
// \Reg_A_8_bit|Data_Out~7_combout  = (!\comb~0_combout  & ((\Control_Unit|Selector21~0_combout  & ((\Add_Sub_9_bit|FA_1_bit_6|Sum~combout ))) # (!\Control_Unit|Selector21~0_combout  & (\Reg_A_8_bit|Data_Out [7]))))

	.dataa(\Control_Unit|Selector21~0_combout ),
	.datab(\Reg_A_8_bit|Data_Out [7]),
	.datac(\Add_Sub_9_bit|FA_1_bit_6|Sum~combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out~7 .lut_mask = 16'h00E4;
defparam \Reg_A_8_bit|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N23
dffeas \Reg_A_8_bit|Data_Out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_A_8_bit|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_A_8_bit|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A_8_bit|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out[6] .is_wysiwyg = "true";
defparam \Reg_A_8_bit|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N24
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_5|Sum (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_5|Sum~combout  = \S[5]~input_o  $ (\Reg_A_8_bit|Data_Out [5] $ (\Control_Unit|Subtract_Enable~0_combout  $ (\Add_Sub_9_bit|FA_1_bit_4|Cout~0_combout )))

	.dataa(\S[5]~input_o ),
	.datab(\Reg_A_8_bit|Data_Out [5]),
	.datac(\Control_Unit|Subtract_Enable~0_combout ),
	.datad(\Add_Sub_9_bit|FA_1_bit_4|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_5|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_5|Sum .lut_mask = 16'h6996;
defparam \Add_Sub_9_bit|FA_1_bit_5|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N20
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out~6 (
// Equation(s):
// \Reg_A_8_bit|Data_Out~6_combout  = (!\comb~0_combout  & ((\Control_Unit|Selector21~0_combout  & ((\Add_Sub_9_bit|FA_1_bit_5|Sum~combout ))) # (!\Control_Unit|Selector21~0_combout  & (\Reg_A_8_bit|Data_Out [6]))))

	.dataa(\Control_Unit|Selector21~0_combout ),
	.datab(\Reg_A_8_bit|Data_Out [6]),
	.datac(\comb~0_combout ),
	.datad(\Add_Sub_9_bit|FA_1_bit_5|Sum~combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out~6 .lut_mask = 16'h0E04;
defparam \Reg_A_8_bit|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N21
dffeas \Reg_A_8_bit|Data_Out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_A_8_bit|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_A_8_bit|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A_8_bit|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out[5] .is_wysiwyg = "true";
defparam \Reg_A_8_bit|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N10
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_4|Sum (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_4|Sum~combout  = \Reg_A_8_bit|Data_Out [4] $ (\S[4]~input_o  $ (\Control_Unit|Subtract_Enable~0_combout  $ (\Add_Sub_9_bit|FA_1_bit_3|Cout~0_combout )))

	.dataa(\Reg_A_8_bit|Data_Out [4]),
	.datab(\S[4]~input_o ),
	.datac(\Control_Unit|Subtract_Enable~0_combout ),
	.datad(\Add_Sub_9_bit|FA_1_bit_3|Cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_4|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_4|Sum .lut_mask = 16'h6996;
defparam \Add_Sub_9_bit|FA_1_bit_4|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N26
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out~5 (
// Equation(s):
// \Reg_A_8_bit|Data_Out~5_combout  = (!\comb~0_combout  & ((\Control_Unit|Selector21~0_combout  & ((\Add_Sub_9_bit|FA_1_bit_4|Sum~combout ))) # (!\Control_Unit|Selector21~0_combout  & (\Reg_A_8_bit|Data_Out [5]))))

	.dataa(\Control_Unit|Selector21~0_combout ),
	.datab(\Reg_A_8_bit|Data_Out [5]),
	.datac(\comb~0_combout ),
	.datad(\Add_Sub_9_bit|FA_1_bit_4|Sum~combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out~5 .lut_mask = 16'h0E04;
defparam \Reg_A_8_bit|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N27
dffeas \Reg_A_8_bit|Data_Out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_A_8_bit|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_A_8_bit|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A_8_bit|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out[4] .is_wysiwyg = "true";
defparam \Reg_A_8_bit|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N8
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out~4 (
// Equation(s):
// \Reg_A_8_bit|Data_Out~4_combout  = (!\comb~0_combout  & ((\Control_Unit|Selector21~0_combout  & (\Add_Sub_9_bit|FA_1_bit_3|Sum~combout )) # (!\Control_Unit|Selector21~0_combout  & ((\Reg_A_8_bit|Data_Out [4])))))

	.dataa(\Add_Sub_9_bit|FA_1_bit_3|Sum~combout ),
	.datab(\comb~0_combout ),
	.datac(\Reg_A_8_bit|Data_Out [4]),
	.datad(\Control_Unit|Selector21~0_combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out~4 .lut_mask = 16'h2230;
defparam \Reg_A_8_bit|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N9
dffeas \Reg_A_8_bit|Data_Out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_A_8_bit|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_A_8_bit|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A_8_bit|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out[3] .is_wysiwyg = "true";
defparam \Reg_A_8_bit|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N14
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out~3 (
// Equation(s):
// \Reg_A_8_bit|Data_Out~3_combout  = (!\comb~0_combout  & ((\Control_Unit|Selector21~0_combout  & (\Add_Sub_9_bit|FA_1_bit_2|Sum~combout )) # (!\Control_Unit|Selector21~0_combout  & ((\Reg_A_8_bit|Data_Out [3])))))

	.dataa(\Add_Sub_9_bit|FA_1_bit_2|Sum~combout ),
	.datab(\Reg_A_8_bit|Data_Out [3]),
	.datac(\comb~0_combout ),
	.datad(\Control_Unit|Selector21~0_combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out~3 .lut_mask = 16'h0A0C;
defparam \Reg_A_8_bit|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N15
dffeas \Reg_A_8_bit|Data_Out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_A_8_bit|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_A_8_bit|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A_8_bit|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out[2] .is_wysiwyg = "true";
defparam \Reg_A_8_bit|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N16
fiftyfivenm_lcell_comb \Add_Sub_9_bit|FA_1_bit_1|Sum (
// Equation(s):
// \Add_Sub_9_bit|FA_1_bit_1|Sum~combout  = \Reg_A_8_bit|Data_Out [1] $ (\Add_Sub_9_bit|B_Add_Subtract [1] $ (((\Add_Sub_9_bit|FA_1_bit_0|Cout~0_combout ) # (\Add_Sub_9_bit|FA_1_bit_0|Cout~1_combout ))))

	.dataa(\Add_Sub_9_bit|FA_1_bit_0|Cout~0_combout ),
	.datab(\Reg_A_8_bit|Data_Out [1]),
	.datac(\Add_Sub_9_bit|B_Add_Subtract [1]),
	.datad(\Add_Sub_9_bit|FA_1_bit_0|Cout~1_combout ),
	.cin(gnd),
	.combout(\Add_Sub_9_bit|FA_1_bit_1|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub_9_bit|FA_1_bit_1|Sum .lut_mask = 16'hC396;
defparam \Add_Sub_9_bit|FA_1_bit_1|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N0
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out~2 (
// Equation(s):
// \Reg_A_8_bit|Data_Out~2_combout  = (!\comb~0_combout  & ((\Control_Unit|Selector21~0_combout  & ((\Add_Sub_9_bit|FA_1_bit_1|Sum~combout ))) # (!\Control_Unit|Selector21~0_combout  & (\Reg_A_8_bit|Data_Out [2]))))

	.dataa(\Control_Unit|Selector21~0_combout ),
	.datab(\comb~0_combout ),
	.datac(\Reg_A_8_bit|Data_Out [2]),
	.datad(\Add_Sub_9_bit|FA_1_bit_1|Sum~combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out~2 .lut_mask = 16'h3210;
defparam \Reg_A_8_bit|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N1
dffeas \Reg_A_8_bit|Data_Out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_A_8_bit|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_A_8_bit|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A_8_bit|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out[1] .is_wysiwyg = "true";
defparam \Reg_A_8_bit|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
fiftyfivenm_lcell_comb \Reg_A_8_bit|Data_Out~0 (
// Equation(s):
// \Reg_A_8_bit|Data_Out~0_combout  = (!\comb~0_combout  & ((\Control_Unit|Selector21~0_combout  & (\Add_Sub_9_bit|FA_1_bit_0|Sum~0_combout )) # (!\Control_Unit|Selector21~0_combout  & ((\Reg_A_8_bit|Data_Out [1])))))

	.dataa(\Control_Unit|Selector21~0_combout ),
	.datab(\Add_Sub_9_bit|FA_1_bit_0|Sum~0_combout ),
	.datac(\Reg_A_8_bit|Data_Out [1]),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\Reg_A_8_bit|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out~0 .lut_mask = 16'h00D8;
defparam \Reg_A_8_bit|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N9
dffeas \Reg_A_8_bit|Data_Out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_A_8_bit|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_A_8_bit|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A_8_bit|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A_8_bit|Data_Out[0] .is_wysiwyg = "true";
defparam \Reg_A_8_bit|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N2
fiftyfivenm_lcell_comb \Reg_B_8_bit|Data_Out~8 (
// Equation(s):
// \Reg_B_8_bit|Data_Out~8_combout  = (!\Reset~input_o  & ((\synchronizer2|q~q  & ((\S[7]~input_o ))) # (!\synchronizer2|q~q  & (\Reg_A_8_bit|Data_Out [0]))))

	.dataa(\Reg_A_8_bit|Data_Out [0]),
	.datab(\S[7]~input_o ),
	.datac(\synchronizer2|q~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Reg_B_8_bit|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out~8 .lut_mask = 16'h00CA;
defparam \Reg_B_8_bit|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N3
dffeas \Reg_B_8_bit|Data_Out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_B_8_bit|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_B_8_bit|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B_8_bit|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out[7] .is_wysiwyg = "true";
defparam \Reg_B_8_bit|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N18
fiftyfivenm_lcell_comb \Reg_B_8_bit|Data_Out~7 (
// Equation(s):
// \Reg_B_8_bit|Data_Out~7_combout  = (!\Reset~input_o  & ((\synchronizer2|q~q  & (\S[6]~input_o )) # (!\synchronizer2|q~q  & ((\Reg_B_8_bit|Data_Out [7])))))

	.dataa(\Reset~input_o ),
	.datab(\S[6]~input_o ),
	.datac(\synchronizer2|q~q ),
	.datad(\Reg_B_8_bit|Data_Out [7]),
	.cin(gnd),
	.combout(\Reg_B_8_bit|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out~7 .lut_mask = 16'h4540;
defparam \Reg_B_8_bit|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N19
dffeas \Reg_B_8_bit|Data_Out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_B_8_bit|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_B_8_bit|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B_8_bit|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out[6] .is_wysiwyg = "true";
defparam \Reg_B_8_bit|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N6
fiftyfivenm_lcell_comb \Reg_B_8_bit|Data_Out~6 (
// Equation(s):
// \Reg_B_8_bit|Data_Out~6_combout  = (!\Reset~input_o  & ((\synchronizer2|q~q  & (\S[5]~input_o )) # (!\synchronizer2|q~q  & ((\Reg_B_8_bit|Data_Out [6])))))

	.dataa(\Reset~input_o ),
	.datab(\S[5]~input_o ),
	.datac(\synchronizer2|q~q ),
	.datad(\Reg_B_8_bit|Data_Out [6]),
	.cin(gnd),
	.combout(\Reg_B_8_bit|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out~6 .lut_mask = 16'h4540;
defparam \Reg_B_8_bit|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N7
dffeas \Reg_B_8_bit|Data_Out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_B_8_bit|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_B_8_bit|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B_8_bit|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out[5] .is_wysiwyg = "true";
defparam \Reg_B_8_bit|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N28
fiftyfivenm_lcell_comb \Reg_B_8_bit|Data_Out~5 (
// Equation(s):
// \Reg_B_8_bit|Data_Out~5_combout  = (!\Reset~input_o  & ((\synchronizer2|q~q  & ((\S[4]~input_o ))) # (!\synchronizer2|q~q  & (\Reg_B_8_bit|Data_Out [5]))))

	.dataa(\Reg_B_8_bit|Data_Out [5]),
	.datab(\S[4]~input_o ),
	.datac(\synchronizer2|q~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Reg_B_8_bit|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out~5 .lut_mask = 16'h00CA;
defparam \Reg_B_8_bit|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N29
dffeas \Reg_B_8_bit|Data_Out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_B_8_bit|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_B_8_bit|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B_8_bit|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out[4] .is_wysiwyg = "true";
defparam \Reg_B_8_bit|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N8
fiftyfivenm_lcell_comb \Reg_B_8_bit|Data_Out~4 (
// Equation(s):
// \Reg_B_8_bit|Data_Out~4_combout  = (!\Reset~input_o  & ((\synchronizer2|q~q  & (\S[3]~input_o )) # (!\synchronizer2|q~q  & ((\Reg_B_8_bit|Data_Out [4])))))

	.dataa(\S[3]~input_o ),
	.datab(\Reg_B_8_bit|Data_Out [4]),
	.datac(\synchronizer2|q~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Reg_B_8_bit|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out~4 .lut_mask = 16'h00AC;
defparam \Reg_B_8_bit|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N9
dffeas \Reg_B_8_bit|Data_Out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Reg_B_8_bit|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_B_8_bit|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B_8_bit|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B_8_bit|Data_Out[3] .is_wysiwyg = "true";
defparam \Reg_B_8_bit|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N28
fiftyfivenm_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\Reg_B_8_bit|Data_Out [3] & (\Reg_B_8_bit|Data_Out [0] & (\Reg_B_8_bit|Data_Out [2] $ (\Reg_B_8_bit|Data_Out [1])))) # (!\Reg_B_8_bit|Data_Out [3] & (!\Reg_B_8_bit|Data_Out [1] & (\Reg_B_8_bit|Data_Out [2] $ 
// (\Reg_B_8_bit|Data_Out [0]))))

	.dataa(\Reg_B_8_bit|Data_Out [3]),
	.datab(\Reg_B_8_bit|Data_Out [2]),
	.datac(\Reg_B_8_bit|Data_Out [1]),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h2904;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N26
fiftyfivenm_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\Reg_B_8_bit|Data_Out [3] & ((\Reg_B_8_bit|Data_Out [0] & ((\Reg_B_8_bit|Data_Out [1]))) # (!\Reg_B_8_bit|Data_Out [0] & (\Reg_B_8_bit|Data_Out [2])))) # (!\Reg_B_8_bit|Data_Out [3] & (\Reg_B_8_bit|Data_Out [2] & 
// (\Reg_B_8_bit|Data_Out [1] $ (\Reg_B_8_bit|Data_Out [0]))))

	.dataa(\Reg_B_8_bit|Data_Out [3]),
	.datab(\Reg_B_8_bit|Data_Out [2]),
	.datac(\Reg_B_8_bit|Data_Out [1]),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N4
fiftyfivenm_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\Reg_B_8_bit|Data_Out [3] & (\Reg_B_8_bit|Data_Out [2] & ((\Reg_B_8_bit|Data_Out [1]) # (!\Reg_B_8_bit|Data_Out [0])))) # (!\Reg_B_8_bit|Data_Out [3] & (!\Reg_B_8_bit|Data_Out [2] & (\Reg_B_8_bit|Data_Out [1] & 
// !\Reg_B_8_bit|Data_Out [0])))

	.dataa(\Reg_B_8_bit|Data_Out [3]),
	.datab(\Reg_B_8_bit|Data_Out [2]),
	.datac(\Reg_B_8_bit|Data_Out [1]),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'h8098;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N20
fiftyfivenm_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\Reg_B_8_bit|Data_Out [1] & ((\Reg_B_8_bit|Data_Out [0] & ((\Reg_B_8_bit|Data_Out [2]))) # (!\Reg_B_8_bit|Data_Out [0] & (\Reg_B_8_bit|Data_Out [3] & !\Reg_B_8_bit|Data_Out [2])))) # (!\Reg_B_8_bit|Data_Out [1] & 
// (!\Reg_B_8_bit|Data_Out [3] & (\Reg_B_8_bit|Data_Out [0] $ (\Reg_B_8_bit|Data_Out [2]))))

	.dataa(\Reg_B_8_bit|Data_Out [3]),
	.datab(\Reg_B_8_bit|Data_Out [0]),
	.datac(\Reg_B_8_bit|Data_Out [1]),
	.datad(\Reg_B_8_bit|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hC124;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N10
fiftyfivenm_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\Reg_B_8_bit|Data_Out [1] & (!\Reg_B_8_bit|Data_Out [3] & ((\Reg_B_8_bit|Data_Out [0])))) # (!\Reg_B_8_bit|Data_Out [1] & ((\Reg_B_8_bit|Data_Out [2] & (!\Reg_B_8_bit|Data_Out [3])) # (!\Reg_B_8_bit|Data_Out [2] & 
// ((\Reg_B_8_bit|Data_Out [0])))))

	.dataa(\Reg_B_8_bit|Data_Out [3]),
	.datab(\Reg_B_8_bit|Data_Out [2]),
	.datac(\Reg_B_8_bit|Data_Out [1]),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h5704;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N20
fiftyfivenm_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\Reg_B_8_bit|Data_Out [2] & (\Reg_B_8_bit|Data_Out [0] & (\Reg_B_8_bit|Data_Out [3] $ (\Reg_B_8_bit|Data_Out [1])))) # (!\Reg_B_8_bit|Data_Out [2] & (!\Reg_B_8_bit|Data_Out [3] & ((\Reg_B_8_bit|Data_Out [1]) # 
// (\Reg_B_8_bit|Data_Out [0]))))

	.dataa(\Reg_B_8_bit|Data_Out [3]),
	.datab(\Reg_B_8_bit|Data_Out [2]),
	.datac(\Reg_B_8_bit|Data_Out [1]),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h5910;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N26
fiftyfivenm_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\Reg_B_8_bit|Data_Out [0] & ((\Reg_B_8_bit|Data_Out [3]) # (\Reg_B_8_bit|Data_Out [2] $ (\Reg_B_8_bit|Data_Out [1])))) # (!\Reg_B_8_bit|Data_Out [0] & ((\Reg_B_8_bit|Data_Out [1]) # (\Reg_B_8_bit|Data_Out [3] $ 
// (\Reg_B_8_bit|Data_Out [2]))))

	.dataa(\Reg_B_8_bit|Data_Out [3]),
	.datab(\Reg_B_8_bit|Data_Out [2]),
	.datac(\Reg_B_8_bit|Data_Out [1]),
	.datad(\Reg_B_8_bit|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N28
fiftyfivenm_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\Reg_B_8_bit|Data_Out [6] & (!\Reg_B_8_bit|Data_Out [5] & (\Reg_B_8_bit|Data_Out [7] $ (!\Reg_B_8_bit|Data_Out [4])))) # (!\Reg_B_8_bit|Data_Out [6] & (\Reg_B_8_bit|Data_Out [4] & (\Reg_B_8_bit|Data_Out [5] $ 
// (!\Reg_B_8_bit|Data_Out [7]))))

	.dataa(\Reg_B_8_bit|Data_Out [5]),
	.datab(\Reg_B_8_bit|Data_Out [6]),
	.datac(\Reg_B_8_bit|Data_Out [7]),
	.datad(\Reg_B_8_bit|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h6104;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N22
fiftyfivenm_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\Reg_B_8_bit|Data_Out [5] & ((\Reg_B_8_bit|Data_Out [4] & ((\Reg_B_8_bit|Data_Out [7]))) # (!\Reg_B_8_bit|Data_Out [4] & (\Reg_B_8_bit|Data_Out [6])))) # (!\Reg_B_8_bit|Data_Out [5] & (\Reg_B_8_bit|Data_Out [6] & 
// (\Reg_B_8_bit|Data_Out [7] $ (\Reg_B_8_bit|Data_Out [4]))))

	.dataa(\Reg_B_8_bit|Data_Out [5]),
	.datab(\Reg_B_8_bit|Data_Out [6]),
	.datac(\Reg_B_8_bit|Data_Out [7]),
	.datad(\Reg_B_8_bit|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N20
fiftyfivenm_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\Reg_B_8_bit|Data_Out [6] & (\Reg_B_8_bit|Data_Out [7] & ((\Reg_B_8_bit|Data_Out [5]) # (!\Reg_B_8_bit|Data_Out [4])))) # (!\Reg_B_8_bit|Data_Out [6] & (\Reg_B_8_bit|Data_Out [5] & (!\Reg_B_8_bit|Data_Out [7] & 
// !\Reg_B_8_bit|Data_Out [4])))

	.dataa(\Reg_B_8_bit|Data_Out [5]),
	.datab(\Reg_B_8_bit|Data_Out [6]),
	.datac(\Reg_B_8_bit|Data_Out [7]),
	.datad(\Reg_B_8_bit|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N26
fiftyfivenm_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\Reg_B_8_bit|Data_Out [5] & ((\Reg_B_8_bit|Data_Out [6] & ((\Reg_B_8_bit|Data_Out [4]))) # (!\Reg_B_8_bit|Data_Out [6] & (\Reg_B_8_bit|Data_Out [7] & !\Reg_B_8_bit|Data_Out [4])))) # (!\Reg_B_8_bit|Data_Out [5] & 
// (!\Reg_B_8_bit|Data_Out [7] & (\Reg_B_8_bit|Data_Out [6] $ (\Reg_B_8_bit|Data_Out [4]))))

	.dataa(\Reg_B_8_bit|Data_Out [5]),
	.datab(\Reg_B_8_bit|Data_Out [6]),
	.datac(\Reg_B_8_bit|Data_Out [7]),
	.datad(\Reg_B_8_bit|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'h8924;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N24
fiftyfivenm_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\Reg_B_8_bit|Data_Out [5] & (((!\Reg_B_8_bit|Data_Out [7] & \Reg_B_8_bit|Data_Out [4])))) # (!\Reg_B_8_bit|Data_Out [5] & ((\Reg_B_8_bit|Data_Out [6] & (!\Reg_B_8_bit|Data_Out [7])) # (!\Reg_B_8_bit|Data_Out [6] & 
// ((\Reg_B_8_bit|Data_Out [4])))))

	.dataa(\Reg_B_8_bit|Data_Out [5]),
	.datab(\Reg_B_8_bit|Data_Out [6]),
	.datac(\Reg_B_8_bit|Data_Out [7]),
	.datad(\Reg_B_8_bit|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h1F04;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N10
fiftyfivenm_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\Reg_B_8_bit|Data_Out [5] & (!\Reg_B_8_bit|Data_Out [7] & ((\Reg_B_8_bit|Data_Out [4]) # (!\Reg_B_8_bit|Data_Out [6])))) # (!\Reg_B_8_bit|Data_Out [5] & (\Reg_B_8_bit|Data_Out [4] & (\Reg_B_8_bit|Data_Out [6] $ 
// (!\Reg_B_8_bit|Data_Out [7]))))

	.dataa(\Reg_B_8_bit|Data_Out [5]),
	.datab(\Reg_B_8_bit|Data_Out [6]),
	.datac(\Reg_B_8_bit|Data_Out [7]),
	.datad(\Reg_B_8_bit|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h4B02;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N12
fiftyfivenm_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\Reg_B_8_bit|Data_Out [4] & ((\Reg_B_8_bit|Data_Out [7]) # (\Reg_B_8_bit|Data_Out [5] $ (\Reg_B_8_bit|Data_Out [6])))) # (!\Reg_B_8_bit|Data_Out [4] & ((\Reg_B_8_bit|Data_Out [5]) # (\Reg_B_8_bit|Data_Out [6] $ 
// (\Reg_B_8_bit|Data_Out [7]))))

	.dataa(\Reg_B_8_bit|Data_Out [5]),
	.datab(\Reg_B_8_bit|Data_Out [6]),
	.datac(\Reg_B_8_bit|Data_Out [7]),
	.datad(\Reg_B_8_bit|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
fiftyfivenm_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\Reg_A_8_bit|Data_Out [3] & (\Reg_A_8_bit|Data_Out [0] & (\Reg_A_8_bit|Data_Out [2] $ (\Reg_A_8_bit|Data_Out [1])))) # (!\Reg_A_8_bit|Data_Out [3] & (!\Reg_A_8_bit|Data_Out [1] & (\Reg_A_8_bit|Data_Out [0] $ 
// (\Reg_A_8_bit|Data_Out [2]))))

	.dataa(\Reg_A_8_bit|Data_Out [3]),
	.datab(\Reg_A_8_bit|Data_Out [0]),
	.datac(\Reg_A_8_bit|Data_Out [2]),
	.datad(\Reg_A_8_bit|Data_Out [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h0894;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
fiftyfivenm_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\Reg_A_8_bit|Data_Out [3] & ((\Reg_A_8_bit|Data_Out [0] & ((\Reg_A_8_bit|Data_Out [1]))) # (!\Reg_A_8_bit|Data_Out [0] & (\Reg_A_8_bit|Data_Out [2])))) # (!\Reg_A_8_bit|Data_Out [3] & (\Reg_A_8_bit|Data_Out [2] & 
// (\Reg_A_8_bit|Data_Out [0] $ (\Reg_A_8_bit|Data_Out [1]))))

	.dataa(\Reg_A_8_bit|Data_Out [3]),
	.datab(\Reg_A_8_bit|Data_Out [0]),
	.datac(\Reg_A_8_bit|Data_Out [2]),
	.datad(\Reg_A_8_bit|Data_Out [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hB860;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
fiftyfivenm_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\Reg_A_8_bit|Data_Out [3] & (\Reg_A_8_bit|Data_Out [2] & ((\Reg_A_8_bit|Data_Out [1]) # (!\Reg_A_8_bit|Data_Out [0])))) # (!\Reg_A_8_bit|Data_Out [3] & (!\Reg_A_8_bit|Data_Out [0] & (!\Reg_A_8_bit|Data_Out [2] & 
// \Reg_A_8_bit|Data_Out [1])))

	.dataa(\Reg_A_8_bit|Data_Out [3]),
	.datab(\Reg_A_8_bit|Data_Out [0]),
	.datac(\Reg_A_8_bit|Data_Out [2]),
	.datad(\Reg_A_8_bit|Data_Out [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'hA120;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
fiftyfivenm_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\Reg_A_8_bit|Data_Out [1] & ((\Reg_A_8_bit|Data_Out [0] & ((\Reg_A_8_bit|Data_Out [2]))) # (!\Reg_A_8_bit|Data_Out [0] & (\Reg_A_8_bit|Data_Out [3] & !\Reg_A_8_bit|Data_Out [2])))) # (!\Reg_A_8_bit|Data_Out [1] & 
// (!\Reg_A_8_bit|Data_Out [3] & (\Reg_A_8_bit|Data_Out [0] $ (\Reg_A_8_bit|Data_Out [2]))))

	.dataa(\Reg_A_8_bit|Data_Out [3]),
	.datab(\Reg_A_8_bit|Data_Out [0]),
	.datac(\Reg_A_8_bit|Data_Out [2]),
	.datad(\Reg_A_8_bit|Data_Out [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'hC214;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
fiftyfivenm_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\Reg_A_8_bit|Data_Out [1] & (!\Reg_A_8_bit|Data_Out [3] & (\Reg_A_8_bit|Data_Out [0]))) # (!\Reg_A_8_bit|Data_Out [1] & ((\Reg_A_8_bit|Data_Out [2] & (!\Reg_A_8_bit|Data_Out [3])) # (!\Reg_A_8_bit|Data_Out [2] & 
// ((\Reg_A_8_bit|Data_Out [0])))))

	.dataa(\Reg_A_8_bit|Data_Out [3]),
	.datab(\Reg_A_8_bit|Data_Out [0]),
	.datac(\Reg_A_8_bit|Data_Out [2]),
	.datad(\Reg_A_8_bit|Data_Out [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h445C;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
fiftyfivenm_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\Reg_A_8_bit|Data_Out [0] & (\Reg_A_8_bit|Data_Out [3] $ (((\Reg_A_8_bit|Data_Out [1]) # (!\Reg_A_8_bit|Data_Out [2]))))) # (!\Reg_A_8_bit|Data_Out [0] & (!\Reg_A_8_bit|Data_Out [3] & (!\Reg_A_8_bit|Data_Out [2] & 
// \Reg_A_8_bit|Data_Out [1])))

	.dataa(\Reg_A_8_bit|Data_Out [3]),
	.datab(\Reg_A_8_bit|Data_Out [0]),
	.datac(\Reg_A_8_bit|Data_Out [2]),
	.datad(\Reg_A_8_bit|Data_Out [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h4584;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
fiftyfivenm_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\Reg_A_8_bit|Data_Out [0] & ((\Reg_A_8_bit|Data_Out [3]) # (\Reg_A_8_bit|Data_Out [2] $ (\Reg_A_8_bit|Data_Out [1])))) # (!\Reg_A_8_bit|Data_Out [0] & ((\Reg_A_8_bit|Data_Out [1]) # (\Reg_A_8_bit|Data_Out [3] $ 
// (\Reg_A_8_bit|Data_Out [2]))))

	.dataa(\Reg_A_8_bit|Data_Out [3]),
	.datab(\Reg_A_8_bit|Data_Out [0]),
	.datac(\Reg_A_8_bit|Data_Out [2]),
	.datad(\Reg_A_8_bit|Data_Out [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N0
fiftyfivenm_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\Reg_A_8_bit|Data_Out [6] & (!\Reg_A_8_bit|Data_Out [5] & (\Reg_A_8_bit|Data_Out [4] $ (!\Reg_A_8_bit|Data_Out [7])))) # (!\Reg_A_8_bit|Data_Out [6] & (\Reg_A_8_bit|Data_Out [4] & (\Reg_A_8_bit|Data_Out [7] $ 
// (!\Reg_A_8_bit|Data_Out [5]))))

	.dataa(\Reg_A_8_bit|Data_Out [6]),
	.datab(\Reg_A_8_bit|Data_Out [4]),
	.datac(\Reg_A_8_bit|Data_Out [7]),
	.datad(\Reg_A_8_bit|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h4086;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N18
fiftyfivenm_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\Reg_A_8_bit|Data_Out [7] & ((\Reg_A_8_bit|Data_Out [4] & (\Reg_A_8_bit|Data_Out [5])) # (!\Reg_A_8_bit|Data_Out [4] & ((\Reg_A_8_bit|Data_Out [6]))))) # (!\Reg_A_8_bit|Data_Out [7] & (\Reg_A_8_bit|Data_Out [6] & 
// (\Reg_A_8_bit|Data_Out [5] $ (\Reg_A_8_bit|Data_Out [4]))))

	.dataa(\Reg_A_8_bit|Data_Out [7]),
	.datab(\Reg_A_8_bit|Data_Out [5]),
	.datac(\Reg_A_8_bit|Data_Out [4]),
	.datad(\Reg_A_8_bit|Data_Out [6]),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'h9E80;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
fiftyfivenm_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\Reg_A_8_bit|Data_Out [6] & (\Reg_A_8_bit|Data_Out [7] & ((\Reg_A_8_bit|Data_Out [5]) # (!\Reg_A_8_bit|Data_Out [4])))) # (!\Reg_A_8_bit|Data_Out [6] & (!\Reg_A_8_bit|Data_Out [4] & (!\Reg_A_8_bit|Data_Out [7] & 
// \Reg_A_8_bit|Data_Out [5])))

	.dataa(\Reg_A_8_bit|Data_Out [4]),
	.datab(\Reg_A_8_bit|Data_Out [6]),
	.datac(\Reg_A_8_bit|Data_Out [7]),
	.datad(\Reg_A_8_bit|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'hC140;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N10
fiftyfivenm_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\Reg_A_8_bit|Data_Out [5] & ((\Reg_A_8_bit|Data_Out [6] & (\Reg_A_8_bit|Data_Out [4])) # (!\Reg_A_8_bit|Data_Out [6] & (!\Reg_A_8_bit|Data_Out [4] & \Reg_A_8_bit|Data_Out [7])))) # (!\Reg_A_8_bit|Data_Out [5] & 
// (!\Reg_A_8_bit|Data_Out [7] & (\Reg_A_8_bit|Data_Out [6] $ (\Reg_A_8_bit|Data_Out [4]))))

	.dataa(\Reg_A_8_bit|Data_Out [6]),
	.datab(\Reg_A_8_bit|Data_Out [4]),
	.datac(\Reg_A_8_bit|Data_Out [7]),
	.datad(\Reg_A_8_bit|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'h9806;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N28
fiftyfivenm_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\Reg_A_8_bit|Data_Out [5] & (!\Reg_A_8_bit|Data_Out [7] & (\Reg_A_8_bit|Data_Out [4]))) # (!\Reg_A_8_bit|Data_Out [5] & ((\Reg_A_8_bit|Data_Out [6] & (!\Reg_A_8_bit|Data_Out [7])) # (!\Reg_A_8_bit|Data_Out [6] & 
// ((\Reg_A_8_bit|Data_Out [4])))))

	.dataa(\Reg_A_8_bit|Data_Out [7]),
	.datab(\Reg_A_8_bit|Data_Out [5]),
	.datac(\Reg_A_8_bit|Data_Out [4]),
	.datad(\Reg_A_8_bit|Data_Out [6]),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h5170;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N4
fiftyfivenm_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\Reg_A_8_bit|Data_Out [6] & (\Reg_A_8_bit|Data_Out [4] & (\Reg_A_8_bit|Data_Out [7] $ (\Reg_A_8_bit|Data_Out [5])))) # (!\Reg_A_8_bit|Data_Out [6] & (!\Reg_A_8_bit|Data_Out [7] & ((\Reg_A_8_bit|Data_Out [4]) # 
// (\Reg_A_8_bit|Data_Out [5]))))

	.dataa(\Reg_A_8_bit|Data_Out [6]),
	.datab(\Reg_A_8_bit|Data_Out [4]),
	.datac(\Reg_A_8_bit|Data_Out [7]),
	.datad(\Reg_A_8_bit|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h0D84;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N2
fiftyfivenm_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\Reg_A_8_bit|Data_Out [4] & ((\Reg_A_8_bit|Data_Out [7]) # (\Reg_A_8_bit|Data_Out [6] $ (\Reg_A_8_bit|Data_Out [5])))) # (!\Reg_A_8_bit|Data_Out [4] & ((\Reg_A_8_bit|Data_Out [5]) # (\Reg_A_8_bit|Data_Out [6] $ 
// (\Reg_A_8_bit|Data_Out [7]))))

	.dataa(\Reg_A_8_bit|Data_Out [6]),
	.datab(\Reg_A_8_bit|Data_Out [4]),
	.datac(\Reg_A_8_bit|Data_Out [7]),
	.datad(\Reg_A_8_bit|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign X = \X~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
