Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 22 17:00:15 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainTopModule_timing_summary_routed.rpt -rpx MainTopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : MainTopModule
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: L0/r_byte_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L0/r_byte_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L0/r_byte_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L0/r_byte_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L0/r_byte_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L0/r_byte_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L0/r_byte_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: L2/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L3/temp_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L3/temp_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.774        0.000                      0                  128        0.217        0.000                      0                  128        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                5.774        0.000                      0                  128        0.217        0.000                      0                  128        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 L0/r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0/r_byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.890ns (22.544%)  route 3.058ns (77.456%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L0/mclk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  L0/r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L0/r_state_reg[1]/Q
                         net (fo=16, routed)          1.208     6.876    L0/r_state_reg_n_0_[1]
    SLICE_X58Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.000 r  L0/r_byte[3]_i_3/O
                         net (fo=1, routed)           0.951     7.951    L0/r_byte[3]_i_3_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.075 f  L0/r_byte[3]_i_2/O
                         net (fo=4, routed)           0.497     8.572    L0/r_byte[3]_i_2_n_0
    SLICE_X62Y98         LUT3 (Prop_lut3_I2_O)        0.124     8.696 r  L0/r_byte[2]_i_1/O
                         net (fo=1, routed)           0.402     9.098    L0/p_0_in[2]
    SLICE_X62Y98         FDRE                                         r  L0/r_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.854    L0/mclk_IBUF_BUFG
    SLICE_X62Y98         FDRE                                         r  L0/r_byte_reg[2]/C
                         clock pessimism              0.258    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.872    L0/r_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 L0/r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0/r_byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.890ns (22.398%)  route 3.084ns (77.602%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L0/mclk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  L0/r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L0/r_state_reg[1]/Q
                         net (fo=16, routed)          1.208     6.876    L0/r_state_reg_n_0_[1]
    SLICE_X58Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.000 r  L0/r_byte[3]_i_3/O
                         net (fo=1, routed)           0.951     7.951    L0/r_byte[3]_i_3_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.075 f  L0/r_byte[3]_i_2/O
                         net (fo=4, routed)           0.594     8.668    L0/r_byte[3]_i_2_n_0
    SLICE_X61Y97         LUT3 (Prop_lut3_I2_O)        0.124     8.792 r  L0/r_byte[1]_i_1/O
                         net (fo=1, routed)           0.331     9.123    L0/p_0_in[1]
    SLICE_X60Y96         FDRE                                         r  L0/r_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.505    14.852    L0/mclk_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  L0/r_byte_reg[1]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X60Y96         FDRE (Setup_fdre_C_CE)      -0.169    14.920    L0/r_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 L0/r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0/r_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.890ns (22.908%)  route 2.995ns (77.092%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L0/mclk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  L0/r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L0/r_state_reg[1]/Q
                         net (fo=16, routed)          1.208     6.876    L0/r_state_reg_n_0_[1]
    SLICE_X58Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.000 r  L0/r_byte[3]_i_3/O
                         net (fo=1, routed)           0.951     7.951    L0/r_byte[3]_i_3_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.075 f  L0/r_byte[3]_i_2/O
                         net (fo=4, routed)           0.362     8.437    L0/r_byte[3]_i_2_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.124     8.561 r  L0/r_byte[3]_i_1/O
                         net (fo=1, routed)           0.474     9.035    L0/p_0_in[3]
    SLICE_X61Y98         FDRE                                         r  L0/r_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.853    L0/mclk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  L0/r_byte_reg[3]/C
                         clock pessimism              0.272    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.885    L0/r_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 L0/r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0/r_byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.890ns (22.987%)  route 2.982ns (77.013%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L0/mclk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  L0/r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L0/r_state_reg[1]/Q
                         net (fo=16, routed)          1.208     6.876    L0/r_state_reg_n_0_[1]
    SLICE_X58Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.000 r  L0/r_byte[3]_i_3/O
                         net (fo=1, routed)           0.951     7.951    L0/r_byte[3]_i_3_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.075 f  L0/r_byte[3]_i_2/O
                         net (fo=4, routed)           0.633     8.708    L0/r_byte[3]_i_2_n_0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  L0/r_byte[0]_i_1/O
                         net (fo=1, routed)           0.190     9.022    L0/p_0_in[0]
    SLICE_X62Y97         FDRE                                         r  L0/r_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.854    L0/mclk_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  L0/r_byte_reg[0]/C
                         clock pessimism              0.258    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.872    L0/r_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.124ns (31.481%)  route 2.446ns (68.519%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L2/mclk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           0.994     6.662    L2/count[20]
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.150     6.812 f  L2/clk_out_i_5/O
                         net (fo=2, routed)           0.281     7.093    L2/clk_out_i_5_n_0
    SLICE_X65Y92         LUT6 (Prop_lut6_I5_O)        0.332     7.425 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.295     7.720    L2/count[20]_i_4_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.844 r  L2/count[20]_i_1/O
                         net (fo=20, routed)          0.876     8.720    L2/clk_out
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.853    L2/mclk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[17]/C
                         clock pessimism              0.297    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.524    14.591    L2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.124ns (31.481%)  route 2.446ns (68.519%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L2/mclk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           0.994     6.662    L2/count[20]
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.150     6.812 f  L2/clk_out_i_5/O
                         net (fo=2, routed)           0.281     7.093    L2/clk_out_i_5_n_0
    SLICE_X65Y92         LUT6 (Prop_lut6_I5_O)        0.332     7.425 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.295     7.720    L2/count[20]_i_4_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.844 r  L2/count[20]_i_1/O
                         net (fo=20, routed)          0.876     8.720    L2/clk_out
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.853    L2/mclk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[18]/C
                         clock pessimism              0.297    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.524    14.591    L2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.124ns (31.481%)  route 2.446ns (68.519%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L2/mclk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           0.994     6.662    L2/count[20]
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.150     6.812 f  L2/clk_out_i_5/O
                         net (fo=2, routed)           0.281     7.093    L2/clk_out_i_5_n_0
    SLICE_X65Y92         LUT6 (Prop_lut6_I5_O)        0.332     7.425 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.295     7.720    L2/count[20]_i_4_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.844 r  L2/count[20]_i_1/O
                         net (fo=20, routed)          0.876     8.720    L2/clk_out
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.853    L2/mclk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[19]/C
                         clock pessimism              0.297    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.524    14.591    L2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.124ns (31.481%)  route 2.446ns (68.519%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L2/mclk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           0.994     6.662    L2/count[20]
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.150     6.812 f  L2/clk_out_i_5/O
                         net (fo=2, routed)           0.281     7.093    L2/clk_out_i_5_n_0
    SLICE_X65Y92         LUT6 (Prop_lut6_I5_O)        0.332     7.425 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.295     7.720    L2/count[20]_i_4_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.844 r  L2/count[20]_i_1/O
                         net (fo=20, routed)          0.876     8.720    L2/clk_out
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.853    L2/mclk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  L2/count_reg[20]/C
                         clock pessimism              0.297    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.524    14.591    L2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 L0/r_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0/r_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.828ns (21.800%)  route 2.970ns (78.200%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L0/mclk_IBUF_BUFG
    SLICE_X58Y98         FDRE                                         r  L0/r_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L0/r_count_reg[0]/Q
                         net (fo=9, routed)           0.994     6.600    L0/r_count_reg_n_0_[0]
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  L0/r_state[0]_i_5/O
                         net (fo=2, routed)           0.570     7.293    L0/r_state[0]_i_5_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.417 r  L0/r_state[0]_i_3/O
                         net (fo=6, routed)           0.619     8.037    L0/r_state[0]_i_3_n_0
    SLICE_X58Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.161 r  L0/r_count[10]_i_1/O
                         net (fo=11, routed)          0.787     8.948    L0/r_count[10]_i_1_n_0
    SLICE_X60Y99         FDRE                                         r  L0/r_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.853    L0/mclk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  L0/r_count_reg[5]/C
                         clock pessimism              0.272    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y99         FDRE (Setup_fdre_C_CE)      -0.169    14.921    L0/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 L0/r_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0/r_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.828ns (21.800%)  route 2.970ns (78.200%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.624     5.150    L0/mclk_IBUF_BUFG
    SLICE_X58Y98         FDRE                                         r  L0/r_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L0/r_count_reg[0]/Q
                         net (fo=9, routed)           0.994     6.600    L0/r_count_reg_n_0_[0]
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  L0/r_state[0]_i_5/O
                         net (fo=2, routed)           0.570     7.293    L0/r_state[0]_i_5_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.417 r  L0/r_state[0]_i_3/O
                         net (fo=6, routed)           0.619     8.037    L0/r_state[0]_i_3_n_0
    SLICE_X58Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.161 r  L0/r_count[10]_i_1/O
                         net (fo=11, routed)          0.787     8.948    L0/r_count[10]_i_1_n_0
    SLICE_X60Y99         FDRE                                         r  L0/r_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.853    L0/mclk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  L0/r_count_reg[6]/C
                         clock pessimism              0.272    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y99         FDRE (Setup_fdre_C_CE)      -0.169    14.921    L0/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 L9/r_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L9/r_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.476    L9/mclk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  L9/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  L9/r_counter_reg[8]/Q
                         net (fo=4, routed)           0.082     1.686    L9/r_counter_reg_n_0_[8]
    SLICE_X59Y95         LUT6 (Prop_lut6_I2_O)        0.099     1.785 r  L9/r_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.785    L9/r_counter[9]_i_2_n_0
    SLICE_X59Y95         FDRE                                         r  L9/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.991    L9/mclk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  L9/r_counter_reg[9]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X59Y95         FDRE (Hold_fdre_C_D)         0.092     1.568    L9/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 L0/r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.246%)  route 0.129ns (37.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.477    L0/mclk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  L0/r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  L0/r_state_reg[1]/Q
                         net (fo=16, routed)          0.129     1.770    L0/r_state_reg_n_0_[1]
    SLICE_X61Y97         LUT4 (Prop_lut4_I0_O)        0.048     1.818 r  L0/r_done_i_1/O
                         net (fo=1, routed)           0.000     1.818    L0/r_done_i_1_n_0
    SLICE_X61Y97         FDRE                                         r  L0/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.992    L0/mclk_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  L0/r_done_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X61Y97         FDRE (Hold_fdre_C_D)         0.105     1.595    L0/r_done_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 L9/r_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L9/r_Tx_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.403%)  route 0.176ns (48.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.476    L9/mclk_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  L9/r_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  L9/r_index_reg[2]/Q
                         net (fo=3, routed)           0.176     1.793    L9/r_index[2]
    SLICE_X62Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  L9/r_Tx_i_1/O
                         net (fo=1, routed)           0.000     1.838    L9/r_Tx_i_1_n_0
    SLICE_X62Y94         FDRE                                         r  L9/r_Tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.993    L9/mclk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  L9/r_Tx_reg/C
                         clock pessimism             -0.479     1.514    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.091     1.605    L9/r_Tx_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 L9/r_states_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L9/r_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.229ns (63.739%)  route 0.130ns (36.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.476    L9/mclk_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  L9/r_states_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  L9/r_states_reg[1]/Q
                         net (fo=8, routed)           0.130     1.735    L9/r_states[1]
    SLICE_X61Y94         LUT5 (Prop_lut5_I3_O)        0.101     1.836 r  L9/r_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    L9/r_index[1]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  L9/r_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.991    L9/mclk_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  L9/r_index_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X61Y94         FDRE (Hold_fdre_C_D)         0.107     1.583    L9/r_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 L0/r_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L9/r_data_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.428%)  route 0.187ns (49.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.592     1.478    L0/mclk_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  L0/r_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  L0/r_byte_reg[0]/Q
                         net (fo=8, routed)           0.187     1.806    L0/o_byte[0]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.049     1.855 r  L0/r_data_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    L9/o_byte_plus_one[3]
    SLICE_X63Y95         FDRE                                         r  L9/r_data_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.993    L9/mclk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  L9/r_data_byte_reg[4]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.107     1.600    L9/r_data_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 L0/r_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L9/r_data_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.600%)  route 0.182ns (49.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.477    L0/mclk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  L0/r_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  L0/r_byte_reg[4]/Q
                         net (fo=11, routed)          0.182     1.800    L0/r_byte[4]
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  L0/r_data_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    L9/o_byte_plus_one[4]
    SLICE_X63Y95         FDRE                                         r  L9/r_data_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.993    L9/mclk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  L9/r_data_byte_reg[5]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.092     1.585    L9/r_data_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 L9/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L9/r_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.641%)  route 0.167ns (47.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.450    L9/mclk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  L9/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  L9/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.167     1.759    L9/r_counter_reg_n_0_[2]
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  L9/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    L9/r_counter[4]_i_1_n_0
    SLICE_X57Y95         FDRE                                         r  L9/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.832     1.964    L9/mclk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  L9/r_counter_reg[4]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X57Y95         FDRE (Hold_fdre_C_D)         0.092     1.542    L9/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 L2/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.476    L2/mclk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  L2/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  L2/clk_out_reg/Q
                         net (fo=3, routed)           0.168     1.786    L2/CLK
    SLICE_X65Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  L2/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.831    L2/clk_out_i_1_n_0
    SLICE_X65Y92         FDRE                                         r  L2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.992    L2/mclk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  L2/clk_out_reg/C
                         clock pessimism             -0.516     1.476    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.091     1.567    L2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 L9/r_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L9/r_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.373%)  route 0.233ns (55.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.450    L9/mclk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  L9/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  L9/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.233     1.824    L9/r_counter_reg_n_0_[4]
    SLICE_X58Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.869 r  L9/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.869    L9/r_counter[5]_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  L9/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.991    L9/mclk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  L9/r_counter_reg[5]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.092     1.604    L9/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 L9/r_states_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L9/r_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.434%)  route 0.130ns (36.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.476    L9/mclk_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  L9/r_states_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  L9/r_states_reg[1]/Q
                         net (fo=8, routed)           0.130     1.735    L9/r_states[1]
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.098     1.833 r  L9/r_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    L9/r_index[0]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  L9/r_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.991    L9/mclk_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  L9/r_index_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X61Y94         FDRE (Hold_fdre_C_D)         0.091     1.567    L9/r_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y98    L0/r_byte_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y98    L0/r_byte_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y96    L0/r_byte_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y96    L0/r_byte_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95    L0/r_byte_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y95    L0/r_byte_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y98    L0/r_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y98    L0/r_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y98    L0/r_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y98    L0/r_byte_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y97    L0/r_byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96    L0/r_byte_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y96    L0/r_byte_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95    L0/r_byte_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95    L0/r_byte_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92    L2/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92    L2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92    L2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92    L2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y98    L0/r_byte_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y98    L0/r_byte_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y98    L0/r_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y98    L0/r_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y98    L0/r_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y97    L0/r_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y99    L0/r_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y97    L0/r_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    L0/r_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    L0/r_count_reg[6]/C



