Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Tue Sep 19 14:31:17 2023
| Host             : CD-135239 running 64-bit major release  (build 9200)
| Command          : report_power -file FEB_power_routed.rpt -pb FEB_power_summary_routed.pb -rpx FEB_power_routed.rpx
| Design           : FEB
| Device           : xc7s50fgga484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.246        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.172        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 2.9          |
| Max Ambient (C)          | 81.4         |
| Junction Temperature (C) | 28.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.115 |       33 |       --- |             --- |
| Slice Logic              |     0.018 |    37871 |       --- |             --- |
|   LUT as Logic           |     0.014 |    11123 |     32600 |           34.12 |
|   Register               |     0.001 |    17187 |     65200 |           26.36 |
|   LUT as Shift Register  |    <0.001 |     1720 |      9600 |           17.92 |
|   LUT as Distributed RAM |    <0.001 |      538 |      9600 |            5.60 |
|   CARRY4                 |    <0.001 |      712 |      8150 |            8.74 |
|   F7/F8 Muxes            |    <0.001 |      415 |     32600 |            1.27 |
|   Others                 |     0.000 |     2184 |       --- |             --- |
| Signals                  |     0.026 |    28312 |       --- |             --- |
| Block RAM                |     0.008 |        9 |        75 |           12.00 |
| MMCM                     |     0.297 |        3 |         5 |           60.00 |
| PLL                      |     0.114 |        1 |         5 |           20.00 |
| I/O                      |     0.408 |      131 |       250 |           52.40 |
| PHASER                   |     0.187 |       20 |       --- |             --- |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     1.246 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.233 |       0.222 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.383 |       0.370 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.050 |       0.049 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.121 |       0.120 |      0.001 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                           | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clk_100MHz_PLL_0                                                                                                                                          | PLL/inst/Clk_100MHz_PLL_0                                                                                                                                                                                        |            10.0 |
| Clk_200MHz_PLL_0                                                                                                                                          | PLL/inst/Clk_200MHz_PLL_0                                                                                                                                                                                        |             5.0 |
| Clk_80MHz_PLL_AFE_1                                                                                                                                       | HF_PLL/inst/Clk_80MHz_PLL_AFE                                                                                                                                                                                    |            12.5 |
| SysClk_PLL_0                                                                                                                                              | PLL/inst/SysClk                                                                                                                                                                                                  |             6.3 |
| SysClk_PLL_0                                                                                                                                              | PLL/inst/SysClk_PLL_0                                                                                                                                                                                            |             6.3 |
| VXO_P                                                                                                                                                     | VXO_P                                                                                                                                                                                                            |             6.3 |
| clk_pll_i                                                                                                                                                 | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |             6.3 |
| clkfbout_PLL_0                                                                                                                                            | PLL/inst/clkfbout_PLL_0                                                                                                                                                                                          |             6.3 |
| clkfbout_PLL_AFE_1                                                                                                                                        | HF_PLL/inst/clkfbout_PLL_AFE                                                                                                                                                                                     |             6.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                                                                                                |            33.0 |
| freq_refclk                                                                                                                                               | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.6 |
| iserdes_clkdiv                                                                                                                                            | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv            |            12.5 |
| iserdes_clkdiv_1                                                                                                                                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            12.5 |
| mem_refclk                                                                                                                                                | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             3.1 |
| oserdes_clk                                                                                                                                               | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             3.1 |
| oserdes_clk_1                                                                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.1 |
| oserdes_clk_2                                                                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             3.1 |
| oserdes_clk_3                                                                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             3.1 |
| oserdes_clk_4                                                                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.1 |
| oserdes_clk_5                                                                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             3.1 |
| oserdes_clkdiv                                                                                                                                            | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |             6.3 |
| oserdes_clkdiv_1                                                                                                                                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             6.3 |
| oserdes_clkdiv_2                                                                                                                                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |             6.3 |
| oserdes_clkdiv_3                                                                                                                                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |             6.3 |
| oserdes_clkdiv_4                                                                                                                                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             6.3 |
| oserdes_clkdiv_5                                                                                                                                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             6.3 |
| pll_clk3_out                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |             6.3 |
| pll_clkfbout                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             6.3 |
| sync_pulse                                                                                                                                                | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            50.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in_0 |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| FEB                         |     1.172 |
|   AFEControl                |     0.022 |
|     generateILA0.DAC_ILA    |     0.022 |
|       U0                    |     0.022 |
|   AFE_DataPath_inst         |     0.004 |
|   DDR                       |     0.786 |
|     DDR_Controller          |     0.704 |
|       u_DDR3LController_mig |     0.701 |
|     buttons                 |     0.002 |
|       inst                  |     0.002 |
|     generateILA0.ila        |     0.077 |
|       U0                    |     0.077 |
|   HF_PLL                    |     0.113 |
|     inst                    |     0.113 |
|   OneWire                   |     0.001 |
|   PLL                       |     0.101 |
|     inst                    |     0.101 |
|   Trigger_logic             |     0.003 |
|     FMRx1                   |     0.001 |
|   dbg_hub                   |     0.003 |
|     inst                    |     0.003 |
|       BSCANID.u_xsdbm_id    |     0.003 |
|   uC_to_LVDSTX              |     0.001 |
|   uControllerRegister       |     0.001 |
+-----------------------------+-----------+


