#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May  2 01:32:54 2017
# Process ID: 7211
# Current directory: /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/design_1_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log design_1_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_100M_0.tcl
# Log file: /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.vds
# Journal file: /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/design_1_rst_ps7_0_100M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1059.559 ; gain = 129.086 ; free physical = 119 ; free virtual = 3717
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (7#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1101.027 ; gain = 170.555 ; free physical = 121 ; free virtual = 3589
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1101.027 ; gain = 170.555 ; free physical = 114 ; free virtual = 3570
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1446.566 ; gain = 0.000 ; free physical = 123 ; free virtual = 2849
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 204 ; free virtual = 2784
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 202 ; free virtual = 2783
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 201 ; free virtual = 2783
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 175 ; free virtual = 2765
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 125 ; free virtual = 2731
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:56 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 86 ; free virtual = 2548
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:02:01 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 128 ; free virtual = 2345
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:02:02 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 117 ; free virtual = 2322
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:02:04 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 103 ; free virtual = 2320
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:02:05 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 128 ; free virtual = 2323
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:02:05 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 127 ; free virtual = 2323
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:02:05 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 127 ; free virtual = 2323
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:02:05 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 126 ; free virtual = 2323
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:02:05 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 126 ; free virtual = 2323

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:02:05 . Memory (MB): peak = 1446.566 ; gain = 516.094 ; free physical = 125 ; free virtual = 2323
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:02:17 . Memory (MB): peak = 1446.574 ; gain = 448.598 ; free physical = 139 ; free virtual = 2216
write_verilog: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:09 . Memory (MB): peak = 1470.578 ; gain = 0.000 ; free physical = 119 ; free virtual = 2235
