

================================================================
== Vivado HLS Report for 'GACTX_bank3'
================================================================
* Date:           Fri Jun 19 03:47:49 2020

* Version:        2019.1 (Build 2579327 on Sat Jun 29 15:19:01 MDT 2019)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24609|  24609|  24609|  24609|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- memcpy.m00_axi_input_buffer.ref_seq           |  4097|  4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                                        |  4096|  4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.ref_seq.m00_axi_output_buffer.gep      |  4097|  4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.m01_axi_input_buffer.tile_output       |  4097|  4097|         3|          1|          1|  4096|    yes   |
        |- Loop 5                                        |  4096|  4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.tile_output.m01_axi_output_buffer.gep  |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +------------------------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
  Pipeline-2 : II = 1, D = 3, States = { 16 17 18 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-4 : II = 1, D = 2, States = { 30 31 }
  Pipeline-5 : II = 1, D = 3, States = { 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 32 31 
31 --> 30 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%tile_output_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %tile_output)"   --->   Operation 41 'read' 'tile_output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%ref_seq_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %ref_seq)"   --->   Operation 42 'read' 'ref_seq_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tile_output5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %tile_output_read, i32 2, i32 63)"   --->   Operation 43 'partselect' 'tile_output5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = zext i62 %tile_output5 to i64"   --->   Operation 44 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%m01_axi_addr = getelementptr i32* %m01_axi, i64 %empty"   --->   Operation 45 'getelementptr' 'm01_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ref_seq1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %ref_seq_read, i32 2, i32 63)"   --->   Operation 46 'partselect' 'ref_seq1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_6 = zext i62 %ref_seq1 to i64"   --->   Operation 47 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i32* %m00_axi, i64 %empty_6"   --->   Operation 48 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer = alloca [8192 x i32], align 16" [../GACTX_bank3_cmodel.cpp:85]   --->   Operation 49 'alloca' 'm00_axi_input_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer = alloca [8192 x i32], align 16" [../GACTX_bank3_cmodel.cpp:86]   --->   Operation 50 'alloca' 'm00_axi_output_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer = alloca [8192 x i32], align 16" [../GACTX_bank3_cmodel.cpp:106]   --->   Operation 51 'alloca' 'm01_axi_input_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer = alloca [8192 x i32], align 16" [../GACTX_bank3_cmodel.cpp:107]   --->   Operation 52 'alloca' 'm01_axi_output_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 53 [7/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 53 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 54 [6/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 54 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 55 [5/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 55 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 56 [4/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 56 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 57 [3/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 57 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 58 [2/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 58 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m01_axi), !map !13"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m00_axi), !map !20"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_AA) nounwind, !map !25"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_AC) nounwind, !map !31"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_AG) nounwind, !map !35"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_AT) nounwind, !map !39"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_CC) nounwind, !map !43"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_CG) nounwind, !map !47"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_CT) nounwind, !map !51"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_GG) nounwind, !map !55"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_GT) nounwind, !map !59"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_TT) nounwind, !map !63"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_N) nounwind, !map !67"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %gap_open) nounwind, !map !71"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %gap_extend) nounwind, !map !75"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y_drop) nounwind, !map !79"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %align_fields) nounwind, !map !83"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ref_len) nounwind, !map !87"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %query_len) nounwind, !map !91"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %ref_offset) nounwind, !map !95"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %query_offset) nounwind, !map !99"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @GACTX_bank3_str) nounwind"   --->   Operation 80 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m00_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:51]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m01_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:53]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_AA, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:55]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_AC, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:56]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_AG, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:57]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_AT, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:58]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_CC, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:59]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_CG, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:60]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_CT, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:61]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_GG, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:62]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_GT, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:63]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_TT, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:64]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_N, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:65]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gap_open, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:66]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gap_extend, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:67]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %y_drop, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:68]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %align_fields, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:69]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ref_len, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:70]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %query_len, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:71]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %ref_offset, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:72]   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %query_offset, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:73]   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %ref_seq, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:74]   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %query_seq, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:75]   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %tile_output, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:76]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %tb_output, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:77]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:78]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:79]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 108 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 109 [1/1] (0.60ns)   --->   "br label %burst.rd.header" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%phi_ln94 = phi i13 [ 0, %0 ], [ %add_ln94, %burstread.region ]" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 110 'phi' 'phi_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.64ns)   --->   "%icmp_ln94 = icmp eq i13 %phi_ln94, -4096" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 111 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 112 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.54ns)   --->   "%add_ln94 = add i13 %phi_ln94, 1" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 113 'add' 'add_ln94' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %burst.rd.end.preheader, label %burstread.region" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 115 [1/1] (8.75ns)   --->   "%m00_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 115 'read' 'm00_axi_addr_read' <Predicate = (!icmp_ln94)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 116 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 117 'specpipeline' 'empty_8' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_m00_axi_input_buffer_OC_ref_seq_str) nounwind" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 118 'specloopname' 'empty_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i13 %phi_ln94 to i64" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 119 'zext' 'zext_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln94" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 120 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (1.15ns)   --->   "store i32 %m00_axi_addr_read, i32* %m00_axi_input_buffer_addr, align 4" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 121 'store' <Predicate = (!icmp_ln94)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 122 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 123 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.60>
ST_12 : Operation 124 [1/1] (0.60ns)   --->   "br label %burst.rd.end"   --->   Operation 124 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 10> <Delay = 1.15>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ %i, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 125 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind"   --->   Operation 126 'specpipeline' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.64ns)   --->   "%icmp_ln97 = icmp eq i13 %i_0, -4096" [../GACTX_bank3_cmodel.cpp:97]   --->   Operation 127 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [../GACTX_bank3_cmodel.cpp:97]   --->   Operation 129 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %burst.wr.header.preheader, label %1" [../GACTX_bank3_cmodel.cpp:97]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i13 %i_0 to i64" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 131 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln98" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 132 'getelementptr' 'm00_axi_input_buffer_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 133 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 14 <SV = 11> <Delay = 2.98>
ST_14 : Operation 134 [1/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 134 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 135 [1/1] (0.66ns)   --->   "%add_ln98 = add nsw i32 %m00_axi_input_buffer_load, 1" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 135 'add' 'add_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln98" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 136 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.15ns)   --->   "store i32 %add_ln98, i32* %m00_axi_output_buffer_addr, align 4" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 137 'store' <Predicate = (!icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [../GACTX_bank3_cmodel.cpp:97]   --->   Operation 138 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 8.75>
ST_15 : Operation 139 [1/1] (8.75ns)   --->   "%m00_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 139 'writereq' 'm00_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 140 [1/1] (0.60ns)   --->   "br label %burst.wr.header" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.60>

State 16 <SV = 12> <Delay = 1.15>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%phi_ln102 = phi i13 [ %add_ln102, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 141 'phi' 'phi_ln102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.64ns)   --->   "%icmp_ln102 = icmp eq i13 %phi_ln102, -4096" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 142 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 143 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.54ns)   --->   "%add_ln102 = add i13 %phi_ln102, 1" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 144 'add' 'add_ln102' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %burst.rd.header21.preheader, label %burstwrite.region" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i13 %phi_ln102 to i64" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 146 'zext' 'zext_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln102" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 147 'getelementptr' 'm00_axi_output_buffer_addr_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 148 [2/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 148 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 17 <SV = 13> <Delay = 1.15>
ST_17 : Operation 149 [1/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 149 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 18 <SV = 14> <Delay = 8.75>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 150 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 151 'specpipeline' 'empty_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopName([41 x i8]* @memcpy_OC_ref_seq_OC_m00_axi_output_buffer_OC_gep_str) nounwind" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 152 'specloopname' 'empty_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m00_axi_addr, i32 %m00_axi_output_buffer_load, i4 -1)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 153 'write' <Predicate = (!icmp_ln102)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 154 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 155 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 8.75>
ST_19 : Operation 156 [7/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 156 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 14> <Delay = 8.75>
ST_20 : Operation 157 [5/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 157 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 158 [6/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 158 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 8.75>
ST_21 : Operation 159 [4/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 159 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 160 [5/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 160 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 8.75>
ST_22 : Operation 161 [3/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 161 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 162 [4/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 162 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 8.75>
ST_23 : Operation 163 [2/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 163 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 164 [3/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 164 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 8.75>
ST_24 : Operation 165 [1/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 165 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 166 [2/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 166 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 19> <Delay = 8.75>
ST_25 : Operation 167 [1/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 167 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 168 [1/1] (0.60ns)   --->   "br label %burst.rd.header21" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 20> <Delay = 0.64>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%phi_ln115 = phi i13 [ %add_ln115, %burstread.region1 ], [ 0, %burst.rd.header21.preheader ]" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 169 'phi' 'phi_ln115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.64ns)   --->   "%icmp_ln115 = icmp eq i13 %phi_ln115, -4096" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 170 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.54ns)   --->   "%add_ln115 = add i13 %phi_ln115, 1" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 172 'add' 'add_ln115' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %burst.rd.end20.preheader, label %burstread.region1" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 21> <Delay = 8.75>
ST_27 : Operation 174 [1/1] (8.75ns)   --->   "%m01_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 174 'read' 'm01_axi_addr_read' <Predicate = (!icmp_ln115)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 1.15>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 175 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 176 'specpipeline' 'empty_16' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([40 x i8]* @memcpy_OC_m01_axi_input_buffer_OC_tile_output_str) nounwind" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 177 'specloopname' 'empty_17' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i13 %phi_ln115 to i64" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 178 'zext' 'zext_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr = getelementptr [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln115" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 179 'getelementptr' 'm01_axi_input_buffer_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (1.15ns)   --->   "store i32 %m01_axi_addr_read, i32* %m01_axi_input_buffer_addr, align 4" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 180 'store' <Predicate = (!icmp_ln115)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 181 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "br label %burst.rd.header21" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 182 'br' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 0.60>
ST_29 : Operation 183 [1/1] (0.60ns)   --->   "br label %burst.rd.end20"   --->   Operation 183 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 22> <Delay = 1.15>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "%i1_0 = phi i13 [ %i_1, %2 ], [ 0, %burst.rd.end20.preheader ]"   --->   Operation 184 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind"   --->   Operation 185 'specpipeline' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 186 [1/1] (0.64ns)   --->   "%icmp_ln118 = icmp eq i13 %i1_0, -4096" [../GACTX_bank3_cmodel.cpp:118]   --->   Operation 186 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 187 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.54ns)   --->   "%i_1 = add i13 %i1_0, 1" [../GACTX_bank3_cmodel.cpp:118]   --->   Operation 188 'add' 'i_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln118, label %burst.wr.header33.preheader, label %2" [../GACTX_bank3_cmodel.cpp:118]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i13 %i1_0 to i64" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 190 'zext' 'zext_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln119" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 191 'getelementptr' 'm01_axi_input_buffer_addr_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_30 : Operation 192 [2/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 192 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln118)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 31 <SV = 23> <Delay = 2.98>
ST_31 : Operation 193 [1/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 193 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln118)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 194 [1/1] (0.66ns)   --->   "%add_ln119 = add nsw i32 %m01_axi_input_buffer_load, 1" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 194 'add' 'add_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln119" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 195 'getelementptr' 'm01_axi_output_buffer_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (1.15ns)   --->   "store i32 %add_ln119, i32* %m01_axi_output_buffer_addr, align 4" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 196 'store' <Predicate = (!icmp_ln118)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "br label %burst.rd.end20" [../GACTX_bank3_cmodel.cpp:118]   --->   Operation 197 'br' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 198 [1/1] (8.75ns)   --->   "%m01_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 198 'writereq' 'm01_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 199 [1/1] (0.60ns)   --->   "br label %burst.wr.header33" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.60>

State 33 <SV = 24> <Delay = 1.15>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%phi_ln123 = phi i13 [ %add_ln123, %burstwrite.region1 ], [ 0, %burst.wr.header33.preheader ]" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 200 'phi' 'phi_ln123' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.64ns)   --->   "%icmp_ln123 = icmp eq i13 %phi_ln123, -4096" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 201 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 202 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (0.54ns)   --->   "%add_ln123 = add i13 %phi_ln123, 1" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 203 'add' 'add_ln123' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %memcpy.tail46, label %burstwrite.region1" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i13 %phi_ln123 to i64" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 205 'zext' 'zext_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln123" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 206 'getelementptr' 'm01_axi_output_buffer_addr_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_33 : Operation 207 [2/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 207 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln123)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 34 <SV = 25> <Delay = 1.15>
ST_34 : Operation 208 [1/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 208 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln123)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 35 <SV = 26> <Delay = 8.75>
ST_35 : Operation 209 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 209 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_35 : Operation 210 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 210 'specpipeline' 'empty_21' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([45 x i8]* @memcpy_OC_tile_output_OC_m01_axi_output_buffer_OC_gep_str) nounwind" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 211 'specloopname' 'empty_22' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m01_axi_addr, i32 %m01_axi_output_buffer_load, i4 -1)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 212 'write' <Predicate = (!icmp_ln123)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%burstwrite_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 213 'specregionend' 'burstwrite_rend45' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "br label %burst.wr.header33" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 214 'br' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 36 <SV = 25> <Delay = 8.75>
ST_36 : Operation 215 [5/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 215 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 26> <Delay = 8.75>
ST_37 : Operation 216 [4/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 216 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 217 [3/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 217 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 218 [2/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 218 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 219 [1/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 219 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 220 [1/1] (0.00ns)   --->   "ret void" [../GACTX_bank3_cmodel.cpp:126]   --->   Operation 220 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'tile_output' [26]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:94) [87]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:94) [87]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:94) [87]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:94) [87]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:94) [87]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:94) [87]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:94) [87]  (8.75 ns)

 <State 9>: 0.64ns
The critical path consists of the following:
	'phi' operation ('phi_ln94', ../GACTX_bank3_cmodel.cpp:94) with incoming values : ('add_ln94', ../GACTX_bank3_cmodel.cpp:94) [90]  (0 ns)
	'icmp' operation ('icmp_ln94', ../GACTX_bank3_cmodel.cpp:94) [91]  (0.64 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:94) [100]  (8.75 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('m00_axi_input_buffer_addr', ../GACTX_bank3_cmodel.cpp:94) [101]  (0 ns)
	'store' operation ('store_ln94', ../GACTX_bank3_cmodel.cpp:94) of variable 'm00_axi_addr_read', ../GACTX_bank3_cmodel.cpp:94 on array 'm00_axi_input_buffer', ../GACTX_bank3_cmodel.cpp:85 [102]  (1.16 ns)

 <State 12>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../GACTX_bank3_cmodel.cpp:97) [108]  (0.603 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../GACTX_bank3_cmodel.cpp:97) [108]  (0 ns)
	'getelementptr' operation ('m00_axi_input_buffer_addr_1', ../GACTX_bank3_cmodel.cpp:98) [116]  (0 ns)
	'load' operation ('m00_axi_input_buffer_load', ../GACTX_bank3_cmodel.cpp:98) on array 'm00_axi_input_buffer', ../GACTX_bank3_cmodel.cpp:85 [117]  (1.16 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'load' operation ('m00_axi_input_buffer_load', ../GACTX_bank3_cmodel.cpp:98) on array 'm00_axi_input_buffer', ../GACTX_bank3_cmodel.cpp:85 [117]  (1.16 ns)
	'add' operation ('add_ln98', ../GACTX_bank3_cmodel.cpp:98) [118]  (0.669 ns)
	'store' operation ('store_ln98', ../GACTX_bank3_cmodel.cpp:98) of variable 'add_ln98', ../GACTX_bank3_cmodel.cpp:98 on array 'm00_axi_output_buffer', ../GACTX_bank3_cmodel.cpp:86 [120]  (1.16 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:102) [123]  (8.75 ns)

 <State 16>: 1.16ns
The critical path consists of the following:
	'phi' operation ('phi_ln102', ../GACTX_bank3_cmodel.cpp:102) with incoming values : ('add_ln102', ../GACTX_bank3_cmodel.cpp:102) [126]  (0 ns)
	'getelementptr' operation ('m00_axi_output_buffer_addr_1', ../GACTX_bank3_cmodel.cpp:102) [136]  (0 ns)
	'load' operation ('m00_axi_output_buffer_load', ../GACTX_bank3_cmodel.cpp:102) on array 'm00_axi_output_buffer', ../GACTX_bank3_cmodel.cpp:86 [137]  (1.16 ns)

 <State 17>: 1.16ns
The critical path consists of the following:
	'load' operation ('m00_axi_output_buffer_load', ../GACTX_bank3_cmodel.cpp:102) on array 'm00_axi_output_buffer', ../GACTX_bank3_cmodel.cpp:86 [137]  (1.16 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:102) [138]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:115) [143]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:102) [142]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:102) [142]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:102) [142]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:102) [142]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:102) [142]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:115) [143]  (8.75 ns)

 <State 26>: 0.64ns
The critical path consists of the following:
	'phi' operation ('phi_ln115', ../GACTX_bank3_cmodel.cpp:115) with incoming values : ('add_ln115', ../GACTX_bank3_cmodel.cpp:115) [146]  (0 ns)
	'icmp' operation ('icmp_ln115', ../GACTX_bank3_cmodel.cpp:115) [147]  (0.64 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:115) [156]  (8.75 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('m01_axi_input_buffer_addr', ../GACTX_bank3_cmodel.cpp:115) [157]  (0 ns)
	'store' operation ('store_ln115', ../GACTX_bank3_cmodel.cpp:115) of variable 'm01_axi_addr_read', ../GACTX_bank3_cmodel.cpp:115 on array 'm01_axi_input_buffer', ../GACTX_bank3_cmodel.cpp:106 [158]  (1.16 ns)

 <State 29>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../GACTX_bank3_cmodel.cpp:118) [164]  (0.603 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../GACTX_bank3_cmodel.cpp:118) [164]  (0 ns)
	'getelementptr' operation ('m01_axi_input_buffer_addr_1', ../GACTX_bank3_cmodel.cpp:119) [172]  (0 ns)
	'load' operation ('m01_axi_input_buffer_load', ../GACTX_bank3_cmodel.cpp:119) on array 'm01_axi_input_buffer', ../GACTX_bank3_cmodel.cpp:106 [173]  (1.16 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'load' operation ('m01_axi_input_buffer_load', ../GACTX_bank3_cmodel.cpp:119) on array 'm01_axi_input_buffer', ../GACTX_bank3_cmodel.cpp:106 [173]  (1.16 ns)
	'add' operation ('add_ln119', ../GACTX_bank3_cmodel.cpp:119) [174]  (0.669 ns)
	'store' operation ('store_ln119', ../GACTX_bank3_cmodel.cpp:119) of variable 'add_ln119', ../GACTX_bank3_cmodel.cpp:119 on array 'm01_axi_output_buffer', ../GACTX_bank3_cmodel.cpp:107 [176]  (1.16 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:123) [179]  (8.75 ns)

 <State 33>: 1.16ns
The critical path consists of the following:
	'phi' operation ('phi_ln123', ../GACTX_bank3_cmodel.cpp:123) with incoming values : ('add_ln123', ../GACTX_bank3_cmodel.cpp:123) [182]  (0 ns)
	'getelementptr' operation ('m01_axi_output_buffer_addr_1', ../GACTX_bank3_cmodel.cpp:123) [192]  (0 ns)
	'load' operation ('m01_axi_output_buffer_load', ../GACTX_bank3_cmodel.cpp:123) on array 'm01_axi_output_buffer', ../GACTX_bank3_cmodel.cpp:107 [193]  (1.16 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	'load' operation ('m01_axi_output_buffer_load', ../GACTX_bank3_cmodel.cpp:123) on array 'm01_axi_output_buffer', ../GACTX_bank3_cmodel.cpp:107 [193]  (1.16 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus write on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:123) [194]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:123) [198]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:123) [198]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:123) [198]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:123) [198]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:123) [198]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
