-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Block_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mode : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_reloading_index : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWVALID : OUT STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_AWREADY : IN STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_in_0_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_in_0_V_WVALID : OUT STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_WREADY : IN STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fpgaconvnet_in_0_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fpgaconvnet_in_0_V_WLAST : OUT STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_in_0_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARVALID : OUT STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_ARREADY : IN STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_in_0_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_in_0_V_RVALID : IN STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_RREADY : OUT STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fpgaconvnet_in_0_V_RLAST : IN STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_in_0_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_in_0_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_in_0_V_BVALID : IN STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_BREADY : OUT STD_LOGIC;
    m_axi_fpgaconvnet_in_0_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_in_0_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_in_0_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fpgaconvnet_in_0_V_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWVALID : OUT STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_AWREADY : IN STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_out_0_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_out_0_V_WVALID : OUT STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_WREADY : IN STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fpgaconvnet_out_0_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fpgaconvnet_out_0_V_WLAST : OUT STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_out_0_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARVALID : OUT STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_ARREADY : IN STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_out_0_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_out_0_V_RVALID : IN STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_RREADY : OUT STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fpgaconvnet_out_0_V_RLAST : IN STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_out_0_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_out_0_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_out_0_V_BVALID : IN STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_BREADY : OUT STD_LOGIC;
    m_axi_fpgaconvnet_out_0_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_out_0_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_out_0_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fpgaconvnet_out_0_V_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWVALID : OUT STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_AWREADY : IN STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_wr_0_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_wr_0_V_WVALID : OUT STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_WREADY : IN STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fpgaconvnet_wr_0_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fpgaconvnet_wr_0_V_WLAST : OUT STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_wr_0_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARVALID : OUT STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_ARREADY : IN STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fpgaconvnet_wr_0_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_wr_0_V_RVALID : IN STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_RREADY : OUT STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fpgaconvnet_wr_0_V_RLAST : IN STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_wr_0_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_wr_0_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_wr_0_V_BVALID : IN STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_BREADY : OUT STD_LOGIC;
    m_axi_fpgaconvnet_wr_0_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fpgaconvnet_wr_0_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fpgaconvnet_wr_0_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fpgaconvnet_wr_0_V_offset : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Block_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Conv_0_weights_V_0_0_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_24_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_24_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_23_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_23_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_22_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_22_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_21_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_21_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_20_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_20_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_19_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_19_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_18_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_18_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_17_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_17_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_16_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_16_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_15_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_15_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_14_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_14_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_13_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_13_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_12_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_12_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_11_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_11_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_10_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_10_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_9_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_9_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_8_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_8_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_7_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_7_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_6_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_6_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_5_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_5_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_4_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_4_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_3_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_3_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_2_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_2_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_1_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_1_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_0_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_24_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_24_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_23_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_23_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_22_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_22_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_21_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_21_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_20_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_20_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_19_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_19_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_18_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_18_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_17_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_17_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_16_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_16_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_15_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_15_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_14_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_14_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_13_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_13_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_12_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_12_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_11_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_11_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_10_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_10_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_9_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_9_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_8_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_8_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_7_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_7_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_6_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_6_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_5_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_5_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_4_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_4_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_3_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_3_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_2_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_2_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_1_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_1_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_1_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_24_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_24_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_23_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_23_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_22_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_22_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_21_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_21_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_20_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_20_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_19_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_19_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_18_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_18_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_17_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_17_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_16_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_16_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_15_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_15_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_14_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_14_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_13_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_13_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_12_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_12_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_11_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_11_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_10_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_10_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_9_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_9_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_8_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_8_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_7_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_7_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_6_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_6_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_5_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_5_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_4_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_4_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_3_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_3_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_2_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_2_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_1_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_1_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_2_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_24_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_24_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_23_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_23_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_22_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_22_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_21_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_21_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_20_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_20_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_19_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_19_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_18_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_18_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_17_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_17_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_16_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_16_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_15_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_15_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_14_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_14_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_13_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_13_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_12_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_12_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_11_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_11_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_10_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_10_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_9_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_9_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_8_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_8_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_7_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_7_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_6_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_6_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_5_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_5_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_4_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_4_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_3_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_3_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_2_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_2_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_1_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_1_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Conv_0_weights_V_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Conv_0_weights_V_0_3_ce0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_we0 : STD_LOGIC;
    signal Conv_0_weights_V_0_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal fpgaconvnet_wr_0_V_s_reg_829 : STD_LOGIC_VECTOR (28 downto 0);
    signal fpgaconvnet_out_0_V_1_reg_834 : STD_LOGIC_VECTOR (28 downto 0);
    signal fpgaconvnet_in_0_V_s_reg_839 : STD_LOGIC_VECTOR (28 downto 0);
    signal icmp_ln175_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_reg_844 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_848 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWVALID : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_WVALID : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_in_hw_V_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_WLAST : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_in_hw_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARVALID : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_in_hw_V_RREADY : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_in_hw_V_BREADY : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWVALID : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_WVALID : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_out_hw_V_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_WLAST : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_out_hw_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARVALID : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_r_fu_328_m_axi_out_hw_V_RREADY : STD_LOGIC;
    signal grp_process_r_fu_328_m_axi_out_hw_V_BREADY : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_24_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_24_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_24_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_24_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_24_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_23_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_23_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_23_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_23_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_23_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_22_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_22_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_22_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_22_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_22_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_21_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_21_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_21_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_21_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_21_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_20_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_20_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_20_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_20_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_20_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_19_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_19_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_19_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_19_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_19_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_18_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_18_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_18_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_18_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_18_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_17_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_17_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_17_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_17_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_16_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_16_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_16_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_16_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_15_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_15_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_15_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_15_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_14_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_14_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_14_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_14_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_13_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_13_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_13_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_13_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_12_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_12_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_12_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_12_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_11_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_11_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_11_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_11_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_10_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_10_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_10_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_10_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_9_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_9_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_9_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_9_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_8_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_8_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_8_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_8_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_7_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_7_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_7_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_7_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_6_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_6_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_6_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_6_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_5_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_5_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_5_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_5_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_4_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_4_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_4_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_4_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_3_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_3_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_3_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_3_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_2_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_2_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_2_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_2_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_1_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_1_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_1_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_1_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_0_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_24_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_24_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_24_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_24_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_24_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_23_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_23_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_23_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_23_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_23_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_22_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_22_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_22_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_22_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_22_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_21_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_21_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_21_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_21_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_21_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_20_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_20_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_20_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_20_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_20_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_19_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_19_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_19_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_19_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_19_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_18_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_18_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_18_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_18_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_18_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_17_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_17_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_17_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_17_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_16_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_16_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_16_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_16_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_15_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_15_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_15_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_15_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_14_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_14_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_14_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_14_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_13_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_13_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_13_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_13_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_12_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_12_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_12_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_12_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_11_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_11_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_11_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_11_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_10_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_10_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_10_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_10_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_9_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_9_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_9_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_9_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_8_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_8_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_8_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_8_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_7_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_7_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_7_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_7_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_6_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_6_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_6_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_6_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_5_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_5_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_5_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_5_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_4_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_4_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_4_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_4_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_3_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_3_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_3_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_3_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_2_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_2_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_2_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_2_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_1_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_1_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_1_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_1_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_1_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_24_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_24_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_24_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_24_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_24_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_23_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_23_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_23_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_23_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_23_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_22_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_22_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_22_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_22_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_22_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_21_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_21_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_21_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_21_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_21_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_20_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_20_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_20_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_20_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_20_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_19_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_19_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_19_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_19_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_19_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_18_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_18_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_18_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_18_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_18_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_17_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_17_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_17_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_17_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_16_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_16_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_16_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_16_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_15_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_15_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_15_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_15_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_14_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_14_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_14_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_14_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_13_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_13_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_13_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_13_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_12_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_12_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_12_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_12_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_11_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_11_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_11_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_11_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_10_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_10_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_10_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_10_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_9_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_9_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_9_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_9_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_8_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_8_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_8_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_8_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_7_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_7_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_7_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_7_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_6_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_6_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_6_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_6_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_5_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_5_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_5_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_5_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_4_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_4_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_4_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_4_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_3_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_3_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_3_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_3_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_2_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_2_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_2_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_2_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_1_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_1_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_1_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_1_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_2_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_24_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_24_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_24_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_24_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_24_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_23_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_23_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_23_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_23_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_23_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_22_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_22_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_22_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_22_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_22_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_21_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_21_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_21_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_21_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_21_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_20_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_20_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_20_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_20_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_20_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_19_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_19_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_19_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_19_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_19_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_18_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_18_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_18_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_18_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_18_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_17_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_17_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_17_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_17_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_16_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_16_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_16_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_16_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_15_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_15_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_15_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_15_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_14_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_14_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_14_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_14_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_13_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_13_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_13_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_13_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_12_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_12_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_12_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_12_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_11_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_11_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_11_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_11_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_10_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_10_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_10_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_10_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_9_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_9_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_9_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_9_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_8_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_8_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_8_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_8_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_7_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_7_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_7_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_7_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_6_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_6_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_6_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_6_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_5_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_5_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_5_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_5_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_4_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_4_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_4_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_4_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_3_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_3_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_3_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_3_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_2_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_2_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_2_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_2_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_1_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_1_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_1_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_1_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_ce0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_we0 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_ce1 : STD_LOGIC;
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_r_fu_328_Conv_0_weights_V_0_3_we1 : STD_LOGIC;
    signal grp_process_r_fu_328_ap_start : STD_LOGIC;
    signal grp_process_r_fu_328_ap_done : STD_LOGIC;
    signal grp_process_r_fu_328_ap_ready : STD_LOGIC;
    signal grp_process_r_fu_328_ap_idle : STD_LOGIC;
    signal grp_process_r_fu_328_ap_continue : STD_LOGIC;
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWVALID : STD_LOGIC;
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_WVALID : STD_LOGIC;
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_WLAST : STD_LOGIC;
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARVALID : STD_LOGIC;
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_RREADY : STD_LOGIC;
    signal grp_reload_weights_fu_572_m_axi_wr_hw_V_BREADY : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_0_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_1_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_2_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_ce0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_we0 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_ce1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reload_weights_fu_572_Conv_0_weights_V_0_3_we1 : STD_LOGIC;
    signal grp_reload_weights_fu_572_ap_start : STD_LOGIC;
    signal grp_reload_weights_fu_572_ap_done : STD_LOGIC;
    signal grp_reload_weights_fu_572_ap_ready : STD_LOGIC;
    signal grp_reload_weights_fu_572_ap_idle : STD_LOGIC;
    signal grp_reload_weights_fu_572_ap_continue : STD_LOGIC;
    signal grp_process_r_fu_328_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_sync_grp_reload_weights_fu_572_ap_ready : STD_LOGIC;
    signal ap_sync_grp_reload_weights_fu_572_ap_done : STD_LOGIC;
    signal ap_predicate_op120_call_state2 : BOOLEAN;
    signal ap_sync_grp_process_r_fu_328_ap_ready : STD_LOGIC;
    signal ap_sync_grp_process_r_fu_328_ap_done : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_process_r_fu_328_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_process_r_fu_328_ap_done : STD_LOGIC := '0';
    signal grp_reload_weights_fu_572_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_reg_grp_reload_weights_fu_572_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_reload_weights_fu_572_ap_done : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);

    component process_r IS
    port (
        weights_reloading_in_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_hw_V_AWVALID : OUT STD_LOGIC;
        m_axi_in_hw_V_AWREADY : IN STD_LOGIC;
        m_axi_in_hw_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_hw_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_hw_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_hw_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_hw_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_hw_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_hw_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_hw_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_hw_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_hw_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_hw_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_hw_V_WVALID : OUT STD_LOGIC;
        m_axi_in_hw_V_WREADY : IN STD_LOGIC;
        m_axi_in_hw_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_hw_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_in_hw_V_WLAST : OUT STD_LOGIC;
        m_axi_in_hw_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_hw_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_hw_V_ARVALID : OUT STD_LOGIC;
        m_axi_in_hw_V_ARREADY : IN STD_LOGIC;
        m_axi_in_hw_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_hw_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_hw_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_hw_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_hw_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_hw_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_hw_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_hw_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_hw_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_hw_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_hw_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_hw_V_RVALID : IN STD_LOGIC;
        m_axi_in_hw_V_RREADY : OUT STD_LOGIC;
        m_axi_in_hw_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_hw_V_RLAST : IN STD_LOGIC;
        m_axi_in_hw_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_hw_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_hw_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_hw_V_BVALID : IN STD_LOGIC;
        m_axi_in_hw_V_BREADY : OUT STD_LOGIC;
        m_axi_in_hw_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_hw_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_hw_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_hw_V_offset : IN STD_LOGIC_VECTOR (28 downto 0);
        m_axi_out_hw_V_AWVALID : OUT STD_LOGIC;
        m_axi_out_hw_V_AWREADY : IN STD_LOGIC;
        m_axi_out_hw_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_hw_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_hw_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_hw_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_hw_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_hw_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_hw_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_hw_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_hw_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_hw_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_hw_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_hw_V_WVALID : OUT STD_LOGIC;
        m_axi_out_hw_V_WREADY : IN STD_LOGIC;
        m_axi_out_hw_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_hw_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_out_hw_V_WLAST : OUT STD_LOGIC;
        m_axi_out_hw_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_hw_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_hw_V_ARVALID : OUT STD_LOGIC;
        m_axi_out_hw_V_ARREADY : IN STD_LOGIC;
        m_axi_out_hw_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_hw_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_hw_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_hw_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_hw_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_hw_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_hw_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_hw_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_hw_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_hw_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_hw_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_hw_V_RVALID : IN STD_LOGIC;
        m_axi_out_hw_V_RREADY : OUT STD_LOGIC;
        m_axi_out_hw_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_hw_V_RLAST : IN STD_LOGIC;
        m_axi_out_hw_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_hw_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_hw_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_hw_V_BVALID : IN STD_LOGIC;
        m_axi_out_hw_V_BREADY : OUT STD_LOGIC;
        m_axi_out_hw_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_hw_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_hw_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_hw_V_offset : IN STD_LOGIC_VECTOR (28 downto 0);
        Conv_0_weights_V_0_0_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_24_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_24_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_24_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_24_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_23_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_23_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_23_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_23_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_22_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_22_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_22_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_22_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_21_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_21_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_21_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_21_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_20_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_20_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_20_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_20_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_19_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_19_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_19_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_19_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_18_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_18_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_18_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_18_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_17_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_17_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_17_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_17_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_16_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_16_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_16_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_16_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_15_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_15_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_15_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_15_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_14_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_14_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_14_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_14_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_13_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_13_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_13_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_13_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_12_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_12_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_12_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_12_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_11_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_11_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_11_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_11_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_10_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_10_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_10_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_10_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_9_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_9_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_9_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_9_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_8_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_8_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_8_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_8_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_7_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_7_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_7_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_7_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_6_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_6_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_6_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_6_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_5_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_5_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_5_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_5_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_4_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_4_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_4_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_4_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_3_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_24_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_24_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_24_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_24_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_23_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_23_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_23_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_23_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_22_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_22_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_22_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_22_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_21_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_21_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_21_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_21_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_20_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_20_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_20_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_20_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_19_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_19_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_19_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_19_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_18_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_18_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_18_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_18_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_17_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_17_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_17_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_17_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_16_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_16_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_16_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_16_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_15_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_15_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_15_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_15_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_14_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_14_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_14_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_14_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_13_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_13_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_13_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_13_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_12_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_12_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_12_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_12_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_11_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_11_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_11_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_11_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_10_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_10_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_10_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_10_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_9_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_9_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_9_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_9_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_8_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_8_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_8_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_8_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_7_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_7_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_7_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_7_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_6_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_6_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_6_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_6_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_5_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_5_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_5_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_5_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_4_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_4_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_4_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_4_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_3_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_24_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_24_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_24_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_24_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_23_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_23_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_23_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_23_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_22_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_22_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_22_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_22_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_21_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_21_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_21_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_21_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_20_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_20_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_20_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_20_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_19_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_19_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_19_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_19_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_18_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_18_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_18_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_18_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_17_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_17_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_17_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_17_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_16_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_16_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_16_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_16_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_15_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_15_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_15_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_15_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_14_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_14_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_14_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_14_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_13_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_13_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_13_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_13_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_12_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_12_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_12_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_12_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_11_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_11_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_11_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_11_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_10_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_10_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_10_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_10_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_9_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_9_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_9_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_9_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_8_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_8_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_8_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_8_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_7_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_7_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_7_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_7_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_6_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_6_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_6_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_6_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_5_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_5_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_5_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_5_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_4_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_4_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_4_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_4_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_3_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_24_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_24_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_24_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_24_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_23_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_23_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_23_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_23_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_22_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_22_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_22_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_22_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_21_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_21_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_21_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_21_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_20_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_20_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_20_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_20_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_19_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_19_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_19_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_19_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_18_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_18_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_18_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_18_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_17_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_17_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_17_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_17_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_16_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_16_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_16_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_16_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_15_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_15_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_15_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_15_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_14_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_14_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_14_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_14_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_13_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_13_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_13_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_13_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_12_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_12_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_12_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_12_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_11_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_11_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_11_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_11_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_10_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_10_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_10_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_10_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_9_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_9_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_9_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_9_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_8_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_8_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_8_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_8_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_7_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_7_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_7_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_7_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_6_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_6_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_6_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_6_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_5_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_5_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_5_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_5_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_4_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_4_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_4_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_4_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_3_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_hw_V_offset_ap_vld : IN STD_LOGIC;
        weights_reloading_in_2_ap_vld : IN STD_LOGIC;
        out_hw_V_offset_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component reload_weights IS
    port (
        m_axi_wr_hw_V_AWVALID : OUT STD_LOGIC;
        m_axi_wr_hw_V_AWREADY : IN STD_LOGIC;
        m_axi_wr_hw_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wr_hw_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wr_hw_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wr_hw_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wr_hw_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wr_hw_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wr_hw_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wr_hw_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wr_hw_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wr_hw_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wr_hw_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wr_hw_V_WVALID : OUT STD_LOGIC;
        m_axi_wr_hw_V_WREADY : IN STD_LOGIC;
        m_axi_wr_hw_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wr_hw_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_wr_hw_V_WLAST : OUT STD_LOGIC;
        m_axi_wr_hw_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wr_hw_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wr_hw_V_ARVALID : OUT STD_LOGIC;
        m_axi_wr_hw_V_ARREADY : IN STD_LOGIC;
        m_axi_wr_hw_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wr_hw_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wr_hw_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wr_hw_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wr_hw_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wr_hw_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wr_hw_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wr_hw_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wr_hw_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wr_hw_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wr_hw_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wr_hw_V_RVALID : IN STD_LOGIC;
        m_axi_wr_hw_V_RREADY : OUT STD_LOGIC;
        m_axi_wr_hw_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wr_hw_V_RLAST : IN STD_LOGIC;
        m_axi_wr_hw_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wr_hw_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wr_hw_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wr_hw_V_BVALID : IN STD_LOGIC;
        m_axi_wr_hw_V_BREADY : OUT STD_LOGIC;
        m_axi_wr_hw_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wr_hw_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wr_hw_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        wr_hw_V_offset : IN STD_LOGIC_VECTOR (28 downto 0);
        Conv_0_weights_V_0_0_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_24_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_24_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_24_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_24_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_23_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_23_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_23_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_23_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_22_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_22_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_22_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_22_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_21_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_21_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_21_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_21_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_20_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_20_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_20_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_20_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_19_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_19_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_19_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_19_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_18_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_18_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_18_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_18_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_17_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_17_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_17_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_17_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_16_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_16_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_16_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_16_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_15_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_15_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_15_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_15_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_14_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_14_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_14_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_14_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_13_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_13_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_13_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_13_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_12_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_12_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_12_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_12_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_11_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_11_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_11_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_11_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_10_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_10_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_10_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_10_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_9_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_9_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_9_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_9_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_8_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_8_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_8_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_8_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_7_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_7_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_7_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_7_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_6_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_6_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_6_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_6_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_5_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_5_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_5_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_5_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_4_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_4_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_4_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_4_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_3_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_0_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_0_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_24_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_24_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_24_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_24_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_23_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_23_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_23_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_23_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_22_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_22_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_22_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_22_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_21_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_21_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_21_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_21_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_20_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_20_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_20_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_20_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_19_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_19_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_19_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_19_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_18_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_18_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_18_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_18_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_17_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_17_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_17_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_17_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_16_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_16_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_16_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_16_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_15_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_15_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_15_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_15_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_14_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_14_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_14_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_14_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_13_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_13_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_13_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_13_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_12_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_12_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_12_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_12_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_11_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_11_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_11_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_11_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_10_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_10_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_10_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_10_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_9_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_9_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_9_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_9_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_8_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_8_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_8_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_8_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_7_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_7_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_7_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_7_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_6_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_6_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_6_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_6_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_5_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_5_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_5_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_5_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_4_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_4_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_4_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_4_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_3_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_24_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_24_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_24_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_24_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_23_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_23_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_23_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_23_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_22_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_22_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_22_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_22_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_21_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_21_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_21_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_21_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_20_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_20_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_20_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_20_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_19_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_19_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_19_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_19_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_18_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_18_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_18_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_18_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_17_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_17_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_17_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_17_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_16_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_16_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_16_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_16_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_15_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_15_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_15_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_15_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_14_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_14_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_14_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_14_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_13_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_13_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_13_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_13_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_12_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_12_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_12_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_12_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_11_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_11_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_11_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_11_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_10_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_10_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_10_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_10_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_9_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_9_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_9_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_9_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_8_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_8_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_8_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_8_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_7_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_7_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_7_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_7_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_6_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_6_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_6_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_6_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_5_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_5_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_5_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_5_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_4_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_4_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_4_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_4_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_3_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_24_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_24_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_24_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_24_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_23_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_23_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_23_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_23_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_22_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_22_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_22_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_22_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_21_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_21_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_21_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_21_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_20_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_20_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_20_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_20_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_19_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_19_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_19_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_19_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_18_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_18_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_18_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_18_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_17_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_17_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_17_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_17_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_16_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_16_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_16_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_16_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_15_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_15_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_15_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_15_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_14_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_14_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_14_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_14_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_13_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_13_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_13_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_13_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_12_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_12_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_12_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_12_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_11_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_11_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_11_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_11_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_10_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_10_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_10_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_10_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_9_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_9_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_9_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_9_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_8_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_8_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_8_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_8_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_7_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_7_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_7_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_7_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_6_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_6_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_6_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_6_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_5_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_5_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_5_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_5_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_4_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_4_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_4_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_4_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_3_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_2_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_2_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_2_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_2_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_1_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_1_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_1_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_1_we1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_ce0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_we0 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        Conv_0_weights_V_0_3_ce1 : OUT STD_LOGIC;
        Conv_0_weights_V_0_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Conv_0_weights_V_0_3_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        wr_hw_V_offset_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Block_proc_Conv_0bDo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bEo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bFp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bGp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bHp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bIp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bJp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bKp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bLp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bMq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bNq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bOq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bPq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bQq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bRq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bSr IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bTr IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bUr IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bVr IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bWr IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bXr IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bYs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0bZs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b0s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b1s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b2s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b3s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b4t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b5t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b6t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b7t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b8t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0b9t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cau IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cbu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0ccu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cdu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0ceu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cgu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0chv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0civ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cjv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0ckv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0clv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cmv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cnw IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cow IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cpw IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cqw IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0crw IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0csw IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0ctx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cux IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cvx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cwx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cxx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cyx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0czy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cAy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cBy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cCy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cDy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cEy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cFz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cGz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cHz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cIz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cJz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cKz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cLz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cMA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cNA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cOA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cPA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cQA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cRA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cSB IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cTB IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cUB IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cVB IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cWB IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cXB IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cYC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0cZC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c0C IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c1C IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c2C IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c3C IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c4D IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c5D IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c6D IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c7D IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c8D IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0c9D IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0daE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0dbE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0dcE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0ddE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Block_proc_Conv_0deE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    Conv_0_weights_V_0_0_24_U : component Block_proc_Conv_0bDo
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_24_address0,
        ce0 => Conv_0_weights_V_0_0_24_ce0,
        we0 => Conv_0_weights_V_0_0_24_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_d0,
        q0 => Conv_0_weights_V_0_0_24_q0);

    Conv_0_weights_V_0_0_23_U : component Block_proc_Conv_0bEo
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_23_address0,
        ce0 => Conv_0_weights_V_0_0_23_ce0,
        we0 => Conv_0_weights_V_0_0_23_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_d0,
        q0 => Conv_0_weights_V_0_0_23_q0);

    Conv_0_weights_V_0_0_22_U : component Block_proc_Conv_0bFp
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_22_address0,
        ce0 => Conv_0_weights_V_0_0_22_ce0,
        we0 => Conv_0_weights_V_0_0_22_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_d0,
        q0 => Conv_0_weights_V_0_0_22_q0);

    Conv_0_weights_V_0_0_21_U : component Block_proc_Conv_0bGp
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_21_address0,
        ce0 => Conv_0_weights_V_0_0_21_ce0,
        we0 => Conv_0_weights_V_0_0_21_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_d0,
        q0 => Conv_0_weights_V_0_0_21_q0);

    Conv_0_weights_V_0_0_20_U : component Block_proc_Conv_0bHp
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_20_address0,
        ce0 => Conv_0_weights_V_0_0_20_ce0,
        we0 => Conv_0_weights_V_0_0_20_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_d0,
        q0 => Conv_0_weights_V_0_0_20_q0);

    Conv_0_weights_V_0_0_19_U : component Block_proc_Conv_0bIp
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_19_address0,
        ce0 => Conv_0_weights_V_0_0_19_ce0,
        we0 => Conv_0_weights_V_0_0_19_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_d0,
        q0 => Conv_0_weights_V_0_0_19_q0);

    Conv_0_weights_V_0_0_18_U : component Block_proc_Conv_0bJp
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_18_address0,
        ce0 => Conv_0_weights_V_0_0_18_ce0,
        we0 => Conv_0_weights_V_0_0_18_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_d0,
        q0 => Conv_0_weights_V_0_0_18_q0);

    Conv_0_weights_V_0_0_17_U : component Block_proc_Conv_0bKp
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_17_address0,
        ce0 => Conv_0_weights_V_0_0_17_ce0,
        we0 => Conv_0_weights_V_0_0_17_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_d0,
        q0 => Conv_0_weights_V_0_0_17_q0);

    Conv_0_weights_V_0_0_16_U : component Block_proc_Conv_0bLp
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_16_address0,
        ce0 => Conv_0_weights_V_0_0_16_ce0,
        we0 => Conv_0_weights_V_0_0_16_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_d0,
        q0 => Conv_0_weights_V_0_0_16_q0);

    Conv_0_weights_V_0_0_15_U : component Block_proc_Conv_0bMq
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_15_address0,
        ce0 => Conv_0_weights_V_0_0_15_ce0,
        we0 => Conv_0_weights_V_0_0_15_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_d0,
        q0 => Conv_0_weights_V_0_0_15_q0);

    Conv_0_weights_V_0_0_14_U : component Block_proc_Conv_0bNq
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_14_address0,
        ce0 => Conv_0_weights_V_0_0_14_ce0,
        we0 => Conv_0_weights_V_0_0_14_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_d0,
        q0 => Conv_0_weights_V_0_0_14_q0);

    Conv_0_weights_V_0_0_13_U : component Block_proc_Conv_0bOq
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_13_address0,
        ce0 => Conv_0_weights_V_0_0_13_ce0,
        we0 => Conv_0_weights_V_0_0_13_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_d0,
        q0 => Conv_0_weights_V_0_0_13_q0);

    Conv_0_weights_V_0_0_12_U : component Block_proc_Conv_0bPq
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_12_address0,
        ce0 => Conv_0_weights_V_0_0_12_ce0,
        we0 => Conv_0_weights_V_0_0_12_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_d0,
        q0 => Conv_0_weights_V_0_0_12_q0);

    Conv_0_weights_V_0_0_11_U : component Block_proc_Conv_0bQq
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_11_address0,
        ce0 => Conv_0_weights_V_0_0_11_ce0,
        we0 => Conv_0_weights_V_0_0_11_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_d0,
        q0 => Conv_0_weights_V_0_0_11_q0);

    Conv_0_weights_V_0_0_10_U : component Block_proc_Conv_0bRq
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_10_address0,
        ce0 => Conv_0_weights_V_0_0_10_ce0,
        we0 => Conv_0_weights_V_0_0_10_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_d0,
        q0 => Conv_0_weights_V_0_0_10_q0);

    Conv_0_weights_V_0_0_9_U : component Block_proc_Conv_0bSr
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_9_address0,
        ce0 => Conv_0_weights_V_0_0_9_ce0,
        we0 => Conv_0_weights_V_0_0_9_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_d0,
        q0 => Conv_0_weights_V_0_0_9_q0);

    Conv_0_weights_V_0_0_8_U : component Block_proc_Conv_0bTr
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_8_address0,
        ce0 => Conv_0_weights_V_0_0_8_ce0,
        we0 => Conv_0_weights_V_0_0_8_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_d0,
        q0 => Conv_0_weights_V_0_0_8_q0);

    Conv_0_weights_V_0_0_7_U : component Block_proc_Conv_0bUr
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_7_address0,
        ce0 => Conv_0_weights_V_0_0_7_ce0,
        we0 => Conv_0_weights_V_0_0_7_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_d0,
        q0 => Conv_0_weights_V_0_0_7_q0);

    Conv_0_weights_V_0_0_6_U : component Block_proc_Conv_0bVr
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_6_address0,
        ce0 => Conv_0_weights_V_0_0_6_ce0,
        we0 => Conv_0_weights_V_0_0_6_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_d0,
        q0 => Conv_0_weights_V_0_0_6_q0);

    Conv_0_weights_V_0_0_5_U : component Block_proc_Conv_0bWr
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_5_address0,
        ce0 => Conv_0_weights_V_0_0_5_ce0,
        we0 => Conv_0_weights_V_0_0_5_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_d0,
        q0 => Conv_0_weights_V_0_0_5_q0);

    Conv_0_weights_V_0_0_4_U : component Block_proc_Conv_0bXr
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_4_address0,
        ce0 => Conv_0_weights_V_0_0_4_ce0,
        we0 => Conv_0_weights_V_0_0_4_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_d0,
        q0 => Conv_0_weights_V_0_0_4_q0);

    Conv_0_weights_V_0_0_3_U : component Block_proc_Conv_0bYs
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_3_address0,
        ce0 => Conv_0_weights_V_0_0_3_ce0,
        we0 => Conv_0_weights_V_0_0_3_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_d0,
        q0 => Conv_0_weights_V_0_0_3_q0);

    Conv_0_weights_V_0_0_2_U : component Block_proc_Conv_0bZs
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_2_address0,
        ce0 => Conv_0_weights_V_0_0_2_ce0,
        we0 => Conv_0_weights_V_0_0_2_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_d0,
        q0 => Conv_0_weights_V_0_0_2_q0);

    Conv_0_weights_V_0_0_1_U : component Block_proc_Conv_0b0s
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_1_address0,
        ce0 => Conv_0_weights_V_0_0_1_ce0,
        we0 => Conv_0_weights_V_0_0_1_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_d0,
        q0 => Conv_0_weights_V_0_0_1_q0);

    Conv_0_weights_V_0_0_U : component Block_proc_Conv_0b1s
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_0_address0,
        ce0 => Conv_0_weights_V_0_0_ce0,
        we0 => Conv_0_weights_V_0_0_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_d0,
        q0 => Conv_0_weights_V_0_0_q0);

    Conv_0_weights_V_0_1_24_U : component Block_proc_Conv_0b2s
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_24_address0,
        ce0 => Conv_0_weights_V_0_1_24_ce0,
        we0 => Conv_0_weights_V_0_1_24_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_d0,
        q0 => Conv_0_weights_V_0_1_24_q0);

    Conv_0_weights_V_0_1_23_U : component Block_proc_Conv_0b3s
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_23_address0,
        ce0 => Conv_0_weights_V_0_1_23_ce0,
        we0 => Conv_0_weights_V_0_1_23_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_d0,
        q0 => Conv_0_weights_V_0_1_23_q0);

    Conv_0_weights_V_0_1_22_U : component Block_proc_Conv_0b4t
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_22_address0,
        ce0 => Conv_0_weights_V_0_1_22_ce0,
        we0 => Conv_0_weights_V_0_1_22_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_d0,
        q0 => Conv_0_weights_V_0_1_22_q0);

    Conv_0_weights_V_0_1_21_U : component Block_proc_Conv_0b5t
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_21_address0,
        ce0 => Conv_0_weights_V_0_1_21_ce0,
        we0 => Conv_0_weights_V_0_1_21_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_d0,
        q0 => Conv_0_weights_V_0_1_21_q0);

    Conv_0_weights_V_0_1_20_U : component Block_proc_Conv_0b6t
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_20_address0,
        ce0 => Conv_0_weights_V_0_1_20_ce0,
        we0 => Conv_0_weights_V_0_1_20_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_d0,
        q0 => Conv_0_weights_V_0_1_20_q0);

    Conv_0_weights_V_0_1_19_U : component Block_proc_Conv_0b7t
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_19_address0,
        ce0 => Conv_0_weights_V_0_1_19_ce0,
        we0 => Conv_0_weights_V_0_1_19_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_d0,
        q0 => Conv_0_weights_V_0_1_19_q0);

    Conv_0_weights_V_0_1_18_U : component Block_proc_Conv_0b8t
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_18_address0,
        ce0 => Conv_0_weights_V_0_1_18_ce0,
        we0 => Conv_0_weights_V_0_1_18_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_d0,
        q0 => Conv_0_weights_V_0_1_18_q0);

    Conv_0_weights_V_0_1_17_U : component Block_proc_Conv_0b9t
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_17_address0,
        ce0 => Conv_0_weights_V_0_1_17_ce0,
        we0 => Conv_0_weights_V_0_1_17_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_d0,
        q0 => Conv_0_weights_V_0_1_17_q0);

    Conv_0_weights_V_0_1_16_U : component Block_proc_Conv_0cau
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_16_address0,
        ce0 => Conv_0_weights_V_0_1_16_ce0,
        we0 => Conv_0_weights_V_0_1_16_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_d0,
        q0 => Conv_0_weights_V_0_1_16_q0);

    Conv_0_weights_V_0_1_15_U : component Block_proc_Conv_0cbu
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_15_address0,
        ce0 => Conv_0_weights_V_0_1_15_ce0,
        we0 => Conv_0_weights_V_0_1_15_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_d0,
        q0 => Conv_0_weights_V_0_1_15_q0);

    Conv_0_weights_V_0_1_14_U : component Block_proc_Conv_0ccu
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_14_address0,
        ce0 => Conv_0_weights_V_0_1_14_ce0,
        we0 => Conv_0_weights_V_0_1_14_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_d0,
        q0 => Conv_0_weights_V_0_1_14_q0);

    Conv_0_weights_V_0_1_13_U : component Block_proc_Conv_0cdu
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_13_address0,
        ce0 => Conv_0_weights_V_0_1_13_ce0,
        we0 => Conv_0_weights_V_0_1_13_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_d0,
        q0 => Conv_0_weights_V_0_1_13_q0);

    Conv_0_weights_V_0_1_12_U : component Block_proc_Conv_0ceu
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_12_address0,
        ce0 => Conv_0_weights_V_0_1_12_ce0,
        we0 => Conv_0_weights_V_0_1_12_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_d0,
        q0 => Conv_0_weights_V_0_1_12_q0);

    Conv_0_weights_V_0_1_11_U : component Block_proc_Conv_0cfu
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_11_address0,
        ce0 => Conv_0_weights_V_0_1_11_ce0,
        we0 => Conv_0_weights_V_0_1_11_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_d0,
        q0 => Conv_0_weights_V_0_1_11_q0);

    Conv_0_weights_V_0_1_10_U : component Block_proc_Conv_0cgu
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_10_address0,
        ce0 => Conv_0_weights_V_0_1_10_ce0,
        we0 => Conv_0_weights_V_0_1_10_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_d0,
        q0 => Conv_0_weights_V_0_1_10_q0);

    Conv_0_weights_V_0_1_9_U : component Block_proc_Conv_0chv
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_9_address0,
        ce0 => Conv_0_weights_V_0_1_9_ce0,
        we0 => Conv_0_weights_V_0_1_9_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_d0,
        q0 => Conv_0_weights_V_0_1_9_q0);

    Conv_0_weights_V_0_1_8_U : component Block_proc_Conv_0civ
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_8_address0,
        ce0 => Conv_0_weights_V_0_1_8_ce0,
        we0 => Conv_0_weights_V_0_1_8_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_d0,
        q0 => Conv_0_weights_V_0_1_8_q0);

    Conv_0_weights_V_0_1_7_U : component Block_proc_Conv_0cjv
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_7_address0,
        ce0 => Conv_0_weights_V_0_1_7_ce0,
        we0 => Conv_0_weights_V_0_1_7_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_d0,
        q0 => Conv_0_weights_V_0_1_7_q0);

    Conv_0_weights_V_0_1_6_U : component Block_proc_Conv_0ckv
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_6_address0,
        ce0 => Conv_0_weights_V_0_1_6_ce0,
        we0 => Conv_0_weights_V_0_1_6_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_d0,
        q0 => Conv_0_weights_V_0_1_6_q0);

    Conv_0_weights_V_0_1_5_U : component Block_proc_Conv_0clv
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_5_address0,
        ce0 => Conv_0_weights_V_0_1_5_ce0,
        we0 => Conv_0_weights_V_0_1_5_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_d0,
        q0 => Conv_0_weights_V_0_1_5_q0);

    Conv_0_weights_V_0_1_4_U : component Block_proc_Conv_0cmv
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_4_address0,
        ce0 => Conv_0_weights_V_0_1_4_ce0,
        we0 => Conv_0_weights_V_0_1_4_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_d0,
        q0 => Conv_0_weights_V_0_1_4_q0);

    Conv_0_weights_V_0_1_3_U : component Block_proc_Conv_0cnw
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_3_address0,
        ce0 => Conv_0_weights_V_0_1_3_ce0,
        we0 => Conv_0_weights_V_0_1_3_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_d0,
        q0 => Conv_0_weights_V_0_1_3_q0);

    Conv_0_weights_V_0_1_2_U : component Block_proc_Conv_0cow
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_2_address0,
        ce0 => Conv_0_weights_V_0_1_2_ce0,
        we0 => Conv_0_weights_V_0_1_2_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_d0,
        q0 => Conv_0_weights_V_0_1_2_q0);

    Conv_0_weights_V_0_1_1_U : component Block_proc_Conv_0cpw
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_1_address0,
        ce0 => Conv_0_weights_V_0_1_1_ce0,
        we0 => Conv_0_weights_V_0_1_1_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_d0,
        q0 => Conv_0_weights_V_0_1_1_q0);

    Conv_0_weights_V_0_1_U : component Block_proc_Conv_0cqw
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_1_address0,
        ce0 => Conv_0_weights_V_0_1_ce0,
        we0 => Conv_0_weights_V_0_1_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_d0,
        q0 => Conv_0_weights_V_0_1_q0);

    Conv_0_weights_V_0_2_24_U : component Block_proc_Conv_0crw
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_24_address0,
        ce0 => Conv_0_weights_V_0_2_24_ce0,
        we0 => Conv_0_weights_V_0_2_24_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_d0,
        q0 => Conv_0_weights_V_0_2_24_q0);

    Conv_0_weights_V_0_2_23_U : component Block_proc_Conv_0csw
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_23_address0,
        ce0 => Conv_0_weights_V_0_2_23_ce0,
        we0 => Conv_0_weights_V_0_2_23_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_d0,
        q0 => Conv_0_weights_V_0_2_23_q0);

    Conv_0_weights_V_0_2_22_U : component Block_proc_Conv_0ctx
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_22_address0,
        ce0 => Conv_0_weights_V_0_2_22_ce0,
        we0 => Conv_0_weights_V_0_2_22_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_d0,
        q0 => Conv_0_weights_V_0_2_22_q0);

    Conv_0_weights_V_0_2_21_U : component Block_proc_Conv_0cux
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_21_address0,
        ce0 => Conv_0_weights_V_0_2_21_ce0,
        we0 => Conv_0_weights_V_0_2_21_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_d0,
        q0 => Conv_0_weights_V_0_2_21_q0);

    Conv_0_weights_V_0_2_20_U : component Block_proc_Conv_0cvx
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_20_address0,
        ce0 => Conv_0_weights_V_0_2_20_ce0,
        we0 => Conv_0_weights_V_0_2_20_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_d0,
        q0 => Conv_0_weights_V_0_2_20_q0);

    Conv_0_weights_V_0_2_19_U : component Block_proc_Conv_0cwx
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_19_address0,
        ce0 => Conv_0_weights_V_0_2_19_ce0,
        we0 => Conv_0_weights_V_0_2_19_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_d0,
        q0 => Conv_0_weights_V_0_2_19_q0);

    Conv_0_weights_V_0_2_18_U : component Block_proc_Conv_0cxx
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_18_address0,
        ce0 => Conv_0_weights_V_0_2_18_ce0,
        we0 => Conv_0_weights_V_0_2_18_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_d0,
        q0 => Conv_0_weights_V_0_2_18_q0);

    Conv_0_weights_V_0_2_17_U : component Block_proc_Conv_0cyx
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_17_address0,
        ce0 => Conv_0_weights_V_0_2_17_ce0,
        we0 => Conv_0_weights_V_0_2_17_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_d0,
        q0 => Conv_0_weights_V_0_2_17_q0);

    Conv_0_weights_V_0_2_16_U : component Block_proc_Conv_0czy
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_16_address0,
        ce0 => Conv_0_weights_V_0_2_16_ce0,
        we0 => Conv_0_weights_V_0_2_16_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_d0,
        q0 => Conv_0_weights_V_0_2_16_q0);

    Conv_0_weights_V_0_2_15_U : component Block_proc_Conv_0cAy
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_15_address0,
        ce0 => Conv_0_weights_V_0_2_15_ce0,
        we0 => Conv_0_weights_V_0_2_15_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_d0,
        q0 => Conv_0_weights_V_0_2_15_q0);

    Conv_0_weights_V_0_2_14_U : component Block_proc_Conv_0cBy
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_14_address0,
        ce0 => Conv_0_weights_V_0_2_14_ce0,
        we0 => Conv_0_weights_V_0_2_14_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_d0,
        q0 => Conv_0_weights_V_0_2_14_q0);

    Conv_0_weights_V_0_2_13_U : component Block_proc_Conv_0cCy
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_13_address0,
        ce0 => Conv_0_weights_V_0_2_13_ce0,
        we0 => Conv_0_weights_V_0_2_13_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_d0,
        q0 => Conv_0_weights_V_0_2_13_q0);

    Conv_0_weights_V_0_2_12_U : component Block_proc_Conv_0cDy
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_12_address0,
        ce0 => Conv_0_weights_V_0_2_12_ce0,
        we0 => Conv_0_weights_V_0_2_12_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_d0,
        q0 => Conv_0_weights_V_0_2_12_q0);

    Conv_0_weights_V_0_2_11_U : component Block_proc_Conv_0cEy
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_11_address0,
        ce0 => Conv_0_weights_V_0_2_11_ce0,
        we0 => Conv_0_weights_V_0_2_11_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_d0,
        q0 => Conv_0_weights_V_0_2_11_q0);

    Conv_0_weights_V_0_2_10_U : component Block_proc_Conv_0cFz
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_10_address0,
        ce0 => Conv_0_weights_V_0_2_10_ce0,
        we0 => Conv_0_weights_V_0_2_10_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_d0,
        q0 => Conv_0_weights_V_0_2_10_q0);

    Conv_0_weights_V_0_2_9_U : component Block_proc_Conv_0cGz
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_9_address0,
        ce0 => Conv_0_weights_V_0_2_9_ce0,
        we0 => Conv_0_weights_V_0_2_9_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_d0,
        q0 => Conv_0_weights_V_0_2_9_q0);

    Conv_0_weights_V_0_2_8_U : component Block_proc_Conv_0cHz
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_8_address0,
        ce0 => Conv_0_weights_V_0_2_8_ce0,
        we0 => Conv_0_weights_V_0_2_8_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_d0,
        q0 => Conv_0_weights_V_0_2_8_q0);

    Conv_0_weights_V_0_2_7_U : component Block_proc_Conv_0cIz
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_7_address0,
        ce0 => Conv_0_weights_V_0_2_7_ce0,
        we0 => Conv_0_weights_V_0_2_7_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_d0,
        q0 => Conv_0_weights_V_0_2_7_q0);

    Conv_0_weights_V_0_2_6_U : component Block_proc_Conv_0cJz
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_6_address0,
        ce0 => Conv_0_weights_V_0_2_6_ce0,
        we0 => Conv_0_weights_V_0_2_6_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_d0,
        q0 => Conv_0_weights_V_0_2_6_q0);

    Conv_0_weights_V_0_2_5_U : component Block_proc_Conv_0cKz
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_5_address0,
        ce0 => Conv_0_weights_V_0_2_5_ce0,
        we0 => Conv_0_weights_V_0_2_5_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_d0,
        q0 => Conv_0_weights_V_0_2_5_q0);

    Conv_0_weights_V_0_2_4_U : component Block_proc_Conv_0cLz
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_4_address0,
        ce0 => Conv_0_weights_V_0_2_4_ce0,
        we0 => Conv_0_weights_V_0_2_4_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_d0,
        q0 => Conv_0_weights_V_0_2_4_q0);

    Conv_0_weights_V_0_2_3_U : component Block_proc_Conv_0cMA
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_3_address0,
        ce0 => Conv_0_weights_V_0_2_3_ce0,
        we0 => Conv_0_weights_V_0_2_3_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_d0,
        q0 => Conv_0_weights_V_0_2_3_q0);

    Conv_0_weights_V_0_2_2_U : component Block_proc_Conv_0cNA
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_2_address0,
        ce0 => Conv_0_weights_V_0_2_2_ce0,
        we0 => Conv_0_weights_V_0_2_2_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_d0,
        q0 => Conv_0_weights_V_0_2_2_q0);

    Conv_0_weights_V_0_2_1_U : component Block_proc_Conv_0cOA
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_1_address0,
        ce0 => Conv_0_weights_V_0_2_1_ce0,
        we0 => Conv_0_weights_V_0_2_1_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_d0,
        q0 => Conv_0_weights_V_0_2_1_q0);

    Conv_0_weights_V_0_2_U : component Block_proc_Conv_0cPA
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_2_address0,
        ce0 => Conv_0_weights_V_0_2_ce0,
        we0 => Conv_0_weights_V_0_2_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_d0,
        q0 => Conv_0_weights_V_0_2_q0);

    Conv_0_weights_V_0_3_24_U : component Block_proc_Conv_0cQA
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_24_address0,
        ce0 => Conv_0_weights_V_0_3_24_ce0,
        we0 => Conv_0_weights_V_0_3_24_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_d0,
        q0 => Conv_0_weights_V_0_3_24_q0);

    Conv_0_weights_V_0_3_23_U : component Block_proc_Conv_0cRA
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_23_address0,
        ce0 => Conv_0_weights_V_0_3_23_ce0,
        we0 => Conv_0_weights_V_0_3_23_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_d0,
        q0 => Conv_0_weights_V_0_3_23_q0);

    Conv_0_weights_V_0_3_22_U : component Block_proc_Conv_0cSB
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_22_address0,
        ce0 => Conv_0_weights_V_0_3_22_ce0,
        we0 => Conv_0_weights_V_0_3_22_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_d0,
        q0 => Conv_0_weights_V_0_3_22_q0);

    Conv_0_weights_V_0_3_21_U : component Block_proc_Conv_0cTB
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_21_address0,
        ce0 => Conv_0_weights_V_0_3_21_ce0,
        we0 => Conv_0_weights_V_0_3_21_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_d0,
        q0 => Conv_0_weights_V_0_3_21_q0);

    Conv_0_weights_V_0_3_20_U : component Block_proc_Conv_0cUB
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_20_address0,
        ce0 => Conv_0_weights_V_0_3_20_ce0,
        we0 => Conv_0_weights_V_0_3_20_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_d0,
        q0 => Conv_0_weights_V_0_3_20_q0);

    Conv_0_weights_V_0_3_19_U : component Block_proc_Conv_0cVB
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_19_address0,
        ce0 => Conv_0_weights_V_0_3_19_ce0,
        we0 => Conv_0_weights_V_0_3_19_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_d0,
        q0 => Conv_0_weights_V_0_3_19_q0);

    Conv_0_weights_V_0_3_18_U : component Block_proc_Conv_0cWB
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_18_address0,
        ce0 => Conv_0_weights_V_0_3_18_ce0,
        we0 => Conv_0_weights_V_0_3_18_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_d0,
        q0 => Conv_0_weights_V_0_3_18_q0);

    Conv_0_weights_V_0_3_17_U : component Block_proc_Conv_0cXB
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_17_address0,
        ce0 => Conv_0_weights_V_0_3_17_ce0,
        we0 => Conv_0_weights_V_0_3_17_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_d0,
        q0 => Conv_0_weights_V_0_3_17_q0);

    Conv_0_weights_V_0_3_16_U : component Block_proc_Conv_0cYC
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_16_address0,
        ce0 => Conv_0_weights_V_0_3_16_ce0,
        we0 => Conv_0_weights_V_0_3_16_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_d0,
        q0 => Conv_0_weights_V_0_3_16_q0);

    Conv_0_weights_V_0_3_15_U : component Block_proc_Conv_0cZC
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_15_address0,
        ce0 => Conv_0_weights_V_0_3_15_ce0,
        we0 => Conv_0_weights_V_0_3_15_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_d0,
        q0 => Conv_0_weights_V_0_3_15_q0);

    Conv_0_weights_V_0_3_14_U : component Block_proc_Conv_0c0C
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_14_address0,
        ce0 => Conv_0_weights_V_0_3_14_ce0,
        we0 => Conv_0_weights_V_0_3_14_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_d0,
        q0 => Conv_0_weights_V_0_3_14_q0);

    Conv_0_weights_V_0_3_13_U : component Block_proc_Conv_0c1C
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_13_address0,
        ce0 => Conv_0_weights_V_0_3_13_ce0,
        we0 => Conv_0_weights_V_0_3_13_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_d0,
        q0 => Conv_0_weights_V_0_3_13_q0);

    Conv_0_weights_V_0_3_12_U : component Block_proc_Conv_0c2C
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_12_address0,
        ce0 => Conv_0_weights_V_0_3_12_ce0,
        we0 => Conv_0_weights_V_0_3_12_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_d0,
        q0 => Conv_0_weights_V_0_3_12_q0);

    Conv_0_weights_V_0_3_11_U : component Block_proc_Conv_0c3C
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_11_address0,
        ce0 => Conv_0_weights_V_0_3_11_ce0,
        we0 => Conv_0_weights_V_0_3_11_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_d0,
        q0 => Conv_0_weights_V_0_3_11_q0);

    Conv_0_weights_V_0_3_10_U : component Block_proc_Conv_0c4D
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_10_address0,
        ce0 => Conv_0_weights_V_0_3_10_ce0,
        we0 => Conv_0_weights_V_0_3_10_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_d0,
        q0 => Conv_0_weights_V_0_3_10_q0);

    Conv_0_weights_V_0_3_9_U : component Block_proc_Conv_0c5D
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_9_address0,
        ce0 => Conv_0_weights_V_0_3_9_ce0,
        we0 => Conv_0_weights_V_0_3_9_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_d0,
        q0 => Conv_0_weights_V_0_3_9_q0);

    Conv_0_weights_V_0_3_8_U : component Block_proc_Conv_0c6D
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_8_address0,
        ce0 => Conv_0_weights_V_0_3_8_ce0,
        we0 => Conv_0_weights_V_0_3_8_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_d0,
        q0 => Conv_0_weights_V_0_3_8_q0);

    Conv_0_weights_V_0_3_7_U : component Block_proc_Conv_0c7D
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_7_address0,
        ce0 => Conv_0_weights_V_0_3_7_ce0,
        we0 => Conv_0_weights_V_0_3_7_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_d0,
        q0 => Conv_0_weights_V_0_3_7_q0);

    Conv_0_weights_V_0_3_6_U : component Block_proc_Conv_0c8D
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_6_address0,
        ce0 => Conv_0_weights_V_0_3_6_ce0,
        we0 => Conv_0_weights_V_0_3_6_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_d0,
        q0 => Conv_0_weights_V_0_3_6_q0);

    Conv_0_weights_V_0_3_5_U : component Block_proc_Conv_0c9D
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_5_address0,
        ce0 => Conv_0_weights_V_0_3_5_ce0,
        we0 => Conv_0_weights_V_0_3_5_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_d0,
        q0 => Conv_0_weights_V_0_3_5_q0);

    Conv_0_weights_V_0_3_4_U : component Block_proc_Conv_0daE
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_4_address0,
        ce0 => Conv_0_weights_V_0_3_4_ce0,
        we0 => Conv_0_weights_V_0_3_4_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_d0,
        q0 => Conv_0_weights_V_0_3_4_q0);

    Conv_0_weights_V_0_3_3_U : component Block_proc_Conv_0dbE
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_3_address0,
        ce0 => Conv_0_weights_V_0_3_3_ce0,
        we0 => Conv_0_weights_V_0_3_3_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_d0,
        q0 => Conv_0_weights_V_0_3_3_q0);

    Conv_0_weights_V_0_3_2_U : component Block_proc_Conv_0dcE
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_2_address0,
        ce0 => Conv_0_weights_V_0_3_2_ce0,
        we0 => Conv_0_weights_V_0_3_2_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_d0,
        q0 => Conv_0_weights_V_0_3_2_q0);

    Conv_0_weights_V_0_3_1_U : component Block_proc_Conv_0ddE
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_1_address0,
        ce0 => Conv_0_weights_V_0_3_1_ce0,
        we0 => Conv_0_weights_V_0_3_1_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_d0,
        q0 => Conv_0_weights_V_0_3_1_q0);

    Conv_0_weights_V_0_3_U : component Block_proc_Conv_0deE
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Conv_0_weights_V_0_3_address0,
        ce0 => Conv_0_weights_V_0_3_ce0,
        we0 => Conv_0_weights_V_0_3_we0,
        d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_d0,
        q0 => Conv_0_weights_V_0_3_q0);

    grp_process_r_fu_328 : component process_r
    port map (
        weights_reloading_in_2 => weights_reloading_index,
        m_axi_in_hw_V_AWVALID => grp_process_r_fu_328_m_axi_in_hw_V_AWVALID,
        m_axi_in_hw_V_AWREADY => ap_const_logic_0,
        m_axi_in_hw_V_AWADDR => grp_process_r_fu_328_m_axi_in_hw_V_AWADDR,
        m_axi_in_hw_V_AWID => grp_process_r_fu_328_m_axi_in_hw_V_AWID,
        m_axi_in_hw_V_AWLEN => grp_process_r_fu_328_m_axi_in_hw_V_AWLEN,
        m_axi_in_hw_V_AWSIZE => grp_process_r_fu_328_m_axi_in_hw_V_AWSIZE,
        m_axi_in_hw_V_AWBURST => grp_process_r_fu_328_m_axi_in_hw_V_AWBURST,
        m_axi_in_hw_V_AWLOCK => grp_process_r_fu_328_m_axi_in_hw_V_AWLOCK,
        m_axi_in_hw_V_AWCACHE => grp_process_r_fu_328_m_axi_in_hw_V_AWCACHE,
        m_axi_in_hw_V_AWPROT => grp_process_r_fu_328_m_axi_in_hw_V_AWPROT,
        m_axi_in_hw_V_AWQOS => grp_process_r_fu_328_m_axi_in_hw_V_AWQOS,
        m_axi_in_hw_V_AWREGION => grp_process_r_fu_328_m_axi_in_hw_V_AWREGION,
        m_axi_in_hw_V_AWUSER => grp_process_r_fu_328_m_axi_in_hw_V_AWUSER,
        m_axi_in_hw_V_WVALID => grp_process_r_fu_328_m_axi_in_hw_V_WVALID,
        m_axi_in_hw_V_WREADY => ap_const_logic_0,
        m_axi_in_hw_V_WDATA => grp_process_r_fu_328_m_axi_in_hw_V_WDATA,
        m_axi_in_hw_V_WSTRB => grp_process_r_fu_328_m_axi_in_hw_V_WSTRB,
        m_axi_in_hw_V_WLAST => grp_process_r_fu_328_m_axi_in_hw_V_WLAST,
        m_axi_in_hw_V_WID => grp_process_r_fu_328_m_axi_in_hw_V_WID,
        m_axi_in_hw_V_WUSER => grp_process_r_fu_328_m_axi_in_hw_V_WUSER,
        m_axi_in_hw_V_ARVALID => grp_process_r_fu_328_m_axi_in_hw_V_ARVALID,
        m_axi_in_hw_V_ARREADY => m_axi_fpgaconvnet_in_0_V_ARREADY,
        m_axi_in_hw_V_ARADDR => grp_process_r_fu_328_m_axi_in_hw_V_ARADDR,
        m_axi_in_hw_V_ARID => grp_process_r_fu_328_m_axi_in_hw_V_ARID,
        m_axi_in_hw_V_ARLEN => grp_process_r_fu_328_m_axi_in_hw_V_ARLEN,
        m_axi_in_hw_V_ARSIZE => grp_process_r_fu_328_m_axi_in_hw_V_ARSIZE,
        m_axi_in_hw_V_ARBURST => grp_process_r_fu_328_m_axi_in_hw_V_ARBURST,
        m_axi_in_hw_V_ARLOCK => grp_process_r_fu_328_m_axi_in_hw_V_ARLOCK,
        m_axi_in_hw_V_ARCACHE => grp_process_r_fu_328_m_axi_in_hw_V_ARCACHE,
        m_axi_in_hw_V_ARPROT => grp_process_r_fu_328_m_axi_in_hw_V_ARPROT,
        m_axi_in_hw_V_ARQOS => grp_process_r_fu_328_m_axi_in_hw_V_ARQOS,
        m_axi_in_hw_V_ARREGION => grp_process_r_fu_328_m_axi_in_hw_V_ARREGION,
        m_axi_in_hw_V_ARUSER => grp_process_r_fu_328_m_axi_in_hw_V_ARUSER,
        m_axi_in_hw_V_RVALID => m_axi_fpgaconvnet_in_0_V_RVALID,
        m_axi_in_hw_V_RREADY => grp_process_r_fu_328_m_axi_in_hw_V_RREADY,
        m_axi_in_hw_V_RDATA => m_axi_fpgaconvnet_in_0_V_RDATA,
        m_axi_in_hw_V_RLAST => m_axi_fpgaconvnet_in_0_V_RLAST,
        m_axi_in_hw_V_RID => m_axi_fpgaconvnet_in_0_V_RID,
        m_axi_in_hw_V_RUSER => m_axi_fpgaconvnet_in_0_V_RUSER,
        m_axi_in_hw_V_RRESP => m_axi_fpgaconvnet_in_0_V_RRESP,
        m_axi_in_hw_V_BVALID => ap_const_logic_0,
        m_axi_in_hw_V_BREADY => grp_process_r_fu_328_m_axi_in_hw_V_BREADY,
        m_axi_in_hw_V_BRESP => ap_const_lv2_0,
        m_axi_in_hw_V_BID => ap_const_lv1_0,
        m_axi_in_hw_V_BUSER => ap_const_lv1_0,
        in_hw_V_offset => fpgaconvnet_in_0_V_s_reg_839,
        m_axi_out_hw_V_AWVALID => grp_process_r_fu_328_m_axi_out_hw_V_AWVALID,
        m_axi_out_hw_V_AWREADY => m_axi_fpgaconvnet_out_0_V_AWREADY,
        m_axi_out_hw_V_AWADDR => grp_process_r_fu_328_m_axi_out_hw_V_AWADDR,
        m_axi_out_hw_V_AWID => grp_process_r_fu_328_m_axi_out_hw_V_AWID,
        m_axi_out_hw_V_AWLEN => grp_process_r_fu_328_m_axi_out_hw_V_AWLEN,
        m_axi_out_hw_V_AWSIZE => grp_process_r_fu_328_m_axi_out_hw_V_AWSIZE,
        m_axi_out_hw_V_AWBURST => grp_process_r_fu_328_m_axi_out_hw_V_AWBURST,
        m_axi_out_hw_V_AWLOCK => grp_process_r_fu_328_m_axi_out_hw_V_AWLOCK,
        m_axi_out_hw_V_AWCACHE => grp_process_r_fu_328_m_axi_out_hw_V_AWCACHE,
        m_axi_out_hw_V_AWPROT => grp_process_r_fu_328_m_axi_out_hw_V_AWPROT,
        m_axi_out_hw_V_AWQOS => grp_process_r_fu_328_m_axi_out_hw_V_AWQOS,
        m_axi_out_hw_V_AWREGION => grp_process_r_fu_328_m_axi_out_hw_V_AWREGION,
        m_axi_out_hw_V_AWUSER => grp_process_r_fu_328_m_axi_out_hw_V_AWUSER,
        m_axi_out_hw_V_WVALID => grp_process_r_fu_328_m_axi_out_hw_V_WVALID,
        m_axi_out_hw_V_WREADY => m_axi_fpgaconvnet_out_0_V_WREADY,
        m_axi_out_hw_V_WDATA => grp_process_r_fu_328_m_axi_out_hw_V_WDATA,
        m_axi_out_hw_V_WSTRB => grp_process_r_fu_328_m_axi_out_hw_V_WSTRB,
        m_axi_out_hw_V_WLAST => grp_process_r_fu_328_m_axi_out_hw_V_WLAST,
        m_axi_out_hw_V_WID => grp_process_r_fu_328_m_axi_out_hw_V_WID,
        m_axi_out_hw_V_WUSER => grp_process_r_fu_328_m_axi_out_hw_V_WUSER,
        m_axi_out_hw_V_ARVALID => grp_process_r_fu_328_m_axi_out_hw_V_ARVALID,
        m_axi_out_hw_V_ARREADY => ap_const_logic_0,
        m_axi_out_hw_V_ARADDR => grp_process_r_fu_328_m_axi_out_hw_V_ARADDR,
        m_axi_out_hw_V_ARID => grp_process_r_fu_328_m_axi_out_hw_V_ARID,
        m_axi_out_hw_V_ARLEN => grp_process_r_fu_328_m_axi_out_hw_V_ARLEN,
        m_axi_out_hw_V_ARSIZE => grp_process_r_fu_328_m_axi_out_hw_V_ARSIZE,
        m_axi_out_hw_V_ARBURST => grp_process_r_fu_328_m_axi_out_hw_V_ARBURST,
        m_axi_out_hw_V_ARLOCK => grp_process_r_fu_328_m_axi_out_hw_V_ARLOCK,
        m_axi_out_hw_V_ARCACHE => grp_process_r_fu_328_m_axi_out_hw_V_ARCACHE,
        m_axi_out_hw_V_ARPROT => grp_process_r_fu_328_m_axi_out_hw_V_ARPROT,
        m_axi_out_hw_V_ARQOS => grp_process_r_fu_328_m_axi_out_hw_V_ARQOS,
        m_axi_out_hw_V_ARREGION => grp_process_r_fu_328_m_axi_out_hw_V_ARREGION,
        m_axi_out_hw_V_ARUSER => grp_process_r_fu_328_m_axi_out_hw_V_ARUSER,
        m_axi_out_hw_V_RVALID => ap_const_logic_0,
        m_axi_out_hw_V_RREADY => grp_process_r_fu_328_m_axi_out_hw_V_RREADY,
        m_axi_out_hw_V_RDATA => ap_const_lv64_0,
        m_axi_out_hw_V_RLAST => ap_const_logic_0,
        m_axi_out_hw_V_RID => ap_const_lv1_0,
        m_axi_out_hw_V_RUSER => ap_const_lv1_0,
        m_axi_out_hw_V_RRESP => ap_const_lv2_0,
        m_axi_out_hw_V_BVALID => m_axi_fpgaconvnet_out_0_V_BVALID,
        m_axi_out_hw_V_BREADY => grp_process_r_fu_328_m_axi_out_hw_V_BREADY,
        m_axi_out_hw_V_BRESP => m_axi_fpgaconvnet_out_0_V_BRESP,
        m_axi_out_hw_V_BID => m_axi_fpgaconvnet_out_0_V_BID,
        m_axi_out_hw_V_BUSER => m_axi_fpgaconvnet_out_0_V_BUSER,
        out_hw_V_offset => fpgaconvnet_out_0_V_1_reg_834,
        Conv_0_weights_V_0_0_24_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_24_address0,
        Conv_0_weights_V_0_0_24_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_24_ce0,
        Conv_0_weights_V_0_0_24_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_24_d0,
        Conv_0_weights_V_0_0_24_q0 => Conv_0_weights_V_0_0_24_q0,
        Conv_0_weights_V_0_0_24_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_24_we0,
        Conv_0_weights_V_0_0_24_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_24_address1,
        Conv_0_weights_V_0_0_24_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_24_ce1,
        Conv_0_weights_V_0_0_24_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_24_d1,
        Conv_0_weights_V_0_0_24_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_24_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_24_we1,
        Conv_0_weights_V_0_0_23_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_23_address0,
        Conv_0_weights_V_0_0_23_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_23_ce0,
        Conv_0_weights_V_0_0_23_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_23_d0,
        Conv_0_weights_V_0_0_23_q0 => Conv_0_weights_V_0_0_23_q0,
        Conv_0_weights_V_0_0_23_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_23_we0,
        Conv_0_weights_V_0_0_23_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_23_address1,
        Conv_0_weights_V_0_0_23_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_23_ce1,
        Conv_0_weights_V_0_0_23_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_23_d1,
        Conv_0_weights_V_0_0_23_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_23_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_23_we1,
        Conv_0_weights_V_0_0_22_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_22_address0,
        Conv_0_weights_V_0_0_22_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_22_ce0,
        Conv_0_weights_V_0_0_22_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_22_d0,
        Conv_0_weights_V_0_0_22_q0 => Conv_0_weights_V_0_0_22_q0,
        Conv_0_weights_V_0_0_22_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_22_we0,
        Conv_0_weights_V_0_0_22_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_22_address1,
        Conv_0_weights_V_0_0_22_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_22_ce1,
        Conv_0_weights_V_0_0_22_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_22_d1,
        Conv_0_weights_V_0_0_22_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_22_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_22_we1,
        Conv_0_weights_V_0_0_21_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_21_address0,
        Conv_0_weights_V_0_0_21_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_21_ce0,
        Conv_0_weights_V_0_0_21_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_21_d0,
        Conv_0_weights_V_0_0_21_q0 => Conv_0_weights_V_0_0_21_q0,
        Conv_0_weights_V_0_0_21_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_21_we0,
        Conv_0_weights_V_0_0_21_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_21_address1,
        Conv_0_weights_V_0_0_21_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_21_ce1,
        Conv_0_weights_V_0_0_21_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_21_d1,
        Conv_0_weights_V_0_0_21_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_21_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_21_we1,
        Conv_0_weights_V_0_0_20_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_20_address0,
        Conv_0_weights_V_0_0_20_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_20_ce0,
        Conv_0_weights_V_0_0_20_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_20_d0,
        Conv_0_weights_V_0_0_20_q0 => Conv_0_weights_V_0_0_20_q0,
        Conv_0_weights_V_0_0_20_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_20_we0,
        Conv_0_weights_V_0_0_20_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_20_address1,
        Conv_0_weights_V_0_0_20_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_20_ce1,
        Conv_0_weights_V_0_0_20_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_20_d1,
        Conv_0_weights_V_0_0_20_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_20_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_20_we1,
        Conv_0_weights_V_0_0_19_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_19_address0,
        Conv_0_weights_V_0_0_19_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_19_ce0,
        Conv_0_weights_V_0_0_19_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_19_d0,
        Conv_0_weights_V_0_0_19_q0 => Conv_0_weights_V_0_0_19_q0,
        Conv_0_weights_V_0_0_19_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_19_we0,
        Conv_0_weights_V_0_0_19_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_19_address1,
        Conv_0_weights_V_0_0_19_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_19_ce1,
        Conv_0_weights_V_0_0_19_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_19_d1,
        Conv_0_weights_V_0_0_19_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_19_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_19_we1,
        Conv_0_weights_V_0_0_18_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_18_address0,
        Conv_0_weights_V_0_0_18_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_18_ce0,
        Conv_0_weights_V_0_0_18_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_18_d0,
        Conv_0_weights_V_0_0_18_q0 => Conv_0_weights_V_0_0_18_q0,
        Conv_0_weights_V_0_0_18_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_18_we0,
        Conv_0_weights_V_0_0_18_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_18_address1,
        Conv_0_weights_V_0_0_18_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_18_ce1,
        Conv_0_weights_V_0_0_18_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_18_d1,
        Conv_0_weights_V_0_0_18_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_18_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_18_we1,
        Conv_0_weights_V_0_0_17_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_17_address0,
        Conv_0_weights_V_0_0_17_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_17_ce0,
        Conv_0_weights_V_0_0_17_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_17_d0,
        Conv_0_weights_V_0_0_17_q0 => Conv_0_weights_V_0_0_17_q0,
        Conv_0_weights_V_0_0_17_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_17_we0,
        Conv_0_weights_V_0_0_17_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_17_address1,
        Conv_0_weights_V_0_0_17_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_17_ce1,
        Conv_0_weights_V_0_0_17_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_17_d1,
        Conv_0_weights_V_0_0_17_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_17_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_17_we1,
        Conv_0_weights_V_0_0_16_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_16_address0,
        Conv_0_weights_V_0_0_16_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_16_ce0,
        Conv_0_weights_V_0_0_16_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_16_d0,
        Conv_0_weights_V_0_0_16_q0 => Conv_0_weights_V_0_0_16_q0,
        Conv_0_weights_V_0_0_16_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_16_we0,
        Conv_0_weights_V_0_0_16_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_16_address1,
        Conv_0_weights_V_0_0_16_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_16_ce1,
        Conv_0_weights_V_0_0_16_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_16_d1,
        Conv_0_weights_V_0_0_16_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_16_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_16_we1,
        Conv_0_weights_V_0_0_15_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_15_address0,
        Conv_0_weights_V_0_0_15_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_15_ce0,
        Conv_0_weights_V_0_0_15_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_15_d0,
        Conv_0_weights_V_0_0_15_q0 => Conv_0_weights_V_0_0_15_q0,
        Conv_0_weights_V_0_0_15_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_15_we0,
        Conv_0_weights_V_0_0_15_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_15_address1,
        Conv_0_weights_V_0_0_15_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_15_ce1,
        Conv_0_weights_V_0_0_15_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_15_d1,
        Conv_0_weights_V_0_0_15_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_15_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_15_we1,
        Conv_0_weights_V_0_0_14_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_14_address0,
        Conv_0_weights_V_0_0_14_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_14_ce0,
        Conv_0_weights_V_0_0_14_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_14_d0,
        Conv_0_weights_V_0_0_14_q0 => Conv_0_weights_V_0_0_14_q0,
        Conv_0_weights_V_0_0_14_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_14_we0,
        Conv_0_weights_V_0_0_14_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_14_address1,
        Conv_0_weights_V_0_0_14_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_14_ce1,
        Conv_0_weights_V_0_0_14_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_14_d1,
        Conv_0_weights_V_0_0_14_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_14_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_14_we1,
        Conv_0_weights_V_0_0_13_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_13_address0,
        Conv_0_weights_V_0_0_13_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_13_ce0,
        Conv_0_weights_V_0_0_13_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_13_d0,
        Conv_0_weights_V_0_0_13_q0 => Conv_0_weights_V_0_0_13_q0,
        Conv_0_weights_V_0_0_13_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_13_we0,
        Conv_0_weights_V_0_0_13_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_13_address1,
        Conv_0_weights_V_0_0_13_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_13_ce1,
        Conv_0_weights_V_0_0_13_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_13_d1,
        Conv_0_weights_V_0_0_13_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_13_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_13_we1,
        Conv_0_weights_V_0_0_12_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_12_address0,
        Conv_0_weights_V_0_0_12_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_12_ce0,
        Conv_0_weights_V_0_0_12_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_12_d0,
        Conv_0_weights_V_0_0_12_q0 => Conv_0_weights_V_0_0_12_q0,
        Conv_0_weights_V_0_0_12_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_12_we0,
        Conv_0_weights_V_0_0_12_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_12_address1,
        Conv_0_weights_V_0_0_12_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_12_ce1,
        Conv_0_weights_V_0_0_12_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_12_d1,
        Conv_0_weights_V_0_0_12_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_12_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_12_we1,
        Conv_0_weights_V_0_0_11_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_11_address0,
        Conv_0_weights_V_0_0_11_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_11_ce0,
        Conv_0_weights_V_0_0_11_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_11_d0,
        Conv_0_weights_V_0_0_11_q0 => Conv_0_weights_V_0_0_11_q0,
        Conv_0_weights_V_0_0_11_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_11_we0,
        Conv_0_weights_V_0_0_11_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_11_address1,
        Conv_0_weights_V_0_0_11_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_11_ce1,
        Conv_0_weights_V_0_0_11_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_11_d1,
        Conv_0_weights_V_0_0_11_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_11_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_11_we1,
        Conv_0_weights_V_0_0_10_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_10_address0,
        Conv_0_weights_V_0_0_10_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_10_ce0,
        Conv_0_weights_V_0_0_10_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_10_d0,
        Conv_0_weights_V_0_0_10_q0 => Conv_0_weights_V_0_0_10_q0,
        Conv_0_weights_V_0_0_10_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_10_we0,
        Conv_0_weights_V_0_0_10_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_10_address1,
        Conv_0_weights_V_0_0_10_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_10_ce1,
        Conv_0_weights_V_0_0_10_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_10_d1,
        Conv_0_weights_V_0_0_10_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_10_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_10_we1,
        Conv_0_weights_V_0_0_9_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_9_address0,
        Conv_0_weights_V_0_0_9_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_9_ce0,
        Conv_0_weights_V_0_0_9_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_9_d0,
        Conv_0_weights_V_0_0_9_q0 => Conv_0_weights_V_0_0_9_q0,
        Conv_0_weights_V_0_0_9_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_9_we0,
        Conv_0_weights_V_0_0_9_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_9_address1,
        Conv_0_weights_V_0_0_9_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_9_ce1,
        Conv_0_weights_V_0_0_9_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_9_d1,
        Conv_0_weights_V_0_0_9_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_9_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_9_we1,
        Conv_0_weights_V_0_0_8_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_8_address0,
        Conv_0_weights_V_0_0_8_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_8_ce0,
        Conv_0_weights_V_0_0_8_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_8_d0,
        Conv_0_weights_V_0_0_8_q0 => Conv_0_weights_V_0_0_8_q0,
        Conv_0_weights_V_0_0_8_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_8_we0,
        Conv_0_weights_V_0_0_8_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_8_address1,
        Conv_0_weights_V_0_0_8_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_8_ce1,
        Conv_0_weights_V_0_0_8_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_8_d1,
        Conv_0_weights_V_0_0_8_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_8_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_8_we1,
        Conv_0_weights_V_0_0_7_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_7_address0,
        Conv_0_weights_V_0_0_7_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_7_ce0,
        Conv_0_weights_V_0_0_7_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_7_d0,
        Conv_0_weights_V_0_0_7_q0 => Conv_0_weights_V_0_0_7_q0,
        Conv_0_weights_V_0_0_7_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_7_we0,
        Conv_0_weights_V_0_0_7_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_7_address1,
        Conv_0_weights_V_0_0_7_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_7_ce1,
        Conv_0_weights_V_0_0_7_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_7_d1,
        Conv_0_weights_V_0_0_7_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_7_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_7_we1,
        Conv_0_weights_V_0_0_6_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_6_address0,
        Conv_0_weights_V_0_0_6_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_6_ce0,
        Conv_0_weights_V_0_0_6_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_6_d0,
        Conv_0_weights_V_0_0_6_q0 => Conv_0_weights_V_0_0_6_q0,
        Conv_0_weights_V_0_0_6_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_6_we0,
        Conv_0_weights_V_0_0_6_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_6_address1,
        Conv_0_weights_V_0_0_6_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_6_ce1,
        Conv_0_weights_V_0_0_6_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_6_d1,
        Conv_0_weights_V_0_0_6_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_6_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_6_we1,
        Conv_0_weights_V_0_0_5_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_5_address0,
        Conv_0_weights_V_0_0_5_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_5_ce0,
        Conv_0_weights_V_0_0_5_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_5_d0,
        Conv_0_weights_V_0_0_5_q0 => Conv_0_weights_V_0_0_5_q0,
        Conv_0_weights_V_0_0_5_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_5_we0,
        Conv_0_weights_V_0_0_5_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_5_address1,
        Conv_0_weights_V_0_0_5_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_5_ce1,
        Conv_0_weights_V_0_0_5_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_5_d1,
        Conv_0_weights_V_0_0_5_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_5_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_5_we1,
        Conv_0_weights_V_0_0_4_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_4_address0,
        Conv_0_weights_V_0_0_4_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_4_ce0,
        Conv_0_weights_V_0_0_4_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_4_d0,
        Conv_0_weights_V_0_0_4_q0 => Conv_0_weights_V_0_0_4_q0,
        Conv_0_weights_V_0_0_4_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_4_we0,
        Conv_0_weights_V_0_0_4_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_4_address1,
        Conv_0_weights_V_0_0_4_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_4_ce1,
        Conv_0_weights_V_0_0_4_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_4_d1,
        Conv_0_weights_V_0_0_4_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_4_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_4_we1,
        Conv_0_weights_V_0_0_3_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_3_address0,
        Conv_0_weights_V_0_0_3_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_3_ce0,
        Conv_0_weights_V_0_0_3_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_3_d0,
        Conv_0_weights_V_0_0_3_q0 => Conv_0_weights_V_0_0_3_q0,
        Conv_0_weights_V_0_0_3_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_3_we0,
        Conv_0_weights_V_0_0_3_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_3_address1,
        Conv_0_weights_V_0_0_3_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_3_ce1,
        Conv_0_weights_V_0_0_3_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_3_d1,
        Conv_0_weights_V_0_0_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_3_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_3_we1,
        Conv_0_weights_V_0_0_2_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_2_address0,
        Conv_0_weights_V_0_0_2_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_2_ce0,
        Conv_0_weights_V_0_0_2_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_2_d0,
        Conv_0_weights_V_0_0_2_q0 => Conv_0_weights_V_0_0_2_q0,
        Conv_0_weights_V_0_0_2_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_2_we0,
        Conv_0_weights_V_0_0_2_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_2_address1,
        Conv_0_weights_V_0_0_2_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_2_ce1,
        Conv_0_weights_V_0_0_2_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_2_d1,
        Conv_0_weights_V_0_0_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_2_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_2_we1,
        Conv_0_weights_V_0_0_1_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_1_address0,
        Conv_0_weights_V_0_0_1_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_1_ce0,
        Conv_0_weights_V_0_0_1_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_1_d0,
        Conv_0_weights_V_0_0_1_q0 => Conv_0_weights_V_0_0_1_q0,
        Conv_0_weights_V_0_0_1_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_1_we0,
        Conv_0_weights_V_0_0_1_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_1_address1,
        Conv_0_weights_V_0_0_1_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_1_ce1,
        Conv_0_weights_V_0_0_1_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_1_d1,
        Conv_0_weights_V_0_0_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_1_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_1_we1,
        Conv_0_weights_V_0_0_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_address0,
        Conv_0_weights_V_0_0_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_ce0,
        Conv_0_weights_V_0_0_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_d0,
        Conv_0_weights_V_0_0_q0 => Conv_0_weights_V_0_0_q0,
        Conv_0_weights_V_0_0_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_0_we0,
        Conv_0_weights_V_0_0_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_address1,
        Conv_0_weights_V_0_0_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_ce1,
        Conv_0_weights_V_0_0_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_d1,
        Conv_0_weights_V_0_0_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_0_we1,
        Conv_0_weights_V_0_1_24_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_24_address0,
        Conv_0_weights_V_0_1_24_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_24_ce0,
        Conv_0_weights_V_0_1_24_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_24_d0,
        Conv_0_weights_V_0_1_24_q0 => Conv_0_weights_V_0_1_24_q0,
        Conv_0_weights_V_0_1_24_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_24_we0,
        Conv_0_weights_V_0_1_24_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_24_address1,
        Conv_0_weights_V_0_1_24_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_24_ce1,
        Conv_0_weights_V_0_1_24_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_24_d1,
        Conv_0_weights_V_0_1_24_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_24_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_24_we1,
        Conv_0_weights_V_0_1_23_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_23_address0,
        Conv_0_weights_V_0_1_23_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_23_ce0,
        Conv_0_weights_V_0_1_23_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_23_d0,
        Conv_0_weights_V_0_1_23_q0 => Conv_0_weights_V_0_1_23_q0,
        Conv_0_weights_V_0_1_23_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_23_we0,
        Conv_0_weights_V_0_1_23_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_23_address1,
        Conv_0_weights_V_0_1_23_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_23_ce1,
        Conv_0_weights_V_0_1_23_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_23_d1,
        Conv_0_weights_V_0_1_23_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_23_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_23_we1,
        Conv_0_weights_V_0_1_22_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_22_address0,
        Conv_0_weights_V_0_1_22_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_22_ce0,
        Conv_0_weights_V_0_1_22_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_22_d0,
        Conv_0_weights_V_0_1_22_q0 => Conv_0_weights_V_0_1_22_q0,
        Conv_0_weights_V_0_1_22_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_22_we0,
        Conv_0_weights_V_0_1_22_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_22_address1,
        Conv_0_weights_V_0_1_22_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_22_ce1,
        Conv_0_weights_V_0_1_22_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_22_d1,
        Conv_0_weights_V_0_1_22_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_22_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_22_we1,
        Conv_0_weights_V_0_1_21_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_21_address0,
        Conv_0_weights_V_0_1_21_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_21_ce0,
        Conv_0_weights_V_0_1_21_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_21_d0,
        Conv_0_weights_V_0_1_21_q0 => Conv_0_weights_V_0_1_21_q0,
        Conv_0_weights_V_0_1_21_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_21_we0,
        Conv_0_weights_V_0_1_21_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_21_address1,
        Conv_0_weights_V_0_1_21_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_21_ce1,
        Conv_0_weights_V_0_1_21_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_21_d1,
        Conv_0_weights_V_0_1_21_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_21_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_21_we1,
        Conv_0_weights_V_0_1_20_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_20_address0,
        Conv_0_weights_V_0_1_20_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_20_ce0,
        Conv_0_weights_V_0_1_20_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_20_d0,
        Conv_0_weights_V_0_1_20_q0 => Conv_0_weights_V_0_1_20_q0,
        Conv_0_weights_V_0_1_20_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_20_we0,
        Conv_0_weights_V_0_1_20_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_20_address1,
        Conv_0_weights_V_0_1_20_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_20_ce1,
        Conv_0_weights_V_0_1_20_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_20_d1,
        Conv_0_weights_V_0_1_20_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_20_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_20_we1,
        Conv_0_weights_V_0_1_19_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_19_address0,
        Conv_0_weights_V_0_1_19_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_19_ce0,
        Conv_0_weights_V_0_1_19_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_19_d0,
        Conv_0_weights_V_0_1_19_q0 => Conv_0_weights_V_0_1_19_q0,
        Conv_0_weights_V_0_1_19_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_19_we0,
        Conv_0_weights_V_0_1_19_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_19_address1,
        Conv_0_weights_V_0_1_19_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_19_ce1,
        Conv_0_weights_V_0_1_19_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_19_d1,
        Conv_0_weights_V_0_1_19_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_19_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_19_we1,
        Conv_0_weights_V_0_1_18_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_18_address0,
        Conv_0_weights_V_0_1_18_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_18_ce0,
        Conv_0_weights_V_0_1_18_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_18_d0,
        Conv_0_weights_V_0_1_18_q0 => Conv_0_weights_V_0_1_18_q0,
        Conv_0_weights_V_0_1_18_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_18_we0,
        Conv_0_weights_V_0_1_18_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_18_address1,
        Conv_0_weights_V_0_1_18_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_18_ce1,
        Conv_0_weights_V_0_1_18_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_18_d1,
        Conv_0_weights_V_0_1_18_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_18_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_18_we1,
        Conv_0_weights_V_0_1_17_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_17_address0,
        Conv_0_weights_V_0_1_17_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_17_ce0,
        Conv_0_weights_V_0_1_17_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_17_d0,
        Conv_0_weights_V_0_1_17_q0 => Conv_0_weights_V_0_1_17_q0,
        Conv_0_weights_V_0_1_17_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_17_we0,
        Conv_0_weights_V_0_1_17_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_17_address1,
        Conv_0_weights_V_0_1_17_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_17_ce1,
        Conv_0_weights_V_0_1_17_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_17_d1,
        Conv_0_weights_V_0_1_17_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_17_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_17_we1,
        Conv_0_weights_V_0_1_16_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_16_address0,
        Conv_0_weights_V_0_1_16_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_16_ce0,
        Conv_0_weights_V_0_1_16_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_16_d0,
        Conv_0_weights_V_0_1_16_q0 => Conv_0_weights_V_0_1_16_q0,
        Conv_0_weights_V_0_1_16_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_16_we0,
        Conv_0_weights_V_0_1_16_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_16_address1,
        Conv_0_weights_V_0_1_16_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_16_ce1,
        Conv_0_weights_V_0_1_16_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_16_d1,
        Conv_0_weights_V_0_1_16_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_16_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_16_we1,
        Conv_0_weights_V_0_1_15_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_15_address0,
        Conv_0_weights_V_0_1_15_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_15_ce0,
        Conv_0_weights_V_0_1_15_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_15_d0,
        Conv_0_weights_V_0_1_15_q0 => Conv_0_weights_V_0_1_15_q0,
        Conv_0_weights_V_0_1_15_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_15_we0,
        Conv_0_weights_V_0_1_15_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_15_address1,
        Conv_0_weights_V_0_1_15_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_15_ce1,
        Conv_0_weights_V_0_1_15_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_15_d1,
        Conv_0_weights_V_0_1_15_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_15_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_15_we1,
        Conv_0_weights_V_0_1_14_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_14_address0,
        Conv_0_weights_V_0_1_14_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_14_ce0,
        Conv_0_weights_V_0_1_14_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_14_d0,
        Conv_0_weights_V_0_1_14_q0 => Conv_0_weights_V_0_1_14_q0,
        Conv_0_weights_V_0_1_14_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_14_we0,
        Conv_0_weights_V_0_1_14_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_14_address1,
        Conv_0_weights_V_0_1_14_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_14_ce1,
        Conv_0_weights_V_0_1_14_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_14_d1,
        Conv_0_weights_V_0_1_14_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_14_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_14_we1,
        Conv_0_weights_V_0_1_13_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_13_address0,
        Conv_0_weights_V_0_1_13_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_13_ce0,
        Conv_0_weights_V_0_1_13_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_13_d0,
        Conv_0_weights_V_0_1_13_q0 => Conv_0_weights_V_0_1_13_q0,
        Conv_0_weights_V_0_1_13_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_13_we0,
        Conv_0_weights_V_0_1_13_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_13_address1,
        Conv_0_weights_V_0_1_13_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_13_ce1,
        Conv_0_weights_V_0_1_13_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_13_d1,
        Conv_0_weights_V_0_1_13_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_13_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_13_we1,
        Conv_0_weights_V_0_1_12_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_12_address0,
        Conv_0_weights_V_0_1_12_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_12_ce0,
        Conv_0_weights_V_0_1_12_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_12_d0,
        Conv_0_weights_V_0_1_12_q0 => Conv_0_weights_V_0_1_12_q0,
        Conv_0_weights_V_0_1_12_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_12_we0,
        Conv_0_weights_V_0_1_12_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_12_address1,
        Conv_0_weights_V_0_1_12_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_12_ce1,
        Conv_0_weights_V_0_1_12_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_12_d1,
        Conv_0_weights_V_0_1_12_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_12_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_12_we1,
        Conv_0_weights_V_0_1_11_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_11_address0,
        Conv_0_weights_V_0_1_11_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_11_ce0,
        Conv_0_weights_V_0_1_11_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_11_d0,
        Conv_0_weights_V_0_1_11_q0 => Conv_0_weights_V_0_1_11_q0,
        Conv_0_weights_V_0_1_11_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_11_we0,
        Conv_0_weights_V_0_1_11_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_11_address1,
        Conv_0_weights_V_0_1_11_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_11_ce1,
        Conv_0_weights_V_0_1_11_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_11_d1,
        Conv_0_weights_V_0_1_11_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_11_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_11_we1,
        Conv_0_weights_V_0_1_10_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_10_address0,
        Conv_0_weights_V_0_1_10_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_10_ce0,
        Conv_0_weights_V_0_1_10_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_10_d0,
        Conv_0_weights_V_0_1_10_q0 => Conv_0_weights_V_0_1_10_q0,
        Conv_0_weights_V_0_1_10_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_10_we0,
        Conv_0_weights_V_0_1_10_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_10_address1,
        Conv_0_weights_V_0_1_10_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_10_ce1,
        Conv_0_weights_V_0_1_10_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_10_d1,
        Conv_0_weights_V_0_1_10_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_10_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_10_we1,
        Conv_0_weights_V_0_1_9_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_9_address0,
        Conv_0_weights_V_0_1_9_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_9_ce0,
        Conv_0_weights_V_0_1_9_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_9_d0,
        Conv_0_weights_V_0_1_9_q0 => Conv_0_weights_V_0_1_9_q0,
        Conv_0_weights_V_0_1_9_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_9_we0,
        Conv_0_weights_V_0_1_9_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_9_address1,
        Conv_0_weights_V_0_1_9_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_9_ce1,
        Conv_0_weights_V_0_1_9_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_9_d1,
        Conv_0_weights_V_0_1_9_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_9_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_9_we1,
        Conv_0_weights_V_0_1_8_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_8_address0,
        Conv_0_weights_V_0_1_8_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_8_ce0,
        Conv_0_weights_V_0_1_8_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_8_d0,
        Conv_0_weights_V_0_1_8_q0 => Conv_0_weights_V_0_1_8_q0,
        Conv_0_weights_V_0_1_8_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_8_we0,
        Conv_0_weights_V_0_1_8_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_8_address1,
        Conv_0_weights_V_0_1_8_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_8_ce1,
        Conv_0_weights_V_0_1_8_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_8_d1,
        Conv_0_weights_V_0_1_8_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_8_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_8_we1,
        Conv_0_weights_V_0_1_7_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_7_address0,
        Conv_0_weights_V_0_1_7_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_7_ce0,
        Conv_0_weights_V_0_1_7_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_7_d0,
        Conv_0_weights_V_0_1_7_q0 => Conv_0_weights_V_0_1_7_q0,
        Conv_0_weights_V_0_1_7_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_7_we0,
        Conv_0_weights_V_0_1_7_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_7_address1,
        Conv_0_weights_V_0_1_7_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_7_ce1,
        Conv_0_weights_V_0_1_7_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_7_d1,
        Conv_0_weights_V_0_1_7_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_7_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_7_we1,
        Conv_0_weights_V_0_1_6_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_6_address0,
        Conv_0_weights_V_0_1_6_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_6_ce0,
        Conv_0_weights_V_0_1_6_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_6_d0,
        Conv_0_weights_V_0_1_6_q0 => Conv_0_weights_V_0_1_6_q0,
        Conv_0_weights_V_0_1_6_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_6_we0,
        Conv_0_weights_V_0_1_6_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_6_address1,
        Conv_0_weights_V_0_1_6_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_6_ce1,
        Conv_0_weights_V_0_1_6_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_6_d1,
        Conv_0_weights_V_0_1_6_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_6_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_6_we1,
        Conv_0_weights_V_0_1_5_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_5_address0,
        Conv_0_weights_V_0_1_5_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_5_ce0,
        Conv_0_weights_V_0_1_5_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_5_d0,
        Conv_0_weights_V_0_1_5_q0 => Conv_0_weights_V_0_1_5_q0,
        Conv_0_weights_V_0_1_5_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_5_we0,
        Conv_0_weights_V_0_1_5_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_5_address1,
        Conv_0_weights_V_0_1_5_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_5_ce1,
        Conv_0_weights_V_0_1_5_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_5_d1,
        Conv_0_weights_V_0_1_5_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_5_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_5_we1,
        Conv_0_weights_V_0_1_4_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_4_address0,
        Conv_0_weights_V_0_1_4_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_4_ce0,
        Conv_0_weights_V_0_1_4_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_4_d0,
        Conv_0_weights_V_0_1_4_q0 => Conv_0_weights_V_0_1_4_q0,
        Conv_0_weights_V_0_1_4_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_4_we0,
        Conv_0_weights_V_0_1_4_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_4_address1,
        Conv_0_weights_V_0_1_4_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_4_ce1,
        Conv_0_weights_V_0_1_4_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_4_d1,
        Conv_0_weights_V_0_1_4_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_4_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_4_we1,
        Conv_0_weights_V_0_1_3_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_3_address0,
        Conv_0_weights_V_0_1_3_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_3_ce0,
        Conv_0_weights_V_0_1_3_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_3_d0,
        Conv_0_weights_V_0_1_3_q0 => Conv_0_weights_V_0_1_3_q0,
        Conv_0_weights_V_0_1_3_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_3_we0,
        Conv_0_weights_V_0_1_3_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_3_address1,
        Conv_0_weights_V_0_1_3_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_3_ce1,
        Conv_0_weights_V_0_1_3_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_3_d1,
        Conv_0_weights_V_0_1_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_3_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_3_we1,
        Conv_0_weights_V_0_1_2_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_2_address0,
        Conv_0_weights_V_0_1_2_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_2_ce0,
        Conv_0_weights_V_0_1_2_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_2_d0,
        Conv_0_weights_V_0_1_2_q0 => Conv_0_weights_V_0_1_2_q0,
        Conv_0_weights_V_0_1_2_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_2_we0,
        Conv_0_weights_V_0_1_2_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_2_address1,
        Conv_0_weights_V_0_1_2_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_2_ce1,
        Conv_0_weights_V_0_1_2_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_2_d1,
        Conv_0_weights_V_0_1_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_2_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_2_we1,
        Conv_0_weights_V_0_1_1_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_1_address0,
        Conv_0_weights_V_0_1_1_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_1_ce0,
        Conv_0_weights_V_0_1_1_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_1_d0,
        Conv_0_weights_V_0_1_1_q0 => Conv_0_weights_V_0_1_1_q0,
        Conv_0_weights_V_0_1_1_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_1_we0,
        Conv_0_weights_V_0_1_1_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_1_address1,
        Conv_0_weights_V_0_1_1_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_1_ce1,
        Conv_0_weights_V_0_1_1_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_1_d1,
        Conv_0_weights_V_0_1_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_1_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_1_we1,
        Conv_0_weights_V_0_1_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_address0,
        Conv_0_weights_V_0_1_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_ce0,
        Conv_0_weights_V_0_1_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_d0,
        Conv_0_weights_V_0_1_q0 => Conv_0_weights_V_0_1_q0,
        Conv_0_weights_V_0_1_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_1_we0,
        Conv_0_weights_V_0_1_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_address1,
        Conv_0_weights_V_0_1_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_ce1,
        Conv_0_weights_V_0_1_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_d1,
        Conv_0_weights_V_0_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_1_we1,
        Conv_0_weights_V_0_2_24_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_24_address0,
        Conv_0_weights_V_0_2_24_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_24_ce0,
        Conv_0_weights_V_0_2_24_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_24_d0,
        Conv_0_weights_V_0_2_24_q0 => Conv_0_weights_V_0_2_24_q0,
        Conv_0_weights_V_0_2_24_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_24_we0,
        Conv_0_weights_V_0_2_24_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_24_address1,
        Conv_0_weights_V_0_2_24_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_24_ce1,
        Conv_0_weights_V_0_2_24_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_24_d1,
        Conv_0_weights_V_0_2_24_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_24_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_24_we1,
        Conv_0_weights_V_0_2_23_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_23_address0,
        Conv_0_weights_V_0_2_23_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_23_ce0,
        Conv_0_weights_V_0_2_23_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_23_d0,
        Conv_0_weights_V_0_2_23_q0 => Conv_0_weights_V_0_2_23_q0,
        Conv_0_weights_V_0_2_23_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_23_we0,
        Conv_0_weights_V_0_2_23_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_23_address1,
        Conv_0_weights_V_0_2_23_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_23_ce1,
        Conv_0_weights_V_0_2_23_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_23_d1,
        Conv_0_weights_V_0_2_23_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_23_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_23_we1,
        Conv_0_weights_V_0_2_22_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_22_address0,
        Conv_0_weights_V_0_2_22_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_22_ce0,
        Conv_0_weights_V_0_2_22_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_22_d0,
        Conv_0_weights_V_0_2_22_q0 => Conv_0_weights_V_0_2_22_q0,
        Conv_0_weights_V_0_2_22_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_22_we0,
        Conv_0_weights_V_0_2_22_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_22_address1,
        Conv_0_weights_V_0_2_22_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_22_ce1,
        Conv_0_weights_V_0_2_22_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_22_d1,
        Conv_0_weights_V_0_2_22_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_22_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_22_we1,
        Conv_0_weights_V_0_2_21_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_21_address0,
        Conv_0_weights_V_0_2_21_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_21_ce0,
        Conv_0_weights_V_0_2_21_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_21_d0,
        Conv_0_weights_V_0_2_21_q0 => Conv_0_weights_V_0_2_21_q0,
        Conv_0_weights_V_0_2_21_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_21_we0,
        Conv_0_weights_V_0_2_21_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_21_address1,
        Conv_0_weights_V_0_2_21_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_21_ce1,
        Conv_0_weights_V_0_2_21_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_21_d1,
        Conv_0_weights_V_0_2_21_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_21_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_21_we1,
        Conv_0_weights_V_0_2_20_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_20_address0,
        Conv_0_weights_V_0_2_20_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_20_ce0,
        Conv_0_weights_V_0_2_20_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_20_d0,
        Conv_0_weights_V_0_2_20_q0 => Conv_0_weights_V_0_2_20_q0,
        Conv_0_weights_V_0_2_20_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_20_we0,
        Conv_0_weights_V_0_2_20_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_20_address1,
        Conv_0_weights_V_0_2_20_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_20_ce1,
        Conv_0_weights_V_0_2_20_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_20_d1,
        Conv_0_weights_V_0_2_20_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_20_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_20_we1,
        Conv_0_weights_V_0_2_19_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_19_address0,
        Conv_0_weights_V_0_2_19_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_19_ce0,
        Conv_0_weights_V_0_2_19_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_19_d0,
        Conv_0_weights_V_0_2_19_q0 => Conv_0_weights_V_0_2_19_q0,
        Conv_0_weights_V_0_2_19_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_19_we0,
        Conv_0_weights_V_0_2_19_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_19_address1,
        Conv_0_weights_V_0_2_19_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_19_ce1,
        Conv_0_weights_V_0_2_19_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_19_d1,
        Conv_0_weights_V_0_2_19_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_19_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_19_we1,
        Conv_0_weights_V_0_2_18_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_18_address0,
        Conv_0_weights_V_0_2_18_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_18_ce0,
        Conv_0_weights_V_0_2_18_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_18_d0,
        Conv_0_weights_V_0_2_18_q0 => Conv_0_weights_V_0_2_18_q0,
        Conv_0_weights_V_0_2_18_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_18_we0,
        Conv_0_weights_V_0_2_18_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_18_address1,
        Conv_0_weights_V_0_2_18_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_18_ce1,
        Conv_0_weights_V_0_2_18_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_18_d1,
        Conv_0_weights_V_0_2_18_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_18_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_18_we1,
        Conv_0_weights_V_0_2_17_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_17_address0,
        Conv_0_weights_V_0_2_17_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_17_ce0,
        Conv_0_weights_V_0_2_17_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_17_d0,
        Conv_0_weights_V_0_2_17_q0 => Conv_0_weights_V_0_2_17_q0,
        Conv_0_weights_V_0_2_17_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_17_we0,
        Conv_0_weights_V_0_2_17_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_17_address1,
        Conv_0_weights_V_0_2_17_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_17_ce1,
        Conv_0_weights_V_0_2_17_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_17_d1,
        Conv_0_weights_V_0_2_17_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_17_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_17_we1,
        Conv_0_weights_V_0_2_16_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_16_address0,
        Conv_0_weights_V_0_2_16_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_16_ce0,
        Conv_0_weights_V_0_2_16_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_16_d0,
        Conv_0_weights_V_0_2_16_q0 => Conv_0_weights_V_0_2_16_q0,
        Conv_0_weights_V_0_2_16_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_16_we0,
        Conv_0_weights_V_0_2_16_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_16_address1,
        Conv_0_weights_V_0_2_16_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_16_ce1,
        Conv_0_weights_V_0_2_16_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_16_d1,
        Conv_0_weights_V_0_2_16_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_16_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_16_we1,
        Conv_0_weights_V_0_2_15_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_15_address0,
        Conv_0_weights_V_0_2_15_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_15_ce0,
        Conv_0_weights_V_0_2_15_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_15_d0,
        Conv_0_weights_V_0_2_15_q0 => Conv_0_weights_V_0_2_15_q0,
        Conv_0_weights_V_0_2_15_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_15_we0,
        Conv_0_weights_V_0_2_15_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_15_address1,
        Conv_0_weights_V_0_2_15_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_15_ce1,
        Conv_0_weights_V_0_2_15_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_15_d1,
        Conv_0_weights_V_0_2_15_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_15_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_15_we1,
        Conv_0_weights_V_0_2_14_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_14_address0,
        Conv_0_weights_V_0_2_14_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_14_ce0,
        Conv_0_weights_V_0_2_14_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_14_d0,
        Conv_0_weights_V_0_2_14_q0 => Conv_0_weights_V_0_2_14_q0,
        Conv_0_weights_V_0_2_14_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_14_we0,
        Conv_0_weights_V_0_2_14_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_14_address1,
        Conv_0_weights_V_0_2_14_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_14_ce1,
        Conv_0_weights_V_0_2_14_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_14_d1,
        Conv_0_weights_V_0_2_14_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_14_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_14_we1,
        Conv_0_weights_V_0_2_13_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_13_address0,
        Conv_0_weights_V_0_2_13_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_13_ce0,
        Conv_0_weights_V_0_2_13_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_13_d0,
        Conv_0_weights_V_0_2_13_q0 => Conv_0_weights_V_0_2_13_q0,
        Conv_0_weights_V_0_2_13_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_13_we0,
        Conv_0_weights_V_0_2_13_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_13_address1,
        Conv_0_weights_V_0_2_13_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_13_ce1,
        Conv_0_weights_V_0_2_13_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_13_d1,
        Conv_0_weights_V_0_2_13_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_13_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_13_we1,
        Conv_0_weights_V_0_2_12_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_12_address0,
        Conv_0_weights_V_0_2_12_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_12_ce0,
        Conv_0_weights_V_0_2_12_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_12_d0,
        Conv_0_weights_V_0_2_12_q0 => Conv_0_weights_V_0_2_12_q0,
        Conv_0_weights_V_0_2_12_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_12_we0,
        Conv_0_weights_V_0_2_12_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_12_address1,
        Conv_0_weights_V_0_2_12_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_12_ce1,
        Conv_0_weights_V_0_2_12_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_12_d1,
        Conv_0_weights_V_0_2_12_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_12_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_12_we1,
        Conv_0_weights_V_0_2_11_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_11_address0,
        Conv_0_weights_V_0_2_11_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_11_ce0,
        Conv_0_weights_V_0_2_11_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_11_d0,
        Conv_0_weights_V_0_2_11_q0 => Conv_0_weights_V_0_2_11_q0,
        Conv_0_weights_V_0_2_11_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_11_we0,
        Conv_0_weights_V_0_2_11_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_11_address1,
        Conv_0_weights_V_0_2_11_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_11_ce1,
        Conv_0_weights_V_0_2_11_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_11_d1,
        Conv_0_weights_V_0_2_11_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_11_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_11_we1,
        Conv_0_weights_V_0_2_10_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_10_address0,
        Conv_0_weights_V_0_2_10_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_10_ce0,
        Conv_0_weights_V_0_2_10_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_10_d0,
        Conv_0_weights_V_0_2_10_q0 => Conv_0_weights_V_0_2_10_q0,
        Conv_0_weights_V_0_2_10_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_10_we0,
        Conv_0_weights_V_0_2_10_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_10_address1,
        Conv_0_weights_V_0_2_10_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_10_ce1,
        Conv_0_weights_V_0_2_10_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_10_d1,
        Conv_0_weights_V_0_2_10_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_10_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_10_we1,
        Conv_0_weights_V_0_2_9_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_9_address0,
        Conv_0_weights_V_0_2_9_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_9_ce0,
        Conv_0_weights_V_0_2_9_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_9_d0,
        Conv_0_weights_V_0_2_9_q0 => Conv_0_weights_V_0_2_9_q0,
        Conv_0_weights_V_0_2_9_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_9_we0,
        Conv_0_weights_V_0_2_9_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_9_address1,
        Conv_0_weights_V_0_2_9_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_9_ce1,
        Conv_0_weights_V_0_2_9_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_9_d1,
        Conv_0_weights_V_0_2_9_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_9_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_9_we1,
        Conv_0_weights_V_0_2_8_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_8_address0,
        Conv_0_weights_V_0_2_8_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_8_ce0,
        Conv_0_weights_V_0_2_8_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_8_d0,
        Conv_0_weights_V_0_2_8_q0 => Conv_0_weights_V_0_2_8_q0,
        Conv_0_weights_V_0_2_8_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_8_we0,
        Conv_0_weights_V_0_2_8_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_8_address1,
        Conv_0_weights_V_0_2_8_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_8_ce1,
        Conv_0_weights_V_0_2_8_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_8_d1,
        Conv_0_weights_V_0_2_8_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_8_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_8_we1,
        Conv_0_weights_V_0_2_7_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_7_address0,
        Conv_0_weights_V_0_2_7_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_7_ce0,
        Conv_0_weights_V_0_2_7_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_7_d0,
        Conv_0_weights_V_0_2_7_q0 => Conv_0_weights_V_0_2_7_q0,
        Conv_0_weights_V_0_2_7_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_7_we0,
        Conv_0_weights_V_0_2_7_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_7_address1,
        Conv_0_weights_V_0_2_7_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_7_ce1,
        Conv_0_weights_V_0_2_7_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_7_d1,
        Conv_0_weights_V_0_2_7_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_7_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_7_we1,
        Conv_0_weights_V_0_2_6_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_6_address0,
        Conv_0_weights_V_0_2_6_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_6_ce0,
        Conv_0_weights_V_0_2_6_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_6_d0,
        Conv_0_weights_V_0_2_6_q0 => Conv_0_weights_V_0_2_6_q0,
        Conv_0_weights_V_0_2_6_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_6_we0,
        Conv_0_weights_V_0_2_6_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_6_address1,
        Conv_0_weights_V_0_2_6_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_6_ce1,
        Conv_0_weights_V_0_2_6_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_6_d1,
        Conv_0_weights_V_0_2_6_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_6_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_6_we1,
        Conv_0_weights_V_0_2_5_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_5_address0,
        Conv_0_weights_V_0_2_5_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_5_ce0,
        Conv_0_weights_V_0_2_5_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_5_d0,
        Conv_0_weights_V_0_2_5_q0 => Conv_0_weights_V_0_2_5_q0,
        Conv_0_weights_V_0_2_5_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_5_we0,
        Conv_0_weights_V_0_2_5_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_5_address1,
        Conv_0_weights_V_0_2_5_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_5_ce1,
        Conv_0_weights_V_0_2_5_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_5_d1,
        Conv_0_weights_V_0_2_5_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_5_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_5_we1,
        Conv_0_weights_V_0_2_4_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_4_address0,
        Conv_0_weights_V_0_2_4_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_4_ce0,
        Conv_0_weights_V_0_2_4_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_4_d0,
        Conv_0_weights_V_0_2_4_q0 => Conv_0_weights_V_0_2_4_q0,
        Conv_0_weights_V_0_2_4_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_4_we0,
        Conv_0_weights_V_0_2_4_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_4_address1,
        Conv_0_weights_V_0_2_4_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_4_ce1,
        Conv_0_weights_V_0_2_4_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_4_d1,
        Conv_0_weights_V_0_2_4_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_4_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_4_we1,
        Conv_0_weights_V_0_2_3_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_3_address0,
        Conv_0_weights_V_0_2_3_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_3_ce0,
        Conv_0_weights_V_0_2_3_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_3_d0,
        Conv_0_weights_V_0_2_3_q0 => Conv_0_weights_V_0_2_3_q0,
        Conv_0_weights_V_0_2_3_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_3_we0,
        Conv_0_weights_V_0_2_3_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_3_address1,
        Conv_0_weights_V_0_2_3_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_3_ce1,
        Conv_0_weights_V_0_2_3_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_3_d1,
        Conv_0_weights_V_0_2_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_3_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_3_we1,
        Conv_0_weights_V_0_2_2_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_2_address0,
        Conv_0_weights_V_0_2_2_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_2_ce0,
        Conv_0_weights_V_0_2_2_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_2_d0,
        Conv_0_weights_V_0_2_2_q0 => Conv_0_weights_V_0_2_2_q0,
        Conv_0_weights_V_0_2_2_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_2_we0,
        Conv_0_weights_V_0_2_2_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_2_address1,
        Conv_0_weights_V_0_2_2_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_2_ce1,
        Conv_0_weights_V_0_2_2_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_2_d1,
        Conv_0_weights_V_0_2_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_2_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_2_we1,
        Conv_0_weights_V_0_2_1_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_1_address0,
        Conv_0_weights_V_0_2_1_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_1_ce0,
        Conv_0_weights_V_0_2_1_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_1_d0,
        Conv_0_weights_V_0_2_1_q0 => Conv_0_weights_V_0_2_1_q0,
        Conv_0_weights_V_0_2_1_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_1_we0,
        Conv_0_weights_V_0_2_1_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_1_address1,
        Conv_0_weights_V_0_2_1_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_1_ce1,
        Conv_0_weights_V_0_2_1_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_1_d1,
        Conv_0_weights_V_0_2_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_1_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_1_we1,
        Conv_0_weights_V_0_2_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_address0,
        Conv_0_weights_V_0_2_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_ce0,
        Conv_0_weights_V_0_2_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_d0,
        Conv_0_weights_V_0_2_q0 => Conv_0_weights_V_0_2_q0,
        Conv_0_weights_V_0_2_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_2_we0,
        Conv_0_weights_V_0_2_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_address1,
        Conv_0_weights_V_0_2_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_ce1,
        Conv_0_weights_V_0_2_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_d1,
        Conv_0_weights_V_0_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_2_we1,
        Conv_0_weights_V_0_3_24_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_24_address0,
        Conv_0_weights_V_0_3_24_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_24_ce0,
        Conv_0_weights_V_0_3_24_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_24_d0,
        Conv_0_weights_V_0_3_24_q0 => Conv_0_weights_V_0_3_24_q0,
        Conv_0_weights_V_0_3_24_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_24_we0,
        Conv_0_weights_V_0_3_24_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_24_address1,
        Conv_0_weights_V_0_3_24_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_24_ce1,
        Conv_0_weights_V_0_3_24_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_24_d1,
        Conv_0_weights_V_0_3_24_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_24_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_24_we1,
        Conv_0_weights_V_0_3_23_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_23_address0,
        Conv_0_weights_V_0_3_23_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_23_ce0,
        Conv_0_weights_V_0_3_23_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_23_d0,
        Conv_0_weights_V_0_3_23_q0 => Conv_0_weights_V_0_3_23_q0,
        Conv_0_weights_V_0_3_23_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_23_we0,
        Conv_0_weights_V_0_3_23_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_23_address1,
        Conv_0_weights_V_0_3_23_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_23_ce1,
        Conv_0_weights_V_0_3_23_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_23_d1,
        Conv_0_weights_V_0_3_23_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_23_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_23_we1,
        Conv_0_weights_V_0_3_22_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_22_address0,
        Conv_0_weights_V_0_3_22_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_22_ce0,
        Conv_0_weights_V_0_3_22_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_22_d0,
        Conv_0_weights_V_0_3_22_q0 => Conv_0_weights_V_0_3_22_q0,
        Conv_0_weights_V_0_3_22_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_22_we0,
        Conv_0_weights_V_0_3_22_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_22_address1,
        Conv_0_weights_V_0_3_22_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_22_ce1,
        Conv_0_weights_V_0_3_22_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_22_d1,
        Conv_0_weights_V_0_3_22_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_22_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_22_we1,
        Conv_0_weights_V_0_3_21_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_21_address0,
        Conv_0_weights_V_0_3_21_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_21_ce0,
        Conv_0_weights_V_0_3_21_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_21_d0,
        Conv_0_weights_V_0_3_21_q0 => Conv_0_weights_V_0_3_21_q0,
        Conv_0_weights_V_0_3_21_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_21_we0,
        Conv_0_weights_V_0_3_21_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_21_address1,
        Conv_0_weights_V_0_3_21_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_21_ce1,
        Conv_0_weights_V_0_3_21_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_21_d1,
        Conv_0_weights_V_0_3_21_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_21_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_21_we1,
        Conv_0_weights_V_0_3_20_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_20_address0,
        Conv_0_weights_V_0_3_20_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_20_ce0,
        Conv_0_weights_V_0_3_20_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_20_d0,
        Conv_0_weights_V_0_3_20_q0 => Conv_0_weights_V_0_3_20_q0,
        Conv_0_weights_V_0_3_20_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_20_we0,
        Conv_0_weights_V_0_3_20_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_20_address1,
        Conv_0_weights_V_0_3_20_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_20_ce1,
        Conv_0_weights_V_0_3_20_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_20_d1,
        Conv_0_weights_V_0_3_20_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_20_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_20_we1,
        Conv_0_weights_V_0_3_19_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_19_address0,
        Conv_0_weights_V_0_3_19_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_19_ce0,
        Conv_0_weights_V_0_3_19_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_19_d0,
        Conv_0_weights_V_0_3_19_q0 => Conv_0_weights_V_0_3_19_q0,
        Conv_0_weights_V_0_3_19_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_19_we0,
        Conv_0_weights_V_0_3_19_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_19_address1,
        Conv_0_weights_V_0_3_19_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_19_ce1,
        Conv_0_weights_V_0_3_19_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_19_d1,
        Conv_0_weights_V_0_3_19_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_19_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_19_we1,
        Conv_0_weights_V_0_3_18_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_18_address0,
        Conv_0_weights_V_0_3_18_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_18_ce0,
        Conv_0_weights_V_0_3_18_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_18_d0,
        Conv_0_weights_V_0_3_18_q0 => Conv_0_weights_V_0_3_18_q0,
        Conv_0_weights_V_0_3_18_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_18_we0,
        Conv_0_weights_V_0_3_18_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_18_address1,
        Conv_0_weights_V_0_3_18_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_18_ce1,
        Conv_0_weights_V_0_3_18_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_18_d1,
        Conv_0_weights_V_0_3_18_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_18_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_18_we1,
        Conv_0_weights_V_0_3_17_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_17_address0,
        Conv_0_weights_V_0_3_17_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_17_ce0,
        Conv_0_weights_V_0_3_17_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_17_d0,
        Conv_0_weights_V_0_3_17_q0 => Conv_0_weights_V_0_3_17_q0,
        Conv_0_weights_V_0_3_17_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_17_we0,
        Conv_0_weights_V_0_3_17_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_17_address1,
        Conv_0_weights_V_0_3_17_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_17_ce1,
        Conv_0_weights_V_0_3_17_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_17_d1,
        Conv_0_weights_V_0_3_17_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_17_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_17_we1,
        Conv_0_weights_V_0_3_16_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_16_address0,
        Conv_0_weights_V_0_3_16_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_16_ce0,
        Conv_0_weights_V_0_3_16_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_16_d0,
        Conv_0_weights_V_0_3_16_q0 => Conv_0_weights_V_0_3_16_q0,
        Conv_0_weights_V_0_3_16_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_16_we0,
        Conv_0_weights_V_0_3_16_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_16_address1,
        Conv_0_weights_V_0_3_16_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_16_ce1,
        Conv_0_weights_V_0_3_16_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_16_d1,
        Conv_0_weights_V_0_3_16_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_16_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_16_we1,
        Conv_0_weights_V_0_3_15_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_15_address0,
        Conv_0_weights_V_0_3_15_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_15_ce0,
        Conv_0_weights_V_0_3_15_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_15_d0,
        Conv_0_weights_V_0_3_15_q0 => Conv_0_weights_V_0_3_15_q0,
        Conv_0_weights_V_0_3_15_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_15_we0,
        Conv_0_weights_V_0_3_15_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_15_address1,
        Conv_0_weights_V_0_3_15_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_15_ce1,
        Conv_0_weights_V_0_3_15_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_15_d1,
        Conv_0_weights_V_0_3_15_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_15_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_15_we1,
        Conv_0_weights_V_0_3_14_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_14_address0,
        Conv_0_weights_V_0_3_14_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_14_ce0,
        Conv_0_weights_V_0_3_14_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_14_d0,
        Conv_0_weights_V_0_3_14_q0 => Conv_0_weights_V_0_3_14_q0,
        Conv_0_weights_V_0_3_14_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_14_we0,
        Conv_0_weights_V_0_3_14_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_14_address1,
        Conv_0_weights_V_0_3_14_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_14_ce1,
        Conv_0_weights_V_0_3_14_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_14_d1,
        Conv_0_weights_V_0_3_14_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_14_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_14_we1,
        Conv_0_weights_V_0_3_13_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_13_address0,
        Conv_0_weights_V_0_3_13_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_13_ce0,
        Conv_0_weights_V_0_3_13_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_13_d0,
        Conv_0_weights_V_0_3_13_q0 => Conv_0_weights_V_0_3_13_q0,
        Conv_0_weights_V_0_3_13_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_13_we0,
        Conv_0_weights_V_0_3_13_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_13_address1,
        Conv_0_weights_V_0_3_13_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_13_ce1,
        Conv_0_weights_V_0_3_13_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_13_d1,
        Conv_0_weights_V_0_3_13_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_13_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_13_we1,
        Conv_0_weights_V_0_3_12_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_12_address0,
        Conv_0_weights_V_0_3_12_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_12_ce0,
        Conv_0_weights_V_0_3_12_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_12_d0,
        Conv_0_weights_V_0_3_12_q0 => Conv_0_weights_V_0_3_12_q0,
        Conv_0_weights_V_0_3_12_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_12_we0,
        Conv_0_weights_V_0_3_12_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_12_address1,
        Conv_0_weights_V_0_3_12_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_12_ce1,
        Conv_0_weights_V_0_3_12_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_12_d1,
        Conv_0_weights_V_0_3_12_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_12_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_12_we1,
        Conv_0_weights_V_0_3_11_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_11_address0,
        Conv_0_weights_V_0_3_11_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_11_ce0,
        Conv_0_weights_V_0_3_11_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_11_d0,
        Conv_0_weights_V_0_3_11_q0 => Conv_0_weights_V_0_3_11_q0,
        Conv_0_weights_V_0_3_11_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_11_we0,
        Conv_0_weights_V_0_3_11_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_11_address1,
        Conv_0_weights_V_0_3_11_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_11_ce1,
        Conv_0_weights_V_0_3_11_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_11_d1,
        Conv_0_weights_V_0_3_11_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_11_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_11_we1,
        Conv_0_weights_V_0_3_10_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_10_address0,
        Conv_0_weights_V_0_3_10_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_10_ce0,
        Conv_0_weights_V_0_3_10_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_10_d0,
        Conv_0_weights_V_0_3_10_q0 => Conv_0_weights_V_0_3_10_q0,
        Conv_0_weights_V_0_3_10_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_10_we0,
        Conv_0_weights_V_0_3_10_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_10_address1,
        Conv_0_weights_V_0_3_10_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_10_ce1,
        Conv_0_weights_V_0_3_10_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_10_d1,
        Conv_0_weights_V_0_3_10_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_10_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_10_we1,
        Conv_0_weights_V_0_3_9_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_9_address0,
        Conv_0_weights_V_0_3_9_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_9_ce0,
        Conv_0_weights_V_0_3_9_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_9_d0,
        Conv_0_weights_V_0_3_9_q0 => Conv_0_weights_V_0_3_9_q0,
        Conv_0_weights_V_0_3_9_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_9_we0,
        Conv_0_weights_V_0_3_9_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_9_address1,
        Conv_0_weights_V_0_3_9_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_9_ce1,
        Conv_0_weights_V_0_3_9_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_9_d1,
        Conv_0_weights_V_0_3_9_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_9_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_9_we1,
        Conv_0_weights_V_0_3_8_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_8_address0,
        Conv_0_weights_V_0_3_8_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_8_ce0,
        Conv_0_weights_V_0_3_8_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_8_d0,
        Conv_0_weights_V_0_3_8_q0 => Conv_0_weights_V_0_3_8_q0,
        Conv_0_weights_V_0_3_8_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_8_we0,
        Conv_0_weights_V_0_3_8_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_8_address1,
        Conv_0_weights_V_0_3_8_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_8_ce1,
        Conv_0_weights_V_0_3_8_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_8_d1,
        Conv_0_weights_V_0_3_8_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_8_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_8_we1,
        Conv_0_weights_V_0_3_7_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_7_address0,
        Conv_0_weights_V_0_3_7_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_7_ce0,
        Conv_0_weights_V_0_3_7_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_7_d0,
        Conv_0_weights_V_0_3_7_q0 => Conv_0_weights_V_0_3_7_q0,
        Conv_0_weights_V_0_3_7_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_7_we0,
        Conv_0_weights_V_0_3_7_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_7_address1,
        Conv_0_weights_V_0_3_7_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_7_ce1,
        Conv_0_weights_V_0_3_7_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_7_d1,
        Conv_0_weights_V_0_3_7_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_7_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_7_we1,
        Conv_0_weights_V_0_3_6_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_6_address0,
        Conv_0_weights_V_0_3_6_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_6_ce0,
        Conv_0_weights_V_0_3_6_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_6_d0,
        Conv_0_weights_V_0_3_6_q0 => Conv_0_weights_V_0_3_6_q0,
        Conv_0_weights_V_0_3_6_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_6_we0,
        Conv_0_weights_V_0_3_6_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_6_address1,
        Conv_0_weights_V_0_3_6_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_6_ce1,
        Conv_0_weights_V_0_3_6_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_6_d1,
        Conv_0_weights_V_0_3_6_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_6_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_6_we1,
        Conv_0_weights_V_0_3_5_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_5_address0,
        Conv_0_weights_V_0_3_5_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_5_ce0,
        Conv_0_weights_V_0_3_5_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_5_d0,
        Conv_0_weights_V_0_3_5_q0 => Conv_0_weights_V_0_3_5_q0,
        Conv_0_weights_V_0_3_5_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_5_we0,
        Conv_0_weights_V_0_3_5_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_5_address1,
        Conv_0_weights_V_0_3_5_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_5_ce1,
        Conv_0_weights_V_0_3_5_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_5_d1,
        Conv_0_weights_V_0_3_5_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_5_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_5_we1,
        Conv_0_weights_V_0_3_4_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_4_address0,
        Conv_0_weights_V_0_3_4_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_4_ce0,
        Conv_0_weights_V_0_3_4_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_4_d0,
        Conv_0_weights_V_0_3_4_q0 => Conv_0_weights_V_0_3_4_q0,
        Conv_0_weights_V_0_3_4_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_4_we0,
        Conv_0_weights_V_0_3_4_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_4_address1,
        Conv_0_weights_V_0_3_4_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_4_ce1,
        Conv_0_weights_V_0_3_4_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_4_d1,
        Conv_0_weights_V_0_3_4_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_4_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_4_we1,
        Conv_0_weights_V_0_3_3_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_3_address0,
        Conv_0_weights_V_0_3_3_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_3_ce0,
        Conv_0_weights_V_0_3_3_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_3_d0,
        Conv_0_weights_V_0_3_3_q0 => Conv_0_weights_V_0_3_3_q0,
        Conv_0_weights_V_0_3_3_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_3_we0,
        Conv_0_weights_V_0_3_3_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_3_address1,
        Conv_0_weights_V_0_3_3_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_3_ce1,
        Conv_0_weights_V_0_3_3_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_3_d1,
        Conv_0_weights_V_0_3_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_3_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_3_we1,
        Conv_0_weights_V_0_3_2_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_2_address0,
        Conv_0_weights_V_0_3_2_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_2_ce0,
        Conv_0_weights_V_0_3_2_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_2_d0,
        Conv_0_weights_V_0_3_2_q0 => Conv_0_weights_V_0_3_2_q0,
        Conv_0_weights_V_0_3_2_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_2_we0,
        Conv_0_weights_V_0_3_2_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_2_address1,
        Conv_0_weights_V_0_3_2_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_2_ce1,
        Conv_0_weights_V_0_3_2_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_2_d1,
        Conv_0_weights_V_0_3_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_2_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_2_we1,
        Conv_0_weights_V_0_3_1_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_1_address0,
        Conv_0_weights_V_0_3_1_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_1_ce0,
        Conv_0_weights_V_0_3_1_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_1_d0,
        Conv_0_weights_V_0_3_1_q0 => Conv_0_weights_V_0_3_1_q0,
        Conv_0_weights_V_0_3_1_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_1_we0,
        Conv_0_weights_V_0_3_1_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_1_address1,
        Conv_0_weights_V_0_3_1_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_1_ce1,
        Conv_0_weights_V_0_3_1_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_1_d1,
        Conv_0_weights_V_0_3_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_1_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_1_we1,
        Conv_0_weights_V_0_3_address0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_address0,
        Conv_0_weights_V_0_3_ce0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_ce0,
        Conv_0_weights_V_0_3_d0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_d0,
        Conv_0_weights_V_0_3_q0 => Conv_0_weights_V_0_3_q0,
        Conv_0_weights_V_0_3_we0 => grp_process_r_fu_328_Conv_0_weights_V_0_3_we0,
        Conv_0_weights_V_0_3_address1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_address1,
        Conv_0_weights_V_0_3_ce1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_ce1,
        Conv_0_weights_V_0_3_d1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_d1,
        Conv_0_weights_V_0_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_we1 => grp_process_r_fu_328_Conv_0_weights_V_0_3_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_hw_V_offset_ap_vld => ap_const_logic_1,
        weights_reloading_in_2_ap_vld => ap_const_logic_1,
        out_hw_V_offset_ap_vld => ap_const_logic_1,
        ap_start => grp_process_r_fu_328_ap_start,
        ap_done => grp_process_r_fu_328_ap_done,
        ap_ready => grp_process_r_fu_328_ap_ready,
        ap_idle => grp_process_r_fu_328_ap_idle,
        ap_continue => grp_process_r_fu_328_ap_continue);

    grp_reload_weights_fu_572 : component reload_weights
    port map (
        m_axi_wr_hw_V_AWVALID => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWVALID,
        m_axi_wr_hw_V_AWREADY => ap_const_logic_0,
        m_axi_wr_hw_V_AWADDR => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWADDR,
        m_axi_wr_hw_V_AWID => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWID,
        m_axi_wr_hw_V_AWLEN => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWLEN,
        m_axi_wr_hw_V_AWSIZE => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWSIZE,
        m_axi_wr_hw_V_AWBURST => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWBURST,
        m_axi_wr_hw_V_AWLOCK => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWLOCK,
        m_axi_wr_hw_V_AWCACHE => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWCACHE,
        m_axi_wr_hw_V_AWPROT => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWPROT,
        m_axi_wr_hw_V_AWQOS => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWQOS,
        m_axi_wr_hw_V_AWREGION => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWREGION,
        m_axi_wr_hw_V_AWUSER => grp_reload_weights_fu_572_m_axi_wr_hw_V_AWUSER,
        m_axi_wr_hw_V_WVALID => grp_reload_weights_fu_572_m_axi_wr_hw_V_WVALID,
        m_axi_wr_hw_V_WREADY => ap_const_logic_0,
        m_axi_wr_hw_V_WDATA => grp_reload_weights_fu_572_m_axi_wr_hw_V_WDATA,
        m_axi_wr_hw_V_WSTRB => grp_reload_weights_fu_572_m_axi_wr_hw_V_WSTRB,
        m_axi_wr_hw_V_WLAST => grp_reload_weights_fu_572_m_axi_wr_hw_V_WLAST,
        m_axi_wr_hw_V_WID => grp_reload_weights_fu_572_m_axi_wr_hw_V_WID,
        m_axi_wr_hw_V_WUSER => grp_reload_weights_fu_572_m_axi_wr_hw_V_WUSER,
        m_axi_wr_hw_V_ARVALID => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARVALID,
        m_axi_wr_hw_V_ARREADY => m_axi_fpgaconvnet_wr_0_V_ARREADY,
        m_axi_wr_hw_V_ARADDR => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARADDR,
        m_axi_wr_hw_V_ARID => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARID,
        m_axi_wr_hw_V_ARLEN => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARLEN,
        m_axi_wr_hw_V_ARSIZE => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARSIZE,
        m_axi_wr_hw_V_ARBURST => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARBURST,
        m_axi_wr_hw_V_ARLOCK => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARLOCK,
        m_axi_wr_hw_V_ARCACHE => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARCACHE,
        m_axi_wr_hw_V_ARPROT => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARPROT,
        m_axi_wr_hw_V_ARQOS => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARQOS,
        m_axi_wr_hw_V_ARREGION => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARREGION,
        m_axi_wr_hw_V_ARUSER => grp_reload_weights_fu_572_m_axi_wr_hw_V_ARUSER,
        m_axi_wr_hw_V_RVALID => m_axi_fpgaconvnet_wr_0_V_RVALID,
        m_axi_wr_hw_V_RREADY => grp_reload_weights_fu_572_m_axi_wr_hw_V_RREADY,
        m_axi_wr_hw_V_RDATA => m_axi_fpgaconvnet_wr_0_V_RDATA,
        m_axi_wr_hw_V_RLAST => m_axi_fpgaconvnet_wr_0_V_RLAST,
        m_axi_wr_hw_V_RID => m_axi_fpgaconvnet_wr_0_V_RID,
        m_axi_wr_hw_V_RUSER => m_axi_fpgaconvnet_wr_0_V_RUSER,
        m_axi_wr_hw_V_RRESP => m_axi_fpgaconvnet_wr_0_V_RRESP,
        m_axi_wr_hw_V_BVALID => ap_const_logic_0,
        m_axi_wr_hw_V_BREADY => grp_reload_weights_fu_572_m_axi_wr_hw_V_BREADY,
        m_axi_wr_hw_V_BRESP => ap_const_lv2_0,
        m_axi_wr_hw_V_BID => ap_const_lv1_0,
        m_axi_wr_hw_V_BUSER => ap_const_lv1_0,
        wr_hw_V_offset => fpgaconvnet_wr_0_V_s_reg_829,
        Conv_0_weights_V_0_0_24_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_address0,
        Conv_0_weights_V_0_0_24_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_ce0,
        Conv_0_weights_V_0_0_24_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_d0,
        Conv_0_weights_V_0_0_24_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_24_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_we0,
        Conv_0_weights_V_0_0_24_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_address1,
        Conv_0_weights_V_0_0_24_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_ce1,
        Conv_0_weights_V_0_0_24_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_d1,
        Conv_0_weights_V_0_0_24_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_24_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_we1,
        Conv_0_weights_V_0_0_23_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_address0,
        Conv_0_weights_V_0_0_23_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_ce0,
        Conv_0_weights_V_0_0_23_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_d0,
        Conv_0_weights_V_0_0_23_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_23_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_we0,
        Conv_0_weights_V_0_0_23_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_address1,
        Conv_0_weights_V_0_0_23_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_ce1,
        Conv_0_weights_V_0_0_23_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_d1,
        Conv_0_weights_V_0_0_23_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_23_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_we1,
        Conv_0_weights_V_0_0_22_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_address0,
        Conv_0_weights_V_0_0_22_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_ce0,
        Conv_0_weights_V_0_0_22_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_d0,
        Conv_0_weights_V_0_0_22_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_22_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_we0,
        Conv_0_weights_V_0_0_22_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_address1,
        Conv_0_weights_V_0_0_22_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_ce1,
        Conv_0_weights_V_0_0_22_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_d1,
        Conv_0_weights_V_0_0_22_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_22_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_we1,
        Conv_0_weights_V_0_0_21_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_address0,
        Conv_0_weights_V_0_0_21_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_ce0,
        Conv_0_weights_V_0_0_21_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_d0,
        Conv_0_weights_V_0_0_21_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_21_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_we0,
        Conv_0_weights_V_0_0_21_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_address1,
        Conv_0_weights_V_0_0_21_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_ce1,
        Conv_0_weights_V_0_0_21_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_d1,
        Conv_0_weights_V_0_0_21_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_21_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_we1,
        Conv_0_weights_V_0_0_20_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_address0,
        Conv_0_weights_V_0_0_20_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_ce0,
        Conv_0_weights_V_0_0_20_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_d0,
        Conv_0_weights_V_0_0_20_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_20_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_we0,
        Conv_0_weights_V_0_0_20_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_address1,
        Conv_0_weights_V_0_0_20_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_ce1,
        Conv_0_weights_V_0_0_20_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_d1,
        Conv_0_weights_V_0_0_20_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_20_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_we1,
        Conv_0_weights_V_0_0_19_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_address0,
        Conv_0_weights_V_0_0_19_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_ce0,
        Conv_0_weights_V_0_0_19_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_d0,
        Conv_0_weights_V_0_0_19_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_19_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_we0,
        Conv_0_weights_V_0_0_19_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_address1,
        Conv_0_weights_V_0_0_19_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_ce1,
        Conv_0_weights_V_0_0_19_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_d1,
        Conv_0_weights_V_0_0_19_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_19_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_we1,
        Conv_0_weights_V_0_0_18_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_address0,
        Conv_0_weights_V_0_0_18_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_ce0,
        Conv_0_weights_V_0_0_18_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_d0,
        Conv_0_weights_V_0_0_18_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_18_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_we0,
        Conv_0_weights_V_0_0_18_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_address1,
        Conv_0_weights_V_0_0_18_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_ce1,
        Conv_0_weights_V_0_0_18_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_d1,
        Conv_0_weights_V_0_0_18_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_18_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_we1,
        Conv_0_weights_V_0_0_17_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_address0,
        Conv_0_weights_V_0_0_17_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_ce0,
        Conv_0_weights_V_0_0_17_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_d0,
        Conv_0_weights_V_0_0_17_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_17_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_we0,
        Conv_0_weights_V_0_0_17_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_address1,
        Conv_0_weights_V_0_0_17_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_ce1,
        Conv_0_weights_V_0_0_17_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_d1,
        Conv_0_weights_V_0_0_17_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_17_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_we1,
        Conv_0_weights_V_0_0_16_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_address0,
        Conv_0_weights_V_0_0_16_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_ce0,
        Conv_0_weights_V_0_0_16_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_d0,
        Conv_0_weights_V_0_0_16_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_16_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_we0,
        Conv_0_weights_V_0_0_16_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_address1,
        Conv_0_weights_V_0_0_16_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_ce1,
        Conv_0_weights_V_0_0_16_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_d1,
        Conv_0_weights_V_0_0_16_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_16_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_we1,
        Conv_0_weights_V_0_0_15_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_address0,
        Conv_0_weights_V_0_0_15_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_ce0,
        Conv_0_weights_V_0_0_15_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_d0,
        Conv_0_weights_V_0_0_15_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_15_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_we0,
        Conv_0_weights_V_0_0_15_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_address1,
        Conv_0_weights_V_0_0_15_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_ce1,
        Conv_0_weights_V_0_0_15_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_d1,
        Conv_0_weights_V_0_0_15_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_15_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_we1,
        Conv_0_weights_V_0_0_14_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_address0,
        Conv_0_weights_V_0_0_14_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_ce0,
        Conv_0_weights_V_0_0_14_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_d0,
        Conv_0_weights_V_0_0_14_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_14_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_we0,
        Conv_0_weights_V_0_0_14_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_address1,
        Conv_0_weights_V_0_0_14_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_ce1,
        Conv_0_weights_V_0_0_14_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_d1,
        Conv_0_weights_V_0_0_14_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_14_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_we1,
        Conv_0_weights_V_0_0_13_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_address0,
        Conv_0_weights_V_0_0_13_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_ce0,
        Conv_0_weights_V_0_0_13_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_d0,
        Conv_0_weights_V_0_0_13_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_13_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_we0,
        Conv_0_weights_V_0_0_13_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_address1,
        Conv_0_weights_V_0_0_13_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_ce1,
        Conv_0_weights_V_0_0_13_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_d1,
        Conv_0_weights_V_0_0_13_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_13_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_we1,
        Conv_0_weights_V_0_0_12_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_address0,
        Conv_0_weights_V_0_0_12_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_ce0,
        Conv_0_weights_V_0_0_12_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_d0,
        Conv_0_weights_V_0_0_12_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_12_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_we0,
        Conv_0_weights_V_0_0_12_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_address1,
        Conv_0_weights_V_0_0_12_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_ce1,
        Conv_0_weights_V_0_0_12_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_d1,
        Conv_0_weights_V_0_0_12_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_12_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_we1,
        Conv_0_weights_V_0_0_11_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_address0,
        Conv_0_weights_V_0_0_11_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_ce0,
        Conv_0_weights_V_0_0_11_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_d0,
        Conv_0_weights_V_0_0_11_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_11_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_we0,
        Conv_0_weights_V_0_0_11_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_address1,
        Conv_0_weights_V_0_0_11_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_ce1,
        Conv_0_weights_V_0_0_11_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_d1,
        Conv_0_weights_V_0_0_11_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_11_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_we1,
        Conv_0_weights_V_0_0_10_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_address0,
        Conv_0_weights_V_0_0_10_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_ce0,
        Conv_0_weights_V_0_0_10_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_d0,
        Conv_0_weights_V_0_0_10_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_10_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_we0,
        Conv_0_weights_V_0_0_10_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_address1,
        Conv_0_weights_V_0_0_10_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_ce1,
        Conv_0_weights_V_0_0_10_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_d1,
        Conv_0_weights_V_0_0_10_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_10_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_we1,
        Conv_0_weights_V_0_0_9_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_address0,
        Conv_0_weights_V_0_0_9_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_ce0,
        Conv_0_weights_V_0_0_9_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_d0,
        Conv_0_weights_V_0_0_9_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_9_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_we0,
        Conv_0_weights_V_0_0_9_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_address1,
        Conv_0_weights_V_0_0_9_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_ce1,
        Conv_0_weights_V_0_0_9_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_d1,
        Conv_0_weights_V_0_0_9_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_9_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_we1,
        Conv_0_weights_V_0_0_8_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_address0,
        Conv_0_weights_V_0_0_8_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_ce0,
        Conv_0_weights_V_0_0_8_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_d0,
        Conv_0_weights_V_0_0_8_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_8_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_we0,
        Conv_0_weights_V_0_0_8_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_address1,
        Conv_0_weights_V_0_0_8_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_ce1,
        Conv_0_weights_V_0_0_8_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_d1,
        Conv_0_weights_V_0_0_8_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_8_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_we1,
        Conv_0_weights_V_0_0_7_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_address0,
        Conv_0_weights_V_0_0_7_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_ce0,
        Conv_0_weights_V_0_0_7_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_d0,
        Conv_0_weights_V_0_0_7_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_7_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_we0,
        Conv_0_weights_V_0_0_7_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_address1,
        Conv_0_weights_V_0_0_7_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_ce1,
        Conv_0_weights_V_0_0_7_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_d1,
        Conv_0_weights_V_0_0_7_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_7_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_we1,
        Conv_0_weights_V_0_0_6_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_address0,
        Conv_0_weights_V_0_0_6_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_ce0,
        Conv_0_weights_V_0_0_6_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_d0,
        Conv_0_weights_V_0_0_6_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_6_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_we0,
        Conv_0_weights_V_0_0_6_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_address1,
        Conv_0_weights_V_0_0_6_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_ce1,
        Conv_0_weights_V_0_0_6_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_d1,
        Conv_0_weights_V_0_0_6_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_6_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_we1,
        Conv_0_weights_V_0_0_5_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_address0,
        Conv_0_weights_V_0_0_5_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_ce0,
        Conv_0_weights_V_0_0_5_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_d0,
        Conv_0_weights_V_0_0_5_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_5_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_we0,
        Conv_0_weights_V_0_0_5_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_address1,
        Conv_0_weights_V_0_0_5_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_ce1,
        Conv_0_weights_V_0_0_5_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_d1,
        Conv_0_weights_V_0_0_5_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_5_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_we1,
        Conv_0_weights_V_0_0_4_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_address0,
        Conv_0_weights_V_0_0_4_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_ce0,
        Conv_0_weights_V_0_0_4_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_d0,
        Conv_0_weights_V_0_0_4_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_4_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_we0,
        Conv_0_weights_V_0_0_4_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_address1,
        Conv_0_weights_V_0_0_4_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_ce1,
        Conv_0_weights_V_0_0_4_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_d1,
        Conv_0_weights_V_0_0_4_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_4_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_we1,
        Conv_0_weights_V_0_0_3_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_address0,
        Conv_0_weights_V_0_0_3_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_ce0,
        Conv_0_weights_V_0_0_3_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_d0,
        Conv_0_weights_V_0_0_3_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_3_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_we0,
        Conv_0_weights_V_0_0_3_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_address1,
        Conv_0_weights_V_0_0_3_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_ce1,
        Conv_0_weights_V_0_0_3_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_d1,
        Conv_0_weights_V_0_0_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_3_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_we1,
        Conv_0_weights_V_0_0_2_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_address0,
        Conv_0_weights_V_0_0_2_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_ce0,
        Conv_0_weights_V_0_0_2_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_d0,
        Conv_0_weights_V_0_0_2_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_2_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_we0,
        Conv_0_weights_V_0_0_2_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_address1,
        Conv_0_weights_V_0_0_2_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_ce1,
        Conv_0_weights_V_0_0_2_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_d1,
        Conv_0_weights_V_0_0_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_2_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_we1,
        Conv_0_weights_V_0_0_1_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_address0,
        Conv_0_weights_V_0_0_1_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_ce0,
        Conv_0_weights_V_0_0_1_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_d0,
        Conv_0_weights_V_0_0_1_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_1_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_we0,
        Conv_0_weights_V_0_0_1_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_address1,
        Conv_0_weights_V_0_0_1_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_ce1,
        Conv_0_weights_V_0_0_1_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_d1,
        Conv_0_weights_V_0_0_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_1_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_we1,
        Conv_0_weights_V_0_0_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_address0,
        Conv_0_weights_V_0_0_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_ce0,
        Conv_0_weights_V_0_0_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_d0,
        Conv_0_weights_V_0_0_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_we0,
        Conv_0_weights_V_0_0_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_address1,
        Conv_0_weights_V_0_0_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_ce1,
        Conv_0_weights_V_0_0_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_d1,
        Conv_0_weights_V_0_0_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_0_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_0_we1,
        Conv_0_weights_V_0_1_24_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_address0,
        Conv_0_weights_V_0_1_24_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_ce0,
        Conv_0_weights_V_0_1_24_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_d0,
        Conv_0_weights_V_0_1_24_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_24_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_we0,
        Conv_0_weights_V_0_1_24_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_address1,
        Conv_0_weights_V_0_1_24_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_ce1,
        Conv_0_weights_V_0_1_24_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_d1,
        Conv_0_weights_V_0_1_24_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_24_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_we1,
        Conv_0_weights_V_0_1_23_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_address0,
        Conv_0_weights_V_0_1_23_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_ce0,
        Conv_0_weights_V_0_1_23_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_d0,
        Conv_0_weights_V_0_1_23_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_23_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_we0,
        Conv_0_weights_V_0_1_23_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_address1,
        Conv_0_weights_V_0_1_23_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_ce1,
        Conv_0_weights_V_0_1_23_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_d1,
        Conv_0_weights_V_0_1_23_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_23_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_we1,
        Conv_0_weights_V_0_1_22_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_address0,
        Conv_0_weights_V_0_1_22_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_ce0,
        Conv_0_weights_V_0_1_22_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_d0,
        Conv_0_weights_V_0_1_22_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_22_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_we0,
        Conv_0_weights_V_0_1_22_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_address1,
        Conv_0_weights_V_0_1_22_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_ce1,
        Conv_0_weights_V_0_1_22_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_d1,
        Conv_0_weights_V_0_1_22_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_22_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_we1,
        Conv_0_weights_V_0_1_21_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_address0,
        Conv_0_weights_V_0_1_21_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_ce0,
        Conv_0_weights_V_0_1_21_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_d0,
        Conv_0_weights_V_0_1_21_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_21_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_we0,
        Conv_0_weights_V_0_1_21_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_address1,
        Conv_0_weights_V_0_1_21_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_ce1,
        Conv_0_weights_V_0_1_21_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_d1,
        Conv_0_weights_V_0_1_21_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_21_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_we1,
        Conv_0_weights_V_0_1_20_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_address0,
        Conv_0_weights_V_0_1_20_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_ce0,
        Conv_0_weights_V_0_1_20_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_d0,
        Conv_0_weights_V_0_1_20_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_20_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_we0,
        Conv_0_weights_V_0_1_20_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_address1,
        Conv_0_weights_V_0_1_20_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_ce1,
        Conv_0_weights_V_0_1_20_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_d1,
        Conv_0_weights_V_0_1_20_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_20_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_we1,
        Conv_0_weights_V_0_1_19_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_address0,
        Conv_0_weights_V_0_1_19_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_ce0,
        Conv_0_weights_V_0_1_19_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_d0,
        Conv_0_weights_V_0_1_19_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_19_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_we0,
        Conv_0_weights_V_0_1_19_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_address1,
        Conv_0_weights_V_0_1_19_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_ce1,
        Conv_0_weights_V_0_1_19_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_d1,
        Conv_0_weights_V_0_1_19_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_19_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_we1,
        Conv_0_weights_V_0_1_18_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_address0,
        Conv_0_weights_V_0_1_18_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_ce0,
        Conv_0_weights_V_0_1_18_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_d0,
        Conv_0_weights_V_0_1_18_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_18_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_we0,
        Conv_0_weights_V_0_1_18_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_address1,
        Conv_0_weights_V_0_1_18_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_ce1,
        Conv_0_weights_V_0_1_18_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_d1,
        Conv_0_weights_V_0_1_18_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_18_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_we1,
        Conv_0_weights_V_0_1_17_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_address0,
        Conv_0_weights_V_0_1_17_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_ce0,
        Conv_0_weights_V_0_1_17_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_d0,
        Conv_0_weights_V_0_1_17_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_17_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_we0,
        Conv_0_weights_V_0_1_17_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_address1,
        Conv_0_weights_V_0_1_17_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_ce1,
        Conv_0_weights_V_0_1_17_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_d1,
        Conv_0_weights_V_0_1_17_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_17_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_we1,
        Conv_0_weights_V_0_1_16_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_address0,
        Conv_0_weights_V_0_1_16_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_ce0,
        Conv_0_weights_V_0_1_16_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_d0,
        Conv_0_weights_V_0_1_16_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_16_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_we0,
        Conv_0_weights_V_0_1_16_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_address1,
        Conv_0_weights_V_0_1_16_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_ce1,
        Conv_0_weights_V_0_1_16_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_d1,
        Conv_0_weights_V_0_1_16_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_16_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_we1,
        Conv_0_weights_V_0_1_15_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_address0,
        Conv_0_weights_V_0_1_15_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_ce0,
        Conv_0_weights_V_0_1_15_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_d0,
        Conv_0_weights_V_0_1_15_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_15_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_we0,
        Conv_0_weights_V_0_1_15_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_address1,
        Conv_0_weights_V_0_1_15_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_ce1,
        Conv_0_weights_V_0_1_15_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_d1,
        Conv_0_weights_V_0_1_15_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_15_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_we1,
        Conv_0_weights_V_0_1_14_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_address0,
        Conv_0_weights_V_0_1_14_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_ce0,
        Conv_0_weights_V_0_1_14_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_d0,
        Conv_0_weights_V_0_1_14_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_14_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_we0,
        Conv_0_weights_V_0_1_14_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_address1,
        Conv_0_weights_V_0_1_14_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_ce1,
        Conv_0_weights_V_0_1_14_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_d1,
        Conv_0_weights_V_0_1_14_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_14_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_we1,
        Conv_0_weights_V_0_1_13_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_address0,
        Conv_0_weights_V_0_1_13_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_ce0,
        Conv_0_weights_V_0_1_13_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_d0,
        Conv_0_weights_V_0_1_13_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_13_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_we0,
        Conv_0_weights_V_0_1_13_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_address1,
        Conv_0_weights_V_0_1_13_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_ce1,
        Conv_0_weights_V_0_1_13_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_d1,
        Conv_0_weights_V_0_1_13_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_13_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_we1,
        Conv_0_weights_V_0_1_12_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_address0,
        Conv_0_weights_V_0_1_12_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_ce0,
        Conv_0_weights_V_0_1_12_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_d0,
        Conv_0_weights_V_0_1_12_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_12_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_we0,
        Conv_0_weights_V_0_1_12_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_address1,
        Conv_0_weights_V_0_1_12_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_ce1,
        Conv_0_weights_V_0_1_12_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_d1,
        Conv_0_weights_V_0_1_12_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_12_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_we1,
        Conv_0_weights_V_0_1_11_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_address0,
        Conv_0_weights_V_0_1_11_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_ce0,
        Conv_0_weights_V_0_1_11_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_d0,
        Conv_0_weights_V_0_1_11_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_11_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_we0,
        Conv_0_weights_V_0_1_11_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_address1,
        Conv_0_weights_V_0_1_11_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_ce1,
        Conv_0_weights_V_0_1_11_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_d1,
        Conv_0_weights_V_0_1_11_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_11_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_we1,
        Conv_0_weights_V_0_1_10_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_address0,
        Conv_0_weights_V_0_1_10_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_ce0,
        Conv_0_weights_V_0_1_10_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_d0,
        Conv_0_weights_V_0_1_10_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_10_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_we0,
        Conv_0_weights_V_0_1_10_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_address1,
        Conv_0_weights_V_0_1_10_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_ce1,
        Conv_0_weights_V_0_1_10_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_d1,
        Conv_0_weights_V_0_1_10_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_10_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_we1,
        Conv_0_weights_V_0_1_9_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_address0,
        Conv_0_weights_V_0_1_9_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_ce0,
        Conv_0_weights_V_0_1_9_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_d0,
        Conv_0_weights_V_0_1_9_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_9_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_we0,
        Conv_0_weights_V_0_1_9_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_address1,
        Conv_0_weights_V_0_1_9_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_ce1,
        Conv_0_weights_V_0_1_9_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_d1,
        Conv_0_weights_V_0_1_9_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_9_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_we1,
        Conv_0_weights_V_0_1_8_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_address0,
        Conv_0_weights_V_0_1_8_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_ce0,
        Conv_0_weights_V_0_1_8_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_d0,
        Conv_0_weights_V_0_1_8_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_8_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_we0,
        Conv_0_weights_V_0_1_8_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_address1,
        Conv_0_weights_V_0_1_8_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_ce1,
        Conv_0_weights_V_0_1_8_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_d1,
        Conv_0_weights_V_0_1_8_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_8_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_we1,
        Conv_0_weights_V_0_1_7_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_address0,
        Conv_0_weights_V_0_1_7_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_ce0,
        Conv_0_weights_V_0_1_7_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_d0,
        Conv_0_weights_V_0_1_7_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_7_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_we0,
        Conv_0_weights_V_0_1_7_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_address1,
        Conv_0_weights_V_0_1_7_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_ce1,
        Conv_0_weights_V_0_1_7_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_d1,
        Conv_0_weights_V_0_1_7_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_7_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_we1,
        Conv_0_weights_V_0_1_6_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_address0,
        Conv_0_weights_V_0_1_6_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_ce0,
        Conv_0_weights_V_0_1_6_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_d0,
        Conv_0_weights_V_0_1_6_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_6_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_we0,
        Conv_0_weights_V_0_1_6_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_address1,
        Conv_0_weights_V_0_1_6_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_ce1,
        Conv_0_weights_V_0_1_6_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_d1,
        Conv_0_weights_V_0_1_6_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_6_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_we1,
        Conv_0_weights_V_0_1_5_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_address0,
        Conv_0_weights_V_0_1_5_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_ce0,
        Conv_0_weights_V_0_1_5_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_d0,
        Conv_0_weights_V_0_1_5_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_5_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_we0,
        Conv_0_weights_V_0_1_5_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_address1,
        Conv_0_weights_V_0_1_5_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_ce1,
        Conv_0_weights_V_0_1_5_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_d1,
        Conv_0_weights_V_0_1_5_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_5_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_we1,
        Conv_0_weights_V_0_1_4_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_address0,
        Conv_0_weights_V_0_1_4_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_ce0,
        Conv_0_weights_V_0_1_4_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_d0,
        Conv_0_weights_V_0_1_4_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_4_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_we0,
        Conv_0_weights_V_0_1_4_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_address1,
        Conv_0_weights_V_0_1_4_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_ce1,
        Conv_0_weights_V_0_1_4_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_d1,
        Conv_0_weights_V_0_1_4_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_4_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_we1,
        Conv_0_weights_V_0_1_3_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_address0,
        Conv_0_weights_V_0_1_3_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_ce0,
        Conv_0_weights_V_0_1_3_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_d0,
        Conv_0_weights_V_0_1_3_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_3_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_we0,
        Conv_0_weights_V_0_1_3_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_address1,
        Conv_0_weights_V_0_1_3_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_ce1,
        Conv_0_weights_V_0_1_3_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_d1,
        Conv_0_weights_V_0_1_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_3_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_we1,
        Conv_0_weights_V_0_1_2_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_address0,
        Conv_0_weights_V_0_1_2_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_ce0,
        Conv_0_weights_V_0_1_2_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_d0,
        Conv_0_weights_V_0_1_2_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_2_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_we0,
        Conv_0_weights_V_0_1_2_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_address1,
        Conv_0_weights_V_0_1_2_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_ce1,
        Conv_0_weights_V_0_1_2_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_d1,
        Conv_0_weights_V_0_1_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_2_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_we1,
        Conv_0_weights_V_0_1_1_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_address0,
        Conv_0_weights_V_0_1_1_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_ce0,
        Conv_0_weights_V_0_1_1_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_d0,
        Conv_0_weights_V_0_1_1_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_1_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_we0,
        Conv_0_weights_V_0_1_1_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_address1,
        Conv_0_weights_V_0_1_1_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_ce1,
        Conv_0_weights_V_0_1_1_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_d1,
        Conv_0_weights_V_0_1_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_1_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_we1,
        Conv_0_weights_V_0_1_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_address0,
        Conv_0_weights_V_0_1_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_ce0,
        Conv_0_weights_V_0_1_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_d0,
        Conv_0_weights_V_0_1_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_we0,
        Conv_0_weights_V_0_1_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_address1,
        Conv_0_weights_V_0_1_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_ce1,
        Conv_0_weights_V_0_1_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_d1,
        Conv_0_weights_V_0_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_1_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_1_we1,
        Conv_0_weights_V_0_2_24_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_address0,
        Conv_0_weights_V_0_2_24_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_ce0,
        Conv_0_weights_V_0_2_24_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_d0,
        Conv_0_weights_V_0_2_24_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_24_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_we0,
        Conv_0_weights_V_0_2_24_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_address1,
        Conv_0_weights_V_0_2_24_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_ce1,
        Conv_0_weights_V_0_2_24_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_d1,
        Conv_0_weights_V_0_2_24_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_24_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_we1,
        Conv_0_weights_V_0_2_23_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_address0,
        Conv_0_weights_V_0_2_23_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_ce0,
        Conv_0_weights_V_0_2_23_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_d0,
        Conv_0_weights_V_0_2_23_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_23_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_we0,
        Conv_0_weights_V_0_2_23_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_address1,
        Conv_0_weights_V_0_2_23_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_ce1,
        Conv_0_weights_V_0_2_23_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_d1,
        Conv_0_weights_V_0_2_23_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_23_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_we1,
        Conv_0_weights_V_0_2_22_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_address0,
        Conv_0_weights_V_0_2_22_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_ce0,
        Conv_0_weights_V_0_2_22_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_d0,
        Conv_0_weights_V_0_2_22_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_22_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_we0,
        Conv_0_weights_V_0_2_22_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_address1,
        Conv_0_weights_V_0_2_22_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_ce1,
        Conv_0_weights_V_0_2_22_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_d1,
        Conv_0_weights_V_0_2_22_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_22_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_we1,
        Conv_0_weights_V_0_2_21_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_address0,
        Conv_0_weights_V_0_2_21_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_ce0,
        Conv_0_weights_V_0_2_21_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_d0,
        Conv_0_weights_V_0_2_21_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_21_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_we0,
        Conv_0_weights_V_0_2_21_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_address1,
        Conv_0_weights_V_0_2_21_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_ce1,
        Conv_0_weights_V_0_2_21_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_d1,
        Conv_0_weights_V_0_2_21_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_21_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_we1,
        Conv_0_weights_V_0_2_20_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_address0,
        Conv_0_weights_V_0_2_20_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_ce0,
        Conv_0_weights_V_0_2_20_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_d0,
        Conv_0_weights_V_0_2_20_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_20_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_we0,
        Conv_0_weights_V_0_2_20_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_address1,
        Conv_0_weights_V_0_2_20_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_ce1,
        Conv_0_weights_V_0_2_20_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_d1,
        Conv_0_weights_V_0_2_20_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_20_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_we1,
        Conv_0_weights_V_0_2_19_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_address0,
        Conv_0_weights_V_0_2_19_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_ce0,
        Conv_0_weights_V_0_2_19_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_d0,
        Conv_0_weights_V_0_2_19_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_19_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_we0,
        Conv_0_weights_V_0_2_19_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_address1,
        Conv_0_weights_V_0_2_19_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_ce1,
        Conv_0_weights_V_0_2_19_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_d1,
        Conv_0_weights_V_0_2_19_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_19_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_we1,
        Conv_0_weights_V_0_2_18_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_address0,
        Conv_0_weights_V_0_2_18_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_ce0,
        Conv_0_weights_V_0_2_18_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_d0,
        Conv_0_weights_V_0_2_18_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_18_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_we0,
        Conv_0_weights_V_0_2_18_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_address1,
        Conv_0_weights_V_0_2_18_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_ce1,
        Conv_0_weights_V_0_2_18_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_d1,
        Conv_0_weights_V_0_2_18_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_18_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_we1,
        Conv_0_weights_V_0_2_17_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_address0,
        Conv_0_weights_V_0_2_17_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_ce0,
        Conv_0_weights_V_0_2_17_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_d0,
        Conv_0_weights_V_0_2_17_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_17_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_we0,
        Conv_0_weights_V_0_2_17_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_address1,
        Conv_0_weights_V_0_2_17_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_ce1,
        Conv_0_weights_V_0_2_17_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_d1,
        Conv_0_weights_V_0_2_17_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_17_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_we1,
        Conv_0_weights_V_0_2_16_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_address0,
        Conv_0_weights_V_0_2_16_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_ce0,
        Conv_0_weights_V_0_2_16_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_d0,
        Conv_0_weights_V_0_2_16_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_16_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_we0,
        Conv_0_weights_V_0_2_16_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_address1,
        Conv_0_weights_V_0_2_16_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_ce1,
        Conv_0_weights_V_0_2_16_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_d1,
        Conv_0_weights_V_0_2_16_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_16_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_we1,
        Conv_0_weights_V_0_2_15_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_address0,
        Conv_0_weights_V_0_2_15_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_ce0,
        Conv_0_weights_V_0_2_15_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_d0,
        Conv_0_weights_V_0_2_15_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_15_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_we0,
        Conv_0_weights_V_0_2_15_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_address1,
        Conv_0_weights_V_0_2_15_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_ce1,
        Conv_0_weights_V_0_2_15_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_d1,
        Conv_0_weights_V_0_2_15_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_15_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_we1,
        Conv_0_weights_V_0_2_14_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_address0,
        Conv_0_weights_V_0_2_14_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_ce0,
        Conv_0_weights_V_0_2_14_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_d0,
        Conv_0_weights_V_0_2_14_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_14_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_we0,
        Conv_0_weights_V_0_2_14_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_address1,
        Conv_0_weights_V_0_2_14_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_ce1,
        Conv_0_weights_V_0_2_14_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_d1,
        Conv_0_weights_V_0_2_14_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_14_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_we1,
        Conv_0_weights_V_0_2_13_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_address0,
        Conv_0_weights_V_0_2_13_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_ce0,
        Conv_0_weights_V_0_2_13_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_d0,
        Conv_0_weights_V_0_2_13_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_13_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_we0,
        Conv_0_weights_V_0_2_13_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_address1,
        Conv_0_weights_V_0_2_13_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_ce1,
        Conv_0_weights_V_0_2_13_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_d1,
        Conv_0_weights_V_0_2_13_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_13_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_we1,
        Conv_0_weights_V_0_2_12_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_address0,
        Conv_0_weights_V_0_2_12_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_ce0,
        Conv_0_weights_V_0_2_12_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_d0,
        Conv_0_weights_V_0_2_12_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_12_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_we0,
        Conv_0_weights_V_0_2_12_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_address1,
        Conv_0_weights_V_0_2_12_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_ce1,
        Conv_0_weights_V_0_2_12_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_d1,
        Conv_0_weights_V_0_2_12_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_12_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_we1,
        Conv_0_weights_V_0_2_11_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_address0,
        Conv_0_weights_V_0_2_11_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_ce0,
        Conv_0_weights_V_0_2_11_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_d0,
        Conv_0_weights_V_0_2_11_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_11_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_we0,
        Conv_0_weights_V_0_2_11_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_address1,
        Conv_0_weights_V_0_2_11_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_ce1,
        Conv_0_weights_V_0_2_11_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_d1,
        Conv_0_weights_V_0_2_11_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_11_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_we1,
        Conv_0_weights_V_0_2_10_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_address0,
        Conv_0_weights_V_0_2_10_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_ce0,
        Conv_0_weights_V_0_2_10_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_d0,
        Conv_0_weights_V_0_2_10_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_10_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_we0,
        Conv_0_weights_V_0_2_10_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_address1,
        Conv_0_weights_V_0_2_10_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_ce1,
        Conv_0_weights_V_0_2_10_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_d1,
        Conv_0_weights_V_0_2_10_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_10_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_we1,
        Conv_0_weights_V_0_2_9_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_address0,
        Conv_0_weights_V_0_2_9_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_ce0,
        Conv_0_weights_V_0_2_9_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_d0,
        Conv_0_weights_V_0_2_9_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_9_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_we0,
        Conv_0_weights_V_0_2_9_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_address1,
        Conv_0_weights_V_0_2_9_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_ce1,
        Conv_0_weights_V_0_2_9_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_d1,
        Conv_0_weights_V_0_2_9_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_9_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_we1,
        Conv_0_weights_V_0_2_8_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_address0,
        Conv_0_weights_V_0_2_8_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_ce0,
        Conv_0_weights_V_0_2_8_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_d0,
        Conv_0_weights_V_0_2_8_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_8_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_we0,
        Conv_0_weights_V_0_2_8_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_address1,
        Conv_0_weights_V_0_2_8_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_ce1,
        Conv_0_weights_V_0_2_8_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_d1,
        Conv_0_weights_V_0_2_8_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_8_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_we1,
        Conv_0_weights_V_0_2_7_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_address0,
        Conv_0_weights_V_0_2_7_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_ce0,
        Conv_0_weights_V_0_2_7_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_d0,
        Conv_0_weights_V_0_2_7_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_7_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_we0,
        Conv_0_weights_V_0_2_7_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_address1,
        Conv_0_weights_V_0_2_7_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_ce1,
        Conv_0_weights_V_0_2_7_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_d1,
        Conv_0_weights_V_0_2_7_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_7_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_we1,
        Conv_0_weights_V_0_2_6_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_address0,
        Conv_0_weights_V_0_2_6_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_ce0,
        Conv_0_weights_V_0_2_6_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_d0,
        Conv_0_weights_V_0_2_6_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_6_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_we0,
        Conv_0_weights_V_0_2_6_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_address1,
        Conv_0_weights_V_0_2_6_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_ce1,
        Conv_0_weights_V_0_2_6_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_d1,
        Conv_0_weights_V_0_2_6_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_6_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_we1,
        Conv_0_weights_V_0_2_5_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_address0,
        Conv_0_weights_V_0_2_5_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_ce0,
        Conv_0_weights_V_0_2_5_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_d0,
        Conv_0_weights_V_0_2_5_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_5_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_we0,
        Conv_0_weights_V_0_2_5_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_address1,
        Conv_0_weights_V_0_2_5_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_ce1,
        Conv_0_weights_V_0_2_5_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_d1,
        Conv_0_weights_V_0_2_5_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_5_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_we1,
        Conv_0_weights_V_0_2_4_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_address0,
        Conv_0_weights_V_0_2_4_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_ce0,
        Conv_0_weights_V_0_2_4_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_d0,
        Conv_0_weights_V_0_2_4_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_4_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_we0,
        Conv_0_weights_V_0_2_4_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_address1,
        Conv_0_weights_V_0_2_4_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_ce1,
        Conv_0_weights_V_0_2_4_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_d1,
        Conv_0_weights_V_0_2_4_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_4_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_we1,
        Conv_0_weights_V_0_2_3_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_address0,
        Conv_0_weights_V_0_2_3_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_ce0,
        Conv_0_weights_V_0_2_3_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_d0,
        Conv_0_weights_V_0_2_3_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_3_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_we0,
        Conv_0_weights_V_0_2_3_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_address1,
        Conv_0_weights_V_0_2_3_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_ce1,
        Conv_0_weights_V_0_2_3_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_d1,
        Conv_0_weights_V_0_2_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_3_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_we1,
        Conv_0_weights_V_0_2_2_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_address0,
        Conv_0_weights_V_0_2_2_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_ce0,
        Conv_0_weights_V_0_2_2_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_d0,
        Conv_0_weights_V_0_2_2_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_2_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_we0,
        Conv_0_weights_V_0_2_2_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_address1,
        Conv_0_weights_V_0_2_2_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_ce1,
        Conv_0_weights_V_0_2_2_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_d1,
        Conv_0_weights_V_0_2_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_2_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_we1,
        Conv_0_weights_V_0_2_1_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_address0,
        Conv_0_weights_V_0_2_1_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_ce0,
        Conv_0_weights_V_0_2_1_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_d0,
        Conv_0_weights_V_0_2_1_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_1_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_we0,
        Conv_0_weights_V_0_2_1_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_address1,
        Conv_0_weights_V_0_2_1_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_ce1,
        Conv_0_weights_V_0_2_1_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_d1,
        Conv_0_weights_V_0_2_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_1_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_we1,
        Conv_0_weights_V_0_2_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_address0,
        Conv_0_weights_V_0_2_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_ce0,
        Conv_0_weights_V_0_2_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_d0,
        Conv_0_weights_V_0_2_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_we0,
        Conv_0_weights_V_0_2_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_address1,
        Conv_0_weights_V_0_2_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_ce1,
        Conv_0_weights_V_0_2_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_d1,
        Conv_0_weights_V_0_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_2_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_2_we1,
        Conv_0_weights_V_0_3_24_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_address0,
        Conv_0_weights_V_0_3_24_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_ce0,
        Conv_0_weights_V_0_3_24_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_d0,
        Conv_0_weights_V_0_3_24_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_24_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_we0,
        Conv_0_weights_V_0_3_24_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_address1,
        Conv_0_weights_V_0_3_24_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_ce1,
        Conv_0_weights_V_0_3_24_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_d1,
        Conv_0_weights_V_0_3_24_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_24_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_we1,
        Conv_0_weights_V_0_3_23_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_address0,
        Conv_0_weights_V_0_3_23_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_ce0,
        Conv_0_weights_V_0_3_23_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_d0,
        Conv_0_weights_V_0_3_23_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_23_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_we0,
        Conv_0_weights_V_0_3_23_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_address1,
        Conv_0_weights_V_0_3_23_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_ce1,
        Conv_0_weights_V_0_3_23_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_d1,
        Conv_0_weights_V_0_3_23_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_23_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_we1,
        Conv_0_weights_V_0_3_22_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_address0,
        Conv_0_weights_V_0_3_22_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_ce0,
        Conv_0_weights_V_0_3_22_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_d0,
        Conv_0_weights_V_0_3_22_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_22_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_we0,
        Conv_0_weights_V_0_3_22_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_address1,
        Conv_0_weights_V_0_3_22_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_ce1,
        Conv_0_weights_V_0_3_22_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_d1,
        Conv_0_weights_V_0_3_22_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_22_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_we1,
        Conv_0_weights_V_0_3_21_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_address0,
        Conv_0_weights_V_0_3_21_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_ce0,
        Conv_0_weights_V_0_3_21_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_d0,
        Conv_0_weights_V_0_3_21_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_21_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_we0,
        Conv_0_weights_V_0_3_21_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_address1,
        Conv_0_weights_V_0_3_21_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_ce1,
        Conv_0_weights_V_0_3_21_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_d1,
        Conv_0_weights_V_0_3_21_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_21_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_we1,
        Conv_0_weights_V_0_3_20_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_address0,
        Conv_0_weights_V_0_3_20_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_ce0,
        Conv_0_weights_V_0_3_20_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_d0,
        Conv_0_weights_V_0_3_20_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_20_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_we0,
        Conv_0_weights_V_0_3_20_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_address1,
        Conv_0_weights_V_0_3_20_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_ce1,
        Conv_0_weights_V_0_3_20_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_d1,
        Conv_0_weights_V_0_3_20_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_20_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_we1,
        Conv_0_weights_V_0_3_19_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_address0,
        Conv_0_weights_V_0_3_19_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_ce0,
        Conv_0_weights_V_0_3_19_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_d0,
        Conv_0_weights_V_0_3_19_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_19_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_we0,
        Conv_0_weights_V_0_3_19_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_address1,
        Conv_0_weights_V_0_3_19_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_ce1,
        Conv_0_weights_V_0_3_19_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_d1,
        Conv_0_weights_V_0_3_19_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_19_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_we1,
        Conv_0_weights_V_0_3_18_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_address0,
        Conv_0_weights_V_0_3_18_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_ce0,
        Conv_0_weights_V_0_3_18_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_d0,
        Conv_0_weights_V_0_3_18_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_18_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_we0,
        Conv_0_weights_V_0_3_18_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_address1,
        Conv_0_weights_V_0_3_18_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_ce1,
        Conv_0_weights_V_0_3_18_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_d1,
        Conv_0_weights_V_0_3_18_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_18_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_we1,
        Conv_0_weights_V_0_3_17_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_address0,
        Conv_0_weights_V_0_3_17_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_ce0,
        Conv_0_weights_V_0_3_17_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_d0,
        Conv_0_weights_V_0_3_17_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_17_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_we0,
        Conv_0_weights_V_0_3_17_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_address1,
        Conv_0_weights_V_0_3_17_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_ce1,
        Conv_0_weights_V_0_3_17_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_d1,
        Conv_0_weights_V_0_3_17_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_17_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_we1,
        Conv_0_weights_V_0_3_16_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_address0,
        Conv_0_weights_V_0_3_16_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_ce0,
        Conv_0_weights_V_0_3_16_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_d0,
        Conv_0_weights_V_0_3_16_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_16_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_we0,
        Conv_0_weights_V_0_3_16_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_address1,
        Conv_0_weights_V_0_3_16_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_ce1,
        Conv_0_weights_V_0_3_16_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_d1,
        Conv_0_weights_V_0_3_16_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_16_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_we1,
        Conv_0_weights_V_0_3_15_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_address0,
        Conv_0_weights_V_0_3_15_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_ce0,
        Conv_0_weights_V_0_3_15_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_d0,
        Conv_0_weights_V_0_3_15_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_15_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_we0,
        Conv_0_weights_V_0_3_15_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_address1,
        Conv_0_weights_V_0_3_15_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_ce1,
        Conv_0_weights_V_0_3_15_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_d1,
        Conv_0_weights_V_0_3_15_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_15_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_we1,
        Conv_0_weights_V_0_3_14_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_address0,
        Conv_0_weights_V_0_3_14_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_ce0,
        Conv_0_weights_V_0_3_14_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_d0,
        Conv_0_weights_V_0_3_14_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_14_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_we0,
        Conv_0_weights_V_0_3_14_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_address1,
        Conv_0_weights_V_0_3_14_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_ce1,
        Conv_0_weights_V_0_3_14_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_d1,
        Conv_0_weights_V_0_3_14_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_14_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_we1,
        Conv_0_weights_V_0_3_13_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_address0,
        Conv_0_weights_V_0_3_13_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_ce0,
        Conv_0_weights_V_0_3_13_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_d0,
        Conv_0_weights_V_0_3_13_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_13_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_we0,
        Conv_0_weights_V_0_3_13_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_address1,
        Conv_0_weights_V_0_3_13_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_ce1,
        Conv_0_weights_V_0_3_13_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_d1,
        Conv_0_weights_V_0_3_13_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_13_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_we1,
        Conv_0_weights_V_0_3_12_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_address0,
        Conv_0_weights_V_0_3_12_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_ce0,
        Conv_0_weights_V_0_3_12_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_d0,
        Conv_0_weights_V_0_3_12_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_12_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_we0,
        Conv_0_weights_V_0_3_12_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_address1,
        Conv_0_weights_V_0_3_12_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_ce1,
        Conv_0_weights_V_0_3_12_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_d1,
        Conv_0_weights_V_0_3_12_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_12_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_we1,
        Conv_0_weights_V_0_3_11_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_address0,
        Conv_0_weights_V_0_3_11_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_ce0,
        Conv_0_weights_V_0_3_11_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_d0,
        Conv_0_weights_V_0_3_11_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_11_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_we0,
        Conv_0_weights_V_0_3_11_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_address1,
        Conv_0_weights_V_0_3_11_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_ce1,
        Conv_0_weights_V_0_3_11_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_d1,
        Conv_0_weights_V_0_3_11_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_11_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_we1,
        Conv_0_weights_V_0_3_10_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_address0,
        Conv_0_weights_V_0_3_10_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_ce0,
        Conv_0_weights_V_0_3_10_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_d0,
        Conv_0_weights_V_0_3_10_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_10_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_we0,
        Conv_0_weights_V_0_3_10_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_address1,
        Conv_0_weights_V_0_3_10_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_ce1,
        Conv_0_weights_V_0_3_10_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_d1,
        Conv_0_weights_V_0_3_10_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_10_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_we1,
        Conv_0_weights_V_0_3_9_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_address0,
        Conv_0_weights_V_0_3_9_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_ce0,
        Conv_0_weights_V_0_3_9_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_d0,
        Conv_0_weights_V_0_3_9_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_9_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_we0,
        Conv_0_weights_V_0_3_9_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_address1,
        Conv_0_weights_V_0_3_9_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_ce1,
        Conv_0_weights_V_0_3_9_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_d1,
        Conv_0_weights_V_0_3_9_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_9_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_we1,
        Conv_0_weights_V_0_3_8_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_address0,
        Conv_0_weights_V_0_3_8_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_ce0,
        Conv_0_weights_V_0_3_8_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_d0,
        Conv_0_weights_V_0_3_8_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_8_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_we0,
        Conv_0_weights_V_0_3_8_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_address1,
        Conv_0_weights_V_0_3_8_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_ce1,
        Conv_0_weights_V_0_3_8_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_d1,
        Conv_0_weights_V_0_3_8_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_8_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_we1,
        Conv_0_weights_V_0_3_7_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_address0,
        Conv_0_weights_V_0_3_7_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_ce0,
        Conv_0_weights_V_0_3_7_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_d0,
        Conv_0_weights_V_0_3_7_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_7_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_we0,
        Conv_0_weights_V_0_3_7_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_address1,
        Conv_0_weights_V_0_3_7_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_ce1,
        Conv_0_weights_V_0_3_7_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_d1,
        Conv_0_weights_V_0_3_7_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_7_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_we1,
        Conv_0_weights_V_0_3_6_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_address0,
        Conv_0_weights_V_0_3_6_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_ce0,
        Conv_0_weights_V_0_3_6_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_d0,
        Conv_0_weights_V_0_3_6_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_6_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_we0,
        Conv_0_weights_V_0_3_6_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_address1,
        Conv_0_weights_V_0_3_6_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_ce1,
        Conv_0_weights_V_0_3_6_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_d1,
        Conv_0_weights_V_0_3_6_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_6_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_we1,
        Conv_0_weights_V_0_3_5_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_address0,
        Conv_0_weights_V_0_3_5_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_ce0,
        Conv_0_weights_V_0_3_5_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_d0,
        Conv_0_weights_V_0_3_5_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_5_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_we0,
        Conv_0_weights_V_0_3_5_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_address1,
        Conv_0_weights_V_0_3_5_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_ce1,
        Conv_0_weights_V_0_3_5_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_d1,
        Conv_0_weights_V_0_3_5_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_5_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_we1,
        Conv_0_weights_V_0_3_4_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_address0,
        Conv_0_weights_V_0_3_4_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_ce0,
        Conv_0_weights_V_0_3_4_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_d0,
        Conv_0_weights_V_0_3_4_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_4_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_we0,
        Conv_0_weights_V_0_3_4_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_address1,
        Conv_0_weights_V_0_3_4_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_ce1,
        Conv_0_weights_V_0_3_4_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_d1,
        Conv_0_weights_V_0_3_4_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_4_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_we1,
        Conv_0_weights_V_0_3_3_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_address0,
        Conv_0_weights_V_0_3_3_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_ce0,
        Conv_0_weights_V_0_3_3_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_d0,
        Conv_0_weights_V_0_3_3_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_3_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_we0,
        Conv_0_weights_V_0_3_3_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_address1,
        Conv_0_weights_V_0_3_3_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_ce1,
        Conv_0_weights_V_0_3_3_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_d1,
        Conv_0_weights_V_0_3_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_3_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_we1,
        Conv_0_weights_V_0_3_2_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_address0,
        Conv_0_weights_V_0_3_2_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_ce0,
        Conv_0_weights_V_0_3_2_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_d0,
        Conv_0_weights_V_0_3_2_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_2_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_we0,
        Conv_0_weights_V_0_3_2_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_address1,
        Conv_0_weights_V_0_3_2_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_ce1,
        Conv_0_weights_V_0_3_2_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_d1,
        Conv_0_weights_V_0_3_2_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_2_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_we1,
        Conv_0_weights_V_0_3_1_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_address0,
        Conv_0_weights_V_0_3_1_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_ce0,
        Conv_0_weights_V_0_3_1_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_d0,
        Conv_0_weights_V_0_3_1_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_1_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_we0,
        Conv_0_weights_V_0_3_1_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_address1,
        Conv_0_weights_V_0_3_1_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_ce1,
        Conv_0_weights_V_0_3_1_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_d1,
        Conv_0_weights_V_0_3_1_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_1_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_we1,
        Conv_0_weights_V_0_3_address0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_address0,
        Conv_0_weights_V_0_3_ce0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_ce0,
        Conv_0_weights_V_0_3_d0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_d0,
        Conv_0_weights_V_0_3_q0 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_we0 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_we0,
        Conv_0_weights_V_0_3_address1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_address1,
        Conv_0_weights_V_0_3_ce1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_ce1,
        Conv_0_weights_V_0_3_d1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_d1,
        Conv_0_weights_V_0_3_q1 => ap_const_lv16_0,
        Conv_0_weights_V_0_3_we1 => grp_reload_weights_fu_572_Conv_0_weights_V_0_3_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        wr_hw_V_offset_ap_vld => ap_const_logic_1,
        ap_start => grp_reload_weights_fu_572_ap_start,
        ap_done => grp_reload_weights_fu_572_ap_done,
        ap_ready => grp_reload_weights_fu_572_ap_ready,
        ap_idle => grp_reload_weights_fu_572_ap_idle,
        ap_continue => grp_reload_weights_fu_572_ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_process_r_fu_328_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_process_r_fu_328_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln175_reg_844 = ap_const_lv1_1))) then 
                    ap_sync_reg_grp_process_r_fu_328_ap_done <= ap_const_logic_0;
                elsif ((grp_process_r_fu_328_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_process_r_fu_328_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_process_r_fu_328_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_process_r_fu_328_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln175_reg_844 = ap_const_lv1_1))) then 
                    ap_sync_reg_grp_process_r_fu_328_ap_ready <= ap_const_logic_0;
                elsif ((grp_process_r_fu_328_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_process_r_fu_328_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_reload_weights_fu_572_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_reload_weights_fu_572_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
                    ap_sync_reg_grp_reload_weights_fu_572_ap_done <= ap_const_logic_0;
                elsif ((grp_reload_weights_fu_572_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_reload_weights_fu_572_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_reload_weights_fu_572_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_reload_weights_fu_572_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
                    ap_sync_reg_grp_reload_weights_fu_572_ap_ready <= ap_const_logic_0;
                elsif ((grp_reload_weights_fu_572_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_reload_weights_fu_572_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_process_r_fu_328_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_process_r_fu_328_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_process_r_fu_328_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln175_reg_844 = ap_const_lv1_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln175_fu_812_p2 = ap_const_lv1_1)))) then 
                    grp_process_r_fu_328_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_r_fu_328_ap_ready = ap_const_logic_1)) then 
                    grp_process_r_fu_328_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reload_weights_fu_572_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reload_weights_fu_572_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_reload_weights_fu_572_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (icmp_ln175_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln177_fu_818_p2 = ap_const_lv1_1)))) then 
                    grp_reload_weights_fu_572_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reload_weights_fu_572_ap_ready = ap_const_logic_1)) then 
                    grp_reload_weights_fu_572_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                fpgaconvnet_in_0_V_s_reg_839 <= fpgaconvnet_in_0_V_offset(31 downto 3);
                fpgaconvnet_out_0_V_1_reg_834 <= fpgaconvnet_out_0_V_offset(31 downto 3);
                fpgaconvnet_wr_0_V_s_reg_829 <= fpgaconvnet_wr_0_V_offset(31 downto 3);
                icmp_ln175_reg_844 <= icmp_ln175_fu_812_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (icmp_ln175_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln177_reg_848 <= icmp_ln177_fu_818_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    Conv_0_weights_V_0_0_10_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_10_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_10_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_10_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_10_address0;
            else 
                Conv_0_weights_V_0_0_10_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_10_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_10_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_10_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_10_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_10_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_10_ce0;
            else 
                Conv_0_weights_V_0_0_10_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_10_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_10_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_we0;
        else 
            Conv_0_weights_V_0_0_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_11_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_11_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_11_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_11_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_11_address0;
            else 
                Conv_0_weights_V_0_0_11_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_11_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_11_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_11_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_11_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_11_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_11_ce0;
            else 
                Conv_0_weights_V_0_0_11_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_11_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_11_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_we0;
        else 
            Conv_0_weights_V_0_0_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_12_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_12_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_12_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_12_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_12_address0;
            else 
                Conv_0_weights_V_0_0_12_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_12_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_12_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_12_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_12_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_12_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_12_ce0;
            else 
                Conv_0_weights_V_0_0_12_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_12_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_12_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_we0;
        else 
            Conv_0_weights_V_0_0_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_13_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_13_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_13_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_13_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_13_address0;
            else 
                Conv_0_weights_V_0_0_13_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_13_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_13_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_13_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_13_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_13_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_13_ce0;
            else 
                Conv_0_weights_V_0_0_13_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_13_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_13_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_we0;
        else 
            Conv_0_weights_V_0_0_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_14_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_14_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_14_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_14_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_14_address0;
            else 
                Conv_0_weights_V_0_0_14_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_14_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_14_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_14_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_14_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_14_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_14_ce0;
            else 
                Conv_0_weights_V_0_0_14_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_14_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_14_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_we0;
        else 
            Conv_0_weights_V_0_0_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_15_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_15_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_15_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_15_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_15_address0;
            else 
                Conv_0_weights_V_0_0_15_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_15_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_15_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_15_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_15_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_15_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_15_ce0;
            else 
                Conv_0_weights_V_0_0_15_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_15_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_15_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_we0;
        else 
            Conv_0_weights_V_0_0_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_16_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_16_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_16_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_16_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_16_address0;
            else 
                Conv_0_weights_V_0_0_16_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_16_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_16_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_16_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_16_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_16_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_16_ce0;
            else 
                Conv_0_weights_V_0_0_16_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_16_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_16_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_we0;
        else 
            Conv_0_weights_V_0_0_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_17_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_17_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_17_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_17_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_17_address0;
            else 
                Conv_0_weights_V_0_0_17_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_17_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_17_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_17_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_17_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_17_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_17_ce0;
            else 
                Conv_0_weights_V_0_0_17_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_17_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_17_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_we0;
        else 
            Conv_0_weights_V_0_0_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_18_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_18_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_18_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_18_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_18_address0;
            else 
                Conv_0_weights_V_0_0_18_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_18_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_18_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_18_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_18_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_18_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_18_ce0;
            else 
                Conv_0_weights_V_0_0_18_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_18_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_18_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_we0;
        else 
            Conv_0_weights_V_0_0_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_19_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_19_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_19_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_19_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_19_address0;
            else 
                Conv_0_weights_V_0_0_19_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_19_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_19_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_19_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_19_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_19_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_19_ce0;
            else 
                Conv_0_weights_V_0_0_19_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_19_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_19_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_we0;
        else 
            Conv_0_weights_V_0_0_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_1_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_1_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_1_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_1_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_1_address0;
            else 
                Conv_0_weights_V_0_0_1_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_1_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_1_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_1_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_1_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_1_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_1_ce0;
            else 
                Conv_0_weights_V_0_0_1_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_1_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_1_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_we0;
        else 
            Conv_0_weights_V_0_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_20_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_20_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_20_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_20_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_20_address0;
            else 
                Conv_0_weights_V_0_0_20_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_20_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_20_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_20_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_20_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_20_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_20_ce0;
            else 
                Conv_0_weights_V_0_0_20_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_20_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_20_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_we0;
        else 
            Conv_0_weights_V_0_0_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_21_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_21_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_21_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_21_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_21_address0;
            else 
                Conv_0_weights_V_0_0_21_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_21_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_21_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_21_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_21_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_21_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_21_ce0;
            else 
                Conv_0_weights_V_0_0_21_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_21_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_21_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_we0;
        else 
            Conv_0_weights_V_0_0_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_22_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_22_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_22_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_22_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_22_address0;
            else 
                Conv_0_weights_V_0_0_22_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_22_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_22_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_22_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_22_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_22_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_22_ce0;
            else 
                Conv_0_weights_V_0_0_22_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_22_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_22_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_we0;
        else 
            Conv_0_weights_V_0_0_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_23_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_23_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_23_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_23_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_23_address0;
            else 
                Conv_0_weights_V_0_0_23_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_23_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_23_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_23_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_23_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_23_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_23_ce0;
            else 
                Conv_0_weights_V_0_0_23_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_23_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_23_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_we0;
        else 
            Conv_0_weights_V_0_0_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_24_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_24_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_24_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_24_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_24_address0;
            else 
                Conv_0_weights_V_0_0_24_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_24_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_24_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_24_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_24_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_24_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_24_ce0;
            else 
                Conv_0_weights_V_0_0_24_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_24_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_24_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_we0;
        else 
            Conv_0_weights_V_0_0_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_2_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_2_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_2_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_2_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_2_address0;
            else 
                Conv_0_weights_V_0_0_2_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_2_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_2_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_2_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_2_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_2_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_2_ce0;
            else 
                Conv_0_weights_V_0_0_2_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_2_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_2_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_we0;
        else 
            Conv_0_weights_V_0_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_3_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_3_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_3_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_3_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_3_address0;
            else 
                Conv_0_weights_V_0_0_3_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_3_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_3_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_3_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_3_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_3_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_3_ce0;
            else 
                Conv_0_weights_V_0_0_3_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_3_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_3_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_we0;
        else 
            Conv_0_weights_V_0_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_4_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_4_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_4_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_4_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_4_address0;
            else 
                Conv_0_weights_V_0_0_4_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_4_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_4_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_4_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_4_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_4_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_4_ce0;
            else 
                Conv_0_weights_V_0_0_4_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_4_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_4_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_we0;
        else 
            Conv_0_weights_V_0_0_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_5_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_5_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_5_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_5_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_5_address0;
            else 
                Conv_0_weights_V_0_0_5_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_5_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_5_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_5_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_5_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_5_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_5_ce0;
            else 
                Conv_0_weights_V_0_0_5_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_5_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_5_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_we0;
        else 
            Conv_0_weights_V_0_0_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_6_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_6_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_6_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_6_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_6_address0;
            else 
                Conv_0_weights_V_0_0_6_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_6_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_6_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_6_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_6_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_6_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_6_ce0;
            else 
                Conv_0_weights_V_0_0_6_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_6_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_6_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_we0;
        else 
            Conv_0_weights_V_0_0_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_7_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_7_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_7_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_7_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_7_address0;
            else 
                Conv_0_weights_V_0_0_7_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_7_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_7_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_7_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_7_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_7_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_7_ce0;
            else 
                Conv_0_weights_V_0_0_7_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_7_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_7_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_we0;
        else 
            Conv_0_weights_V_0_0_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_8_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_8_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_8_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_8_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_8_address0;
            else 
                Conv_0_weights_V_0_0_8_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_8_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_8_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_8_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_8_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_8_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_8_ce0;
            else 
                Conv_0_weights_V_0_0_8_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_8_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_8_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_we0;
        else 
            Conv_0_weights_V_0_0_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_9_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_9_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_9_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_9_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_9_address0;
            else 
                Conv_0_weights_V_0_0_9_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_9_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_9_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_9_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_9_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_9_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_9_ce0;
            else 
                Conv_0_weights_V_0_0_9_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_9_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_9_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_we0;
        else 
            Conv_0_weights_V_0_0_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_address0;
            else 
                Conv_0_weights_V_0_0_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_0_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_0_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_0_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_0_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_0_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_0_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_0_ce0;
            else 
                Conv_0_weights_V_0_0_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_0_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_0_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_0_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_0_we0;
        else 
            Conv_0_weights_V_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_10_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_10_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_10_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_10_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_10_address0;
            else 
                Conv_0_weights_V_0_1_10_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_10_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_10_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_10_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_10_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_10_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_10_ce0;
            else 
                Conv_0_weights_V_0_1_10_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_10_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_10_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_we0;
        else 
            Conv_0_weights_V_0_1_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_11_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_11_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_11_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_11_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_11_address0;
            else 
                Conv_0_weights_V_0_1_11_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_11_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_11_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_11_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_11_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_11_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_11_ce0;
            else 
                Conv_0_weights_V_0_1_11_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_11_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_11_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_we0;
        else 
            Conv_0_weights_V_0_1_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_12_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_12_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_12_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_12_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_12_address0;
            else 
                Conv_0_weights_V_0_1_12_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_12_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_12_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_12_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_12_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_12_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_12_ce0;
            else 
                Conv_0_weights_V_0_1_12_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_12_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_12_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_we0;
        else 
            Conv_0_weights_V_0_1_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_13_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_13_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_13_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_13_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_13_address0;
            else 
                Conv_0_weights_V_0_1_13_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_13_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_13_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_13_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_13_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_13_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_13_ce0;
            else 
                Conv_0_weights_V_0_1_13_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_13_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_13_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_we0;
        else 
            Conv_0_weights_V_0_1_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_14_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_14_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_14_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_14_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_14_address0;
            else 
                Conv_0_weights_V_0_1_14_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_14_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_14_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_14_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_14_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_14_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_14_ce0;
            else 
                Conv_0_weights_V_0_1_14_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_14_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_14_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_we0;
        else 
            Conv_0_weights_V_0_1_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_15_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_15_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_15_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_15_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_15_address0;
            else 
                Conv_0_weights_V_0_1_15_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_15_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_15_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_15_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_15_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_15_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_15_ce0;
            else 
                Conv_0_weights_V_0_1_15_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_15_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_15_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_we0;
        else 
            Conv_0_weights_V_0_1_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_16_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_16_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_16_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_16_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_16_address0;
            else 
                Conv_0_weights_V_0_1_16_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_16_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_16_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_16_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_16_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_16_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_16_ce0;
            else 
                Conv_0_weights_V_0_1_16_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_16_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_16_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_we0;
        else 
            Conv_0_weights_V_0_1_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_17_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_17_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_17_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_17_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_17_address0;
            else 
                Conv_0_weights_V_0_1_17_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_17_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_17_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_17_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_17_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_17_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_17_ce0;
            else 
                Conv_0_weights_V_0_1_17_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_17_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_17_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_we0;
        else 
            Conv_0_weights_V_0_1_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_18_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_18_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_18_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_18_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_18_address0;
            else 
                Conv_0_weights_V_0_1_18_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_18_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_18_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_18_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_18_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_18_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_18_ce0;
            else 
                Conv_0_weights_V_0_1_18_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_18_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_18_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_we0;
        else 
            Conv_0_weights_V_0_1_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_19_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_19_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_19_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_19_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_19_address0;
            else 
                Conv_0_weights_V_0_1_19_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_19_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_19_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_19_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_19_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_19_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_19_ce0;
            else 
                Conv_0_weights_V_0_1_19_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_19_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_19_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_we0;
        else 
            Conv_0_weights_V_0_1_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_1_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_1_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_1_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_1_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_1_address0;
            else 
                Conv_0_weights_V_0_1_1_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_1_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_1_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_1_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_1_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_1_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_1_ce0;
            else 
                Conv_0_weights_V_0_1_1_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_1_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_1_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_we0;
        else 
            Conv_0_weights_V_0_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_20_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_20_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_20_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_20_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_20_address0;
            else 
                Conv_0_weights_V_0_1_20_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_20_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_20_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_20_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_20_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_20_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_20_ce0;
            else 
                Conv_0_weights_V_0_1_20_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_20_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_20_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_we0;
        else 
            Conv_0_weights_V_0_1_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_21_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_21_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_21_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_21_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_21_address0;
            else 
                Conv_0_weights_V_0_1_21_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_21_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_21_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_21_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_21_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_21_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_21_ce0;
            else 
                Conv_0_weights_V_0_1_21_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_21_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_21_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_we0;
        else 
            Conv_0_weights_V_0_1_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_22_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_22_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_22_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_22_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_22_address0;
            else 
                Conv_0_weights_V_0_1_22_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_22_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_22_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_22_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_22_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_22_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_22_ce0;
            else 
                Conv_0_weights_V_0_1_22_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_22_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_22_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_we0;
        else 
            Conv_0_weights_V_0_1_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_23_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_23_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_23_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_23_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_23_address0;
            else 
                Conv_0_weights_V_0_1_23_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_23_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_23_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_23_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_23_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_23_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_23_ce0;
            else 
                Conv_0_weights_V_0_1_23_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_23_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_23_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_we0;
        else 
            Conv_0_weights_V_0_1_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_24_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_24_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_24_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_24_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_24_address0;
            else 
                Conv_0_weights_V_0_1_24_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_24_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_24_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_24_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_24_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_24_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_24_ce0;
            else 
                Conv_0_weights_V_0_1_24_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_24_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_24_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_we0;
        else 
            Conv_0_weights_V_0_1_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_2_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_2_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_2_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_2_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_2_address0;
            else 
                Conv_0_weights_V_0_1_2_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_2_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_2_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_2_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_2_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_2_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_2_ce0;
            else 
                Conv_0_weights_V_0_1_2_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_2_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_2_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_we0;
        else 
            Conv_0_weights_V_0_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_3_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_3_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_3_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_3_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_3_address0;
            else 
                Conv_0_weights_V_0_1_3_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_3_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_3_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_3_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_3_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_3_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_3_ce0;
            else 
                Conv_0_weights_V_0_1_3_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_3_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_3_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_we0;
        else 
            Conv_0_weights_V_0_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_4_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_4_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_4_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_4_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_4_address0;
            else 
                Conv_0_weights_V_0_1_4_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_4_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_4_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_4_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_4_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_4_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_4_ce0;
            else 
                Conv_0_weights_V_0_1_4_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_4_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_4_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_we0;
        else 
            Conv_0_weights_V_0_1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_5_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_5_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_5_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_5_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_5_address0;
            else 
                Conv_0_weights_V_0_1_5_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_5_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_5_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_5_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_5_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_5_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_5_ce0;
            else 
                Conv_0_weights_V_0_1_5_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_5_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_5_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_we0;
        else 
            Conv_0_weights_V_0_1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_6_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_6_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_6_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_6_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_6_address0;
            else 
                Conv_0_weights_V_0_1_6_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_6_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_6_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_6_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_6_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_6_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_6_ce0;
            else 
                Conv_0_weights_V_0_1_6_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_6_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_6_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_we0;
        else 
            Conv_0_weights_V_0_1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_7_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_7_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_7_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_7_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_7_address0;
            else 
                Conv_0_weights_V_0_1_7_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_7_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_7_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_7_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_7_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_7_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_7_ce0;
            else 
                Conv_0_weights_V_0_1_7_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_7_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_7_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_we0;
        else 
            Conv_0_weights_V_0_1_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_8_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_8_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_8_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_8_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_8_address0;
            else 
                Conv_0_weights_V_0_1_8_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_8_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_8_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_8_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_8_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_8_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_8_ce0;
            else 
                Conv_0_weights_V_0_1_8_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_8_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_8_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_we0;
        else 
            Conv_0_weights_V_0_1_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_9_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_9_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_9_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_9_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_9_address0;
            else 
                Conv_0_weights_V_0_1_9_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_9_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_9_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_9_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_9_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_9_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_9_ce0;
            else 
                Conv_0_weights_V_0_1_9_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_9_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_9_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_we0;
        else 
            Conv_0_weights_V_0_1_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_address0;
            else 
                Conv_0_weights_V_0_1_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_1_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_1_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_1_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_1_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_1_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_1_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_1_ce0;
            else 
                Conv_0_weights_V_0_1_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_1_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_1_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_1_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_1_we0;
        else 
            Conv_0_weights_V_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_10_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_10_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_10_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_10_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_10_address0;
            else 
                Conv_0_weights_V_0_2_10_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_10_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_10_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_10_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_10_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_10_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_10_ce0;
            else 
                Conv_0_weights_V_0_2_10_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_10_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_10_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_we0;
        else 
            Conv_0_weights_V_0_2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_11_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_11_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_11_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_11_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_11_address0;
            else 
                Conv_0_weights_V_0_2_11_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_11_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_11_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_11_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_11_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_11_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_11_ce0;
            else 
                Conv_0_weights_V_0_2_11_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_11_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_11_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_we0;
        else 
            Conv_0_weights_V_0_2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_12_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_12_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_12_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_12_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_12_address0;
            else 
                Conv_0_weights_V_0_2_12_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_12_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_12_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_12_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_12_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_12_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_12_ce0;
            else 
                Conv_0_weights_V_0_2_12_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_12_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_12_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_we0;
        else 
            Conv_0_weights_V_0_2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_13_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_13_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_13_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_13_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_13_address0;
            else 
                Conv_0_weights_V_0_2_13_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_13_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_13_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_13_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_13_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_13_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_13_ce0;
            else 
                Conv_0_weights_V_0_2_13_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_13_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_13_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_we0;
        else 
            Conv_0_weights_V_0_2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_14_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_14_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_14_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_14_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_14_address0;
            else 
                Conv_0_weights_V_0_2_14_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_14_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_14_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_14_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_14_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_14_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_14_ce0;
            else 
                Conv_0_weights_V_0_2_14_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_14_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_14_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_we0;
        else 
            Conv_0_weights_V_0_2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_15_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_15_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_15_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_15_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_15_address0;
            else 
                Conv_0_weights_V_0_2_15_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_15_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_15_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_15_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_15_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_15_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_15_ce0;
            else 
                Conv_0_weights_V_0_2_15_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_15_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_15_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_we0;
        else 
            Conv_0_weights_V_0_2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_16_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_16_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_16_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_16_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_16_address0;
            else 
                Conv_0_weights_V_0_2_16_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_16_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_16_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_16_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_16_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_16_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_16_ce0;
            else 
                Conv_0_weights_V_0_2_16_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_16_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_16_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_we0;
        else 
            Conv_0_weights_V_0_2_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_17_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_17_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_17_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_17_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_17_address0;
            else 
                Conv_0_weights_V_0_2_17_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_17_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_17_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_17_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_17_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_17_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_17_ce0;
            else 
                Conv_0_weights_V_0_2_17_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_17_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_17_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_we0;
        else 
            Conv_0_weights_V_0_2_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_18_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_18_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_18_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_18_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_18_address0;
            else 
                Conv_0_weights_V_0_2_18_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_18_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_18_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_18_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_18_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_18_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_18_ce0;
            else 
                Conv_0_weights_V_0_2_18_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_18_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_18_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_we0;
        else 
            Conv_0_weights_V_0_2_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_19_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_19_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_19_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_19_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_19_address0;
            else 
                Conv_0_weights_V_0_2_19_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_19_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_19_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_19_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_19_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_19_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_19_ce0;
            else 
                Conv_0_weights_V_0_2_19_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_19_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_19_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_we0;
        else 
            Conv_0_weights_V_0_2_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_1_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_1_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_1_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_1_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_1_address0;
            else 
                Conv_0_weights_V_0_2_1_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_1_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_1_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_1_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_1_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_1_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_1_ce0;
            else 
                Conv_0_weights_V_0_2_1_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_1_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_1_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_we0;
        else 
            Conv_0_weights_V_0_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_20_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_20_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_20_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_20_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_20_address0;
            else 
                Conv_0_weights_V_0_2_20_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_20_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_20_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_20_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_20_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_20_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_20_ce0;
            else 
                Conv_0_weights_V_0_2_20_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_20_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_20_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_we0;
        else 
            Conv_0_weights_V_0_2_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_21_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_21_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_21_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_21_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_21_address0;
            else 
                Conv_0_weights_V_0_2_21_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_21_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_21_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_21_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_21_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_21_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_21_ce0;
            else 
                Conv_0_weights_V_0_2_21_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_21_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_21_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_we0;
        else 
            Conv_0_weights_V_0_2_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_22_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_22_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_22_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_22_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_22_address0;
            else 
                Conv_0_weights_V_0_2_22_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_22_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_22_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_22_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_22_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_22_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_22_ce0;
            else 
                Conv_0_weights_V_0_2_22_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_22_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_22_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_we0;
        else 
            Conv_0_weights_V_0_2_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_23_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_23_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_23_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_23_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_23_address0;
            else 
                Conv_0_weights_V_0_2_23_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_23_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_23_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_23_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_23_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_23_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_23_ce0;
            else 
                Conv_0_weights_V_0_2_23_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_23_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_23_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_we0;
        else 
            Conv_0_weights_V_0_2_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_24_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_24_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_24_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_24_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_24_address0;
            else 
                Conv_0_weights_V_0_2_24_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_24_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_24_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_24_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_24_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_24_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_24_ce0;
            else 
                Conv_0_weights_V_0_2_24_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_24_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_24_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_we0;
        else 
            Conv_0_weights_V_0_2_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_2_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_2_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_2_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_2_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_2_address0;
            else 
                Conv_0_weights_V_0_2_2_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_2_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_2_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_2_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_2_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_2_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_2_ce0;
            else 
                Conv_0_weights_V_0_2_2_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_2_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_2_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_we0;
        else 
            Conv_0_weights_V_0_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_3_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_3_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_3_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_3_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_3_address0;
            else 
                Conv_0_weights_V_0_2_3_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_3_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_3_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_3_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_3_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_3_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_3_ce0;
            else 
                Conv_0_weights_V_0_2_3_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_3_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_3_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_we0;
        else 
            Conv_0_weights_V_0_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_4_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_4_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_4_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_4_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_4_address0;
            else 
                Conv_0_weights_V_0_2_4_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_4_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_4_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_4_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_4_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_4_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_4_ce0;
            else 
                Conv_0_weights_V_0_2_4_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_4_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_4_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_we0;
        else 
            Conv_0_weights_V_0_2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_5_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_5_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_5_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_5_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_5_address0;
            else 
                Conv_0_weights_V_0_2_5_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_5_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_5_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_5_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_5_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_5_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_5_ce0;
            else 
                Conv_0_weights_V_0_2_5_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_5_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_5_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_we0;
        else 
            Conv_0_weights_V_0_2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_6_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_6_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_6_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_6_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_6_address0;
            else 
                Conv_0_weights_V_0_2_6_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_6_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_6_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_6_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_6_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_6_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_6_ce0;
            else 
                Conv_0_weights_V_0_2_6_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_6_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_6_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_we0;
        else 
            Conv_0_weights_V_0_2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_7_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_7_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_7_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_7_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_7_address0;
            else 
                Conv_0_weights_V_0_2_7_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_7_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_7_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_7_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_7_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_7_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_7_ce0;
            else 
                Conv_0_weights_V_0_2_7_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_7_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_7_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_we0;
        else 
            Conv_0_weights_V_0_2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_8_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_8_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_8_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_8_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_8_address0;
            else 
                Conv_0_weights_V_0_2_8_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_8_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_8_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_8_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_8_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_8_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_8_ce0;
            else 
                Conv_0_weights_V_0_2_8_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_8_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_8_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_we0;
        else 
            Conv_0_weights_V_0_2_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_9_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_9_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_9_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_9_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_9_address0;
            else 
                Conv_0_weights_V_0_2_9_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_9_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_9_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_9_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_9_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_9_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_9_ce0;
            else 
                Conv_0_weights_V_0_2_9_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_9_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_9_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_we0;
        else 
            Conv_0_weights_V_0_2_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_address0;
            else 
                Conv_0_weights_V_0_2_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_2_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_2_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_2_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_2_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_2_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_2_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_2_ce0;
            else 
                Conv_0_weights_V_0_2_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_2_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_2_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_2_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_2_we0;
        else 
            Conv_0_weights_V_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_10_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_10_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_10_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_10_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_10_address0;
            else 
                Conv_0_weights_V_0_3_10_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_10_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_10_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_10_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_10_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_10_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_10_ce0;
            else 
                Conv_0_weights_V_0_3_10_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_10_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_10_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_we0;
        else 
            Conv_0_weights_V_0_3_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_11_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_11_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_11_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_11_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_11_address0;
            else 
                Conv_0_weights_V_0_3_11_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_11_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_11_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_11_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_11_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_11_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_11_ce0;
            else 
                Conv_0_weights_V_0_3_11_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_11_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_11_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_we0;
        else 
            Conv_0_weights_V_0_3_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_12_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_12_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_12_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_12_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_12_address0;
            else 
                Conv_0_weights_V_0_3_12_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_12_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_12_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_12_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_12_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_12_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_12_ce0;
            else 
                Conv_0_weights_V_0_3_12_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_12_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_12_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_we0;
        else 
            Conv_0_weights_V_0_3_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_13_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_13_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_13_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_13_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_13_address0;
            else 
                Conv_0_weights_V_0_3_13_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_13_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_13_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_13_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_13_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_13_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_13_ce0;
            else 
                Conv_0_weights_V_0_3_13_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_13_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_13_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_we0;
        else 
            Conv_0_weights_V_0_3_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_14_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_14_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_14_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_14_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_14_address0;
            else 
                Conv_0_weights_V_0_3_14_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_14_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_14_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_14_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_14_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_14_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_14_ce0;
            else 
                Conv_0_weights_V_0_3_14_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_14_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_14_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_we0;
        else 
            Conv_0_weights_V_0_3_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_15_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_15_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_15_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_15_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_15_address0;
            else 
                Conv_0_weights_V_0_3_15_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_15_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_15_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_15_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_15_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_15_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_15_ce0;
            else 
                Conv_0_weights_V_0_3_15_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_15_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_15_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_we0;
        else 
            Conv_0_weights_V_0_3_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_16_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_16_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_16_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_16_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_16_address0;
            else 
                Conv_0_weights_V_0_3_16_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_16_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_16_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_16_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_16_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_16_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_16_ce0;
            else 
                Conv_0_weights_V_0_3_16_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_16_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_16_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_we0;
        else 
            Conv_0_weights_V_0_3_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_17_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_17_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_17_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_17_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_17_address0;
            else 
                Conv_0_weights_V_0_3_17_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_17_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_17_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_17_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_17_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_17_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_17_ce0;
            else 
                Conv_0_weights_V_0_3_17_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_17_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_17_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_we0;
        else 
            Conv_0_weights_V_0_3_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_18_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_18_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_18_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_18_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_18_address0;
            else 
                Conv_0_weights_V_0_3_18_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_18_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_18_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_18_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_18_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_18_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_18_ce0;
            else 
                Conv_0_weights_V_0_3_18_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_18_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_18_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_we0;
        else 
            Conv_0_weights_V_0_3_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_19_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_19_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_19_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_19_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_19_address0;
            else 
                Conv_0_weights_V_0_3_19_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_19_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_19_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_19_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_19_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_19_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_19_ce0;
            else 
                Conv_0_weights_V_0_3_19_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_19_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_19_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_we0;
        else 
            Conv_0_weights_V_0_3_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_1_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_1_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_1_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_1_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_1_address0;
            else 
                Conv_0_weights_V_0_3_1_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_1_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_1_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_1_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_1_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_1_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_1_ce0;
            else 
                Conv_0_weights_V_0_3_1_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_1_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_1_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_we0;
        else 
            Conv_0_weights_V_0_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_20_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_20_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_20_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_20_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_20_address0;
            else 
                Conv_0_weights_V_0_3_20_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_20_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_20_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_20_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_20_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_20_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_20_ce0;
            else 
                Conv_0_weights_V_0_3_20_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_20_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_20_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_we0;
        else 
            Conv_0_weights_V_0_3_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_21_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_21_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_21_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_21_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_21_address0;
            else 
                Conv_0_weights_V_0_3_21_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_21_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_21_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_21_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_21_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_21_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_21_ce0;
            else 
                Conv_0_weights_V_0_3_21_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_21_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_21_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_we0;
        else 
            Conv_0_weights_V_0_3_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_22_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_22_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_22_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_22_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_22_address0;
            else 
                Conv_0_weights_V_0_3_22_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_22_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_22_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_22_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_22_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_22_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_22_ce0;
            else 
                Conv_0_weights_V_0_3_22_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_22_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_22_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_we0;
        else 
            Conv_0_weights_V_0_3_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_23_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_23_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_23_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_23_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_23_address0;
            else 
                Conv_0_weights_V_0_3_23_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_23_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_23_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_23_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_23_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_23_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_23_ce0;
            else 
                Conv_0_weights_V_0_3_23_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_23_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_23_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_we0;
        else 
            Conv_0_weights_V_0_3_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_24_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_24_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_24_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_24_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_24_address0;
            else 
                Conv_0_weights_V_0_3_24_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_24_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_24_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_24_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_24_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_24_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_24_ce0;
            else 
                Conv_0_weights_V_0_3_24_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_24_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_24_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_we0;
        else 
            Conv_0_weights_V_0_3_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_2_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_2_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_2_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_2_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_2_address0;
            else 
                Conv_0_weights_V_0_3_2_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_2_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_2_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_2_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_2_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_2_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_2_ce0;
            else 
                Conv_0_weights_V_0_3_2_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_2_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_2_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_we0;
        else 
            Conv_0_weights_V_0_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_3_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_3_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_3_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_3_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_3_address0;
            else 
                Conv_0_weights_V_0_3_3_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_3_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_3_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_3_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_3_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_3_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_3_ce0;
            else 
                Conv_0_weights_V_0_3_3_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_3_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_3_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_we0;
        else 
            Conv_0_weights_V_0_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_4_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_4_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_4_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_4_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_4_address0;
            else 
                Conv_0_weights_V_0_3_4_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_4_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_4_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_4_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_4_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_4_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_4_ce0;
            else 
                Conv_0_weights_V_0_3_4_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_4_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_4_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_we0;
        else 
            Conv_0_weights_V_0_3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_5_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_5_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_5_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_5_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_5_address0;
            else 
                Conv_0_weights_V_0_3_5_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_5_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_5_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_5_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_5_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_5_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_5_ce0;
            else 
                Conv_0_weights_V_0_3_5_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_5_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_5_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_we0;
        else 
            Conv_0_weights_V_0_3_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_6_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_6_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_6_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_6_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_6_address0;
            else 
                Conv_0_weights_V_0_3_6_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_6_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_6_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_6_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_6_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_6_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_6_ce0;
            else 
                Conv_0_weights_V_0_3_6_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_6_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_6_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_we0;
        else 
            Conv_0_weights_V_0_3_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_7_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_7_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_7_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_7_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_7_address0;
            else 
                Conv_0_weights_V_0_3_7_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_7_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_7_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_7_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_7_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_7_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_7_ce0;
            else 
                Conv_0_weights_V_0_3_7_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_7_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_7_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_we0;
        else 
            Conv_0_weights_V_0_3_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_8_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_8_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_8_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_8_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_8_address0;
            else 
                Conv_0_weights_V_0_3_8_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_8_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_8_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_8_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_8_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_8_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_8_ce0;
            else 
                Conv_0_weights_V_0_3_8_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_8_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_8_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_we0;
        else 
            Conv_0_weights_V_0_3_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_9_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_9_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_9_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_9_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_9_address0;
            else 
                Conv_0_weights_V_0_3_9_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_9_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_9_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_9_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_9_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_9_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_9_ce0;
            else 
                Conv_0_weights_V_0_3_9_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_9_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_9_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_we0;
        else 
            Conv_0_weights_V_0_3_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_address0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_address0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_address0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_address0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_address0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_address0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_address0;
            else 
                Conv_0_weights_V_0_3_address0 <= "XX";
            end if;
        else 
            Conv_0_weights_V_0_3_address0 <= "XX";
        end if; 
    end process;


    Conv_0_weights_V_0_3_ce0_assign_proc : process(icmp_ln175_reg_844, grp_process_r_fu_328_Conv_0_weights_V_0_3_ce0, grp_reload_weights_fu_572_Conv_0_weights_V_0_3_ce0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op120_call_state2 = ap_const_boolean_1)) then 
                Conv_0_weights_V_0_3_ce0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_ce0;
            elsif ((icmp_ln175_reg_844 = ap_const_lv1_1)) then 
                Conv_0_weights_V_0_3_ce0 <= grp_process_r_fu_328_Conv_0_weights_V_0_3_ce0;
            else 
                Conv_0_weights_V_0_3_ce0 <= ap_const_logic_0;
            end if;
        else 
            Conv_0_weights_V_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Conv_0_weights_V_0_3_we0_assign_proc : process(grp_reload_weights_fu_572_Conv_0_weights_V_0_3_we0, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            Conv_0_weights_V_0_3_we0 <= grp_reload_weights_fu_572_Conv_0_weights_V_0_3_we0;
        else 
            Conv_0_weights_V_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call0_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(icmp_ln175_reg_844, ap_sync_grp_reload_weights_fu_572_ap_ready, ap_sync_grp_reload_weights_fu_572_ap_done, ap_predicate_op120_call_state2, ap_sync_grp_process_r_fu_328_ap_ready, ap_sync_grp_process_r_fu_328_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((((ap_sync_grp_process_r_fu_328_ap_ready and ap_sync_grp_process_r_fu_328_ap_done) = ap_const_logic_0) and (icmp_ln175_reg_844 = ap_const_lv1_1)) or (((ap_sync_grp_reload_weights_fu_572_ap_ready and ap_sync_grp_reload_weights_fu_572_ap_done) = ap_const_logic_0) and (ap_predicate_op120_call_state2 = ap_const_boolean_1)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op120_call_state2_assign_proc : process(icmp_ln175_reg_844, icmp_ln177_reg_848)
    begin
                ap_predicate_op120_call_state2 <= ((icmp_ln175_reg_844 = ap_const_lv1_0) and (icmp_ln177_reg_848 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_grp_process_r_fu_328_ap_done <= (grp_process_r_fu_328_ap_done or ap_sync_reg_grp_process_r_fu_328_ap_done);
    ap_sync_grp_process_r_fu_328_ap_ready <= (grp_process_r_fu_328_ap_ready or ap_sync_reg_grp_process_r_fu_328_ap_ready);
    ap_sync_grp_reload_weights_fu_572_ap_done <= (grp_reload_weights_fu_572_ap_done or ap_sync_reg_grp_reload_weights_fu_572_ap_done);
    ap_sync_grp_reload_weights_fu_572_ap_ready <= (grp_reload_weights_fu_572_ap_ready or ap_sync_reg_grp_reload_weights_fu_572_ap_ready);

    grp_process_r_fu_328_ap_continue_assign_proc : process(icmp_ln175_reg_844, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln175_reg_844 = ap_const_lv1_1))) then 
            grp_process_r_fu_328_ap_continue <= ap_const_logic_1;
        else 
            grp_process_r_fu_328_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_process_r_fu_328_ap_start <= grp_process_r_fu_328_ap_start_reg;

    grp_reload_weights_fu_572_ap_continue_assign_proc : process(ap_CS_fsm_state2, ap_predicate_op120_call_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1))) then 
            grp_reload_weights_fu_572_ap_continue <= ap_const_logic_1;
        else 
            grp_reload_weights_fu_572_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_reload_weights_fu_572_ap_start <= grp_reload_weights_fu_572_ap_start_reg;
    icmp_ln175_fu_812_p2 <= "1" when (mode = ap_const_lv32_0) else "0";
    icmp_ln177_fu_818_p2 <= "1" when (mode = ap_const_lv32_1) else "0";
    m_axi_fpgaconvnet_in_0_V_ARADDR <= grp_process_r_fu_328_m_axi_in_hw_V_ARADDR;
    m_axi_fpgaconvnet_in_0_V_ARBURST <= grp_process_r_fu_328_m_axi_in_hw_V_ARBURST;
    m_axi_fpgaconvnet_in_0_V_ARCACHE <= grp_process_r_fu_328_m_axi_in_hw_V_ARCACHE;
    m_axi_fpgaconvnet_in_0_V_ARID <= grp_process_r_fu_328_m_axi_in_hw_V_ARID;
    m_axi_fpgaconvnet_in_0_V_ARLEN <= grp_process_r_fu_328_m_axi_in_hw_V_ARLEN;
    m_axi_fpgaconvnet_in_0_V_ARLOCK <= grp_process_r_fu_328_m_axi_in_hw_V_ARLOCK;
    m_axi_fpgaconvnet_in_0_V_ARPROT <= grp_process_r_fu_328_m_axi_in_hw_V_ARPROT;
    m_axi_fpgaconvnet_in_0_V_ARQOS <= grp_process_r_fu_328_m_axi_in_hw_V_ARQOS;
    m_axi_fpgaconvnet_in_0_V_ARREGION <= grp_process_r_fu_328_m_axi_in_hw_V_ARREGION;
    m_axi_fpgaconvnet_in_0_V_ARSIZE <= grp_process_r_fu_328_m_axi_in_hw_V_ARSIZE;
    m_axi_fpgaconvnet_in_0_V_ARUSER <= grp_process_r_fu_328_m_axi_in_hw_V_ARUSER;

    m_axi_fpgaconvnet_in_0_V_ARVALID_assign_proc : process(ap_CS_fsm_state1, icmp_ln175_fu_812_p2, icmp_ln175_reg_844, grp_process_r_fu_328_m_axi_in_hw_V_ARVALID, ap_CS_fsm_state2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln175_reg_844 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln175_fu_812_p2 = ap_const_lv1_1)))) then 
            m_axi_fpgaconvnet_in_0_V_ARVALID <= grp_process_r_fu_328_m_axi_in_hw_V_ARVALID;
        else 
            m_axi_fpgaconvnet_in_0_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fpgaconvnet_in_0_V_AWADDR <= ap_const_lv32_0;
    m_axi_fpgaconvnet_in_0_V_AWBURST <= ap_const_lv2_0;
    m_axi_fpgaconvnet_in_0_V_AWCACHE <= ap_const_lv4_0;
    m_axi_fpgaconvnet_in_0_V_AWID <= ap_const_lv1_0;
    m_axi_fpgaconvnet_in_0_V_AWLEN <= ap_const_lv32_0;
    m_axi_fpgaconvnet_in_0_V_AWLOCK <= ap_const_lv2_0;
    m_axi_fpgaconvnet_in_0_V_AWPROT <= ap_const_lv3_0;
    m_axi_fpgaconvnet_in_0_V_AWQOS <= ap_const_lv4_0;
    m_axi_fpgaconvnet_in_0_V_AWREGION <= ap_const_lv4_0;
    m_axi_fpgaconvnet_in_0_V_AWSIZE <= ap_const_lv3_0;
    m_axi_fpgaconvnet_in_0_V_AWUSER <= ap_const_lv1_0;
    m_axi_fpgaconvnet_in_0_V_AWVALID <= ap_const_logic_0;
    m_axi_fpgaconvnet_in_0_V_BREADY <= ap_const_logic_0;

    m_axi_fpgaconvnet_in_0_V_RREADY_assign_proc : process(ap_CS_fsm_state1, icmp_ln175_fu_812_p2, icmp_ln175_reg_844, grp_process_r_fu_328_m_axi_in_hw_V_RREADY, ap_CS_fsm_state2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln175_reg_844 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln175_fu_812_p2 = ap_const_lv1_1)))) then 
            m_axi_fpgaconvnet_in_0_V_RREADY <= grp_process_r_fu_328_m_axi_in_hw_V_RREADY;
        else 
            m_axi_fpgaconvnet_in_0_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fpgaconvnet_in_0_V_WDATA <= ap_const_lv64_0;
    m_axi_fpgaconvnet_in_0_V_WID <= ap_const_lv1_0;
    m_axi_fpgaconvnet_in_0_V_WLAST <= ap_const_logic_0;
    m_axi_fpgaconvnet_in_0_V_WSTRB <= ap_const_lv8_0;
    m_axi_fpgaconvnet_in_0_V_WUSER <= ap_const_lv1_0;
    m_axi_fpgaconvnet_in_0_V_WVALID <= ap_const_logic_0;
    m_axi_fpgaconvnet_out_0_V_ARADDR <= ap_const_lv32_0;
    m_axi_fpgaconvnet_out_0_V_ARBURST <= ap_const_lv2_0;
    m_axi_fpgaconvnet_out_0_V_ARCACHE <= ap_const_lv4_0;
    m_axi_fpgaconvnet_out_0_V_ARID <= ap_const_lv1_0;
    m_axi_fpgaconvnet_out_0_V_ARLEN <= ap_const_lv32_0;
    m_axi_fpgaconvnet_out_0_V_ARLOCK <= ap_const_lv2_0;
    m_axi_fpgaconvnet_out_0_V_ARPROT <= ap_const_lv3_0;
    m_axi_fpgaconvnet_out_0_V_ARQOS <= ap_const_lv4_0;
    m_axi_fpgaconvnet_out_0_V_ARREGION <= ap_const_lv4_0;
    m_axi_fpgaconvnet_out_0_V_ARSIZE <= ap_const_lv3_0;
    m_axi_fpgaconvnet_out_0_V_ARUSER <= ap_const_lv1_0;
    m_axi_fpgaconvnet_out_0_V_ARVALID <= ap_const_logic_0;
    m_axi_fpgaconvnet_out_0_V_AWADDR <= grp_process_r_fu_328_m_axi_out_hw_V_AWADDR;
    m_axi_fpgaconvnet_out_0_V_AWBURST <= grp_process_r_fu_328_m_axi_out_hw_V_AWBURST;
    m_axi_fpgaconvnet_out_0_V_AWCACHE <= grp_process_r_fu_328_m_axi_out_hw_V_AWCACHE;
    m_axi_fpgaconvnet_out_0_V_AWID <= grp_process_r_fu_328_m_axi_out_hw_V_AWID;
    m_axi_fpgaconvnet_out_0_V_AWLEN <= grp_process_r_fu_328_m_axi_out_hw_V_AWLEN;
    m_axi_fpgaconvnet_out_0_V_AWLOCK <= grp_process_r_fu_328_m_axi_out_hw_V_AWLOCK;
    m_axi_fpgaconvnet_out_0_V_AWPROT <= grp_process_r_fu_328_m_axi_out_hw_V_AWPROT;
    m_axi_fpgaconvnet_out_0_V_AWQOS <= grp_process_r_fu_328_m_axi_out_hw_V_AWQOS;
    m_axi_fpgaconvnet_out_0_V_AWREGION <= grp_process_r_fu_328_m_axi_out_hw_V_AWREGION;
    m_axi_fpgaconvnet_out_0_V_AWSIZE <= grp_process_r_fu_328_m_axi_out_hw_V_AWSIZE;
    m_axi_fpgaconvnet_out_0_V_AWUSER <= grp_process_r_fu_328_m_axi_out_hw_V_AWUSER;

    m_axi_fpgaconvnet_out_0_V_AWVALID_assign_proc : process(ap_CS_fsm_state1, icmp_ln175_fu_812_p2, icmp_ln175_reg_844, grp_process_r_fu_328_m_axi_out_hw_V_AWVALID, ap_CS_fsm_state2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln175_reg_844 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln175_fu_812_p2 = ap_const_lv1_1)))) then 
            m_axi_fpgaconvnet_out_0_V_AWVALID <= grp_process_r_fu_328_m_axi_out_hw_V_AWVALID;
        else 
            m_axi_fpgaconvnet_out_0_V_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_fpgaconvnet_out_0_V_BREADY_assign_proc : process(ap_CS_fsm_state1, icmp_ln175_fu_812_p2, icmp_ln175_reg_844, grp_process_r_fu_328_m_axi_out_hw_V_BREADY, ap_CS_fsm_state2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln175_reg_844 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln175_fu_812_p2 = ap_const_lv1_1)))) then 
            m_axi_fpgaconvnet_out_0_V_BREADY <= grp_process_r_fu_328_m_axi_out_hw_V_BREADY;
        else 
            m_axi_fpgaconvnet_out_0_V_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fpgaconvnet_out_0_V_RREADY <= ap_const_logic_0;
    m_axi_fpgaconvnet_out_0_V_WDATA <= grp_process_r_fu_328_m_axi_out_hw_V_WDATA;
    m_axi_fpgaconvnet_out_0_V_WID <= grp_process_r_fu_328_m_axi_out_hw_V_WID;
    m_axi_fpgaconvnet_out_0_V_WLAST <= grp_process_r_fu_328_m_axi_out_hw_V_WLAST;
    m_axi_fpgaconvnet_out_0_V_WSTRB <= grp_process_r_fu_328_m_axi_out_hw_V_WSTRB;
    m_axi_fpgaconvnet_out_0_V_WUSER <= grp_process_r_fu_328_m_axi_out_hw_V_WUSER;

    m_axi_fpgaconvnet_out_0_V_WVALID_assign_proc : process(ap_CS_fsm_state1, icmp_ln175_fu_812_p2, icmp_ln175_reg_844, grp_process_r_fu_328_m_axi_out_hw_V_WVALID, ap_CS_fsm_state2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln175_reg_844 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln175_fu_812_p2 = ap_const_lv1_1)))) then 
            m_axi_fpgaconvnet_out_0_V_WVALID <= grp_process_r_fu_328_m_axi_out_hw_V_WVALID;
        else 
            m_axi_fpgaconvnet_out_0_V_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fpgaconvnet_wr_0_V_ARADDR <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARADDR;
    m_axi_fpgaconvnet_wr_0_V_ARBURST <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARBURST;
    m_axi_fpgaconvnet_wr_0_V_ARCACHE <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARCACHE;
    m_axi_fpgaconvnet_wr_0_V_ARID <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARID;
    m_axi_fpgaconvnet_wr_0_V_ARLEN <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARLEN;
    m_axi_fpgaconvnet_wr_0_V_ARLOCK <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARLOCK;
    m_axi_fpgaconvnet_wr_0_V_ARPROT <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARPROT;
    m_axi_fpgaconvnet_wr_0_V_ARQOS <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARQOS;
    m_axi_fpgaconvnet_wr_0_V_ARREGION <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARREGION;
    m_axi_fpgaconvnet_wr_0_V_ARSIZE <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARSIZE;
    m_axi_fpgaconvnet_wr_0_V_ARUSER <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARUSER;

    m_axi_fpgaconvnet_wr_0_V_ARVALID_assign_proc : process(ap_CS_fsm_state1, icmp_ln175_fu_812_p2, icmp_ln177_fu_818_p2, grp_reload_weights_fu_572_m_axi_wr_hw_V_ARVALID, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1)) or ((icmp_ln175_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln177_fu_818_p2 = ap_const_lv1_1)))) then 
            m_axi_fpgaconvnet_wr_0_V_ARVALID <= grp_reload_weights_fu_572_m_axi_wr_hw_V_ARVALID;
        else 
            m_axi_fpgaconvnet_wr_0_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fpgaconvnet_wr_0_V_AWADDR <= ap_const_lv32_0;
    m_axi_fpgaconvnet_wr_0_V_AWBURST <= ap_const_lv2_0;
    m_axi_fpgaconvnet_wr_0_V_AWCACHE <= ap_const_lv4_0;
    m_axi_fpgaconvnet_wr_0_V_AWID <= ap_const_lv1_0;
    m_axi_fpgaconvnet_wr_0_V_AWLEN <= ap_const_lv32_0;
    m_axi_fpgaconvnet_wr_0_V_AWLOCK <= ap_const_lv2_0;
    m_axi_fpgaconvnet_wr_0_V_AWPROT <= ap_const_lv3_0;
    m_axi_fpgaconvnet_wr_0_V_AWQOS <= ap_const_lv4_0;
    m_axi_fpgaconvnet_wr_0_V_AWREGION <= ap_const_lv4_0;
    m_axi_fpgaconvnet_wr_0_V_AWSIZE <= ap_const_lv3_0;
    m_axi_fpgaconvnet_wr_0_V_AWUSER <= ap_const_lv1_0;
    m_axi_fpgaconvnet_wr_0_V_AWVALID <= ap_const_logic_0;
    m_axi_fpgaconvnet_wr_0_V_BREADY <= ap_const_logic_0;

    m_axi_fpgaconvnet_wr_0_V_RREADY_assign_proc : process(ap_CS_fsm_state1, icmp_ln175_fu_812_p2, icmp_ln177_fu_818_p2, grp_reload_weights_fu_572_m_axi_wr_hw_V_RREADY, ap_CS_fsm_state2, ap_predicate_op120_call_state2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op120_call_state2 = ap_const_boolean_1)) or ((icmp_ln175_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln177_fu_818_p2 = ap_const_lv1_1)))) then 
            m_axi_fpgaconvnet_wr_0_V_RREADY <= grp_reload_weights_fu_572_m_axi_wr_hw_V_RREADY;
        else 
            m_axi_fpgaconvnet_wr_0_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fpgaconvnet_wr_0_V_WDATA <= ap_const_lv64_0;
    m_axi_fpgaconvnet_wr_0_V_WID <= ap_const_lv1_0;
    m_axi_fpgaconvnet_wr_0_V_WLAST <= ap_const_logic_0;
    m_axi_fpgaconvnet_wr_0_V_WSTRB <= ap_const_lv8_0;
    m_axi_fpgaconvnet_wr_0_V_WUSER <= ap_const_lv1_0;
    m_axi_fpgaconvnet_wr_0_V_WVALID <= ap_const_logic_0;
end behav;
