// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_TIMESTEP_proc34 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        input_1_V_dout,
        input_1_V_empty_n,
        input_1_V_read,
        layer2_out_7_V_out_din,
        layer2_out_7_V_out_full_n,
        layer2_out_7_V_out_write,
        layer2_out_6_V_out_din,
        layer2_out_6_V_out_full_n,
        layer2_out_6_V_out_write,
        layer2_out_5_V_out_din,
        layer2_out_5_V_out_full_n,
        layer2_out_5_V_out_write,
        layer2_out_4_V_out_din,
        layer2_out_4_V_out_full_n,
        layer2_out_4_V_out_write,
        layer2_out_3_V_out_din,
        layer2_out_3_V_out_full_n,
        layer2_out_3_V_out_write,
        layer2_out_2_V_out_din,
        layer2_out_2_V_out_full_n,
        layer2_out_2_V_out_write,
        layer2_out_1_V_out_din,
        layer2_out_1_V_out_full_n,
        layer2_out_1_V_out_write,
        layer2_out_0_V_out_din,
        layer2_out_0_V_out_full_n,
        layer2_out_0_V_out_write,
        layer2_out_8_V_out_din,
        layer2_out_8_V_out_full_n,
        layer2_out_8_V_out_write,
        layer2_out_16_V_out_din,
        layer2_out_16_V_out_full_n,
        layer2_out_16_V_out_write,
        layer2_out_24_V_out_din,
        layer2_out_24_V_out_full_n,
        layer2_out_24_V_out_write,
        layer2_out_32_V_out_din,
        layer2_out_32_V_out_full_n,
        layer2_out_32_V_out_write,
        layer2_out_40_V_out_din,
        layer2_out_40_V_out_full_n,
        layer2_out_40_V_out_write,
        layer2_out_48_V_out_din,
        layer2_out_48_V_out_full_n,
        layer2_out_48_V_out_write,
        layer2_out_56_V_out_din,
        layer2_out_56_V_out_full_n,
        layer2_out_56_V_out_write,
        layer2_out_9_V_out_din,
        layer2_out_9_V_out_full_n,
        layer2_out_9_V_out_write,
        layer2_out_17_V_out_din,
        layer2_out_17_V_out_full_n,
        layer2_out_17_V_out_write,
        layer2_out_25_V_out_din,
        layer2_out_25_V_out_full_n,
        layer2_out_25_V_out_write,
        layer2_out_33_V_out_din,
        layer2_out_33_V_out_full_n,
        layer2_out_33_V_out_write,
        layer2_out_41_V_out_din,
        layer2_out_41_V_out_full_n,
        layer2_out_41_V_out_write,
        layer2_out_49_V_out_din,
        layer2_out_49_V_out_full_n,
        layer2_out_49_V_out_write,
        layer2_out_57_V_out_din,
        layer2_out_57_V_out_full_n,
        layer2_out_57_V_out_write,
        layer2_out_10_V_out_din,
        layer2_out_10_V_out_full_n,
        layer2_out_10_V_out_write,
        layer2_out_18_V_out_din,
        layer2_out_18_V_out_full_n,
        layer2_out_18_V_out_write,
        layer2_out_26_V_out_din,
        layer2_out_26_V_out_full_n,
        layer2_out_26_V_out_write,
        layer2_out_34_V_out_din,
        layer2_out_34_V_out_full_n,
        layer2_out_34_V_out_write,
        layer2_out_42_V_out_din,
        layer2_out_42_V_out_full_n,
        layer2_out_42_V_out_write,
        layer2_out_50_V_out_din,
        layer2_out_50_V_out_full_n,
        layer2_out_50_V_out_write,
        layer2_out_58_V_out_din,
        layer2_out_58_V_out_full_n,
        layer2_out_58_V_out_write,
        layer2_out_11_V_out_din,
        layer2_out_11_V_out_full_n,
        layer2_out_11_V_out_write,
        layer2_out_19_V_out_din,
        layer2_out_19_V_out_full_n,
        layer2_out_19_V_out_write,
        layer2_out_27_V_out_din,
        layer2_out_27_V_out_full_n,
        layer2_out_27_V_out_write,
        layer2_out_35_V_out_din,
        layer2_out_35_V_out_full_n,
        layer2_out_35_V_out_write,
        layer2_out_43_V_out_din,
        layer2_out_43_V_out_full_n,
        layer2_out_43_V_out_write,
        layer2_out_51_V_out_din,
        layer2_out_51_V_out_full_n,
        layer2_out_51_V_out_write,
        layer2_out_59_V_out_din,
        layer2_out_59_V_out_full_n,
        layer2_out_59_V_out_write,
        layer2_out_12_V_out_din,
        layer2_out_12_V_out_full_n,
        layer2_out_12_V_out_write,
        layer2_out_20_V_out_din,
        layer2_out_20_V_out_full_n,
        layer2_out_20_V_out_write,
        layer2_out_28_V_out_din,
        layer2_out_28_V_out_full_n,
        layer2_out_28_V_out_write,
        layer2_out_36_V_out_din,
        layer2_out_36_V_out_full_n,
        layer2_out_36_V_out_write,
        layer2_out_44_V_out_din,
        layer2_out_44_V_out_full_n,
        layer2_out_44_V_out_write,
        layer2_out_52_V_out_din,
        layer2_out_52_V_out_full_n,
        layer2_out_52_V_out_write,
        layer2_out_60_V_out_din,
        layer2_out_60_V_out_full_n,
        layer2_out_60_V_out_write,
        layer2_out_13_V_out_din,
        layer2_out_13_V_out_full_n,
        layer2_out_13_V_out_write,
        layer2_out_21_V_out_din,
        layer2_out_21_V_out_full_n,
        layer2_out_21_V_out_write,
        layer2_out_29_V_out_din,
        layer2_out_29_V_out_full_n,
        layer2_out_29_V_out_write,
        layer2_out_37_V_out_din,
        layer2_out_37_V_out_full_n,
        layer2_out_37_V_out_write,
        layer2_out_45_V_out_din,
        layer2_out_45_V_out_full_n,
        layer2_out_45_V_out_write,
        layer2_out_53_V_out_din,
        layer2_out_53_V_out_full_n,
        layer2_out_53_V_out_write,
        layer2_out_61_V_out_din,
        layer2_out_61_V_out_full_n,
        layer2_out_61_V_out_write,
        layer2_out_14_V_out_din,
        layer2_out_14_V_out_full_n,
        layer2_out_14_V_out_write,
        layer2_out_22_V_out_din,
        layer2_out_22_V_out_full_n,
        layer2_out_22_V_out_write,
        layer2_out_30_V_out_din,
        layer2_out_30_V_out_full_n,
        layer2_out_30_V_out_write,
        layer2_out_38_V_out_din,
        layer2_out_38_V_out_full_n,
        layer2_out_38_V_out_write,
        layer2_out_46_V_out_din,
        layer2_out_46_V_out_full_n,
        layer2_out_46_V_out_write,
        layer2_out_54_V_out_din,
        layer2_out_54_V_out_full_n,
        layer2_out_54_V_out_write,
        layer2_out_62_V_out_din,
        layer2_out_62_V_out_full_n,
        layer2_out_62_V_out_write,
        layer2_out_15_V_out_din,
        layer2_out_15_V_out_full_n,
        layer2_out_15_V_out_write,
        layer2_out_23_V_out_din,
        layer2_out_23_V_out_full_n,
        layer2_out_23_V_out_write,
        layer2_out_31_V_out_din,
        layer2_out_31_V_out_full_n,
        layer2_out_31_V_out_write,
        layer2_out_39_V_out_din,
        layer2_out_39_V_out_full_n,
        layer2_out_39_V_out_write,
        layer2_out_47_V_out_din,
        layer2_out_47_V_out_full_n,
        layer2_out_47_V_out_write,
        layer2_out_55_V_out_din,
        layer2_out_55_V_out_full_n,
        layer2_out_55_V_out_write,
        layer2_out_63_V_out_din,
        layer2_out_63_V_out_full_n,
        layer2_out_63_V_out_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_pp0_stage0 = 10'd2;
parameter    ap_ST_fsm_pp0_stage1 = 10'd4;
parameter    ap_ST_fsm_pp0_stage2 = 10'd8;
parameter    ap_ST_fsm_pp0_stage3 = 10'd16;
parameter    ap_ST_fsm_pp0_stage4 = 10'd32;
parameter    ap_ST_fsm_pp0_stage5 = 10'd64;
parameter    ap_ST_fsm_pp0_stage6 = 10'd128;
parameter    ap_ST_fsm_pp0_stage7 = 10'd256;
parameter    ap_ST_fsm_pp0_stage8 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [127:0] input_1_V_dout;
input   input_1_V_empty_n;
output   input_1_V_read;
output  [15:0] layer2_out_7_V_out_din;
input   layer2_out_7_V_out_full_n;
output   layer2_out_7_V_out_write;
output  [15:0] layer2_out_6_V_out_din;
input   layer2_out_6_V_out_full_n;
output   layer2_out_6_V_out_write;
output  [15:0] layer2_out_5_V_out_din;
input   layer2_out_5_V_out_full_n;
output   layer2_out_5_V_out_write;
output  [15:0] layer2_out_4_V_out_din;
input   layer2_out_4_V_out_full_n;
output   layer2_out_4_V_out_write;
output  [15:0] layer2_out_3_V_out_din;
input   layer2_out_3_V_out_full_n;
output   layer2_out_3_V_out_write;
output  [15:0] layer2_out_2_V_out_din;
input   layer2_out_2_V_out_full_n;
output   layer2_out_2_V_out_write;
output  [15:0] layer2_out_1_V_out_din;
input   layer2_out_1_V_out_full_n;
output   layer2_out_1_V_out_write;
output  [15:0] layer2_out_0_V_out_din;
input   layer2_out_0_V_out_full_n;
output   layer2_out_0_V_out_write;
output  [15:0] layer2_out_8_V_out_din;
input   layer2_out_8_V_out_full_n;
output   layer2_out_8_V_out_write;
output  [15:0] layer2_out_16_V_out_din;
input   layer2_out_16_V_out_full_n;
output   layer2_out_16_V_out_write;
output  [15:0] layer2_out_24_V_out_din;
input   layer2_out_24_V_out_full_n;
output   layer2_out_24_V_out_write;
output  [15:0] layer2_out_32_V_out_din;
input   layer2_out_32_V_out_full_n;
output   layer2_out_32_V_out_write;
output  [15:0] layer2_out_40_V_out_din;
input   layer2_out_40_V_out_full_n;
output   layer2_out_40_V_out_write;
output  [15:0] layer2_out_48_V_out_din;
input   layer2_out_48_V_out_full_n;
output   layer2_out_48_V_out_write;
output  [15:0] layer2_out_56_V_out_din;
input   layer2_out_56_V_out_full_n;
output   layer2_out_56_V_out_write;
output  [15:0] layer2_out_9_V_out_din;
input   layer2_out_9_V_out_full_n;
output   layer2_out_9_V_out_write;
output  [15:0] layer2_out_17_V_out_din;
input   layer2_out_17_V_out_full_n;
output   layer2_out_17_V_out_write;
output  [15:0] layer2_out_25_V_out_din;
input   layer2_out_25_V_out_full_n;
output   layer2_out_25_V_out_write;
output  [15:0] layer2_out_33_V_out_din;
input   layer2_out_33_V_out_full_n;
output   layer2_out_33_V_out_write;
output  [15:0] layer2_out_41_V_out_din;
input   layer2_out_41_V_out_full_n;
output   layer2_out_41_V_out_write;
output  [15:0] layer2_out_49_V_out_din;
input   layer2_out_49_V_out_full_n;
output   layer2_out_49_V_out_write;
output  [15:0] layer2_out_57_V_out_din;
input   layer2_out_57_V_out_full_n;
output   layer2_out_57_V_out_write;
output  [15:0] layer2_out_10_V_out_din;
input   layer2_out_10_V_out_full_n;
output   layer2_out_10_V_out_write;
output  [15:0] layer2_out_18_V_out_din;
input   layer2_out_18_V_out_full_n;
output   layer2_out_18_V_out_write;
output  [15:0] layer2_out_26_V_out_din;
input   layer2_out_26_V_out_full_n;
output   layer2_out_26_V_out_write;
output  [15:0] layer2_out_34_V_out_din;
input   layer2_out_34_V_out_full_n;
output   layer2_out_34_V_out_write;
output  [15:0] layer2_out_42_V_out_din;
input   layer2_out_42_V_out_full_n;
output   layer2_out_42_V_out_write;
output  [15:0] layer2_out_50_V_out_din;
input   layer2_out_50_V_out_full_n;
output   layer2_out_50_V_out_write;
output  [15:0] layer2_out_58_V_out_din;
input   layer2_out_58_V_out_full_n;
output   layer2_out_58_V_out_write;
output  [15:0] layer2_out_11_V_out_din;
input   layer2_out_11_V_out_full_n;
output   layer2_out_11_V_out_write;
output  [15:0] layer2_out_19_V_out_din;
input   layer2_out_19_V_out_full_n;
output   layer2_out_19_V_out_write;
output  [15:0] layer2_out_27_V_out_din;
input   layer2_out_27_V_out_full_n;
output   layer2_out_27_V_out_write;
output  [15:0] layer2_out_35_V_out_din;
input   layer2_out_35_V_out_full_n;
output   layer2_out_35_V_out_write;
output  [15:0] layer2_out_43_V_out_din;
input   layer2_out_43_V_out_full_n;
output   layer2_out_43_V_out_write;
output  [15:0] layer2_out_51_V_out_din;
input   layer2_out_51_V_out_full_n;
output   layer2_out_51_V_out_write;
output  [15:0] layer2_out_59_V_out_din;
input   layer2_out_59_V_out_full_n;
output   layer2_out_59_V_out_write;
output  [15:0] layer2_out_12_V_out_din;
input   layer2_out_12_V_out_full_n;
output   layer2_out_12_V_out_write;
output  [15:0] layer2_out_20_V_out_din;
input   layer2_out_20_V_out_full_n;
output   layer2_out_20_V_out_write;
output  [15:0] layer2_out_28_V_out_din;
input   layer2_out_28_V_out_full_n;
output   layer2_out_28_V_out_write;
output  [15:0] layer2_out_36_V_out_din;
input   layer2_out_36_V_out_full_n;
output   layer2_out_36_V_out_write;
output  [15:0] layer2_out_44_V_out_din;
input   layer2_out_44_V_out_full_n;
output   layer2_out_44_V_out_write;
output  [15:0] layer2_out_52_V_out_din;
input   layer2_out_52_V_out_full_n;
output   layer2_out_52_V_out_write;
output  [15:0] layer2_out_60_V_out_din;
input   layer2_out_60_V_out_full_n;
output   layer2_out_60_V_out_write;
output  [15:0] layer2_out_13_V_out_din;
input   layer2_out_13_V_out_full_n;
output   layer2_out_13_V_out_write;
output  [15:0] layer2_out_21_V_out_din;
input   layer2_out_21_V_out_full_n;
output   layer2_out_21_V_out_write;
output  [15:0] layer2_out_29_V_out_din;
input   layer2_out_29_V_out_full_n;
output   layer2_out_29_V_out_write;
output  [15:0] layer2_out_37_V_out_din;
input   layer2_out_37_V_out_full_n;
output   layer2_out_37_V_out_write;
output  [15:0] layer2_out_45_V_out_din;
input   layer2_out_45_V_out_full_n;
output   layer2_out_45_V_out_write;
output  [15:0] layer2_out_53_V_out_din;
input   layer2_out_53_V_out_full_n;
output   layer2_out_53_V_out_write;
output  [15:0] layer2_out_61_V_out_din;
input   layer2_out_61_V_out_full_n;
output   layer2_out_61_V_out_write;
output  [15:0] layer2_out_14_V_out_din;
input   layer2_out_14_V_out_full_n;
output   layer2_out_14_V_out_write;
output  [15:0] layer2_out_22_V_out_din;
input   layer2_out_22_V_out_full_n;
output   layer2_out_22_V_out_write;
output  [15:0] layer2_out_30_V_out_din;
input   layer2_out_30_V_out_full_n;
output   layer2_out_30_V_out_write;
output  [15:0] layer2_out_38_V_out_din;
input   layer2_out_38_V_out_full_n;
output   layer2_out_38_V_out_write;
output  [15:0] layer2_out_46_V_out_din;
input   layer2_out_46_V_out_full_n;
output   layer2_out_46_V_out_write;
output  [15:0] layer2_out_54_V_out_din;
input   layer2_out_54_V_out_full_n;
output   layer2_out_54_V_out_write;
output  [15:0] layer2_out_62_V_out_din;
input   layer2_out_62_V_out_full_n;
output   layer2_out_62_V_out_write;
output  [15:0] layer2_out_15_V_out_din;
input   layer2_out_15_V_out_full_n;
output   layer2_out_15_V_out_write;
output  [15:0] layer2_out_23_V_out_din;
input   layer2_out_23_V_out_full_n;
output   layer2_out_23_V_out_write;
output  [15:0] layer2_out_31_V_out_din;
input   layer2_out_31_V_out_full_n;
output   layer2_out_31_V_out_write;
output  [15:0] layer2_out_39_V_out_din;
input   layer2_out_39_V_out_full_n;
output   layer2_out_39_V_out_write;
output  [15:0] layer2_out_47_V_out_din;
input   layer2_out_47_V_out_full_n;
output   layer2_out_47_V_out_write;
output  [15:0] layer2_out_55_V_out_din;
input   layer2_out_55_V_out_full_n;
output   layer2_out_55_V_out_write;
output  [15:0] layer2_out_63_V_out_din;
input   layer2_out_63_V_out_full_n;
output   layer2_out_63_V_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg input_1_V_read;
reg layer2_out_7_V_out_write;
reg layer2_out_6_V_out_write;
reg layer2_out_5_V_out_write;
reg layer2_out_4_V_out_write;
reg layer2_out_3_V_out_write;
reg layer2_out_2_V_out_write;
reg layer2_out_1_V_out_write;
reg layer2_out_0_V_out_write;
reg layer2_out_8_V_out_write;
reg layer2_out_16_V_out_write;
reg layer2_out_24_V_out_write;
reg layer2_out_32_V_out_write;
reg layer2_out_40_V_out_write;
reg layer2_out_48_V_out_write;
reg layer2_out_56_V_out_write;
reg layer2_out_9_V_out_write;
reg layer2_out_17_V_out_write;
reg layer2_out_25_V_out_write;
reg layer2_out_33_V_out_write;
reg layer2_out_41_V_out_write;
reg layer2_out_49_V_out_write;
reg layer2_out_57_V_out_write;
reg layer2_out_10_V_out_write;
reg layer2_out_18_V_out_write;
reg layer2_out_26_V_out_write;
reg layer2_out_34_V_out_write;
reg layer2_out_42_V_out_write;
reg layer2_out_50_V_out_write;
reg layer2_out_58_V_out_write;
reg layer2_out_11_V_out_write;
reg layer2_out_19_V_out_write;
reg layer2_out_27_V_out_write;
reg layer2_out_35_V_out_write;
reg layer2_out_43_V_out_write;
reg layer2_out_51_V_out_write;
reg layer2_out_59_V_out_write;
reg layer2_out_12_V_out_write;
reg layer2_out_20_V_out_write;
reg layer2_out_28_V_out_write;
reg layer2_out_36_V_out_write;
reg layer2_out_44_V_out_write;
reg layer2_out_52_V_out_write;
reg layer2_out_60_V_out_write;
reg layer2_out_13_V_out_write;
reg layer2_out_21_V_out_write;
reg layer2_out_29_V_out_write;
reg layer2_out_37_V_out_write;
reg layer2_out_45_V_out_write;
reg layer2_out_53_V_out_write;
reg layer2_out_61_V_out_write;
reg layer2_out_14_V_out_write;
reg layer2_out_22_V_out_write;
reg layer2_out_30_V_out_write;
reg layer2_out_38_V_out_write;
reg layer2_out_46_V_out_write;
reg layer2_out_54_V_out_write;
reg layer2_out_62_V_out_write;
reg layer2_out_15_V_out_write;
reg layer2_out_23_V_out_write;
reg layer2_out_31_V_out_write;
reg layer2_out_39_V_out_write;
reg layer2_out_47_V_out_write;
reg layer2_out_55_V_out_write;
reg layer2_out_63_V_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [0:0] icmp_ln377_reg_2946;
wire    ap_CS_fsm_pp0_stage8;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg    input_1_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] ap_phi_mux_do_init_phi_fu_933_p6;
reg    layer2_out_7_V_out_blk_n;
wire    ap_CS_fsm_pp0_stage6;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage6;
reg   [0:0] icmp_ln377_reg_2946_pp0_iter1_reg;
reg    layer2_out_6_V_out_blk_n;
reg    layer2_out_5_V_out_blk_n;
reg    layer2_out_4_V_out_blk_n;
reg    layer2_out_3_V_out_blk_n;
reg    layer2_out_2_V_out_blk_n;
reg    layer2_out_1_V_out_blk_n;
reg    layer2_out_0_V_out_blk_n;
reg    layer2_out_8_V_out_blk_n;
reg    layer2_out_16_V_out_blk_n;
reg    layer2_out_24_V_out_blk_n;
reg    layer2_out_32_V_out_blk_n;
reg    layer2_out_40_V_out_blk_n;
reg    layer2_out_48_V_out_blk_n;
reg    layer2_out_56_V_out_blk_n;
reg    layer2_out_9_V_out_blk_n;
reg    layer2_out_17_V_out_blk_n;
reg    layer2_out_25_V_out_blk_n;
reg    layer2_out_33_V_out_blk_n;
reg    layer2_out_41_V_out_blk_n;
reg    layer2_out_49_V_out_blk_n;
reg    layer2_out_57_V_out_blk_n;
reg    layer2_out_10_V_out_blk_n;
reg    layer2_out_18_V_out_blk_n;
reg    layer2_out_26_V_out_blk_n;
reg    layer2_out_34_V_out_blk_n;
reg    layer2_out_42_V_out_blk_n;
reg    layer2_out_50_V_out_blk_n;
reg    layer2_out_58_V_out_blk_n;
reg    layer2_out_11_V_out_blk_n;
reg    layer2_out_19_V_out_blk_n;
reg    layer2_out_27_V_out_blk_n;
reg    layer2_out_35_V_out_blk_n;
reg    layer2_out_43_V_out_blk_n;
reg    layer2_out_51_V_out_blk_n;
reg    layer2_out_59_V_out_blk_n;
reg    layer2_out_12_V_out_blk_n;
reg    layer2_out_20_V_out_blk_n;
reg    layer2_out_28_V_out_blk_n;
reg    layer2_out_36_V_out_blk_n;
reg    layer2_out_44_V_out_blk_n;
reg    layer2_out_52_V_out_blk_n;
reg    layer2_out_60_V_out_blk_n;
reg    layer2_out_13_V_out_blk_n;
reg    layer2_out_21_V_out_blk_n;
reg    layer2_out_29_V_out_blk_n;
reg    layer2_out_37_V_out_blk_n;
reg    layer2_out_45_V_out_blk_n;
reg    layer2_out_53_V_out_blk_n;
reg    layer2_out_61_V_out_blk_n;
reg    layer2_out_14_V_out_blk_n;
reg    layer2_out_22_V_out_blk_n;
reg    layer2_out_30_V_out_blk_n;
reg    layer2_out_38_V_out_blk_n;
reg    layer2_out_46_V_out_blk_n;
reg    layer2_out_54_V_out_blk_n;
reg    layer2_out_62_V_out_blk_n;
reg    layer2_out_15_V_out_blk_n;
reg    layer2_out_23_V_out_blk_n;
reg    layer2_out_31_V_out_blk_n;
reg    layer2_out_39_V_out_blk_n;
reg    layer2_out_47_V_out_blk_n;
reg    layer2_out_55_V_out_blk_n;
reg    layer2_out_63_V_out_blk_n;
reg   [0:0] do_init_reg_928;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [127:0] input_1_V_load_rewin_reg_945;
reg   [2:0] its_0_i_i145_reg_960;
reg   [2:0] its_0_i_i145_reg_960_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state13_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [127:0] input_1_V_load_phi_reg_975;
reg   [15:0] h_pre_V_4_0_i144_reg_987;
reg   [15:0] h_pre_V_3_0_i143_reg_1002;
reg   [15:0] h_pre_V_2_0_i142_reg_1017;
reg   [15:0] h_pre_V_1_0265_i141_reg_1032;
reg   [15:0] h_pre_V_0_0_i140_reg_1047;
reg   [15:0] h_pre_V_5_0_i139_reg_1062;
reg   [15:0] h_pre_V_6_0_i138_reg_1077;
reg   [15:0] h_pre_V_7_0_i137_reg_1092;
reg   [15:0] c_pre_V_0_0_i136_reg_1107;
reg   [15:0] c_pre_V_1_0_i135_reg_1122;
reg   [15:0] c_pre_V_2_0_i134_reg_1137;
reg   [15:0] c_pre_V_3_0_i133_reg_1152;
reg   [15:0] c_pre_V_4_0_i132_reg_1167;
reg   [15:0] c_pre_V_5_0_i131_reg_1182;
reg   [15:0] c_pre_V_6_0_i130_reg_1197;
reg   [15:0] c_pre_V_7_0_i129_reg_1212;
wire   [7:0] sub_ln203_2_fu_1470_p2;
reg   [7:0] sub_ln203_2_reg_2931;
wire   [127:0] lshr_ln203_fu_1480_p2;
reg   [127:0] lshr_ln203_reg_2936;
wire   [15:0] input_x_0_V_fu_1500_p1;
reg   [15:0] input_x_0_V_reg_2941;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state14_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [0:0] icmp_ln377_fu_1504_p2;
reg   [15:0] acc_x_0_V_reg_2950;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state16_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [15:0] acc_x_1_V_reg_2955;
reg   [15:0] acc_x_2_V_reg_2960;
reg   [15:0] acc_x_3_V_reg_2965;
reg   [15:0] acc_x_4_V_reg_2970;
reg   [15:0] acc_x_5_V_reg_2975;
reg   [15:0] acc_x_6_V_reg_2980;
reg   [15:0] acc_x_7_V_reg_2985;
reg   [15:0] acc_x_8_V_reg_2990;
reg   [15:0] acc_x_9_V_reg_2995;
reg   [15:0] acc_x_10_V_reg_3000;
reg   [15:0] acc_x_11_V_reg_3005;
reg   [15:0] acc_x_12_V_reg_3010;
reg   [15:0] acc_x_13_V_reg_3015;
reg   [15:0] acc_x_14_V_reg_3020;
reg   [15:0] acc_x_15_V_reg_3025;
reg   [15:0] acc_x_16_V_reg_3030;
reg   [15:0] acc_x_17_V_reg_3035;
reg   [15:0] acc_x_18_V_reg_3040;
reg   [15:0] acc_x_19_V_reg_3045;
reg   [15:0] acc_x_20_V_reg_3050;
reg   [15:0] acc_x_21_V_reg_3055;
reg   [15:0] acc_x_22_V_reg_3060;
reg   [15:0] acc_x_23_V_reg_3065;
reg   [15:0] acc_x_24_V_reg_3070;
reg   [15:0] acc_x_25_V_reg_3075;
reg   [15:0] acc_x_26_V_reg_3080;
reg   [15:0] acc_x_27_V_reg_3085;
reg   [15:0] acc_x_28_V_reg_3090;
reg   [15:0] acc_x_29_V_reg_3095;
reg   [15:0] acc_x_30_V_reg_3100;
reg   [15:0] acc_x_31_V_reg_3105;
reg   [15:0] gate_i_0_V_reg_3110;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg   [15:0] gate_i_1_V_reg_3115;
reg   [15:0] gate_i_2_V_reg_3120;
reg   [15:0] gate_i_3_V_reg_3125;
reg   [15:0] gate_i_4_V_reg_3130;
reg   [15:0] gate_i_5_V_reg_3135;
reg   [15:0] gate_i_6_V_reg_3140;
reg   [15:0] gate_i_7_V_reg_3145;
reg   [15:0] gate_f_0_V_reg_3150;
reg   [15:0] gate_f_1_V_reg_3155;
reg   [15:0] gate_f_2_V_reg_3160;
reg   [15:0] gate_f_3_V_reg_3165;
reg   [15:0] gate_f_4_V_reg_3170;
reg   [15:0] gate_f_5_V_reg_3175;
reg   [15:0] gate_f_6_V_reg_3180;
reg   [15:0] gate_f_7_V_reg_3185;
reg   [15:0] gate_g_0_V_reg_3190;
reg   [15:0] gate_g_1_V_reg_3195;
reg   [15:0] gate_g_2_V_reg_3200;
reg   [15:0] gate_g_3_V_reg_3205;
reg   [15:0] gate_g_4_V_reg_3210;
reg   [15:0] gate_g_5_V_reg_3215;
reg   [15:0] gate_g_6_V_reg_3220;
reg   [15:0] gate_g_7_V_reg_3225;
reg   [15:0] gate_o_0_V_reg_3230;
reg   [15:0] gate_o_1_V_reg_3235;
reg   [15:0] gate_o_2_V_reg_3240;
reg   [15:0] gate_o_3_V_reg_3245;
reg   [15:0] gate_o_4_V_reg_3250;
reg   [15:0] gate_o_5_V_reg_3255;
reg   [15:0] gate_o_6_V_reg_3260;
reg   [15:0] gate_o_7_V_reg_3265;
reg   [11:0] gate_g_activ_0_V_reg_3270;
reg   [11:0] gate_g_activ_1_V_reg_3275;
reg   [11:0] gate_g_activ_2_V_reg_3280;
reg   [11:0] gate_g_activ_3_V_reg_3285;
reg   [11:0] gate_g_activ_4_V_reg_3290;
reg   [11:0] gate_g_activ_5_V_reg_3295;
reg   [11:0] gate_g_activ_6_V_reg_3300;
reg   [11:0] gate_g_activ_7_V_reg_3305;
reg   [15:0] gate_i_activ_0_V_reg_3310;
reg   [15:0] gate_i_activ_1_V_reg_3315;
reg   [15:0] gate_i_activ_2_V_reg_3320;
reg   [15:0] gate_i_activ_3_V_reg_3325;
reg   [15:0] gate_i_activ_4_V_reg_3330;
reg   [15:0] gate_i_activ_5_V_reg_3335;
reg   [15:0] gate_i_activ_6_V_reg_3340;
reg   [15:0] gate_i_activ_7_V_reg_3345;
reg   [15:0] gate_f_activ_0_V_reg_3350;
reg   [15:0] gate_f_activ_1_V_reg_3355;
reg   [15:0] gate_f_activ_2_V_reg_3360;
reg   [15:0] gate_f_activ_3_V_reg_3365;
reg   [15:0] gate_f_activ_4_V_reg_3370;
reg   [15:0] gate_f_activ_5_V_reg_3375;
reg   [15:0] gate_f_activ_6_V_reg_3380;
reg   [15:0] gate_f_activ_7_V_reg_3385;
reg   [15:0] gate_o_activ_0_V_reg_3390;
reg   [15:0] gate_o_activ_1_V_reg_3395;
reg   [15:0] gate_o_activ_2_V_reg_3400;
reg   [15:0] gate_o_activ_3_V_reg_3405;
reg   [15:0] gate_o_activ_4_V_reg_3410;
reg   [15:0] gate_o_activ_5_V_reg_3415;
reg   [15:0] gate_o_activ_6_V_reg_3420;
reg   [15:0] gate_o_activ_7_V_reg_3425;
wire   [2:0] its_fu_1894_p2;
reg   [2:0] its_reg_3430;
reg   [15:0] h_pre_7_V_reg_3435;
reg   [15:0] h_pre_6_V_reg_3440;
reg   [15:0] h_pre_5_V_reg_3445;
reg   [15:0] h_pre_4_V_reg_3450;
reg   [15:0] h_pre_3_V_reg_3455;
reg   [15:0] h_pre_2_V_reg_3460;
reg   [15:0] h_pre_1_V_reg_3465;
reg   [15:0] layer2_out_0_V_reg_3470;
reg   [15:0] c_pre_0_V_reg_3475;
reg   [15:0] c_pre_1_V_reg_3480;
reg   [15:0] c_pre_2_V_reg_3485;
reg   [15:0] c_pre_3_V_reg_3490;
reg   [15:0] c_pre_4_V_reg_3495;
reg   [15:0] c_pre_5_V_reg_3500;
reg   [15:0] c_pre_6_V_reg_3505;
reg   [15:0] c_pre_7_V_reg_3510;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_state1;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_state8_pp0_stage6_iter0;
reg    ap_block_state17_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_subdone;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_0;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_1;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_2;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_3;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_4;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_5;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_6;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_7;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_8;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_9;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_10;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_11;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_12;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_13;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_14;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_15;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_16;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_17;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_18;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_19;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_20;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_21;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_22;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_23;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_24;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_25;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_26;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_27;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_28;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_29;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_30;
wire   [15:0] grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_31;
reg    grp_dense_simple_0_0_0_0_1_fu_1227_ap_ce;
wire    ap_block_state8_pp0_stage6_iter0_ignore_call56;
reg    ap_block_state17_pp0_stage6_iter1_ignore_call56;
reg    ap_block_pp0_stage6_11001_ignoreCallOp165;
wire    ap_block_state9_pp0_stage7_iter0_ignore_call56;
reg    ap_block_pp0_stage7_11001_ignoreCallOp166;
wire    grp_sigmoid_1_fu_1279_ap_start;
wire    grp_sigmoid_1_fu_1279_ap_done;
wire    grp_sigmoid_1_fu_1279_ap_idle;
wire    grp_sigmoid_1_fu_1279_ap_ready;
reg    grp_sigmoid_1_fu_1279_ap_ce;
wire   [15:0] grp_sigmoid_1_fu_1279_ap_return_0;
wire   [15:0] grp_sigmoid_1_fu_1279_ap_return_1;
wire   [15:0] grp_sigmoid_1_fu_1279_ap_return_2;
wire   [15:0] grp_sigmoid_1_fu_1279_ap_return_3;
wire   [15:0] grp_sigmoid_1_fu_1279_ap_return_4;
wire   [15:0] grp_sigmoid_1_fu_1279_ap_return_5;
wire   [15:0] grp_sigmoid_1_fu_1279_ap_return_6;
wire   [15:0] grp_sigmoid_1_fu_1279_ap_return_7;
wire    ap_block_state10_pp0_stage8_iter0_ignore_call89;
wire    ap_block_pp0_stage8_11001_ignoreCallOp199;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call89;
wire    ap_block_state11_pp0_stage0_iter1_ignore_call89;
wire    ap_block_pp0_stage0_11001_ignoreCallOp212;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call89;
wire    ap_block_state12_pp0_stage1_iter1_ignore_call89;
reg    ap_block_pp0_stage1_11001_ignoreCallOp215;
wire    grp_sigmoid_1_fu_1293_ap_start;
wire    grp_sigmoid_1_fu_1293_ap_done;
wire    grp_sigmoid_1_fu_1293_ap_idle;
wire    grp_sigmoid_1_fu_1293_ap_ready;
reg    grp_sigmoid_1_fu_1293_ap_ce;
wire   [15:0] grp_sigmoid_1_fu_1293_ap_return_0;
wire   [15:0] grp_sigmoid_1_fu_1293_ap_return_1;
wire   [15:0] grp_sigmoid_1_fu_1293_ap_return_2;
wire   [15:0] grp_sigmoid_1_fu_1293_ap_return_3;
wire   [15:0] grp_sigmoid_1_fu_1293_ap_return_4;
wire   [15:0] grp_sigmoid_1_fu_1293_ap_return_5;
wire   [15:0] grp_sigmoid_1_fu_1293_ap_return_6;
wire   [15:0] grp_sigmoid_1_fu_1293_ap_return_7;
wire    ap_block_state10_pp0_stage8_iter0_ignore_call98;
wire    ap_block_pp0_stage8_11001_ignoreCallOp200;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call98;
wire    ap_block_state11_pp0_stage0_iter1_ignore_call98;
wire    ap_block_pp0_stage0_11001_ignoreCallOp213;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call98;
wire    ap_block_state12_pp0_stage1_iter1_ignore_call98;
reg    ap_block_pp0_stage1_11001_ignoreCallOp224;
wire    grp_sigmoid_1_fu_1307_ap_start;
wire    grp_sigmoid_1_fu_1307_ap_done;
wire    grp_sigmoid_1_fu_1307_ap_idle;
wire    grp_sigmoid_1_fu_1307_ap_ready;
reg    grp_sigmoid_1_fu_1307_ap_ce;
wire   [15:0] grp_sigmoid_1_fu_1307_ap_return_0;
wire   [15:0] grp_sigmoid_1_fu_1307_ap_return_1;
wire   [15:0] grp_sigmoid_1_fu_1307_ap_return_2;
wire   [15:0] grp_sigmoid_1_fu_1307_ap_return_3;
wire   [15:0] grp_sigmoid_1_fu_1307_ap_return_4;
wire   [15:0] grp_sigmoid_1_fu_1307_ap_return_5;
wire   [15:0] grp_sigmoid_1_fu_1307_ap_return_6;
wire   [15:0] grp_sigmoid_1_fu_1307_ap_return_7;
wire    ap_block_state10_pp0_stage8_iter0_ignore_call116;
wire    ap_block_pp0_stage8_11001_ignoreCallOp210;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call116;
wire    ap_block_state11_pp0_stage0_iter1_ignore_call116;
wire    ap_block_pp0_stage0_11001_ignoreCallOp214;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call116;
wire    ap_block_state12_pp0_stage1_iter1_ignore_call116;
reg    ap_block_pp0_stage1_11001_ignoreCallOp233;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_0;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_1;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_2;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_3;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_4;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_5;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_6;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_7;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_8;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_9;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_10;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_11;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_12;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_13;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_14;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_15;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_16;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_17;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_18;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_19;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_20;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_21;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_22;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_23;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_24;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_25;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_26;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_27;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_28;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_29;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_30;
wire   [15:0] grp_dense_simple_0_0_1_fu_1321_ap_return_31;
reg    grp_dense_simple_0_0_1_fu_1321_ap_ce;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call23;
wire    ap_block_state15_pp0_stage4_iter1_ignore_call23;
wire    ap_block_pp0_stage4_11001_ignoreCallOp123;
wire    ap_block_state7_pp0_stage5_iter0_ignore_call23;
wire    ap_block_state16_pp0_stage5_iter1_ignore_call23;
wire    ap_block_pp0_stage5_11001_ignoreCallOp124;
wire    ap_CS_fsm_pp0_stage4;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_0;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_1;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_2;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_3;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_4;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_5;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_6;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_7;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_8;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_9;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_10;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_11;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_12;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_13;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_14;
wire   [15:0] grp_lstm_tail_02_1_fu_1326_ap_return_15;
reg    grp_lstm_tail_02_1_fu_1326_ap_ce;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call125;
wire    ap_block_state13_pp0_stage2_iter1_ignore_call125;
wire    ap_block_pp0_stage2_11001_ignoreCallOp251;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call125;
wire    ap_block_state14_pp0_stage3_iter1_ignore_call125;
wire    ap_block_pp0_stage3_11001_ignoreCallOp252;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call125;
wire    ap_block_state15_pp0_stage4_iter1_ignore_call125;
wire    ap_block_pp0_stage4_11001_ignoreCallOp253;
wire    ap_block_state7_pp0_stage5_iter0_ignore_call125;
wire    ap_block_state16_pp0_stage5_iter1_ignore_call125;
wire    ap_block_pp0_stage5_11001_ignoreCallOp256;
wire    call_ret4_hard_tanh_3_fu_1378_ap_ready;
wire   [11:0] call_ret4_hard_tanh_3_fu_1378_ap_return_0;
wire   [11:0] call_ret4_hard_tanh_3_fu_1378_ap_return_1;
wire   [11:0] call_ret4_hard_tanh_3_fu_1378_ap_return_2;
wire   [11:0] call_ret4_hard_tanh_3_fu_1378_ap_return_3;
wire   [11:0] call_ret4_hard_tanh_3_fu_1378_ap_return_4;
wire   [11:0] call_ret4_hard_tanh_3_fu_1378_ap_return_5;
wire   [11:0] call_ret4_hard_tanh_3_fu_1378_ap_return_6;
wire   [11:0] call_ret4_hard_tanh_3_fu_1378_ap_return_7;
reg   [127:0] ap_phi_mux_input_1_V_load_rewin_phi_fu_949_p6;
reg   [2:0] ap_phi_mux_its_0_i_i145_phi_fu_964_p6;
wire    ap_block_pp0_stage2;
reg   [127:0] ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975;
reg   [15:0] ap_phi_mux_h_pre_V_4_0_i144_phi_fu_991_p6;
reg    ap_block_pp0_stage6_11001;
reg   [15:0] ap_phi_mux_h_pre_V_3_0_i143_phi_fu_1006_p6;
reg   [15:0] ap_phi_mux_h_pre_V_2_0_i142_phi_fu_1021_p6;
reg   [15:0] ap_phi_mux_h_pre_V_1_0265_i141_phi_fu_1036_p6;
reg   [15:0] ap_phi_mux_h_pre_V_0_0_i140_phi_fu_1051_p6;
reg   [15:0] ap_phi_mux_h_pre_V_5_0_i139_phi_fu_1066_p6;
reg   [15:0] ap_phi_mux_h_pre_V_6_0_i138_phi_fu_1081_p6;
reg   [15:0] ap_phi_mux_h_pre_V_7_0_i137_phi_fu_1096_p6;
reg    grp_sigmoid_1_fu_1279_ap_start_reg;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage0;
reg    grp_sigmoid_1_fu_1293_ap_start_reg;
reg    grp_sigmoid_1_fu_1307_ap_start_reg;
wire    ap_block_pp0_stage4;
reg   [15:0] layer2_out_63_V_fu_218;
reg   [15:0] layer2_out_63_V_1_fu_222;
reg   [15:0] layer2_out_63_V_2_fu_226;
reg   [15:0] layer2_out_63_V_3_fu_230;
reg   [15:0] layer2_out_63_V_4_fu_234;
reg   [15:0] layer2_out_63_V_5_fu_238;
reg   [15:0] layer2_out_62_V_fu_242;
reg   [15:0] layer2_out_62_V_1_fu_246;
reg   [15:0] layer2_out_62_V_2_fu_250;
reg   [15:0] layer2_out_62_V_3_fu_254;
reg   [15:0] layer2_out_62_V_4_fu_258;
reg   [15:0] layer2_out_62_V_5_fu_262;
reg   [15:0] layer2_out_62_V_6_fu_266;
reg   [15:0] layer2_out_61_V_fu_270;
reg   [15:0] layer2_out_61_V_1_fu_274;
reg   [15:0] layer2_out_61_V_2_fu_278;
reg   [15:0] layer2_out_61_V_3_fu_282;
reg   [15:0] layer2_out_61_V_4_fu_286;
reg   [15:0] layer2_out_61_V_5_fu_290;
reg   [15:0] layer2_out_61_V_6_fu_294;
reg   [15:0] layer2_out_60_V_fu_298;
reg   [15:0] layer2_out_60_V_1_fu_302;
reg   [15:0] layer2_out_60_V_2_fu_306;
reg   [15:0] layer2_out_60_V_3_fu_310;
reg   [15:0] layer2_out_60_V_4_fu_314;
reg   [15:0] layer2_out_60_V_5_fu_318;
reg   [15:0] layer2_out_60_V_6_fu_322;
reg   [15:0] layer2_out_59_V_fu_326;
reg   [15:0] layer2_out_59_V_1_fu_330;
reg   [15:0] layer2_out_59_V_2_fu_334;
reg   [15:0] layer2_out_59_V_3_fu_338;
reg   [15:0] layer2_out_59_V_4_fu_342;
reg   [15:0] layer2_out_59_V_5_fu_346;
reg   [15:0] layer2_out_59_V_6_fu_350;
reg   [15:0] layer2_out_58_V_fu_354;
reg   [15:0] layer2_out_58_V_1_fu_358;
reg   [15:0] layer2_out_58_V_2_fu_362;
reg   [15:0] layer2_out_58_V_3_fu_366;
reg   [15:0] layer2_out_58_V_4_fu_370;
reg   [15:0] layer2_out_58_V_5_fu_374;
reg   [15:0] layer2_out_58_V_6_fu_378;
reg   [15:0] layer2_out_57_V_fu_382;
reg   [15:0] layer2_out_57_V_1_fu_386;
reg   [15:0] layer2_out_57_V_2_fu_390;
reg   [15:0] layer2_out_57_V_3_fu_394;
reg   [15:0] layer2_out_57_V_4_fu_398;
reg   [15:0] layer2_out_57_V_5_fu_402;
reg   [15:0] layer2_out_57_V_6_fu_406;
reg   [15:0] layer2_out_56_V_fu_410;
reg   [15:0] layer2_out_56_V_1_fu_414;
reg   [15:0] layer2_out_56_V_2_fu_418;
reg   [15:0] layer2_out_56_V_3_fu_422;
reg   [15:0] layer2_out_56_V_4_fu_426;
reg   [15:0] layer2_out_56_V_5_fu_430;
reg   [15:0] layer2_out_56_V_6_fu_434;
reg   [15:0] layer2_out_63_V_6_fu_438;
reg   [15:0] layer2_out_56_V_7_fu_442;
reg   [15:0] layer2_out_57_V_7_fu_446;
reg   [15:0] layer2_out_58_V_7_fu_450;
reg   [15:0] layer2_out_59_V_7_fu_454;
reg   [15:0] layer2_out_60_V_7_fu_458;
reg   [15:0] layer2_out_61_V_7_fu_462;
reg   [15:0] layer2_out_62_V_7_fu_466;
reg   [15:0] layer2_out_63_V_7_fu_470;
reg    ap_block_pp0_stage6_01001;
wire   [6:0] tmp_21_fu_1390_p3;
wire   [6:0] empty_346_fu_1398_p2;
wire   [7:0] zext_ln203_fu_1410_p1;
wire   [7:0] zext_ln203_1_fu_1414_p1;
wire   [0:0] icmp_ln203_fu_1404_p2;
wire   [7:0] sub_ln203_fu_1428_p2;
wire   [7:0] sub_ln203_1_fu_1440_p2;
reg   [127:0] tmp_fu_1418_p4;
wire   [7:0] xor_ln203_fu_1434_p2;
wire   [7:0] select_ln203_fu_1446_p3;
wire   [7:0] select_ln203_2_fu_1462_p3;
wire   [127:0] select_ln203_1_fu_1454_p3;
wire   [127:0] zext_ln203_2_fu_1476_p1;
wire    ap_block_pp0_stage3;
wire   [127:0] zext_ln203_3_fu_1486_p1;
wire   [127:0] lshr_ln203_1_fu_1489_p2;
wire   [127:0] and_ln203_fu_1495_p2;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage7;
reg   [9:0] ap_NS_fsm;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state15_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage7_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1340;
reg    ap_condition_350;
reg    ap_condition_1354;
reg    ap_condition_1361;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_sigmoid_1_fu_1279_ap_start_reg = 1'b0;
#0 grp_sigmoid_1_fu_1293_ap_start_reg = 1'b0;
#0 grp_sigmoid_1_fu_1307_ap_start_reg = 1'b0;
end

dense_simple_0_0_0_0_1 grp_dense_simple_0_0_0_0_1_fu_1227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(ap_phi_mux_h_pre_V_0_0_i140_phi_fu_1051_p6),
    .data_1_V_read(ap_phi_mux_h_pre_V_1_0265_i141_phi_fu_1036_p6),
    .data_2_V_read(ap_phi_mux_h_pre_V_2_0_i142_phi_fu_1021_p6),
    .data_3_V_read(ap_phi_mux_h_pre_V_3_0_i143_phi_fu_1006_p6),
    .data_4_V_read(ap_phi_mux_h_pre_V_4_0_i144_phi_fu_991_p6),
    .data_5_V_read(ap_phi_mux_h_pre_V_5_0_i139_phi_fu_1066_p6),
    .data_6_V_read(ap_phi_mux_h_pre_V_6_0_i138_phi_fu_1081_p6),
    .data_7_V_read(ap_phi_mux_h_pre_V_7_0_i137_phi_fu_1096_p6),
    .p_read(acc_x_0_V_reg_2950),
    .p_read1(acc_x_1_V_reg_2955),
    .p_read2(acc_x_2_V_reg_2960),
    .p_read3(acc_x_3_V_reg_2965),
    .p_read4(acc_x_4_V_reg_2970),
    .p_read5(acc_x_5_V_reg_2975),
    .p_read6(acc_x_6_V_reg_2980),
    .p_read7(acc_x_7_V_reg_2985),
    .p_read8(acc_x_8_V_reg_2990),
    .p_read9(acc_x_9_V_reg_2995),
    .p_read10(acc_x_10_V_reg_3000),
    .p_read11(acc_x_11_V_reg_3005),
    .p_read12(acc_x_12_V_reg_3010),
    .p_read13(acc_x_13_V_reg_3015),
    .p_read14(acc_x_14_V_reg_3020),
    .p_read15(acc_x_15_V_reg_3025),
    .p_read16(acc_x_16_V_reg_3030),
    .p_read17(acc_x_17_V_reg_3035),
    .p_read18(acc_x_18_V_reg_3040),
    .p_read19(acc_x_19_V_reg_3045),
    .p_read20(acc_x_20_V_reg_3050),
    .p_read21(acc_x_21_V_reg_3055),
    .p_read22(acc_x_22_V_reg_3060),
    .p_read23(acc_x_23_V_reg_3065),
    .p_read24(acc_x_24_V_reg_3070),
    .p_read25(acc_x_25_V_reg_3075),
    .p_read26(acc_x_26_V_reg_3080),
    .p_read27(acc_x_27_V_reg_3085),
    .p_read28(acc_x_28_V_reg_3090),
    .p_read29(acc_x_29_V_reg_3095),
    .p_read30(acc_x_30_V_reg_3100),
    .p_read31(acc_x_31_V_reg_3105),
    .ap_return_0(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_0),
    .ap_return_1(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_1),
    .ap_return_2(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_2),
    .ap_return_3(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_3),
    .ap_return_4(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_4),
    .ap_return_5(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_5),
    .ap_return_6(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_6),
    .ap_return_7(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_7),
    .ap_return_8(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_8),
    .ap_return_9(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_9),
    .ap_return_10(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_10),
    .ap_return_11(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_11),
    .ap_return_12(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_12),
    .ap_return_13(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_13),
    .ap_return_14(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_14),
    .ap_return_15(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_15),
    .ap_return_16(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_16),
    .ap_return_17(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_17),
    .ap_return_18(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_18),
    .ap_return_19(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_19),
    .ap_return_20(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_20),
    .ap_return_21(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_21),
    .ap_return_22(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_22),
    .ap_return_23(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_23),
    .ap_return_24(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_24),
    .ap_return_25(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_25),
    .ap_return_26(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_26),
    .ap_return_27(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_27),
    .ap_return_28(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_28),
    .ap_return_29(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_29),
    .ap_return_30(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_30),
    .ap_return_31(grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_31),
    .ap_ce(grp_dense_simple_0_0_0_0_1_fu_1227_ap_ce)
);

sigmoid_1 grp_sigmoid_1_fu_1279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_1_fu_1279_ap_start),
    .ap_done(grp_sigmoid_1_fu_1279_ap_done),
    .ap_idle(grp_sigmoid_1_fu_1279_ap_idle),
    .ap_ready(grp_sigmoid_1_fu_1279_ap_ready),
    .ap_ce(grp_sigmoid_1_fu_1279_ap_ce),
    .data_0_V_read(gate_i_0_V_reg_3110),
    .data_1_V_read(gate_i_1_V_reg_3115),
    .data_2_V_read(gate_i_2_V_reg_3120),
    .data_3_V_read(gate_i_3_V_reg_3125),
    .data_4_V_read(gate_i_4_V_reg_3130),
    .data_5_V_read(gate_i_5_V_reg_3135),
    .data_6_V_read(gate_i_6_V_reg_3140),
    .data_7_V_read(gate_i_7_V_reg_3145),
    .ap_return_0(grp_sigmoid_1_fu_1279_ap_return_0),
    .ap_return_1(grp_sigmoid_1_fu_1279_ap_return_1),
    .ap_return_2(grp_sigmoid_1_fu_1279_ap_return_2),
    .ap_return_3(grp_sigmoid_1_fu_1279_ap_return_3),
    .ap_return_4(grp_sigmoid_1_fu_1279_ap_return_4),
    .ap_return_5(grp_sigmoid_1_fu_1279_ap_return_5),
    .ap_return_6(grp_sigmoid_1_fu_1279_ap_return_6),
    .ap_return_7(grp_sigmoid_1_fu_1279_ap_return_7)
);

sigmoid_1 grp_sigmoid_1_fu_1293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_1_fu_1293_ap_start),
    .ap_done(grp_sigmoid_1_fu_1293_ap_done),
    .ap_idle(grp_sigmoid_1_fu_1293_ap_idle),
    .ap_ready(grp_sigmoid_1_fu_1293_ap_ready),
    .ap_ce(grp_sigmoid_1_fu_1293_ap_ce),
    .data_0_V_read(gate_f_0_V_reg_3150),
    .data_1_V_read(gate_f_1_V_reg_3155),
    .data_2_V_read(gate_f_2_V_reg_3160),
    .data_3_V_read(gate_f_3_V_reg_3165),
    .data_4_V_read(gate_f_4_V_reg_3170),
    .data_5_V_read(gate_f_5_V_reg_3175),
    .data_6_V_read(gate_f_6_V_reg_3180),
    .data_7_V_read(gate_f_7_V_reg_3185),
    .ap_return_0(grp_sigmoid_1_fu_1293_ap_return_0),
    .ap_return_1(grp_sigmoid_1_fu_1293_ap_return_1),
    .ap_return_2(grp_sigmoid_1_fu_1293_ap_return_2),
    .ap_return_3(grp_sigmoid_1_fu_1293_ap_return_3),
    .ap_return_4(grp_sigmoid_1_fu_1293_ap_return_4),
    .ap_return_5(grp_sigmoid_1_fu_1293_ap_return_5),
    .ap_return_6(grp_sigmoid_1_fu_1293_ap_return_6),
    .ap_return_7(grp_sigmoid_1_fu_1293_ap_return_7)
);

sigmoid_1 grp_sigmoid_1_fu_1307(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_1_fu_1307_ap_start),
    .ap_done(grp_sigmoid_1_fu_1307_ap_done),
    .ap_idle(grp_sigmoid_1_fu_1307_ap_idle),
    .ap_ready(grp_sigmoid_1_fu_1307_ap_ready),
    .ap_ce(grp_sigmoid_1_fu_1307_ap_ce),
    .data_0_V_read(gate_o_0_V_reg_3230),
    .data_1_V_read(gate_o_1_V_reg_3235),
    .data_2_V_read(gate_o_2_V_reg_3240),
    .data_3_V_read(gate_o_3_V_reg_3245),
    .data_4_V_read(gate_o_4_V_reg_3250),
    .data_5_V_read(gate_o_5_V_reg_3255),
    .data_6_V_read(gate_o_6_V_reg_3260),
    .data_7_V_read(gate_o_7_V_reg_3265),
    .ap_return_0(grp_sigmoid_1_fu_1307_ap_return_0),
    .ap_return_1(grp_sigmoid_1_fu_1307_ap_return_1),
    .ap_return_2(grp_sigmoid_1_fu_1307_ap_return_2),
    .ap_return_3(grp_sigmoid_1_fu_1307_ap_return_3),
    .ap_return_4(grp_sigmoid_1_fu_1307_ap_return_4),
    .ap_return_5(grp_sigmoid_1_fu_1307_ap_return_5),
    .ap_return_6(grp_sigmoid_1_fu_1307_ap_return_6),
    .ap_return_7(grp_sigmoid_1_fu_1307_ap_return_7)
);

dense_simple_0_0_1 grp_dense_simple_0_0_1_fu_1321(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(input_x_0_V_reg_2941),
    .ap_return_0(grp_dense_simple_0_0_1_fu_1321_ap_return_0),
    .ap_return_1(grp_dense_simple_0_0_1_fu_1321_ap_return_1),
    .ap_return_2(grp_dense_simple_0_0_1_fu_1321_ap_return_2),
    .ap_return_3(grp_dense_simple_0_0_1_fu_1321_ap_return_3),
    .ap_return_4(grp_dense_simple_0_0_1_fu_1321_ap_return_4),
    .ap_return_5(grp_dense_simple_0_0_1_fu_1321_ap_return_5),
    .ap_return_6(grp_dense_simple_0_0_1_fu_1321_ap_return_6),
    .ap_return_7(grp_dense_simple_0_0_1_fu_1321_ap_return_7),
    .ap_return_8(grp_dense_simple_0_0_1_fu_1321_ap_return_8),
    .ap_return_9(grp_dense_simple_0_0_1_fu_1321_ap_return_9),
    .ap_return_10(grp_dense_simple_0_0_1_fu_1321_ap_return_10),
    .ap_return_11(grp_dense_simple_0_0_1_fu_1321_ap_return_11),
    .ap_return_12(grp_dense_simple_0_0_1_fu_1321_ap_return_12),
    .ap_return_13(grp_dense_simple_0_0_1_fu_1321_ap_return_13),
    .ap_return_14(grp_dense_simple_0_0_1_fu_1321_ap_return_14),
    .ap_return_15(grp_dense_simple_0_0_1_fu_1321_ap_return_15),
    .ap_return_16(grp_dense_simple_0_0_1_fu_1321_ap_return_16),
    .ap_return_17(grp_dense_simple_0_0_1_fu_1321_ap_return_17),
    .ap_return_18(grp_dense_simple_0_0_1_fu_1321_ap_return_18),
    .ap_return_19(grp_dense_simple_0_0_1_fu_1321_ap_return_19),
    .ap_return_20(grp_dense_simple_0_0_1_fu_1321_ap_return_20),
    .ap_return_21(grp_dense_simple_0_0_1_fu_1321_ap_return_21),
    .ap_return_22(grp_dense_simple_0_0_1_fu_1321_ap_return_22),
    .ap_return_23(grp_dense_simple_0_0_1_fu_1321_ap_return_23),
    .ap_return_24(grp_dense_simple_0_0_1_fu_1321_ap_return_24),
    .ap_return_25(grp_dense_simple_0_0_1_fu_1321_ap_return_25),
    .ap_return_26(grp_dense_simple_0_0_1_fu_1321_ap_return_26),
    .ap_return_27(grp_dense_simple_0_0_1_fu_1321_ap_return_27),
    .ap_return_28(grp_dense_simple_0_0_1_fu_1321_ap_return_28),
    .ap_return_29(grp_dense_simple_0_0_1_fu_1321_ap_return_29),
    .ap_return_30(grp_dense_simple_0_0_1_fu_1321_ap_return_30),
    .ap_return_31(grp_dense_simple_0_0_1_fu_1321_ap_return_31),
    .ap_ce(grp_dense_simple_0_0_1_fu_1321_ap_ce)
);

lstm_tail_02_1 grp_lstm_tail_02_1_fu_1326(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .gate_i_0_V_read(gate_i_activ_0_V_reg_3310),
    .gate_i_1_V_read(gate_i_activ_1_V_reg_3315),
    .gate_i_2_V_read(gate_i_activ_2_V_reg_3320),
    .gate_i_3_V_read(gate_i_activ_3_V_reg_3325),
    .gate_i_4_V_read(gate_i_activ_4_V_reg_3330),
    .gate_i_5_V_read(gate_i_activ_5_V_reg_3335),
    .gate_i_6_V_read(gate_i_activ_6_V_reg_3340),
    .gate_i_7_V_read(gate_i_activ_7_V_reg_3345),
    .gate_f_0_V_read(gate_f_activ_0_V_reg_3350),
    .gate_f_1_V_read(gate_f_activ_1_V_reg_3355),
    .gate_f_2_V_read(gate_f_activ_2_V_reg_3360),
    .gate_f_3_V_read(gate_f_activ_3_V_reg_3365),
    .gate_f_4_V_read(gate_f_activ_4_V_reg_3370),
    .gate_f_5_V_read(gate_f_activ_5_V_reg_3375),
    .gate_f_6_V_read(gate_f_activ_6_V_reg_3380),
    .gate_f_7_V_read(gate_f_activ_7_V_reg_3385),
    .gate_g_0_V_read(gate_g_activ_0_V_reg_3270),
    .gate_g_1_V_read(gate_g_activ_1_V_reg_3275),
    .gate_g_2_V_read(gate_g_activ_2_V_reg_3280),
    .gate_g_3_V_read(gate_g_activ_3_V_reg_3285),
    .gate_g_4_V_read(gate_g_activ_4_V_reg_3290),
    .gate_g_5_V_read(gate_g_activ_5_V_reg_3295),
    .gate_g_6_V_read(gate_g_activ_6_V_reg_3300),
    .gate_g_7_V_read(gate_g_activ_7_V_reg_3305),
    .gate_o_0_V_read(gate_o_activ_0_V_reg_3390),
    .gate_o_1_V_read(gate_o_activ_1_V_reg_3395),
    .gate_o_2_V_read(gate_o_activ_2_V_reg_3400),
    .gate_o_3_V_read(gate_o_activ_3_V_reg_3405),
    .gate_o_4_V_read(gate_o_activ_4_V_reg_3410),
    .gate_o_5_V_read(gate_o_activ_5_V_reg_3415),
    .gate_o_6_V_read(gate_o_activ_6_V_reg_3420),
    .gate_o_7_V_read(gate_o_activ_7_V_reg_3425),
    .c_pre_0_V_read(c_pre_V_0_0_i136_reg_1107),
    .c_pre_1_V_read(c_pre_V_1_0_i135_reg_1122),
    .c_pre_2_V_read(c_pre_V_2_0_i134_reg_1137),
    .c_pre_3_V_read(c_pre_V_3_0_i133_reg_1152),
    .c_pre_4_V_read(c_pre_V_4_0_i132_reg_1167),
    .c_pre_5_V_read(c_pre_V_5_0_i131_reg_1182),
    .c_pre_6_V_read(c_pre_V_6_0_i130_reg_1197),
    .c_pre_7_V_read(c_pre_V_7_0_i129_reg_1212),
    .ap_return_0(grp_lstm_tail_02_1_fu_1326_ap_return_0),
    .ap_return_1(grp_lstm_tail_02_1_fu_1326_ap_return_1),
    .ap_return_2(grp_lstm_tail_02_1_fu_1326_ap_return_2),
    .ap_return_3(grp_lstm_tail_02_1_fu_1326_ap_return_3),
    .ap_return_4(grp_lstm_tail_02_1_fu_1326_ap_return_4),
    .ap_return_5(grp_lstm_tail_02_1_fu_1326_ap_return_5),
    .ap_return_6(grp_lstm_tail_02_1_fu_1326_ap_return_6),
    .ap_return_7(grp_lstm_tail_02_1_fu_1326_ap_return_7),
    .ap_return_8(grp_lstm_tail_02_1_fu_1326_ap_return_8),
    .ap_return_9(grp_lstm_tail_02_1_fu_1326_ap_return_9),
    .ap_return_10(grp_lstm_tail_02_1_fu_1326_ap_return_10),
    .ap_return_11(grp_lstm_tail_02_1_fu_1326_ap_return_11),
    .ap_return_12(grp_lstm_tail_02_1_fu_1326_ap_return_12),
    .ap_return_13(grp_lstm_tail_02_1_fu_1326_ap_return_13),
    .ap_return_14(grp_lstm_tail_02_1_fu_1326_ap_return_14),
    .ap_return_15(grp_lstm_tail_02_1_fu_1326_ap_return_15),
    .ap_ce(grp_lstm_tail_02_1_fu_1326_ap_ce)
);

hard_tanh_3 call_ret4_hard_tanh_3_fu_1378(
    .ap_ready(call_ret4_hard_tanh_3_fu_1378_ap_ready),
    .data_0_V_read(gate_g_0_V_reg_3190),
    .data_1_V_read(gate_g_1_V_reg_3195),
    .data_2_V_read(gate_g_2_V_reg_3200),
    .data_3_V_read(gate_g_3_V_reg_3205),
    .data_4_V_read(gate_g_4_V_reg_3210),
    .data_5_V_read(gate_g_5_V_reg_3215),
    .data_6_V_read(gate_g_6_V_reg_3220),
    .data_7_V_read(gate_g_7_V_reg_3225),
    .ap_return_0(call_ret4_hard_tanh_3_fu_1378_ap_return_0),
    .ap_return_1(call_ret4_hard_tanh_3_fu_1378_ap_return_1),
    .ap_return_2(call_ret4_hard_tanh_3_fu_1378_ap_return_2),
    .ap_return_3(call_ret4_hard_tanh_3_fu_1378_ap_return_3),
    .ap_return_4(call_ret4_hard_tanh_3_fu_1378_ap_return_4),
    .ap_return_5(call_ret4_hard_tanh_3_fu_1378_ap_return_5),
    .ap_return_6(call_ret4_hard_tanh_3_fu_1378_ap_return_6),
    .ap_return_7(call_ret4_hard_tanh_3_fu_1378_ap_return_7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= real_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_1_fu_1279_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            grp_sigmoid_1_fu_1279_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_1_fu_1279_ap_ready == 1'b1)) begin
            grp_sigmoid_1_fu_1279_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_1_fu_1293_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            grp_sigmoid_1_fu_1293_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_1_fu_1293_ap_ready == 1'b1)) begin
            grp_sigmoid_1_fu_1293_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_1_fu_1307_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            grp_sigmoid_1_fu_1307_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_1_fu_1307_ap_ready == 1'b1)) begin
            grp_sigmoid_1_fu_1307_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1361)) begin
        if ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975 <= ap_phi_mux_input_1_V_load_rewin_phi_fu_949_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975 <= input_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        c_pre_V_0_0_i136_reg_1107 <= c_pre_0_V_reg_3475;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        c_pre_V_0_0_i136_reg_1107 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        c_pre_V_1_0_i135_reg_1122 <= c_pre_1_V_reg_3480;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        c_pre_V_1_0_i135_reg_1122 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        c_pre_V_2_0_i134_reg_1137 <= c_pre_2_V_reg_3485;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        c_pre_V_2_0_i134_reg_1137 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        c_pre_V_3_0_i133_reg_1152 <= c_pre_3_V_reg_3490;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        c_pre_V_3_0_i133_reg_1152 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        c_pre_V_4_0_i132_reg_1167 <= c_pre_4_V_reg_3495;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        c_pre_V_4_0_i132_reg_1167 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        c_pre_V_5_0_i131_reg_1182 <= c_pre_5_V_reg_3500;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        c_pre_V_5_0_i131_reg_1182 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        c_pre_V_6_0_i130_reg_1197 <= c_pre_6_V_reg_3505;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        c_pre_V_6_0_i130_reg_1197 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        c_pre_V_7_0_i129_reg_1212 <= c_pre_7_V_reg_3510;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        c_pre_V_7_0_i129_reg_1212 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln377_reg_2946 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        do_init_reg_928 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln377_reg_2946 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_928 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        h_pre_V_0_0_i140_reg_1047 <= layer2_out_0_V_reg_3470;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        h_pre_V_0_0_i140_reg_1047 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        h_pre_V_1_0265_i141_reg_1032 <= h_pre_1_V_reg_3465;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        h_pre_V_1_0265_i141_reg_1032 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        h_pre_V_2_0_i142_reg_1017 <= h_pre_2_V_reg_3460;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        h_pre_V_2_0_i142_reg_1017 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        h_pre_V_3_0_i143_reg_1002 <= h_pre_3_V_reg_3455;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        h_pre_V_3_0_i143_reg_1002 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        h_pre_V_4_0_i144_reg_987 <= h_pre_4_V_reg_3450;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        h_pre_V_4_0_i144_reg_987 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        h_pre_V_5_0_i139_reg_1062 <= h_pre_5_V_reg_3445;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        h_pre_V_5_0_i139_reg_1062 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        h_pre_V_6_0_i138_reg_1077 <= h_pre_6_V_reg_3440;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        h_pre_V_6_0_i138_reg_1077 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        h_pre_V_7_0_i137_reg_1092 <= h_pre_7_V_reg_3435;
    end else if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        h_pre_V_7_0_i137_reg_1092 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln377_reg_2946 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        its_0_i_i145_reg_960 <= its_reg_3430;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln377_reg_2946 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        its_0_i_i145_reg_960 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        acc_x_0_V_reg_2950 <= grp_dense_simple_0_0_1_fu_1321_ap_return_0;
        acc_x_10_V_reg_3000 <= grp_dense_simple_0_0_1_fu_1321_ap_return_10;
        acc_x_11_V_reg_3005 <= grp_dense_simple_0_0_1_fu_1321_ap_return_11;
        acc_x_12_V_reg_3010 <= grp_dense_simple_0_0_1_fu_1321_ap_return_12;
        acc_x_13_V_reg_3015 <= grp_dense_simple_0_0_1_fu_1321_ap_return_13;
        acc_x_14_V_reg_3020 <= grp_dense_simple_0_0_1_fu_1321_ap_return_14;
        acc_x_15_V_reg_3025 <= grp_dense_simple_0_0_1_fu_1321_ap_return_15;
        acc_x_16_V_reg_3030 <= grp_dense_simple_0_0_1_fu_1321_ap_return_16;
        acc_x_17_V_reg_3035 <= grp_dense_simple_0_0_1_fu_1321_ap_return_17;
        acc_x_18_V_reg_3040 <= grp_dense_simple_0_0_1_fu_1321_ap_return_18;
        acc_x_19_V_reg_3045 <= grp_dense_simple_0_0_1_fu_1321_ap_return_19;
        acc_x_1_V_reg_2955 <= grp_dense_simple_0_0_1_fu_1321_ap_return_1;
        acc_x_20_V_reg_3050 <= grp_dense_simple_0_0_1_fu_1321_ap_return_20;
        acc_x_21_V_reg_3055 <= grp_dense_simple_0_0_1_fu_1321_ap_return_21;
        acc_x_22_V_reg_3060 <= grp_dense_simple_0_0_1_fu_1321_ap_return_22;
        acc_x_23_V_reg_3065 <= grp_dense_simple_0_0_1_fu_1321_ap_return_23;
        acc_x_24_V_reg_3070 <= grp_dense_simple_0_0_1_fu_1321_ap_return_24;
        acc_x_25_V_reg_3075 <= grp_dense_simple_0_0_1_fu_1321_ap_return_25;
        acc_x_26_V_reg_3080 <= grp_dense_simple_0_0_1_fu_1321_ap_return_26;
        acc_x_27_V_reg_3085 <= grp_dense_simple_0_0_1_fu_1321_ap_return_27;
        acc_x_28_V_reg_3090 <= grp_dense_simple_0_0_1_fu_1321_ap_return_28;
        acc_x_29_V_reg_3095 <= grp_dense_simple_0_0_1_fu_1321_ap_return_29;
        acc_x_2_V_reg_2960 <= grp_dense_simple_0_0_1_fu_1321_ap_return_2;
        acc_x_30_V_reg_3100 <= grp_dense_simple_0_0_1_fu_1321_ap_return_30;
        acc_x_31_V_reg_3105 <= grp_dense_simple_0_0_1_fu_1321_ap_return_31;
        acc_x_3_V_reg_2965 <= grp_dense_simple_0_0_1_fu_1321_ap_return_3;
        acc_x_4_V_reg_2970 <= grp_dense_simple_0_0_1_fu_1321_ap_return_4;
        acc_x_5_V_reg_2975 <= grp_dense_simple_0_0_1_fu_1321_ap_return_5;
        acc_x_6_V_reg_2980 <= grp_dense_simple_0_0_1_fu_1321_ap_return_6;
        acc_x_7_V_reg_2985 <= grp_dense_simple_0_0_1_fu_1321_ap_return_7;
        acc_x_8_V_reg_2990 <= grp_dense_simple_0_0_1_fu_1321_ap_return_8;
        acc_x_9_V_reg_2995 <= grp_dense_simple_0_0_1_fu_1321_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        c_pre_0_V_reg_3475 <= grp_lstm_tail_02_1_fu_1326_ap_return_8;
        c_pre_1_V_reg_3480 <= grp_lstm_tail_02_1_fu_1326_ap_return_9;
        c_pre_2_V_reg_3485 <= grp_lstm_tail_02_1_fu_1326_ap_return_10;
        c_pre_3_V_reg_3490 <= grp_lstm_tail_02_1_fu_1326_ap_return_11;
        c_pre_4_V_reg_3495 <= grp_lstm_tail_02_1_fu_1326_ap_return_12;
        c_pre_5_V_reg_3500 <= grp_lstm_tail_02_1_fu_1326_ap_return_13;
        c_pre_6_V_reg_3505 <= grp_lstm_tail_02_1_fu_1326_ap_return_14;
        c_pre_7_V_reg_3510 <= grp_lstm_tail_02_1_fu_1326_ap_return_15;
        h_pre_1_V_reg_3465 <= grp_lstm_tail_02_1_fu_1326_ap_return_1;
        h_pre_2_V_reg_3460 <= grp_lstm_tail_02_1_fu_1326_ap_return_2;
        h_pre_3_V_reg_3455 <= grp_lstm_tail_02_1_fu_1326_ap_return_3;
        h_pre_4_V_reg_3450 <= grp_lstm_tail_02_1_fu_1326_ap_return_4;
        h_pre_5_V_reg_3445 <= grp_lstm_tail_02_1_fu_1326_ap_return_5;
        h_pre_6_V_reg_3440 <= grp_lstm_tail_02_1_fu_1326_ap_return_6;
        h_pre_7_V_reg_3435 <= grp_lstm_tail_02_1_fu_1326_ap_return_7;
        layer2_out_0_V_reg_3470 <= grp_lstm_tail_02_1_fu_1326_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        gate_f_0_V_reg_3150 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_8;
        gate_f_1_V_reg_3155 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_9;
        gate_f_2_V_reg_3160 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_10;
        gate_f_3_V_reg_3165 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_11;
        gate_f_4_V_reg_3170 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_12;
        gate_f_5_V_reg_3175 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_13;
        gate_f_6_V_reg_3180 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_14;
        gate_f_7_V_reg_3185 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_15;
        gate_g_0_V_reg_3190 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_16;
        gate_g_1_V_reg_3195 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_17;
        gate_g_2_V_reg_3200 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_18;
        gate_g_3_V_reg_3205 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_19;
        gate_g_4_V_reg_3210 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_20;
        gate_g_5_V_reg_3215 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_21;
        gate_g_6_V_reg_3220 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_22;
        gate_g_7_V_reg_3225 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_23;
        gate_i_0_V_reg_3110 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_0;
        gate_i_1_V_reg_3115 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_1;
        gate_i_2_V_reg_3120 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_2;
        gate_i_3_V_reg_3125 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_3;
        gate_i_4_V_reg_3130 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_4;
        gate_i_5_V_reg_3135 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_5;
        gate_i_6_V_reg_3140 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_6;
        gate_i_7_V_reg_3145 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_7;
        gate_o_0_V_reg_3230 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_24;
        gate_o_1_V_reg_3235 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_25;
        gate_o_2_V_reg_3240 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_26;
        gate_o_3_V_reg_3245 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_27;
        gate_o_4_V_reg_3250 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_28;
        gate_o_5_V_reg_3255 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_29;
        gate_o_6_V_reg_3260 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_30;
        gate_o_7_V_reg_3265 <= grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_31;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gate_f_activ_0_V_reg_3350 <= grp_sigmoid_1_fu_1293_ap_return_0;
        gate_f_activ_1_V_reg_3355 <= grp_sigmoid_1_fu_1293_ap_return_1;
        gate_f_activ_2_V_reg_3360 <= grp_sigmoid_1_fu_1293_ap_return_2;
        gate_f_activ_3_V_reg_3365 <= grp_sigmoid_1_fu_1293_ap_return_3;
        gate_f_activ_4_V_reg_3370 <= grp_sigmoid_1_fu_1293_ap_return_4;
        gate_f_activ_5_V_reg_3375 <= grp_sigmoid_1_fu_1293_ap_return_5;
        gate_f_activ_6_V_reg_3380 <= grp_sigmoid_1_fu_1293_ap_return_6;
        gate_f_activ_7_V_reg_3385 <= grp_sigmoid_1_fu_1293_ap_return_7;
        gate_i_activ_0_V_reg_3310 <= grp_sigmoid_1_fu_1279_ap_return_0;
        gate_i_activ_1_V_reg_3315 <= grp_sigmoid_1_fu_1279_ap_return_1;
        gate_i_activ_2_V_reg_3320 <= grp_sigmoid_1_fu_1279_ap_return_2;
        gate_i_activ_3_V_reg_3325 <= grp_sigmoid_1_fu_1279_ap_return_3;
        gate_i_activ_4_V_reg_3330 <= grp_sigmoid_1_fu_1279_ap_return_4;
        gate_i_activ_5_V_reg_3335 <= grp_sigmoid_1_fu_1279_ap_return_5;
        gate_i_activ_6_V_reg_3340 <= grp_sigmoid_1_fu_1279_ap_return_6;
        gate_i_activ_7_V_reg_3345 <= grp_sigmoid_1_fu_1279_ap_return_7;
        gate_o_activ_0_V_reg_3390 <= grp_sigmoid_1_fu_1307_ap_return_0;
        gate_o_activ_1_V_reg_3395 <= grp_sigmoid_1_fu_1307_ap_return_1;
        gate_o_activ_2_V_reg_3400 <= grp_sigmoid_1_fu_1307_ap_return_2;
        gate_o_activ_3_V_reg_3405 <= grp_sigmoid_1_fu_1307_ap_return_3;
        gate_o_activ_4_V_reg_3410 <= grp_sigmoid_1_fu_1307_ap_return_4;
        gate_o_activ_5_V_reg_3415 <= grp_sigmoid_1_fu_1307_ap_return_5;
        gate_o_activ_6_V_reg_3420 <= grp_sigmoid_1_fu_1307_ap_return_6;
        gate_o_activ_7_V_reg_3425 <= grp_sigmoid_1_fu_1307_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        gate_g_activ_0_V_reg_3270 <= call_ret4_hard_tanh_3_fu_1378_ap_return_0;
        gate_g_activ_1_V_reg_3275 <= call_ret4_hard_tanh_3_fu_1378_ap_return_1;
        gate_g_activ_2_V_reg_3280 <= call_ret4_hard_tanh_3_fu_1378_ap_return_2;
        gate_g_activ_3_V_reg_3285 <= call_ret4_hard_tanh_3_fu_1378_ap_return_3;
        gate_g_activ_4_V_reg_3290 <= call_ret4_hard_tanh_3_fu_1378_ap_return_4;
        gate_g_activ_5_V_reg_3295 <= call_ret4_hard_tanh_3_fu_1378_ap_return_5;
        gate_g_activ_6_V_reg_3300 <= call_ret4_hard_tanh_3_fu_1378_ap_return_6;
        gate_g_activ_7_V_reg_3305 <= call_ret4_hard_tanh_3_fu_1378_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln377_reg_2946 <= icmp_ln377_fu_1504_p2;
        icmp_ln377_reg_2946_pp0_iter1_reg <= icmp_ln377_reg_2946;
        input_x_0_V_reg_2941 <= input_x_0_V_fu_1500_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        input_1_V_load_phi_reg_975 <= ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln377_reg_2946 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_V_load_rewin_reg_945 <= input_1_V_load_phi_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        its_0_i_i145_reg_960_pp0_iter1_reg <= its_0_i_i145_reg_960;
        lshr_ln203_reg_2936 <= lshr_ln203_fu_1480_p2;
        sub_ln203_2_reg_2931[7 : 1] <= sub_ln203_2_fu_1470_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        its_reg_3430 <= its_fu_1894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (its_0_i_i145_reg_960_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        layer2_out_56_V_1_fu_414 <= grp_lstm_tail_02_1_fu_1326_ap_return_0;
        layer2_out_57_V_1_fu_386 <= grp_lstm_tail_02_1_fu_1326_ap_return_1;
        layer2_out_58_V_1_fu_358 <= grp_lstm_tail_02_1_fu_1326_ap_return_2;
        layer2_out_59_V_1_fu_330 <= grp_lstm_tail_02_1_fu_1326_ap_return_3;
        layer2_out_60_V_1_fu_302 <= grp_lstm_tail_02_1_fu_1326_ap_return_4;
        layer2_out_61_V_1_fu_274 <= grp_lstm_tail_02_1_fu_1326_ap_return_5;
        layer2_out_62_V_1_fu_246 <= grp_lstm_tail_02_1_fu_1326_ap_return_6;
        layer2_out_63_V_fu_218 <= grp_lstm_tail_02_1_fu_1326_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (its_0_i_i145_reg_960_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        layer2_out_56_V_2_fu_418 <= grp_lstm_tail_02_1_fu_1326_ap_return_0;
        layer2_out_57_V_2_fu_390 <= grp_lstm_tail_02_1_fu_1326_ap_return_1;
        layer2_out_58_V_2_fu_362 <= grp_lstm_tail_02_1_fu_1326_ap_return_2;
        layer2_out_59_V_2_fu_334 <= grp_lstm_tail_02_1_fu_1326_ap_return_3;
        layer2_out_60_V_2_fu_306 <= grp_lstm_tail_02_1_fu_1326_ap_return_4;
        layer2_out_61_V_2_fu_278 <= grp_lstm_tail_02_1_fu_1326_ap_return_5;
        layer2_out_62_V_2_fu_250 <= grp_lstm_tail_02_1_fu_1326_ap_return_6;
        layer2_out_63_V_1_fu_222 <= grp_lstm_tail_02_1_fu_1326_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (its_0_i_i145_reg_960_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        layer2_out_56_V_3_fu_422 <= grp_lstm_tail_02_1_fu_1326_ap_return_0;
        layer2_out_57_V_3_fu_394 <= grp_lstm_tail_02_1_fu_1326_ap_return_1;
        layer2_out_58_V_3_fu_366 <= grp_lstm_tail_02_1_fu_1326_ap_return_2;
        layer2_out_59_V_3_fu_338 <= grp_lstm_tail_02_1_fu_1326_ap_return_3;
        layer2_out_60_V_3_fu_310 <= grp_lstm_tail_02_1_fu_1326_ap_return_4;
        layer2_out_61_V_3_fu_282 <= grp_lstm_tail_02_1_fu_1326_ap_return_5;
        layer2_out_62_V_3_fu_254 <= grp_lstm_tail_02_1_fu_1326_ap_return_6;
        layer2_out_63_V_2_fu_226 <= grp_lstm_tail_02_1_fu_1326_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (its_0_i_i145_reg_960_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        layer2_out_56_V_4_fu_426 <= grp_lstm_tail_02_1_fu_1326_ap_return_0;
        layer2_out_57_V_4_fu_398 <= grp_lstm_tail_02_1_fu_1326_ap_return_1;
        layer2_out_58_V_4_fu_370 <= grp_lstm_tail_02_1_fu_1326_ap_return_2;
        layer2_out_59_V_4_fu_342 <= grp_lstm_tail_02_1_fu_1326_ap_return_3;
        layer2_out_60_V_4_fu_314 <= grp_lstm_tail_02_1_fu_1326_ap_return_4;
        layer2_out_61_V_4_fu_286 <= grp_lstm_tail_02_1_fu_1326_ap_return_5;
        layer2_out_62_V_4_fu_258 <= grp_lstm_tail_02_1_fu_1326_ap_return_6;
        layer2_out_63_V_3_fu_230 <= grp_lstm_tail_02_1_fu_1326_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (its_0_i_i145_reg_960_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        layer2_out_56_V_5_fu_430 <= grp_lstm_tail_02_1_fu_1326_ap_return_0;
        layer2_out_57_V_5_fu_402 <= grp_lstm_tail_02_1_fu_1326_ap_return_1;
        layer2_out_58_V_5_fu_374 <= grp_lstm_tail_02_1_fu_1326_ap_return_2;
        layer2_out_59_V_5_fu_346 <= grp_lstm_tail_02_1_fu_1326_ap_return_3;
        layer2_out_60_V_5_fu_318 <= grp_lstm_tail_02_1_fu_1326_ap_return_4;
        layer2_out_61_V_5_fu_290 <= grp_lstm_tail_02_1_fu_1326_ap_return_5;
        layer2_out_62_V_5_fu_262 <= grp_lstm_tail_02_1_fu_1326_ap_return_6;
        layer2_out_63_V_4_fu_234 <= grp_lstm_tail_02_1_fu_1326_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (its_0_i_i145_reg_960_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        layer2_out_56_V_6_fu_434 <= grp_lstm_tail_02_1_fu_1326_ap_return_0;
        layer2_out_57_V_6_fu_406 <= grp_lstm_tail_02_1_fu_1326_ap_return_1;
        layer2_out_58_V_6_fu_378 <= grp_lstm_tail_02_1_fu_1326_ap_return_2;
        layer2_out_59_V_6_fu_350 <= grp_lstm_tail_02_1_fu_1326_ap_return_3;
        layer2_out_60_V_6_fu_322 <= grp_lstm_tail_02_1_fu_1326_ap_return_4;
        layer2_out_61_V_6_fu_294 <= grp_lstm_tail_02_1_fu_1326_ap_return_5;
        layer2_out_62_V_6_fu_266 <= grp_lstm_tail_02_1_fu_1326_ap_return_6;
        layer2_out_63_V_5_fu_238 <= grp_lstm_tail_02_1_fu_1326_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (its_0_i_i145_reg_960_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        layer2_out_56_V_7_fu_442 <= grp_lstm_tail_02_1_fu_1326_ap_return_0;
        layer2_out_57_V_7_fu_446 <= grp_lstm_tail_02_1_fu_1326_ap_return_1;
        layer2_out_58_V_7_fu_450 <= grp_lstm_tail_02_1_fu_1326_ap_return_2;
        layer2_out_59_V_7_fu_454 <= grp_lstm_tail_02_1_fu_1326_ap_return_3;
        layer2_out_60_V_7_fu_458 <= grp_lstm_tail_02_1_fu_1326_ap_return_4;
        layer2_out_61_V_7_fu_462 <= grp_lstm_tail_02_1_fu_1326_ap_return_5;
        layer2_out_62_V_7_fu_466 <= grp_lstm_tail_02_1_fu_1326_ap_return_6;
        layer2_out_63_V_7_fu_470 <= grp_lstm_tail_02_1_fu_1326_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (its_0_i_i145_reg_960_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        layer2_out_56_V_fu_410 <= grp_lstm_tail_02_1_fu_1326_ap_return_0;
        layer2_out_57_V_fu_382 <= grp_lstm_tail_02_1_fu_1326_ap_return_1;
        layer2_out_58_V_fu_354 <= grp_lstm_tail_02_1_fu_1326_ap_return_2;
        layer2_out_59_V_fu_326 <= grp_lstm_tail_02_1_fu_1326_ap_return_3;
        layer2_out_60_V_fu_298 <= grp_lstm_tail_02_1_fu_1326_ap_return_4;
        layer2_out_61_V_fu_270 <= grp_lstm_tail_02_1_fu_1326_ap_return_5;
        layer2_out_62_V_fu_242 <= grp_lstm_tail_02_1_fu_1326_ap_return_6;
        layer2_out_63_V_6_fu_438 <= grp_lstm_tail_02_1_fu_1326_ap_return_7;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = real_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1340)) begin
        if ((icmp_ln377_reg_2946 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_933_p6 = 1'd1;
        end else if ((icmp_ln377_reg_2946 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_933_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_933_p6 = do_init_reg_928;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_933_p6 = do_init_reg_928;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_h_pre_V_0_0_i140_phi_fu_1051_p6 = 16'd0;
        end else if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_h_pre_V_0_0_i140_phi_fu_1051_p6 = layer2_out_0_V_reg_3470;
        end else begin
            ap_phi_mux_h_pre_V_0_0_i140_phi_fu_1051_p6 = h_pre_V_0_0_i140_reg_1047;
        end
    end else begin
        ap_phi_mux_h_pre_V_0_0_i140_phi_fu_1051_p6 = h_pre_V_0_0_i140_reg_1047;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_h_pre_V_1_0265_i141_phi_fu_1036_p6 = 16'd0;
        end else if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_h_pre_V_1_0265_i141_phi_fu_1036_p6 = h_pre_1_V_reg_3465;
        end else begin
            ap_phi_mux_h_pre_V_1_0265_i141_phi_fu_1036_p6 = h_pre_V_1_0265_i141_reg_1032;
        end
    end else begin
        ap_phi_mux_h_pre_V_1_0265_i141_phi_fu_1036_p6 = h_pre_V_1_0265_i141_reg_1032;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_h_pre_V_2_0_i142_phi_fu_1021_p6 = 16'd0;
        end else if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_h_pre_V_2_0_i142_phi_fu_1021_p6 = h_pre_2_V_reg_3460;
        end else begin
            ap_phi_mux_h_pre_V_2_0_i142_phi_fu_1021_p6 = h_pre_V_2_0_i142_reg_1017;
        end
    end else begin
        ap_phi_mux_h_pre_V_2_0_i142_phi_fu_1021_p6 = h_pre_V_2_0_i142_reg_1017;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_h_pre_V_3_0_i143_phi_fu_1006_p6 = 16'd0;
        end else if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_h_pre_V_3_0_i143_phi_fu_1006_p6 = h_pre_3_V_reg_3455;
        end else begin
            ap_phi_mux_h_pre_V_3_0_i143_phi_fu_1006_p6 = h_pre_V_3_0_i143_reg_1002;
        end
    end else begin
        ap_phi_mux_h_pre_V_3_0_i143_phi_fu_1006_p6 = h_pre_V_3_0_i143_reg_1002;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_h_pre_V_4_0_i144_phi_fu_991_p6 = 16'd0;
        end else if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_h_pre_V_4_0_i144_phi_fu_991_p6 = h_pre_4_V_reg_3450;
        end else begin
            ap_phi_mux_h_pre_V_4_0_i144_phi_fu_991_p6 = h_pre_V_4_0_i144_reg_987;
        end
    end else begin
        ap_phi_mux_h_pre_V_4_0_i144_phi_fu_991_p6 = h_pre_V_4_0_i144_reg_987;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_h_pre_V_5_0_i139_phi_fu_1066_p6 = 16'd0;
        end else if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_h_pre_V_5_0_i139_phi_fu_1066_p6 = h_pre_5_V_reg_3445;
        end else begin
            ap_phi_mux_h_pre_V_5_0_i139_phi_fu_1066_p6 = h_pre_V_5_0_i139_reg_1062;
        end
    end else begin
        ap_phi_mux_h_pre_V_5_0_i139_phi_fu_1066_p6 = h_pre_V_5_0_i139_reg_1062;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_h_pre_V_6_0_i138_phi_fu_1081_p6 = 16'd0;
        end else if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_h_pre_V_6_0_i138_phi_fu_1081_p6 = h_pre_6_V_reg_3440;
        end else begin
            ap_phi_mux_h_pre_V_6_0_i138_phi_fu_1081_p6 = h_pre_V_6_0_i138_reg_1077;
        end
    end else begin
        ap_phi_mux_h_pre_V_6_0_i138_phi_fu_1081_p6 = h_pre_V_6_0_i138_reg_1077;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_h_pre_V_7_0_i137_phi_fu_1096_p6 = 16'd0;
        end else if ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_h_pre_V_7_0_i137_phi_fu_1096_p6 = h_pre_7_V_reg_3435;
        end else begin
            ap_phi_mux_h_pre_V_7_0_i137_phi_fu_1096_p6 = h_pre_V_7_0_i137_reg_1092;
        end
    end else begin
        ap_phi_mux_h_pre_V_7_0_i137_phi_fu_1096_p6 = h_pre_V_7_0_i137_reg_1092;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_1_V_load_rewin_phi_fu_949_p6 = input_1_V_load_phi_reg_975;
    end else begin
        ap_phi_mux_input_1_V_load_rewin_phi_fu_949_p6 = input_1_V_load_rewin_reg_945;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1354)) begin
        if ((icmp_ln377_reg_2946 == 1'd1)) begin
            ap_phi_mux_its_0_i_i145_phi_fu_964_p6 = 3'd0;
        end else if ((icmp_ln377_reg_2946 == 1'd0)) begin
            ap_phi_mux_its_0_i_i145_phi_fu_964_p6 = its_reg_3430;
        end else begin
            ap_phi_mux_its_0_i_i145_phi_fu_964_p6 = its_0_i_i145_reg_960;
        end
    end else begin
        ap_phi_mux_its_0_i_i145_phi_fu_964_p6 = its_0_i_i145_reg_960;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp166)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp165)))) begin
        grp_dense_simple_0_0_0_0_1_fu_1227_ap_ce = 1'b1;
    end else begin
        grp_dense_simple_0_0_0_0_1_fu_1227_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp124)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp123)))) begin
        grp_dense_simple_0_0_1_fu_1321_ap_ce = 1'b1;
    end else begin
        grp_dense_simple_0_0_1_fu_1321_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp256)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp252)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp251)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp253)))) begin
        grp_lstm_tail_02_1_fu_1326_ap_ce = 1'b1;
    end else begin
        grp_lstm_tail_02_1_fu_1326_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp212)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp199)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp215)))) begin
        grp_sigmoid_1_fu_1279_ap_ce = 1'b1;
    end else begin
        grp_sigmoid_1_fu_1279_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp213)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp200)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp224)))) begin
        grp_sigmoid_1_fu_1293_ap_ce = 1'b1;
    end else begin
        grp_sigmoid_1_fu_1293_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp214)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp210)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp233)))) begin
        grp_sigmoid_1_fu_1307_ap_ce = 1'b1;
    end else begin
        grp_sigmoid_1_fu_1307_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_V_blk_n = input_1_V_empty_n;
    end else begin
        input_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_V_read = 1'b1;
    end else begin
        input_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln377_reg_2946 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_0_V_out_blk_n = layer2_out_0_V_out_full_n;
    end else begin
        layer2_out_0_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_0_V_out_write = 1'b1;
    end else begin
        layer2_out_0_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_10_V_out_blk_n = layer2_out_10_V_out_full_n;
    end else begin
        layer2_out_10_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_10_V_out_write = 1'b1;
    end else begin
        layer2_out_10_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_11_V_out_blk_n = layer2_out_11_V_out_full_n;
    end else begin
        layer2_out_11_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_11_V_out_write = 1'b1;
    end else begin
        layer2_out_11_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_12_V_out_blk_n = layer2_out_12_V_out_full_n;
    end else begin
        layer2_out_12_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_12_V_out_write = 1'b1;
    end else begin
        layer2_out_12_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_13_V_out_blk_n = layer2_out_13_V_out_full_n;
    end else begin
        layer2_out_13_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_13_V_out_write = 1'b1;
    end else begin
        layer2_out_13_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_14_V_out_blk_n = layer2_out_14_V_out_full_n;
    end else begin
        layer2_out_14_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_14_V_out_write = 1'b1;
    end else begin
        layer2_out_14_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_15_V_out_blk_n = layer2_out_15_V_out_full_n;
    end else begin
        layer2_out_15_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_15_V_out_write = 1'b1;
    end else begin
        layer2_out_15_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_16_V_out_blk_n = layer2_out_16_V_out_full_n;
    end else begin
        layer2_out_16_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_16_V_out_write = 1'b1;
    end else begin
        layer2_out_16_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_17_V_out_blk_n = layer2_out_17_V_out_full_n;
    end else begin
        layer2_out_17_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_17_V_out_write = 1'b1;
    end else begin
        layer2_out_17_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_18_V_out_blk_n = layer2_out_18_V_out_full_n;
    end else begin
        layer2_out_18_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_18_V_out_write = 1'b1;
    end else begin
        layer2_out_18_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_19_V_out_blk_n = layer2_out_19_V_out_full_n;
    end else begin
        layer2_out_19_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_19_V_out_write = 1'b1;
    end else begin
        layer2_out_19_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_1_V_out_blk_n = layer2_out_1_V_out_full_n;
    end else begin
        layer2_out_1_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_1_V_out_write = 1'b1;
    end else begin
        layer2_out_1_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_20_V_out_blk_n = layer2_out_20_V_out_full_n;
    end else begin
        layer2_out_20_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_20_V_out_write = 1'b1;
    end else begin
        layer2_out_20_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_21_V_out_blk_n = layer2_out_21_V_out_full_n;
    end else begin
        layer2_out_21_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_21_V_out_write = 1'b1;
    end else begin
        layer2_out_21_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_22_V_out_blk_n = layer2_out_22_V_out_full_n;
    end else begin
        layer2_out_22_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_22_V_out_write = 1'b1;
    end else begin
        layer2_out_22_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_23_V_out_blk_n = layer2_out_23_V_out_full_n;
    end else begin
        layer2_out_23_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_23_V_out_write = 1'b1;
    end else begin
        layer2_out_23_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_24_V_out_blk_n = layer2_out_24_V_out_full_n;
    end else begin
        layer2_out_24_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_24_V_out_write = 1'b1;
    end else begin
        layer2_out_24_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_25_V_out_blk_n = layer2_out_25_V_out_full_n;
    end else begin
        layer2_out_25_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_25_V_out_write = 1'b1;
    end else begin
        layer2_out_25_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_26_V_out_blk_n = layer2_out_26_V_out_full_n;
    end else begin
        layer2_out_26_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_26_V_out_write = 1'b1;
    end else begin
        layer2_out_26_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_27_V_out_blk_n = layer2_out_27_V_out_full_n;
    end else begin
        layer2_out_27_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_27_V_out_write = 1'b1;
    end else begin
        layer2_out_27_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_28_V_out_blk_n = layer2_out_28_V_out_full_n;
    end else begin
        layer2_out_28_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_28_V_out_write = 1'b1;
    end else begin
        layer2_out_28_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_29_V_out_blk_n = layer2_out_29_V_out_full_n;
    end else begin
        layer2_out_29_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_29_V_out_write = 1'b1;
    end else begin
        layer2_out_29_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_2_V_out_blk_n = layer2_out_2_V_out_full_n;
    end else begin
        layer2_out_2_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_2_V_out_write = 1'b1;
    end else begin
        layer2_out_2_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_30_V_out_blk_n = layer2_out_30_V_out_full_n;
    end else begin
        layer2_out_30_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_30_V_out_write = 1'b1;
    end else begin
        layer2_out_30_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_31_V_out_blk_n = layer2_out_31_V_out_full_n;
    end else begin
        layer2_out_31_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_31_V_out_write = 1'b1;
    end else begin
        layer2_out_31_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_32_V_out_blk_n = layer2_out_32_V_out_full_n;
    end else begin
        layer2_out_32_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_32_V_out_write = 1'b1;
    end else begin
        layer2_out_32_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_33_V_out_blk_n = layer2_out_33_V_out_full_n;
    end else begin
        layer2_out_33_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_33_V_out_write = 1'b1;
    end else begin
        layer2_out_33_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_34_V_out_blk_n = layer2_out_34_V_out_full_n;
    end else begin
        layer2_out_34_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_34_V_out_write = 1'b1;
    end else begin
        layer2_out_34_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_35_V_out_blk_n = layer2_out_35_V_out_full_n;
    end else begin
        layer2_out_35_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_35_V_out_write = 1'b1;
    end else begin
        layer2_out_35_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_36_V_out_blk_n = layer2_out_36_V_out_full_n;
    end else begin
        layer2_out_36_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_36_V_out_write = 1'b1;
    end else begin
        layer2_out_36_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_37_V_out_blk_n = layer2_out_37_V_out_full_n;
    end else begin
        layer2_out_37_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_37_V_out_write = 1'b1;
    end else begin
        layer2_out_37_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_38_V_out_blk_n = layer2_out_38_V_out_full_n;
    end else begin
        layer2_out_38_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_38_V_out_write = 1'b1;
    end else begin
        layer2_out_38_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_39_V_out_blk_n = layer2_out_39_V_out_full_n;
    end else begin
        layer2_out_39_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_39_V_out_write = 1'b1;
    end else begin
        layer2_out_39_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_3_V_out_blk_n = layer2_out_3_V_out_full_n;
    end else begin
        layer2_out_3_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_3_V_out_write = 1'b1;
    end else begin
        layer2_out_3_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_40_V_out_blk_n = layer2_out_40_V_out_full_n;
    end else begin
        layer2_out_40_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_40_V_out_write = 1'b1;
    end else begin
        layer2_out_40_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_41_V_out_blk_n = layer2_out_41_V_out_full_n;
    end else begin
        layer2_out_41_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_41_V_out_write = 1'b1;
    end else begin
        layer2_out_41_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_42_V_out_blk_n = layer2_out_42_V_out_full_n;
    end else begin
        layer2_out_42_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_42_V_out_write = 1'b1;
    end else begin
        layer2_out_42_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_43_V_out_blk_n = layer2_out_43_V_out_full_n;
    end else begin
        layer2_out_43_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_43_V_out_write = 1'b1;
    end else begin
        layer2_out_43_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_44_V_out_blk_n = layer2_out_44_V_out_full_n;
    end else begin
        layer2_out_44_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_44_V_out_write = 1'b1;
    end else begin
        layer2_out_44_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_45_V_out_blk_n = layer2_out_45_V_out_full_n;
    end else begin
        layer2_out_45_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_45_V_out_write = 1'b1;
    end else begin
        layer2_out_45_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_46_V_out_blk_n = layer2_out_46_V_out_full_n;
    end else begin
        layer2_out_46_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_46_V_out_write = 1'b1;
    end else begin
        layer2_out_46_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_47_V_out_blk_n = layer2_out_47_V_out_full_n;
    end else begin
        layer2_out_47_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_47_V_out_write = 1'b1;
    end else begin
        layer2_out_47_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_48_V_out_blk_n = layer2_out_48_V_out_full_n;
    end else begin
        layer2_out_48_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_48_V_out_write = 1'b1;
    end else begin
        layer2_out_48_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_49_V_out_blk_n = layer2_out_49_V_out_full_n;
    end else begin
        layer2_out_49_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_49_V_out_write = 1'b1;
    end else begin
        layer2_out_49_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_4_V_out_blk_n = layer2_out_4_V_out_full_n;
    end else begin
        layer2_out_4_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_4_V_out_write = 1'b1;
    end else begin
        layer2_out_4_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_50_V_out_blk_n = layer2_out_50_V_out_full_n;
    end else begin
        layer2_out_50_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_50_V_out_write = 1'b1;
    end else begin
        layer2_out_50_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_51_V_out_blk_n = layer2_out_51_V_out_full_n;
    end else begin
        layer2_out_51_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_51_V_out_write = 1'b1;
    end else begin
        layer2_out_51_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_52_V_out_blk_n = layer2_out_52_V_out_full_n;
    end else begin
        layer2_out_52_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_52_V_out_write = 1'b1;
    end else begin
        layer2_out_52_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_53_V_out_blk_n = layer2_out_53_V_out_full_n;
    end else begin
        layer2_out_53_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_53_V_out_write = 1'b1;
    end else begin
        layer2_out_53_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_54_V_out_blk_n = layer2_out_54_V_out_full_n;
    end else begin
        layer2_out_54_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_54_V_out_write = 1'b1;
    end else begin
        layer2_out_54_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_55_V_out_blk_n = layer2_out_55_V_out_full_n;
    end else begin
        layer2_out_55_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_55_V_out_write = 1'b1;
    end else begin
        layer2_out_55_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_56_V_out_blk_n = layer2_out_56_V_out_full_n;
    end else begin
        layer2_out_56_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_56_V_out_write = 1'b1;
    end else begin
        layer2_out_56_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_57_V_out_blk_n = layer2_out_57_V_out_full_n;
    end else begin
        layer2_out_57_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_57_V_out_write = 1'b1;
    end else begin
        layer2_out_57_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_58_V_out_blk_n = layer2_out_58_V_out_full_n;
    end else begin
        layer2_out_58_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_58_V_out_write = 1'b1;
    end else begin
        layer2_out_58_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_59_V_out_blk_n = layer2_out_59_V_out_full_n;
    end else begin
        layer2_out_59_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_59_V_out_write = 1'b1;
    end else begin
        layer2_out_59_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_5_V_out_blk_n = layer2_out_5_V_out_full_n;
    end else begin
        layer2_out_5_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_5_V_out_write = 1'b1;
    end else begin
        layer2_out_5_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_60_V_out_blk_n = layer2_out_60_V_out_full_n;
    end else begin
        layer2_out_60_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_60_V_out_write = 1'b1;
    end else begin
        layer2_out_60_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_61_V_out_blk_n = layer2_out_61_V_out_full_n;
    end else begin
        layer2_out_61_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_61_V_out_write = 1'b1;
    end else begin
        layer2_out_61_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_62_V_out_blk_n = layer2_out_62_V_out_full_n;
    end else begin
        layer2_out_62_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_62_V_out_write = 1'b1;
    end else begin
        layer2_out_62_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_63_V_out_blk_n = layer2_out_63_V_out_full_n;
    end else begin
        layer2_out_63_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_63_V_out_write = 1'b1;
    end else begin
        layer2_out_63_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_6_V_out_blk_n = layer2_out_6_V_out_full_n;
    end else begin
        layer2_out_6_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_6_V_out_write = 1'b1;
    end else begin
        layer2_out_6_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_7_V_out_blk_n = layer2_out_7_V_out_full_n;
    end else begin
        layer2_out_7_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_7_V_out_write = 1'b1;
    end else begin
        layer2_out_7_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_8_V_out_blk_n = layer2_out_8_V_out_full_n;
    end else begin
        layer2_out_8_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_8_V_out_write = 1'b1;
    end else begin
        layer2_out_8_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        layer2_out_9_V_out_blk_n = layer2_out_9_V_out_full_n;
    end else begin
        layer2_out_9_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        layer2_out_9_V_out_write = 1'b1;
    end else begin
        layer2_out_9_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln203_fu_1495_p2 = (lshr_ln203_reg_2936 & lshr_ln203_1_fu_1489_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp212 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp213 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp214 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (input_1_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp215 = ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (input_1_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp224 = ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (input_1_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp233 = ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (input_1_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (input_1_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp251 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp252 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp123 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp253 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp124 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp256 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_63_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_55_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_47_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_39_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_31_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_23_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_15_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_62_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_54_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_46_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_38_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_30_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_22_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_14_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_61_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_53_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_45_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_37_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_29_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_21_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_13_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_60_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_52_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_44_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_36_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_28_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_20_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_12_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_59_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_51_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_43_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_35_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_27_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_19_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_11_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_58_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_50_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_42_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_34_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_26_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_18_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_10_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_57_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_49_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_41_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_33_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_25_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_17_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_9_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_56_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_48_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_40_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_32_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_24_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_16_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_8_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_0_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_1_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_2_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_3_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_4_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_5_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_6_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_7_V_out_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_63_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_55_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_47_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_39_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_31_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_23_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_15_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_62_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_54_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_46_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_38_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_30_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_22_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_14_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_61_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_53_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_45_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_37_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_29_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_21_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_13_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_60_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_52_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_44_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_36_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_28_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_20_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_12_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_59_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_51_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_43_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_35_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_27_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_19_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_11_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_58_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_50_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_42_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_34_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_26_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_18_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_10_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_57_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_49_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_41_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_33_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_25_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_17_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_9_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_56_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_48_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_40_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_32_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_24_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_16_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_8_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_0_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_1_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_2_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_3_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_4_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_5_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_6_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_7_V_out_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp165 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_63_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_55_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_47_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_39_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_31_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_23_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_15_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_62_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_54_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_46_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_38_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_30_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_22_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_14_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_61_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_53_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_45_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_37_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_29_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_21_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_13_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_60_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_52_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_44_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_36_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_28_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_20_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_12_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_59_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_51_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_43_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_35_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_27_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_19_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_11_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_58_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_50_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_42_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_34_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_26_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_18_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_10_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_57_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_49_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_41_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_33_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_25_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_17_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_9_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_56_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_48_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_40_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_32_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_24_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_16_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_8_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_0_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_1_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_2_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_3_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_4_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_5_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_6_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_7_V_out_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_63_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_55_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_47_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_39_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_31_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_23_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_15_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_62_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_54_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_46_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_38_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_30_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_22_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_14_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_61_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_53_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_45_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_37_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_29_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_21_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_13_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_60_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_52_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_44_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_36_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_28_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_20_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_12_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_59_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_51_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_43_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_35_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_27_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_19_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_11_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_58_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_50_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_42_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_34_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_26_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_18_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_10_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_57_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_49_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_41_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_33_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_25_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_17_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_9_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_56_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_48_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_40_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_32_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_24_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_16_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_8_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_0_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_1_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_2_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_3_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_4_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_5_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_6_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_7_V_out_full_n == 1'b0))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp166 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (ap_done_reg == 1'b1);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp199 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp200 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp210 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0_ignore_call98 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1_ignore_call98 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1_ignore_call98 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1_ignore_call23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp0_stage6_iter1 = (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_63_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_55_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_47_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_39_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_31_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_23_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_15_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_62_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_54_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_46_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_38_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_30_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_22_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_14_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_61_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_53_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_45_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_37_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_29_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_21_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_13_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_60_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_52_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_44_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_36_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_28_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_20_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_12_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_59_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_51_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_43_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_35_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_27_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_19_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_11_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_58_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_50_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_42_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_34_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_26_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_18_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_10_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_57_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_49_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_41_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_33_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_25_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_17_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_9_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_56_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_48_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_40_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_32_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_24_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_16_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_8_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_0_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_1_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_2_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_3_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_4_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_5_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_6_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_7_V_out_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state17_pp0_stage6_iter1_ignore_call56 = (((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_63_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_55_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_47_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_39_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_31_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_23_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_15_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_62_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_54_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_46_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_38_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_30_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_22_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_14_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_61_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_53_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_45_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_37_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_29_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_21_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_13_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_60_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_52_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_44_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_36_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_28_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_20_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_12_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_59_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_51_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_43_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_35_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_27_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_19_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_11_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_58_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_50_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_42_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_34_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_26_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_18_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_10_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_57_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_49_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_41_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_33_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_25_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_17_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_9_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_56_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_48_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_40_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_32_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_24_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_16_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_8_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_0_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_1_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_2_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_3_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_4_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_5_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_6_V_out_full_n == 1'b0)) | ((icmp_ln377_reg_2946_pp0_iter1_reg == 1'd1) & (layer2_out_7_V_out_full_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call98 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (input_1_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call116 = ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (input_1_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call89 = ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (input_1_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call98 = ((ap_phi_mux_do_init_phi_fu_933_p6 == 1'd1) & (input_1_V_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1340 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1354 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_1361 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_350 = ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign empty_346_fu_1398_p2 = (tmp_21_fu_1390_p3 | 7'd15);

assign grp_sigmoid_1_fu_1279_ap_start = grp_sigmoid_1_fu_1279_ap_start_reg;

assign grp_sigmoid_1_fu_1293_ap_start = grp_sigmoid_1_fu_1293_ap_start_reg;

assign grp_sigmoid_1_fu_1307_ap_start = grp_sigmoid_1_fu_1307_ap_start_reg;

assign icmp_ln203_fu_1404_p2 = ((tmp_21_fu_1390_p3 > empty_346_fu_1398_p2) ? 1'b1 : 1'b0);

assign icmp_ln377_fu_1504_p2 = ((its_0_i_i145_reg_960 == 3'd7) ? 1'b1 : 1'b0);

assign input_x_0_V_fu_1500_p1 = and_ln203_fu_1495_p2[15:0];

assign its_fu_1894_p2 = (3'd1 + its_0_i_i145_reg_960);

assign layer2_out_0_V_out_din = layer2_out_56_V_7_fu_442;

assign layer2_out_10_V_out_din = layer2_out_58_V_6_fu_378;

assign layer2_out_11_V_out_din = layer2_out_59_V_6_fu_350;

assign layer2_out_12_V_out_din = layer2_out_60_V_6_fu_322;

assign layer2_out_13_V_out_din = layer2_out_61_V_6_fu_294;

assign layer2_out_14_V_out_din = layer2_out_62_V_6_fu_266;

assign layer2_out_15_V_out_din = layer2_out_63_V_5_fu_238;

assign layer2_out_16_V_out_din = layer2_out_56_V_5_fu_430;

assign layer2_out_17_V_out_din = layer2_out_57_V_5_fu_402;

assign layer2_out_18_V_out_din = layer2_out_58_V_5_fu_374;

assign layer2_out_19_V_out_din = layer2_out_59_V_5_fu_346;

assign layer2_out_1_V_out_din = layer2_out_57_V_7_fu_446;

assign layer2_out_20_V_out_din = layer2_out_60_V_5_fu_318;

assign layer2_out_21_V_out_din = layer2_out_61_V_5_fu_290;

assign layer2_out_22_V_out_din = layer2_out_62_V_5_fu_262;

assign layer2_out_23_V_out_din = layer2_out_63_V_4_fu_234;

assign layer2_out_24_V_out_din = layer2_out_56_V_4_fu_426;

assign layer2_out_25_V_out_din = layer2_out_57_V_4_fu_398;

assign layer2_out_26_V_out_din = layer2_out_58_V_4_fu_370;

assign layer2_out_27_V_out_din = layer2_out_59_V_4_fu_342;

assign layer2_out_28_V_out_din = layer2_out_60_V_4_fu_314;

assign layer2_out_29_V_out_din = layer2_out_61_V_4_fu_286;

assign layer2_out_2_V_out_din = layer2_out_58_V_7_fu_450;

assign layer2_out_30_V_out_din = layer2_out_62_V_4_fu_258;

assign layer2_out_31_V_out_din = layer2_out_63_V_3_fu_230;

assign layer2_out_32_V_out_din = layer2_out_56_V_3_fu_422;

assign layer2_out_33_V_out_din = layer2_out_57_V_3_fu_394;

assign layer2_out_34_V_out_din = layer2_out_58_V_3_fu_366;

assign layer2_out_35_V_out_din = layer2_out_59_V_3_fu_338;

assign layer2_out_36_V_out_din = layer2_out_60_V_3_fu_310;

assign layer2_out_37_V_out_din = layer2_out_61_V_3_fu_282;

assign layer2_out_38_V_out_din = layer2_out_62_V_3_fu_254;

assign layer2_out_39_V_out_din = layer2_out_63_V_2_fu_226;

assign layer2_out_3_V_out_din = layer2_out_59_V_7_fu_454;

assign layer2_out_40_V_out_din = layer2_out_56_V_2_fu_418;

assign layer2_out_41_V_out_din = layer2_out_57_V_2_fu_390;

assign layer2_out_42_V_out_din = layer2_out_58_V_2_fu_362;

assign layer2_out_43_V_out_din = layer2_out_59_V_2_fu_334;

assign layer2_out_44_V_out_din = layer2_out_60_V_2_fu_306;

assign layer2_out_45_V_out_din = layer2_out_61_V_2_fu_278;

assign layer2_out_46_V_out_din = layer2_out_62_V_2_fu_250;

assign layer2_out_47_V_out_din = layer2_out_63_V_1_fu_222;

assign layer2_out_48_V_out_din = layer2_out_56_V_1_fu_414;

assign layer2_out_49_V_out_din = layer2_out_57_V_1_fu_386;

assign layer2_out_4_V_out_din = layer2_out_60_V_7_fu_458;

assign layer2_out_50_V_out_din = layer2_out_58_V_1_fu_358;

assign layer2_out_51_V_out_din = layer2_out_59_V_1_fu_330;

assign layer2_out_52_V_out_din = layer2_out_60_V_1_fu_302;

assign layer2_out_53_V_out_din = layer2_out_61_V_1_fu_274;

assign layer2_out_54_V_out_din = layer2_out_62_V_1_fu_246;

assign layer2_out_55_V_out_din = layer2_out_63_V_fu_218;

assign layer2_out_56_V_out_din = layer2_out_56_V_fu_410;

assign layer2_out_57_V_out_din = layer2_out_57_V_fu_382;

assign layer2_out_58_V_out_din = layer2_out_58_V_fu_354;

assign layer2_out_59_V_out_din = layer2_out_59_V_fu_326;

assign layer2_out_5_V_out_din = layer2_out_61_V_7_fu_462;

assign layer2_out_60_V_out_din = layer2_out_60_V_fu_298;

assign layer2_out_61_V_out_din = layer2_out_61_V_fu_270;

assign layer2_out_62_V_out_din = layer2_out_62_V_fu_242;

assign layer2_out_63_V_out_din = layer2_out_63_V_6_fu_438;

assign layer2_out_6_V_out_din = layer2_out_62_V_7_fu_466;

assign layer2_out_7_V_out_din = layer2_out_63_V_7_fu_470;

assign layer2_out_8_V_out_din = layer2_out_56_V_6_fu_434;

assign layer2_out_9_V_out_din = layer2_out_57_V_6_fu_406;

assign lshr_ln203_1_fu_1489_p2 = 128'd340282366920938463463374607431768211455 >> zext_ln203_3_fu_1486_p1;

assign lshr_ln203_fu_1480_p2 = select_ln203_1_fu_1454_p3 >> zext_ln203_2_fu_1476_p1;

assign select_ln203_1_fu_1454_p3 = ((icmp_ln203_fu_1404_p2[0:0] === 1'b1) ? tmp_fu_1418_p4 : ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975);

assign select_ln203_2_fu_1462_p3 = ((icmp_ln203_fu_1404_p2[0:0] === 1'b1) ? xor_ln203_fu_1434_p2 : zext_ln203_fu_1410_p1);

assign select_ln203_fu_1446_p3 = ((icmp_ln203_fu_1404_p2[0:0] === 1'b1) ? sub_ln203_fu_1428_p2 : sub_ln203_1_fu_1440_p2);

assign start_out = real_start;

assign sub_ln203_1_fu_1440_p2 = (zext_ln203_1_fu_1414_p1 - zext_ln203_fu_1410_p1);

assign sub_ln203_2_fu_1470_p2 = (8'd127 - select_ln203_fu_1446_p3);

assign sub_ln203_fu_1428_p2 = (zext_ln203_fu_1410_p1 - zext_ln203_1_fu_1414_p1);

assign tmp_21_fu_1390_p3 = {{ap_phi_mux_its_0_i_i145_phi_fu_964_p6}, {4'd0}};

integer ap_tvar_int_0;

always @ (ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975) begin
    for (ap_tvar_int_0 = 128 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 127 - 0) begin
            tmp_fu_1418_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_fu_1418_p4[ap_tvar_int_0] = ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975[127 - ap_tvar_int_0];
        end
    end
end

assign xor_ln203_fu_1434_p2 = (zext_ln203_fu_1410_p1 ^ 8'd127);

assign zext_ln203_1_fu_1414_p1 = empty_346_fu_1398_p2;

assign zext_ln203_2_fu_1476_p1 = select_ln203_2_fu_1462_p3;

assign zext_ln203_3_fu_1486_p1 = sub_ln203_2_reg_2931;

assign zext_ln203_fu_1410_p1 = tmp_21_fu_1390_p3;

always @ (posedge ap_clk) begin
    sub_ln203_2_reg_2931[0] <= 1'b0;
end

endmodule //Loop_TIMESTEP_proc34
