/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [10:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  reg [28:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [14:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  reg [6:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_3z[10] ? celloutsig_1_11z[5] : celloutsig_1_16z;
  assign celloutsig_1_5z = !(celloutsig_1_2z ? in_data[107] : in_data[149]);
  assign celloutsig_0_15z = !(celloutsig_0_8z ? celloutsig_0_10z[0] : celloutsig_0_13z[5]);
  assign celloutsig_0_44z = ~(celloutsig_0_15z | celloutsig_0_22z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z | in_data[86]);
  assign celloutsig_1_9z = ~(celloutsig_1_2z | celloutsig_1_1z[8]);
  assign celloutsig_0_26z = ~(celloutsig_0_3z | celloutsig_0_19z[4]);
  assign celloutsig_0_27z = ~(celloutsig_0_20z | celloutsig_0_21z);
  assign celloutsig_0_67z = ~celloutsig_0_42z[0];
  assign celloutsig_1_2z = ~celloutsig_1_1z[17];
  assign celloutsig_1_16z = ~celloutsig_1_11z[6];
  assign celloutsig_0_3z = celloutsig_0_2z[27] ^ celloutsig_0_1z;
  assign celloutsig_1_18z = ~(celloutsig_1_10z[0] ^ celloutsig_1_3z[6]);
  assign celloutsig_0_24z = ~(celloutsig_0_2z[26] ^ celloutsig_0_15z);
  assign celloutsig_0_10z = celloutsig_0_2z[17:8] / { 1'h1, celloutsig_0_6z[5:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_10z[8:7], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_1z } === { celloutsig_0_2z[15:12], celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_18z[6:1], celloutsig_0_8z } <= { celloutsig_0_2z[16:11], celloutsig_0_16z };
  assign celloutsig_0_9z = { celloutsig_0_6z[4:0], celloutsig_0_7z } < celloutsig_0_6z[6:1];
  assign celloutsig_0_14z = { celloutsig_0_2z[8:7], celloutsig_0_8z } < celloutsig_0_6z[2:0];
  assign celloutsig_0_1z = in_data[24:22] < in_data[67:65];
  assign celloutsig_0_16z = in_data[85:77] < { celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_6z = celloutsig_0_5z[13] ? { celloutsig_0_0z[4:0], celloutsig_0_3z, celloutsig_0_3z } : { in_data[80:75], celloutsig_0_4z };
  assign celloutsig_1_1z = celloutsig_1_0z[2] ? in_data[141:119] : { celloutsig_1_0z[10:3], 1'h0, celloutsig_1_0z[1:0], celloutsig_1_0z[11:3], 1'h0, celloutsig_1_0z[1:0] };
  assign celloutsig_0_19z = celloutsig_0_9z ? celloutsig_0_18z : in_data[39:29];
  assign celloutsig_0_25z = celloutsig_0_19z[6:4] != { celloutsig_0_13z[4:3], celloutsig_0_24z };
  assign celloutsig_0_66z = - { celloutsig_0_19z[2:0], celloutsig_0_44z, celloutsig_0_14z, celloutsig_0_27z };
  assign celloutsig_0_8z = celloutsig_0_6z[4:0] !== celloutsig_0_2z[22:18];
  assign celloutsig_0_11z = celloutsig_0_2z[19:12] !== celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[115:104] >> in_data[151:140];
  assign celloutsig_1_3z = in_data[189:178] >> in_data[170:159];
  assign celloutsig_1_8z = { celloutsig_1_1z[18:16], celloutsig_1_5z } >> celloutsig_1_0z[3:0];
  assign celloutsig_1_10z = { celloutsig_1_1z[1:0], celloutsig_1_8z } << celloutsig_1_1z[15:10];
  assign celloutsig_0_5z = { in_data[63:55], celloutsig_0_0z } >> { in_data[93:78], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_10z[6:2], celloutsig_0_9z, celloutsig_0_1z } >> { celloutsig_0_10z[8:3], celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[37:30];
  always_latch
    if (!clkin_data[32]) celloutsig_0_42z = 15'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_42z = { celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_7z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_11z = { celloutsig_1_0z[11:6], celloutsig_1_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 11'h000;
    else if (!celloutsig_1_18z) celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_14z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 29'h00000000;
    else if (celloutsig_1_18z) celloutsig_0_2z = { in_data[31:11], celloutsig_0_0z };
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_1z) | (celloutsig_0_6z[1] & celloutsig_0_6z[4]));
  assign celloutsig_0_21z = ~((celloutsig_0_5z[12] & celloutsig_0_16z) | (celloutsig_0_2z[26] & celloutsig_0_18z[4]));
  assign celloutsig_0_29z = ~((celloutsig_0_24z & celloutsig_0_19z[1]) | (celloutsig_0_7z & celloutsig_0_1z));
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
