<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="iq_pid_vco_wrapper_dds_nco_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_dds_nco_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_ltc2145_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_ltc2145_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_dds_nco_1_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_dds_nco_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="iq_pid_vco_wrapper_dds_nco_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_ltc2145_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_nco_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_nco_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_ltc2145_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_nco_1_synth_1"/>
	</Run>
</Runs>

