
IC_mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000884  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a0c  08000a14  00010a14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000a0c  08000a0c  00010a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000a10  08000a10  00010a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010a14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00010a14  2**0
                  CONTENTS
  7 .bss          00000038  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000038  20000038  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00010a14  2**0
                  CONTENTS, READONLY
 10 .debug_info   00002132  00000000  00000000  00010a44  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000063f  00000000  00000000  00012b76  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000190  00000000  00000000  000131b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000148  00000000  00000000  00013348  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00000b6b  00000000  00000000  00013490  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000010ad  00000000  00000000  00013ffb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000150a8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000004a4  00000000  00000000  00015124  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000155c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080009f4 	.word	0x080009f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080009f4 	.word	0x080009f4

080001c8 <UART4_IRQHandler>:
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4b1f      	ldr	r3, [pc, #124]	; (800024c <UART4_IRQHandler+0x84>)
 80001d0:	881b      	ldrh	r3, [r3, #0]
 80001d2:	b29b      	uxth	r3, r3
 80001d4:	f003 0320 	and.w	r3, r3, #32
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d031      	beq.n	8000240 <UART4_IRQHandler+0x78>
 80001dc:	4b1b      	ldr	r3, [pc, #108]	; (800024c <UART4_IRQHandler+0x84>)
 80001de:	889b      	ldrh	r3, [r3, #4]
 80001e0:	b29b      	uxth	r3, r3
 80001e2:	71fb      	strb	r3, [r7, #7]
 80001e4:	4b1a      	ldr	r3, [pc, #104]	; (8000250 <UART4_IRQHandler+0x88>)
 80001e6:	781b      	ldrb	r3, [r3, #0]
 80001e8:	b2db      	uxtb	r3, r3
 80001ea:	4619      	mov	r1, r3
 80001ec:	4a19      	ldr	r2, [pc, #100]	; (8000254 <UART4_IRQHandler+0x8c>)
 80001ee:	79fb      	ldrb	r3, [r7, #7]
 80001f0:	5453      	strb	r3, [r2, r1]
 80001f2:	4b17      	ldr	r3, [pc, #92]	; (8000250 <UART4_IRQHandler+0x88>)
 80001f4:	781b      	ldrb	r3, [r3, #0]
 80001f6:	b2db      	uxtb	r3, r3
 80001f8:	3301      	adds	r3, #1
 80001fa:	b2da      	uxtb	r2, r3
 80001fc:	4b14      	ldr	r3, [pc, #80]	; (8000250 <UART4_IRQHandler+0x88>)
 80001fe:	701a      	strb	r2, [r3, #0]
 8000200:	4b13      	ldr	r3, [pc, #76]	; (8000250 <UART4_IRQHandler+0x88>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	b2db      	uxtb	r3, r3
 8000206:	2b13      	cmp	r3, #19
 8000208:	d902      	bls.n	8000210 <UART4_IRQHandler+0x48>
 800020a:	4b11      	ldr	r3, [pc, #68]	; (8000250 <UART4_IRQHandler+0x88>)
 800020c:	2200      	movs	r2, #0
 800020e:	701a      	strb	r2, [r3, #0]
 8000210:	4b11      	ldr	r3, [pc, #68]	; (8000258 <UART4_IRQHandler+0x90>)
 8000212:	695b      	ldr	r3, [r3, #20]
 8000214:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000218:	2b00      	cmp	r3, #0
 800021a:	d005      	beq.n	8000228 <UART4_IRQHandler+0x60>
 800021c:	4a0e      	ldr	r2, [pc, #56]	; (8000258 <UART4_IRQHandler+0x90>)
 800021e:	4b0e      	ldr	r3, [pc, #56]	; (8000258 <UART4_IRQHandler+0x90>)
 8000220:	695b      	ldr	r3, [r3, #20]
 8000222:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000226:	6153      	str	r3, [r2, #20]
 8000228:	4b0b      	ldr	r3, [pc, #44]	; (8000258 <UART4_IRQHandler+0x90>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000230:	2b00      	cmp	r3, #0
 8000232:	d105      	bne.n	8000240 <UART4_IRQHandler+0x78>
 8000234:	4a08      	ldr	r2, [pc, #32]	; (8000258 <UART4_IRQHandler+0x90>)
 8000236:	4b08      	ldr	r3, [pc, #32]	; (8000258 <UART4_IRQHandler+0x90>)
 8000238:	695b      	ldr	r3, [r3, #20]
 800023a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800023e:	6153      	str	r3, [r2, #20]
 8000240:	bf00      	nop
 8000242:	370c      	adds	r7, #12
 8000244:	46bd      	mov	sp, r7
 8000246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024a:	4770      	bx	lr
 800024c:	40004c00 	.word	0x40004c00
 8000250:	2000001c 	.word	0x2000001c
 8000254:	20000020 	.word	0x20000020
 8000258:	40020c00 	.word	0x40020c00

0800025c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800025c:	b480      	push	{r7}
 800025e:	b083      	sub	sp, #12
 8000260:	af00      	add	r7, sp, #0
 8000262:	4603      	mov	r3, r0
 8000264:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000266:	4909      	ldr	r1, [pc, #36]	; (800028c <NVIC_EnableIRQ+0x30>)
 8000268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800026c:	095b      	lsrs	r3, r3, #5
 800026e:	79fa      	ldrb	r2, [r7, #7]
 8000270:	f002 021f 	and.w	r2, r2, #31
 8000274:	2001      	movs	r0, #1
 8000276:	fa00 f202 	lsl.w	r2, r0, r2
 800027a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800027e:	bf00      	nop
 8000280:	370c      	adds	r7, #12
 8000282:	46bd      	mov	sp, r7
 8000284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop
 800028c:	e000e100 	.word	0xe000e100

08000290 <TIM5_CH1_IC_Init>:

#define ARRAY_SIZE 300
int buffer[ARRAY_SIZE];
int i = 0;

void TIM5_CH1_IC_Init(){
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8000294:	4a2a      	ldr	r2, [pc, #168]	; (8000340 <TIM5_CH1_IC_Init+0xb0>)
 8000296:	4b2a      	ldr	r3, [pc, #168]	; (8000340 <TIM5_CH1_IC_Init+0xb0>)
 8000298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800029a:	f043 0308 	orr.w	r3, r3, #8
 800029e:	6413      	str	r3, [r2, #64]	; 0x40


	TIM5->CCMR1 &= ~TIM_CCMR1_CC1S;
 80002a0:	4a28      	ldr	r2, [pc, #160]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002a2:	4b28      	ldr	r3, [pc, #160]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002a4:	8b1b      	ldrh	r3, [r3, #24]
 80002a6:	b29b      	uxth	r3, r3
 80002a8:	f023 0303 	bic.w	r3, r3, #3
 80002ac:	b29b      	uxth	r3, r3
 80002ae:	8313      	strh	r3, [r2, #24]
	TIM5->CCMR1 |= TIM_CCMR1_CC1S_0;
 80002b0:	4a24      	ldr	r2, [pc, #144]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002b2:	4b24      	ldr	r3, [pc, #144]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002b4:	8b1b      	ldrh	r3, [r3, #24]
 80002b6:	b29b      	uxth	r3, r3
 80002b8:	f043 0301 	orr.w	r3, r3, #1
 80002bc:	b29b      	uxth	r3, r3
 80002be:	8313      	strh	r3, [r2, #24]
	TIM5->CCER &= ~TIM_CCER_CC1P;
 80002c0:	4a20      	ldr	r2, [pc, #128]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002c2:	4b20      	ldr	r3, [pc, #128]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002c4:	8c1b      	ldrh	r3, [r3, #32]
 80002c6:	b29b      	uxth	r3, r3
 80002c8:	f023 0302 	bic.w	r3, r3, #2
 80002cc:	b29b      	uxth	r3, r3
 80002ce:	8413      	strh	r3, [r2, #32]
	TIM5->CCER |= TIM_CCER_CC1E;
 80002d0:	4a1c      	ldr	r2, [pc, #112]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002d2:	4b1c      	ldr	r3, [pc, #112]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002d4:	8c1b      	ldrh	r3, [r3, #32]
 80002d6:	b29b      	uxth	r3, r3
 80002d8:	f043 0301 	orr.w	r3, r3, #1
 80002dc:	b29b      	uxth	r3, r3
 80002de:	8413      	strh	r3, [r2, #32]
	TIM5->CCMR1 &= ~(BIT7 | BIT5 | BIT4);
 80002e0:	4a18      	ldr	r2, [pc, #96]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002e2:	4b18      	ldr	r3, [pc, #96]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002e4:	8b1b      	ldrh	r3, [r3, #24]
 80002e6:	b29b      	uxth	r3, r3
 80002e8:	f023 03b0 	bic.w	r3, r3, #176	; 0xb0
 80002ec:	b29b      	uxth	r3, r3
 80002ee:	8313      	strh	r3, [r2, #24]
	TIM5->CCMR1 |= (BIT6);
 80002f0:	4a14      	ldr	r2, [pc, #80]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002f2:	4b14      	ldr	r3, [pc, #80]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 80002f4:	8b1b      	ldrh	r3, [r3, #24]
 80002f6:	b29b      	uxth	r3, r3
 80002f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002fc:	b29b      	uxth	r3, r3
 80002fe:	8313      	strh	r3, [r2, #24]
	TIM5->CCMR1 &= ~TIM_CCMR1_IC1F;
 8000300:	4a10      	ldr	r2, [pc, #64]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 8000302:	4b10      	ldr	r3, [pc, #64]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 8000304:	8b1b      	ldrh	r3, [r3, #24]
 8000306:	b29b      	uxth	r3, r3
 8000308:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800030c:	b29b      	uxth	r3, r3
 800030e:	8313      	strh	r3, [r2, #24]
	TIM5->PSC = 26 - 1;
 8000310:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 8000312:	2219      	movs	r2, #25
 8000314:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM5->DIER |= TIM_DIER_CC1IE;
 8000316:	4a0b      	ldr	r2, [pc, #44]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 8000318:	4b0a      	ldr	r3, [pc, #40]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 800031a:	899b      	ldrh	r3, [r3, #12]
 800031c:	b29b      	uxth	r3, r3
 800031e:	f043 0302 	orr.w	r3, r3, #2
 8000322:	b29b      	uxth	r3, r3
 8000324:	8193      	strh	r3, [r2, #12]


	NVIC_EnableIRQ(TIM5_IRQn);
 8000326:	2032      	movs	r0, #50	; 0x32
 8000328:	f7ff ff98 	bl	800025c <NVIC_EnableIRQ>


	TIM5->CR1 |= TIM_CR1_CEN;
 800032c:	4a05      	ldr	r2, [pc, #20]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 800032e:	4b05      	ldr	r3, [pc, #20]	; (8000344 <TIM5_CH1_IC_Init+0xb4>)
 8000330:	881b      	ldrh	r3, [r3, #0]
 8000332:	b29b      	uxth	r3, r3
 8000334:	f043 0301 	orr.w	r3, r3, #1
 8000338:	b29b      	uxth	r3, r3
 800033a:	8013      	strh	r3, [r2, #0]

}
 800033c:	bf00      	nop
 800033e:	bd80      	pop	{r7, pc}
 8000340:	40023800 	.word	0x40023800
 8000344:	40000c00 	.word	0x40000c00

08000348 <configureGPIOA0>:


void configureGPIOA0(){
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
	//AF2 Alternate function

	// Enable clock for GPIOA
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800034c:	4a0e      	ldr	r2, [pc, #56]	; (8000388 <configureGPIOA0+0x40>)
 800034e:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <configureGPIOA0+0x40>)
 8000350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PA6 as alternate function
	GPIOA->MODER &= ~GPIO_MODER_MODER0;
 8000358:	4a0c      	ldr	r2, [pc, #48]	; (800038c <configureGPIOA0+0x44>)
 800035a:	4b0c      	ldr	r3, [pc, #48]	; (800038c <configureGPIOA0+0x44>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	f023 0303 	bic.w	r3, r3, #3
 8000362:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER0_1;
 8000364:	4a09      	ldr	r2, [pc, #36]	; (800038c <configureGPIOA0+0x44>)
 8000366:	4b09      	ldr	r3, [pc, #36]	; (800038c <configureGPIOA0+0x44>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	f043 0302 	orr.w	r3, r3, #2
 800036e:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= 0x2 << 24;
 8000370:	4a06      	ldr	r2, [pc, #24]	; (800038c <configureGPIOA0+0x44>)
 8000372:	4b06      	ldr	r3, [pc, #24]	; (800038c <configureGPIOA0+0x44>)
 8000374:	6a1b      	ldr	r3, [r3, #32]
 8000376:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800037a:	6213      	str	r3, [r2, #32]
}
 800037c:	bf00      	nop
 800037e:	46bd      	mov	sp, r7
 8000380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	40023800 	.word	0x40023800
 800038c:	40020000 	.word	0x40020000

08000390 <TIM5_CH2_IC_Init>:

void TIM5_CH2_IC_Init(){
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8000394:	4a27      	ldr	r2, [pc, #156]	; (8000434 <TIM5_CH2_IC_Init+0xa4>)
 8000396:	4b27      	ldr	r3, [pc, #156]	; (8000434 <TIM5_CH2_IC_Init+0xa4>)
 8000398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800039a:	f043 0308 	orr.w	r3, r3, #8
 800039e:	6413      	str	r3, [r2, #64]	; 0x40

	TIM5->CCMR1 &= ~TIM_CCMR1_CC2S;
 80003a0:	4a25      	ldr	r2, [pc, #148]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003a2:	4b25      	ldr	r3, [pc, #148]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003a4:	8b1b      	ldrh	r3, [r3, #24]
 80003a6:	b29b      	uxth	r3, r3
 80003a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80003ac:	b29b      	uxth	r3, r3
 80003ae:	8313      	strh	r3, [r2, #24]
	TIM5->CCMR1 |= TIM_CCMR1_CC2S_0;
 80003b0:	4a21      	ldr	r2, [pc, #132]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003b2:	4b21      	ldr	r3, [pc, #132]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003b4:	8b1b      	ldrh	r3, [r3, #24]
 80003b6:	b29b      	uxth	r3, r3
 80003b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003bc:	b29b      	uxth	r3, r3
 80003be:	8313      	strh	r3, [r2, #24]
	TIM5->CCER &= ~TIM_CCER_CC2P;
 80003c0:	4a1d      	ldr	r2, [pc, #116]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003c2:	4b1d      	ldr	r3, [pc, #116]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003c4:	8c1b      	ldrh	r3, [r3, #32]
 80003c6:	b29b      	uxth	r3, r3
 80003c8:	f023 0320 	bic.w	r3, r3, #32
 80003cc:	b29b      	uxth	r3, r3
 80003ce:	8413      	strh	r3, [r2, #32]
	TIM5->CCER |= TIM_CCER_CC2E;
 80003d0:	4a19      	ldr	r2, [pc, #100]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003d2:	4b19      	ldr	r3, [pc, #100]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003d4:	8c1b      	ldrh	r3, [r3, #32]
 80003d6:	b29b      	uxth	r3, r3
 80003d8:	f043 0310 	orr.w	r3, r3, #16
 80003dc:	b29b      	uxth	r3, r3
 80003de:	8413      	strh	r3, [r2, #32]
	TIM5->CCMR1 &= ~(BIT15 | BIT13 | BIT12);
 80003e0:	4915      	ldr	r1, [pc, #84]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003e2:	4b15      	ldr	r3, [pc, #84]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003e4:	8b1b      	ldrh	r3, [r3, #24]
 80003e6:	b29a      	uxth	r2, r3
 80003e8:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80003ec:	4013      	ands	r3, r2
 80003ee:	b29b      	uxth	r3, r3
 80003f0:	830b      	strh	r3, [r1, #24]
	TIM5->CCMR1 |= (BIT14);
 80003f2:	4a11      	ldr	r2, [pc, #68]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003f4:	4b10      	ldr	r3, [pc, #64]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 80003f6:	8b1b      	ldrh	r3, [r3, #24]
 80003f8:	b29b      	uxth	r3, r3
 80003fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003fe:	b29b      	uxth	r3, r3
 8000400:	8313      	strh	r3, [r2, #24]
	//TIM5->CCMR1 &= ~TIM_CCMR1_IC1F;
	TIM5->PSC = 26 - 1;
 8000402:	4b0d      	ldr	r3, [pc, #52]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 8000404:	2219      	movs	r2, #25
 8000406:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM5->DIER |= TIM_DIER_CC2IE;
 8000408:	4a0b      	ldr	r2, [pc, #44]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 800040a:	4b0b      	ldr	r3, [pc, #44]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 800040c:	899b      	ldrh	r3, [r3, #12]
 800040e:	b29b      	uxth	r3, r3
 8000410:	f043 0304 	orr.w	r3, r3, #4
 8000414:	b29b      	uxth	r3, r3
 8000416:	8193      	strh	r3, [r2, #12]

	NVIC_EnableIRQ(TIM5_IRQn);
 8000418:	2032      	movs	r0, #50	; 0x32
 800041a:	f7ff ff1f 	bl	800025c <NVIC_EnableIRQ>

	TIM5->CR1 |= TIM_CR1_CEN;
 800041e:	4a06      	ldr	r2, [pc, #24]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 8000420:	4b05      	ldr	r3, [pc, #20]	; (8000438 <TIM5_CH2_IC_Init+0xa8>)
 8000422:	881b      	ldrh	r3, [r3, #0]
 8000424:	b29b      	uxth	r3, r3
 8000426:	f043 0301 	orr.w	r3, r3, #1
 800042a:	b29b      	uxth	r3, r3
 800042c:	8013      	strh	r3, [r2, #0]

}
 800042e:	bf00      	nop
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	40023800 	.word	0x40023800
 8000438:	40000c00 	.word	0x40000c00

0800043c <configureGPIOA1>:

void configureGPIOA1(){
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
	//AF2 Alternate function

	// Enable clock for GPIOA
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000440:	4a0e      	ldr	r2, [pc, #56]	; (800047c <configureGPIOA1+0x40>)
 8000442:	4b0e      	ldr	r3, [pc, #56]	; (800047c <configureGPIOA1+0x40>)
 8000444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000446:	f043 0301 	orr.w	r3, r3, #1
 800044a:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PA6 as alternate function
	GPIOA->MODER &= ~GPIO_MODER_MODER1;
 800044c:	4a0c      	ldr	r2, [pc, #48]	; (8000480 <configureGPIOA1+0x44>)
 800044e:	4b0c      	ldr	r3, [pc, #48]	; (8000480 <configureGPIOA1+0x44>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	f023 030c 	bic.w	r3, r3, #12
 8000456:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER1_1;
 8000458:	4a09      	ldr	r2, [pc, #36]	; (8000480 <configureGPIOA1+0x44>)
 800045a:	4b09      	ldr	r3, [pc, #36]	; (8000480 <configureGPIOA1+0x44>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	f043 0308 	orr.w	r3, r3, #8
 8000462:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= 0x2 << 24;
 8000464:	4a06      	ldr	r2, [pc, #24]	; (8000480 <configureGPIOA1+0x44>)
 8000466:	4b06      	ldr	r3, [pc, #24]	; (8000480 <configureGPIOA1+0x44>)
 8000468:	6a1b      	ldr	r3, [r3, #32]
 800046a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800046e:	6213      	str	r3, [r2, #32]
}
 8000470:	bf00      	nop
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	40023800 	.word	0x40023800
 8000480:	40020000 	.word	0x40020000

08000484 <TIM5_CH3_IC_Init>:

void TIM5_CH3_IC_Init(){
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8000488:	4a26      	ldr	r2, [pc, #152]	; (8000524 <TIM5_CH3_IC_Init+0xa0>)
 800048a:	4b26      	ldr	r3, [pc, #152]	; (8000524 <TIM5_CH3_IC_Init+0xa0>)
 800048c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800048e:	f043 0308 	orr.w	r3, r3, #8
 8000492:	6413      	str	r3, [r2, #64]	; 0x40

	TIM5->CCMR2 &= ~TIM_CCMR2_CC3S;
 8000494:	4a24      	ldr	r2, [pc, #144]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 8000496:	4b24      	ldr	r3, [pc, #144]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 8000498:	8b9b      	ldrh	r3, [r3, #28]
 800049a:	b29b      	uxth	r3, r3
 800049c:	f023 0303 	bic.w	r3, r3, #3
 80004a0:	b29b      	uxth	r3, r3
 80004a2:	8393      	strh	r3, [r2, #28]
	TIM5->CCMR2 |= TIM_CCMR2_CC3S_0;
 80004a4:	4a20      	ldr	r2, [pc, #128]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004a6:	4b20      	ldr	r3, [pc, #128]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004a8:	8b9b      	ldrh	r3, [r3, #28]
 80004aa:	b29b      	uxth	r3, r3
 80004ac:	f043 0301 	orr.w	r3, r3, #1
 80004b0:	b29b      	uxth	r3, r3
 80004b2:	8393      	strh	r3, [r2, #28]
	TIM5->CCER &= ~TIM_CCER_CC3P;
 80004b4:	4a1c      	ldr	r2, [pc, #112]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004b6:	4b1c      	ldr	r3, [pc, #112]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004b8:	8c1b      	ldrh	r3, [r3, #32]
 80004ba:	b29b      	uxth	r3, r3
 80004bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80004c0:	b29b      	uxth	r3, r3
 80004c2:	8413      	strh	r3, [r2, #32]
	TIM5->CCER |= TIM_CCER_CC3E;
 80004c4:	4a18      	ldr	r2, [pc, #96]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004c6:	4b18      	ldr	r3, [pc, #96]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004c8:	8c1b      	ldrh	r3, [r3, #32]
 80004ca:	b29b      	uxth	r3, r3
 80004cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004d0:	b29b      	uxth	r3, r3
 80004d2:	8413      	strh	r3, [r2, #32]
	TIM5->CCMR2 &= ~(BIT7 | BIT5 | BIT4);
 80004d4:	4a14      	ldr	r2, [pc, #80]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004d6:	4b14      	ldr	r3, [pc, #80]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004d8:	8b9b      	ldrh	r3, [r3, #28]
 80004da:	b29b      	uxth	r3, r3
 80004dc:	f023 03b0 	bic.w	r3, r3, #176	; 0xb0
 80004e0:	b29b      	uxth	r3, r3
 80004e2:	8393      	strh	r3, [r2, #28]
	TIM5->CCMR2 |= (BIT6);
 80004e4:	4a10      	ldr	r2, [pc, #64]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004e6:	4b10      	ldr	r3, [pc, #64]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004e8:	8b9b      	ldrh	r3, [r3, #28]
 80004ea:	b29b      	uxth	r3, r3
 80004ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004f0:	b29b      	uxth	r3, r3
 80004f2:	8393      	strh	r3, [r2, #28]
	//TIM5->CCMR1 &= ~TIM_CCMR1_IC1F;
	TIM5->PSC = 26 - 1;
 80004f4:	4b0c      	ldr	r3, [pc, #48]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004f6:	2219      	movs	r2, #25
 80004f8:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM5->DIER |= TIM_DIER_CC3IE;
 80004fa:	4a0b      	ldr	r2, [pc, #44]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004fc:	4b0a      	ldr	r3, [pc, #40]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 80004fe:	899b      	ldrh	r3, [r3, #12]
 8000500:	b29b      	uxth	r3, r3
 8000502:	f043 0308 	orr.w	r3, r3, #8
 8000506:	b29b      	uxth	r3, r3
 8000508:	8193      	strh	r3, [r2, #12]

	NVIC_EnableIRQ(TIM5_IRQn);
 800050a:	2032      	movs	r0, #50	; 0x32
 800050c:	f7ff fea6 	bl	800025c <NVIC_EnableIRQ>

	TIM5->CR1 |= TIM_CR1_CEN;
 8000510:	4a05      	ldr	r2, [pc, #20]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 8000512:	4b05      	ldr	r3, [pc, #20]	; (8000528 <TIM5_CH3_IC_Init+0xa4>)
 8000514:	881b      	ldrh	r3, [r3, #0]
 8000516:	b29b      	uxth	r3, r3
 8000518:	f043 0301 	orr.w	r3, r3, #1
 800051c:	b29b      	uxth	r3, r3
 800051e:	8013      	strh	r3, [r2, #0]
}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40023800 	.word	0x40023800
 8000528:	40000c00 	.word	0x40000c00

0800052c <configureGPIOA2>:

void configureGPIOA2(){
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
	//AF2 Alternate function

	// Enable clock for GPIOA
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000530:	4a0e      	ldr	r2, [pc, #56]	; (800056c <configureGPIOA2+0x40>)
 8000532:	4b0e      	ldr	r3, [pc, #56]	; (800056c <configureGPIOA2+0x40>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000536:	f043 0301 	orr.w	r3, r3, #1
 800053a:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PA6 as alternate function
	GPIOA->MODER &= ~GPIO_MODER_MODER2;
 800053c:	4a0c      	ldr	r2, [pc, #48]	; (8000570 <configureGPIOA2+0x44>)
 800053e:	4b0c      	ldr	r3, [pc, #48]	; (8000570 <configureGPIOA2+0x44>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000546:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER2_1;
 8000548:	4a09      	ldr	r2, [pc, #36]	; (8000570 <configureGPIOA2+0x44>)
 800054a:	4b09      	ldr	r3, [pc, #36]	; (8000570 <configureGPIOA2+0x44>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	f043 0320 	orr.w	r3, r3, #32
 8000552:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= 0x2 << 24;
 8000554:	4a06      	ldr	r2, [pc, #24]	; (8000570 <configureGPIOA2+0x44>)
 8000556:	4b06      	ldr	r3, [pc, #24]	; (8000570 <configureGPIOA2+0x44>)
 8000558:	6a1b      	ldr	r3, [r3, #32]
 800055a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800055e:	6213      	str	r3, [r2, #32]
}
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	40023800 	.word	0x40023800
 8000570:	40020000 	.word	0x40020000

08000574 <TIM5_CH4_IC_Init>:

void TIM5_CH4_IC_Init(){
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8000578:	4a27      	ldr	r2, [pc, #156]	; (8000618 <TIM5_CH4_IC_Init+0xa4>)
 800057a:	4b27      	ldr	r3, [pc, #156]	; (8000618 <TIM5_CH4_IC_Init+0xa4>)
 800057c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800057e:	f043 0308 	orr.w	r3, r3, #8
 8000582:	6413      	str	r3, [r2, #64]	; 0x40

	TIM5->CCMR2 &= ~TIM_CCMR2_CC4S;
 8000584:	4a25      	ldr	r2, [pc, #148]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 8000586:	4b25      	ldr	r3, [pc, #148]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 8000588:	8b9b      	ldrh	r3, [r3, #28]
 800058a:	b29b      	uxth	r3, r3
 800058c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000590:	b29b      	uxth	r3, r3
 8000592:	8393      	strh	r3, [r2, #28]
	TIM5->CCMR2 |= TIM_CCMR2_CC4S_0;
 8000594:	4a21      	ldr	r2, [pc, #132]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 8000596:	4b21      	ldr	r3, [pc, #132]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 8000598:	8b9b      	ldrh	r3, [r3, #28]
 800059a:	b29b      	uxth	r3, r3
 800059c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	8393      	strh	r3, [r2, #28]
	TIM5->CCER &= ~TIM_CCER_CC4P;
 80005a4:	4a1d      	ldr	r2, [pc, #116]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005a6:	4b1d      	ldr	r3, [pc, #116]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005a8:	8c1b      	ldrh	r3, [r3, #32]
 80005aa:	b29b      	uxth	r3, r3
 80005ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80005b0:	b29b      	uxth	r3, r3
 80005b2:	8413      	strh	r3, [r2, #32]
	TIM5->CCER |= TIM_CCER_CC4E;
 80005b4:	4a19      	ldr	r2, [pc, #100]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005b6:	4b19      	ldr	r3, [pc, #100]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005b8:	8c1b      	ldrh	r3, [r3, #32]
 80005ba:	b29b      	uxth	r3, r3
 80005bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	8413      	strh	r3, [r2, #32]
	TIM5->CCMR2 &= ~(BIT15 | BIT13 | BIT12);
 80005c4:	4915      	ldr	r1, [pc, #84]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005c6:	4b15      	ldr	r3, [pc, #84]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005c8:	8b9b      	ldrh	r3, [r3, #28]
 80005ca:	b29a      	uxth	r2, r3
 80005cc:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80005d0:	4013      	ands	r3, r2
 80005d2:	b29b      	uxth	r3, r3
 80005d4:	838b      	strh	r3, [r1, #28]
	TIM5->CCMR2 |= (BIT14);
 80005d6:	4a11      	ldr	r2, [pc, #68]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005d8:	4b10      	ldr	r3, [pc, #64]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005da:	8b9b      	ldrh	r3, [r3, #28]
 80005dc:	b29b      	uxth	r3, r3
 80005de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005e2:	b29b      	uxth	r3, r3
 80005e4:	8393      	strh	r3, [r2, #28]
	//TIM5->CCMR1 &= ~TIM_CCMR1_IC1F;
	TIM5->PSC = 26 - 1;
 80005e6:	4b0d      	ldr	r3, [pc, #52]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005e8:	2219      	movs	r2, #25
 80005ea:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM5->DIER |= TIM_DIER_CC4IE;
 80005ec:	4a0b      	ldr	r2, [pc, #44]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005ee:	4b0b      	ldr	r3, [pc, #44]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 80005f0:	899b      	ldrh	r3, [r3, #12]
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	f043 0310 	orr.w	r3, r3, #16
 80005f8:	b29b      	uxth	r3, r3
 80005fa:	8193      	strh	r3, [r2, #12]

	NVIC_EnableIRQ(TIM5_IRQn);
 80005fc:	2032      	movs	r0, #50	; 0x32
 80005fe:	f7ff fe2d 	bl	800025c <NVIC_EnableIRQ>

	TIM5->CR1 |= TIM_CR1_CEN;
 8000602:	4a06      	ldr	r2, [pc, #24]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <TIM5_CH4_IC_Init+0xa8>)
 8000606:	881b      	ldrh	r3, [r3, #0]
 8000608:	b29b      	uxth	r3, r3
 800060a:	f043 0301 	orr.w	r3, r3, #1
 800060e:	b29b      	uxth	r3, r3
 8000610:	8013      	strh	r3, [r2, #0]

}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	40023800 	.word	0x40023800
 800061c:	40000c00 	.word	0x40000c00

08000620 <configureGPIOA3>:
void configureGPIOA3(){
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
	//AF2 Alternate function

	// Enable clock for GPIOA
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000624:	4a0e      	ldr	r2, [pc, #56]	; (8000660 <configureGPIOA3+0x40>)
 8000626:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <configureGPIOA3+0x40>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062a:	f043 0301 	orr.w	r3, r3, #1
 800062e:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PA6 as alternate function
	GPIOA->MODER &= ~GPIO_MODER_MODER3;
 8000630:	4a0c      	ldr	r2, [pc, #48]	; (8000664 <configureGPIOA3+0x44>)
 8000632:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <configureGPIOA3+0x44>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800063a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER3_1;
 800063c:	4a09      	ldr	r2, [pc, #36]	; (8000664 <configureGPIOA3+0x44>)
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <configureGPIOA3+0x44>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000646:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= 0x2 << 24;
 8000648:	4a06      	ldr	r2, [pc, #24]	; (8000664 <configureGPIOA3+0x44>)
 800064a:	4b06      	ldr	r3, [pc, #24]	; (8000664 <configureGPIOA3+0x44>)
 800064c:	6a1b      	ldr	r3, [r3, #32]
 800064e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000652:	6213      	str	r3, [r2, #32]
}
 8000654:	bf00      	nop
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	40023800 	.word	0x40023800
 8000664:	40020000 	.word	0x40020000

08000668 <configureGPIOA6>:


void configureGPIOA6(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
	// Enable clock for GPIOA
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800066c:	4a0e      	ldr	r2, [pc, #56]	; (80006a8 <configureGPIOA6+0x40>)
 800066e:	4b0e      	ldr	r3, [pc, #56]	; (80006a8 <configureGPIOA6+0x40>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f043 0301 	orr.w	r3, r3, #1
 8000676:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PA6 as alternate function
	GPIOA->MODER &= ~GPIO_MODER_MODER6;
 8000678:	4a0c      	ldr	r2, [pc, #48]	; (80006ac <configureGPIOA6+0x44>)
 800067a:	4b0c      	ldr	r3, [pc, #48]	; (80006ac <configureGPIOA6+0x44>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000682:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER6_1;
 8000684:	4a09      	ldr	r2, [pc, #36]	; (80006ac <configureGPIOA6+0x44>)
 8000686:	4b09      	ldr	r3, [pc, #36]	; (80006ac <configureGPIOA6+0x44>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800068e:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= 0x2 << 24;
 8000690:	4a06      	ldr	r2, [pc, #24]	; (80006ac <configureGPIOA6+0x44>)
 8000692:	4b06      	ldr	r3, [pc, #24]	; (80006ac <configureGPIOA6+0x44>)
 8000694:	6a1b      	ldr	r3, [r3, #32]
 8000696:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800069a:	6213      	str	r3, [r2, #32]
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800
 80006ac:	40020000 	.word	0x40020000

080006b0 <TIM3_CH1_IC_Init>:

// Function to configure the timer
void TIM3_CH1_IC_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	// Enable clock for TIM3
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80006b4:	4a2a      	ldr	r2, [pc, #168]	; (8000760 <TIM3_CH1_IC_Init+0xb0>)
 80006b6:	4b2a      	ldr	r3, [pc, #168]	; (8000760 <TIM3_CH1_IC_Init+0xb0>)
 80006b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ba:	f043 0302 	orr.w	r3, r3, #2
 80006be:	6413      	str	r3, [r2, #64]	; 0x40

	// Configure TIM3 in input capture mode
	TIM3->CCMR1 &= ~TIM_CCMR1_CC1S;
 80006c0:	4a28      	ldr	r2, [pc, #160]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 80006c2:	4b28      	ldr	r3, [pc, #160]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 80006c4:	8b1b      	ldrh	r3, [r3, #24]
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	f023 0303 	bic.w	r3, r3, #3
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	8313      	strh	r3, [r2, #24]
	TIM3->CCMR1 |= TIM_CCMR1_CC1S_0;
 80006d0:	4a24      	ldr	r2, [pc, #144]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 80006d2:	4b24      	ldr	r3, [pc, #144]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 80006d4:	8b1b      	ldrh	r3, [r3, #24]
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	f043 0301 	orr.w	r3, r3, #1
 80006dc:	b29b      	uxth	r3, r3
 80006de:	8313      	strh	r3, [r2, #24]
	TIM3->CCER &= ~TIM_CCER_CC1P;
 80006e0:	4a20      	ldr	r2, [pc, #128]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 80006e2:	4b20      	ldr	r3, [pc, #128]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 80006e4:	8c1b      	ldrh	r3, [r3, #32]
 80006e6:	b29b      	uxth	r3, r3
 80006e8:	f023 0302 	bic.w	r3, r3, #2
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	8413      	strh	r3, [r2, #32]
	TIM3->CCER |= TIM_CCER_CC1E;
 80006f0:	4a1c      	ldr	r2, [pc, #112]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 80006f2:	4b1c      	ldr	r3, [pc, #112]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 80006f4:	8c1b      	ldrh	r3, [r3, #32]
 80006f6:	b29b      	uxth	r3, r3
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	8413      	strh	r3, [r2, #32]
	TIM3->CCMR1 &= ~(BIT7 | BIT5 | BIT4);
 8000700:	4a18      	ldr	r2, [pc, #96]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 8000702:	4b18      	ldr	r3, [pc, #96]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 8000704:	8b1b      	ldrh	r3, [r3, #24]
 8000706:	b29b      	uxth	r3, r3
 8000708:	f023 03b0 	bic.w	r3, r3, #176	; 0xb0
 800070c:	b29b      	uxth	r3, r3
 800070e:	8313      	strh	r3, [r2, #24]
	TIM3->CCMR1 |= (BIT6);
 8000710:	4a14      	ldr	r2, [pc, #80]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 8000712:	4b14      	ldr	r3, [pc, #80]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 8000714:	8b1b      	ldrh	r3, [r3, #24]
 8000716:	b29b      	uxth	r3, r3
 8000718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800071c:	b29b      	uxth	r3, r3
 800071e:	8313      	strh	r3, [r2, #24]
	TIM3->CCMR1 &= ~TIM_CCMR1_IC1F;
 8000720:	4a10      	ldr	r2, [pc, #64]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 8000722:	4b10      	ldr	r3, [pc, #64]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 8000724:	8b1b      	ldrh	r3, [r3, #24]
 8000726:	b29b      	uxth	r3, r3
 8000728:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800072c:	b29b      	uxth	r3, r3
 800072e:	8313      	strh	r3, [r2, #24]
	TIM3->PSC = 26 - 1;
 8000730:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 8000732:	2219      	movs	r2, #25
 8000734:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM3->DIER |= TIM_DIER_CC1IE;
 8000736:	4a0b      	ldr	r2, [pc, #44]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 8000738:	4b0a      	ldr	r3, [pc, #40]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 800073a:	899b      	ldrh	r3, [r3, #12]
 800073c:	b29b      	uxth	r3, r3
 800073e:	f043 0302 	orr.w	r3, r3, #2
 8000742:	b29b      	uxth	r3, r3
 8000744:	8193      	strh	r3, [r2, #12]

	// Enable TIM3 global interrupt
	NVIC_EnableIRQ(TIM3_IRQn);
 8000746:	201d      	movs	r0, #29
 8000748:	f7ff fd88 	bl	800025c <NVIC_EnableIRQ>

	// Start TIM3
	TIM3->CR1 |= TIM_CR1_CEN;
 800074c:	4a05      	ldr	r2, [pc, #20]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 800074e:	4b05      	ldr	r3, [pc, #20]	; (8000764 <TIM3_CH1_IC_Init+0xb4>)
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	b29b      	uxth	r3, r3
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	b29b      	uxth	r3, r3
 800075a:	8013      	strh	r3, [r2, #0]
}
 800075c:	bf00      	nop
 800075e:	bd80      	pop	{r7, pc}
 8000760:	40023800 	.word	0x40023800
 8000764:	40000400 	.word	0x40000400

08000768 <main>:
  }
}


int main(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  TIM3_CH1_IC_Init();
 800076c:	f7ff ffa0 	bl	80006b0 <TIM3_CH1_IC_Init>
  configureGPIOA6();
 8000770:	f7ff ff7a 	bl	8000668 <configureGPIOA6>

  TIM5_CH1_IC_Init();
 8000774:	f7ff fd8c 	bl	8000290 <TIM5_CH1_IC_Init>
  configureGPIOA0(); //AF2 Alternate function
 8000778:	f7ff fde6 	bl	8000348 <configureGPIOA0>

  TIM5_CH2_IC_Init();
 800077c:	f7ff fe08 	bl	8000390 <TIM5_CH2_IC_Init>
  configureGPIOA1(); //AF2 Alternate function
 8000780:	f7ff fe5c 	bl	800043c <configureGPIOA1>

  TIM5_CH3_IC_Init();
 8000784:	f7ff fe7e 	bl	8000484 <TIM5_CH3_IC_Init>
  configureGPIOA2(); //AF2 Alternate function
 8000788:	f7ff fed0 	bl	800052c <configureGPIOA2>

  TIM5_CH4_IC_Init();
 800078c:	f7ff fef2 	bl	8000574 <TIM5_CH4_IC_Init>
  configureGPIOA3(); //AF2 Alternate function
 8000790:	f7ff ff46 	bl	8000620 <configureGPIOA3>



  while (1);
 8000794:	e7fe      	b.n	8000794 <main+0x2c>
	...

08000798 <Reset_Handler>:
 8000798:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007d0 <LoopFillZerobss+0x14>
 800079c:	2100      	movs	r1, #0
 800079e:	e003      	b.n	80007a8 <LoopCopyDataInit>

080007a0 <CopyDataInit>:
 80007a0:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <LoopFillZerobss+0x18>)
 80007a2:	585b      	ldr	r3, [r3, r1]
 80007a4:	5043      	str	r3, [r0, r1]
 80007a6:	3104      	adds	r1, #4

080007a8 <LoopCopyDataInit>:
 80007a8:	480b      	ldr	r0, [pc, #44]	; (80007d8 <LoopFillZerobss+0x1c>)
 80007aa:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <LoopFillZerobss+0x20>)
 80007ac:	1842      	adds	r2, r0, r1
 80007ae:	429a      	cmp	r2, r3
 80007b0:	d3f6      	bcc.n	80007a0 <CopyDataInit>
 80007b2:	4a0b      	ldr	r2, [pc, #44]	; (80007e0 <LoopFillZerobss+0x24>)
 80007b4:	e002      	b.n	80007bc <LoopFillZerobss>

080007b6 <FillZerobss>:
 80007b6:	2300      	movs	r3, #0
 80007b8:	f842 3b04 	str.w	r3, [r2], #4

080007bc <LoopFillZerobss>:
 80007bc:	4b09      	ldr	r3, [pc, #36]	; (80007e4 <LoopFillZerobss+0x28>)
 80007be:	429a      	cmp	r2, r3
 80007c0:	d3f9      	bcc.n	80007b6 <FillZerobss>
 80007c2:	f000 f841 	bl	8000848 <SystemInit>
 80007c6:	f000 f8f1 	bl	80009ac <__libc_init_array>
 80007ca:	f7ff ffcd 	bl	8000768 <main>
 80007ce:	4770      	bx	lr
 80007d0:	20020000 	.word	0x20020000
 80007d4:	08000a14 	.word	0x08000a14
 80007d8:	20000000 	.word	0x20000000
 80007dc:	20000000 	.word	0x20000000
 80007e0:	20000000 	.word	0x20000000
 80007e4:	20000038 	.word	0x20000038

080007e8 <ADC_IRQHandler>:
 80007e8:	e7fe      	b.n	80007e8 <ADC_IRQHandler>

080007ea <NMI_Handler>:
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	bf00      	nop
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <HardFault_Handler>:
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	e7fe      	b.n	80007fc <HardFault_Handler+0x4>

080007fe <MemManage_Handler>:
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0
 8000802:	e7fe      	b.n	8000802 <MemManage_Handler+0x4>

08000804 <BusFault_Handler>:
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
 8000808:	e7fe      	b.n	8000808 <BusFault_Handler+0x4>

0800080a <UsageFault_Handler>:
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0
 800080e:	e7fe      	b.n	800080e <UsageFault_Handler+0x4>

08000810 <SVC_Handler>:
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr

0800081e <DebugMon_Handler>:
 800081e:	b480      	push	{r7}
 8000820:	af00      	add	r7, sp, #0
 8000822:	bf00      	nop
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr

0800082c <PendSV_Handler>:
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr

0800083a <SysTick_Handler>:
 800083a:	b480      	push	{r7}
 800083c:	af00      	add	r7, sp, #0
 800083e:	bf00      	nop
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr

08000848 <SystemInit>:
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
 800084c:	4a16      	ldr	r2, [pc, #88]	; (80008a8 <SystemInit+0x60>)
 800084e:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <SystemInit+0x60>)
 8000850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000854:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000858:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800085c:	4a13      	ldr	r2, [pc, #76]	; (80008ac <SystemInit+0x64>)
 800085e:	4b13      	ldr	r3, [pc, #76]	; (80008ac <SystemInit+0x64>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f043 0301 	orr.w	r3, r3, #1
 8000866:	6013      	str	r3, [r2, #0]
 8000868:	4b10      	ldr	r3, [pc, #64]	; (80008ac <SystemInit+0x64>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
 800086e:	4a0f      	ldr	r2, [pc, #60]	; (80008ac <SystemInit+0x64>)
 8000870:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <SystemInit+0x64>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000878:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800087c:	6013      	str	r3, [r2, #0]
 800087e:	4b0b      	ldr	r3, [pc, #44]	; (80008ac <SystemInit+0x64>)
 8000880:	4a0b      	ldr	r2, [pc, #44]	; (80008b0 <SystemInit+0x68>)
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	4a09      	ldr	r2, [pc, #36]	; (80008ac <SystemInit+0x64>)
 8000886:	4b09      	ldr	r3, [pc, #36]	; (80008ac <SystemInit+0x64>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800088e:	6013      	str	r3, [r2, #0]
 8000890:	4b06      	ldr	r3, [pc, #24]	; (80008ac <SystemInit+0x64>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
 8000896:	f000 f80d 	bl	80008b4 <SetSysClock>
 800089a:	4b03      	ldr	r3, [pc, #12]	; (80008a8 <SystemInit+0x60>)
 800089c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008a0:	609a      	str	r2, [r3, #8]
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	e000ed00 	.word	0xe000ed00
 80008ac:	40023800 	.word	0x40023800
 80008b0:	24003010 	.word	0x24003010

080008b4 <SetSysClock>:
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	2300      	movs	r3, #0
 80008bc:	607b      	str	r3, [r7, #4]
 80008be:	2300      	movs	r3, #0
 80008c0:	603b      	str	r3, [r7, #0]
 80008c2:	4a36      	ldr	r2, [pc, #216]	; (800099c <SetSysClock+0xe8>)
 80008c4:	4b35      	ldr	r3, [pc, #212]	; (800099c <SetSysClock+0xe8>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008cc:	6013      	str	r3, [r2, #0]
 80008ce:	4b33      	ldr	r3, [pc, #204]	; (800099c <SetSysClock+0xe8>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	3301      	adds	r3, #1
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d103      	bne.n	80008ec <SetSysClock+0x38>
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80008ea:	d1f0      	bne.n	80008ce <SetSysClock+0x1a>
 80008ec:	4b2b      	ldr	r3, [pc, #172]	; (800099c <SetSysClock+0xe8>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d002      	beq.n	80008fe <SetSysClock+0x4a>
 80008f8:	2301      	movs	r3, #1
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	e001      	b.n	8000902 <SetSysClock+0x4e>
 80008fe:	2300      	movs	r3, #0
 8000900:	603b      	str	r3, [r7, #0]
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d142      	bne.n	800098e <SetSysClock+0xda>
 8000908:	4a24      	ldr	r2, [pc, #144]	; (800099c <SetSysClock+0xe8>)
 800090a:	4b24      	ldr	r3, [pc, #144]	; (800099c <SetSysClock+0xe8>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000912:	6413      	str	r3, [r2, #64]	; 0x40
 8000914:	4a22      	ldr	r2, [pc, #136]	; (80009a0 <SetSysClock+0xec>)
 8000916:	4b22      	ldr	r3, [pc, #136]	; (80009a0 <SetSysClock+0xec>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800091e:	6013      	str	r3, [r2, #0]
 8000920:	4a1e      	ldr	r2, [pc, #120]	; (800099c <SetSysClock+0xe8>)
 8000922:	4b1e      	ldr	r3, [pc, #120]	; (800099c <SetSysClock+0xe8>)
 8000924:	689b      	ldr	r3, [r3, #8]
 8000926:	6093      	str	r3, [r2, #8]
 8000928:	4a1c      	ldr	r2, [pc, #112]	; (800099c <SetSysClock+0xe8>)
 800092a:	4b1c      	ldr	r3, [pc, #112]	; (800099c <SetSysClock+0xe8>)
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000932:	6093      	str	r3, [r2, #8]
 8000934:	4a19      	ldr	r2, [pc, #100]	; (800099c <SetSysClock+0xe8>)
 8000936:	4b19      	ldr	r3, [pc, #100]	; (800099c <SetSysClock+0xe8>)
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800093e:	6093      	str	r3, [r2, #8]
 8000940:	4b16      	ldr	r3, [pc, #88]	; (800099c <SetSysClock+0xe8>)
 8000942:	4a18      	ldr	r2, [pc, #96]	; (80009a4 <SetSysClock+0xf0>)
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	4a15      	ldr	r2, [pc, #84]	; (800099c <SetSysClock+0xe8>)
 8000948:	4b14      	ldr	r3, [pc, #80]	; (800099c <SetSysClock+0xe8>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000950:	6013      	str	r3, [r2, #0]
 8000952:	bf00      	nop
 8000954:	4b11      	ldr	r3, [pc, #68]	; (800099c <SetSysClock+0xe8>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800095c:	2b00      	cmp	r3, #0
 800095e:	d0f9      	beq.n	8000954 <SetSysClock+0xa0>
 8000960:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <SetSysClock+0xf4>)
 8000962:	f240 7205 	movw	r2, #1797	; 0x705
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	4a0c      	ldr	r2, [pc, #48]	; (800099c <SetSysClock+0xe8>)
 800096a:	4b0c      	ldr	r3, [pc, #48]	; (800099c <SetSysClock+0xe8>)
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	f023 0303 	bic.w	r3, r3, #3
 8000972:	6093      	str	r3, [r2, #8]
 8000974:	4a09      	ldr	r2, [pc, #36]	; (800099c <SetSysClock+0xe8>)
 8000976:	4b09      	ldr	r3, [pc, #36]	; (800099c <SetSysClock+0xe8>)
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	f043 0302 	orr.w	r3, r3, #2
 800097e:	6093      	str	r3, [r2, #8]
 8000980:	bf00      	nop
 8000982:	4b06      	ldr	r3, [pc, #24]	; (800099c <SetSysClock+0xe8>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	f003 030c 	and.w	r3, r3, #12
 800098a:	2b08      	cmp	r3, #8
 800098c:	d1f9      	bne.n	8000982 <SetSysClock+0xce>
 800098e:	bf00      	nop
 8000990:	370c      	adds	r7, #12
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	40023800 	.word	0x40023800
 80009a0:	40007000 	.word	0x40007000
 80009a4:	07405419 	.word	0x07405419
 80009a8:	40023c00 	.word	0x40023c00

080009ac <__libc_init_array>:
 80009ac:	b570      	push	{r4, r5, r6, lr}
 80009ae:	4e0d      	ldr	r6, [pc, #52]	; (80009e4 <__libc_init_array+0x38>)
 80009b0:	4c0d      	ldr	r4, [pc, #52]	; (80009e8 <__libc_init_array+0x3c>)
 80009b2:	1ba4      	subs	r4, r4, r6
 80009b4:	10a4      	asrs	r4, r4, #2
 80009b6:	2500      	movs	r5, #0
 80009b8:	42a5      	cmp	r5, r4
 80009ba:	d109      	bne.n	80009d0 <__libc_init_array+0x24>
 80009bc:	4e0b      	ldr	r6, [pc, #44]	; (80009ec <__libc_init_array+0x40>)
 80009be:	4c0c      	ldr	r4, [pc, #48]	; (80009f0 <__libc_init_array+0x44>)
 80009c0:	f000 f818 	bl	80009f4 <_init>
 80009c4:	1ba4      	subs	r4, r4, r6
 80009c6:	10a4      	asrs	r4, r4, #2
 80009c8:	2500      	movs	r5, #0
 80009ca:	42a5      	cmp	r5, r4
 80009cc:	d105      	bne.n	80009da <__libc_init_array+0x2e>
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009d4:	4798      	blx	r3
 80009d6:	3501      	adds	r5, #1
 80009d8:	e7ee      	b.n	80009b8 <__libc_init_array+0xc>
 80009da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009de:	4798      	blx	r3
 80009e0:	3501      	adds	r5, #1
 80009e2:	e7f2      	b.n	80009ca <__libc_init_array+0x1e>
 80009e4:	08000a0c 	.word	0x08000a0c
 80009e8:	08000a0c 	.word	0x08000a0c
 80009ec:	08000a0c 	.word	0x08000a0c
 80009f0:	08000a10 	.word	0x08000a10

080009f4 <_init>:
 80009f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009f6:	bf00      	nop
 80009f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009fa:	bc08      	pop	{r3}
 80009fc:	469e      	mov	lr, r3
 80009fe:	4770      	bx	lr

08000a00 <_fini>:
 8000a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a02:	bf00      	nop
 8000a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a06:	bc08      	pop	{r3}
 8000a08:	469e      	mov	lr, r3
 8000a0a:	4770      	bx	lr
