// Seed: 4025210492
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_2 = 0;
  inout wire id_1;
  wire id_8 = 1;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input supply0 id_2,
    output logic id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6
);
  always_comb @(id_4 or 1)
    if (1 != -1'b0 < -1) disable id_8;
    else begin : LABEL_0
      if (1) begin : LABEL_1
        id_0 <= 1;
      end else id_3 = id_1;
    end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
