

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Sat Oct 18 15:37:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.092 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|      268|  0.460 us|  2.680 us|   47|  269|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_2_fu_137                      |FIR_filter_2                      |       20|       20|  0.200 us|  0.200 us|   20|   20|                                              no|
        |grp_FIR_filter_fu_157                        |FIR_filter                        |       22|       22|  0.220 us|  0.220 us|   22|   22|                                              no|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_172  |FIR_HLS_Pipeline_VITIS_LOOP_65_1  |      122|      122|  1.220 us|  1.220 us|  118|  118|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_181  |FIR_HLS_Pipeline_VITIS_LOOP_69_2  |      118|      118|  1.180 us|  1.180 us|  117|  117|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      63|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     3|     455|     951|    -|
|Memory           |        1|     -|     301|      22|    0|
|Multiplexer      |        -|     -|       0|     597|    -|
|Register         |        -|     -|     162|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     3|     918|    1633|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_172  |FIR_HLS_Pipeline_VITIS_LOOP_65_1  |        1|   1|  113|  130|    0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_181  |FIR_HLS_Pipeline_VITIS_LOOP_69_2  |        0|   0|   17|   80|    0|
    |grp_FIR_filter_fu_157                        |FIR_filter                        |        0|   1|  154|  371|    0|
    |grp_FIR_filter_2_fu_137                      |FIR_filter_2                      |        0|   1|  171|  370|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                  |        1|   3|  455|  951|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |H_filter_FIR_dec_40_U  |H_filter_FIR_dec_40_RAM_AUTO_1R1W  |        0|  32|   2|    0|     6|   16|     1|           96|
    |H_filter_FIR_int_40_U  |H_filter_FIR_dec_40_RAM_AUTO_1R1W  |        0|  32|   2|    0|     6|   16|     1|           96|
    |H_filter_FIR_dec_43_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_int_41_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_dec_42_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_int_42_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_dec_41_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_int_43_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_kernel_U  |H_filter_FIR_kernel_RAM_AUTO_1R1W  |        1|   0|   0|    0|   117|   16|     1|         1872|
    |b_FIR_dec_int_41_U     |b_FIR_dec_int_41_ROM_AUTO_1R       |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_42_U     |b_FIR_dec_int_42_ROM_AUTO_1R       |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_43_U     |b_FIR_dec_int_43_ROM_AUTO_1R       |        0|  15|   2|    0|     5|   15|     1|           75|
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                   |        1| 301|  22|    0|   174|  189|    12|         2769|
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_256_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln25_fu_250_p2                |         +|   0|  0|  16|          16|          16|
    |x_n_fu_262_p2                     |         +|   0|  0|  16|          16|          16|
    |H_filter_FIR_kernel_we0           |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state11                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  63|          52|          52|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |H_filter_FIR_dec_40_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_40_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_dec_40_we0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_41_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_41_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_dec_41_we0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_42_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_42_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_dec_42_we0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_43_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_43_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_dec_43_we0                |   9|          2|    1|          2|
    |H_filter_FIR_int_40_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_int_40_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_int_40_we0                |   9|          2|    1|          2|
    |H_filter_FIR_int_41_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_int_41_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_int_41_we0                |   9|          2|    1|          2|
    |H_filter_FIR_int_42_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_int_42_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_int_42_we0                |   9|          2|    1|          2|
    |H_filter_FIR_int_43_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_int_43_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_int_43_we0                |   9|          2|    1|          2|
    |H_filter_FIR_kernel_address0           |  14|          3|    7|         21|
    |H_filter_FIR_kernel_ce0                |  14|          3|    1|          3|
    |H_filter_FIR_kernel_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_kernel_d0                 |   9|          2|   16|         32|
    |H_filter_FIR_kernel_we0                |   9|          2|    1|          2|
    |ap_NS_fsm                              |  65|         12|    1|         12|
    |ap_phi_mux_p_0_phi_fu_125_p8           |   9|          2|   16|         32|
    |b_FIR_dec_int_41_ce0                   |   9|          2|    1|          2|
    |b_FIR_dec_int_42_ce0                   |   9|          2|    1|          2|
    |b_FIR_dec_int_43_ce0                   |   9|          2|    1|          2|
    |grp_FIR_filter_2_fu_137_FIR_coe_q0     |  20|          4|   15|         60|
    |grp_FIR_filter_2_fu_137_FIR_delays_q0  |  37|          7|   16|        112|
    |grp_FIR_filter_2_fu_137_FIR_delays_q1  |  37|          7|   16|        112|
    |grp_FIR_filter_2_fu_137_shift          |  14|          3|    3|          9|
    |grp_FIR_filter_2_fu_137_x_n            |  14|          3|   16|         48|
    |grp_FIR_filter_fu_157_FIR_delays_q0    |  14|          3|   16|         48|
    |grp_FIR_filter_fu_157_FIR_delays_q1    |  14|          3|   16|         48|
    |grp_FIR_filter_fu_157_shift            |  14|          3|    3|          9|
    |grp_FIR_filter_fu_157_x_n              |  14|          3|   16|         48|
    |input_r_TDATA_blk_n                    |   9|          2|    1|          2|
    |mod_value                              |  20|          4|    2|          8|
    |output_r_TDATA_blk_n                   |   9|          2|    1|          2|
    |p_0_reg_121                            |   9|          2|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 597|        126|  207|        696|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |FIR_accu32_loc_fu_98                                      |  31|   0|   31|          0|
    |ap_CS_fsm                                                 |  11|   0|   11|          0|
    |data_in_reg_301                                           |  16|   0|   16|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_181_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_filter_2_fu_137_ap_start_reg                      |   1|   0|    1|          0|
    |grp_FIR_filter_fu_157_ap_start_reg                        |   1|   0|    1|          0|
    |mod_value                                                 |   2|   0|    2|          0|
    |mod_value_load_reg_307                                    |   2|   0|    2|          0|
    |p_0_reg_121                                               |  16|   0|   16|          0|
    |y1_phase1                                                 |  16|   0|   16|          0|
    |y1_phase2                                                 |  16|   0|   16|          0|
    |y1_phase3                                                 |  16|   0|   16|          0|
    |y2                                                        |  16|   0|   16|          0|
    |y_reg_314                                                 |  16|   0|   16|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 162|   0|  162|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FIR_accu32_loc = alloca i64 1"   --->   Operation 12 'alloca' 'FIR_accu32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FIR_HLS.cpp:14]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln14 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:14]   --->   Operation 14 'specinterface' 'specinterface_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.07ns)   --->   "%data_in = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:20]   --->   Operation 19 'read' 'data_in' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mod_value_load = load i2 %mod_value" [FIR_HLS.cpp:22]   --->   Operation 20 'load' 'mod_value_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y2_load = load i16 %y2" [FIR_HLS.cpp:33]   --->   Operation 21 'load' 'y2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.54ns)   --->   "%switch_ln22 = switch i2 %mod_value_load, void %sw.bb, i2 3, void %sw.bb17, i2 1, void %sw.bb11, i2 2, void %sw.bb14" [FIR_HLS.cpp:22]   --->   Operation 22 'switch' 'switch_ln22' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 23 [2/2] (1.68ns)   --->   "%tmp_5 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %data_in, i3 7" [FIR_HLS.cpp:38]   --->   Operation 23 'call' 'tmp_5' <Predicate = (mod_value_load == 2)> <Delay = 1.68> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 24 [2/2] (1.68ns)   --->   "%tmp_3 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %data_in, i3 7" [FIR_HLS.cpp:32]   --->   Operation 24 'call' 'tmp_3' <Predicate = (mod_value_load == 1)> <Delay = 1.68> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 25 [2/2] (1.68ns)   --->   "%tmp_7 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %data_in, i3 7" [FIR_HLS.cpp:44]   --->   Operation 25 'call' 'tmp_7' <Predicate = (mod_value_load == 3)> <Delay = 1.68> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 26 [2/2] (1.31ns)   --->   "%tmp = call i16 @FIR_filter, i16 %H_filter_FIR_dec_40, i16 %data_in, i3 7, i14 %b_FIR_dec_int_40" [FIR_HLS.cpp:24]   --->   Operation 26 'call' 'tmp' <Predicate = (mod_value_load == 0)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 27 [1/2] (1.31ns)   --->   "%tmp_5 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %data_in, i3 7" [FIR_HLS.cpp:38]   --->   Operation 27 'call' 'tmp_5' <Predicate = (mod_value_load == 2)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %tmp_5, i16 %y1_phase2" [FIR_HLS.cpp:38]   --->   Operation 28 'store' 'store_ln38' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.31ns)   --->   "%tmp_3 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %data_in, i3 7" [FIR_HLS.cpp:32]   --->   Operation 29 'call' 'tmp_3' <Predicate = (mod_value_load == 1)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln32 = store i16 %tmp_3, i16 %y1_phase1" [FIR_HLS.cpp:32]   --->   Operation 30 'store' 'store_ln32' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.31ns)   --->   "%tmp_7 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %data_in, i3 7" [FIR_HLS.cpp:44]   --->   Operation 31 'call' 'tmp_7' <Predicate = (mod_value_load == 3)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln44 = store i16 %tmp_7, i16 %y1_phase3" [FIR_HLS.cpp:44]   --->   Operation 32 'store' 'store_ln44' <Predicate = (mod_value_load == 3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 33 [2/2] (1.68ns)   --->   "%tmp_6 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %y2_load, i3 5" [FIR_HLS.cpp:39]   --->   Operation 33 'call' 'tmp_6' <Predicate = (mod_value_load == 2)> <Delay = 1.68> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 34 [2/2] (1.68ns)   --->   "%tmp_4 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41, i16 %y2_load, i3 5" [FIR_HLS.cpp:33]   --->   Operation 34 'call' 'tmp_4' <Predicate = (mod_value_load == 1)> <Delay = 1.68> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 35 [2/2] (1.68ns)   --->   "%tmp_8 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %y2_load, i3 5" [FIR_HLS.cpp:45]   --->   Operation 35 'call' 'tmp_8' <Predicate = (mod_value_load == 3)> <Delay = 1.68> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.31>
ST_5 : Operation 36 [1/2] (1.31ns)   --->   "%tmp_6 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %y2_load, i3 5" [FIR_HLS.cpp:39]   --->   Operation 36 'call' 'tmp_6' <Predicate = (mod_value_load == 2)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 37 [1/1] (0.52ns)   --->   "%store_ln40 = store i2 3, i2 %mod_value" [FIR_HLS.cpp:40]   --->   Operation 37 'store' 'store_ln40' <Predicate = (mod_value_load == 2)> <Delay = 0.52>
ST_5 : Operation 38 [1/1] (0.52ns)   --->   "%br_ln42 = br void %sw.epilog" [FIR_HLS.cpp:42]   --->   Operation 38 'br' 'br_ln42' <Predicate = (mod_value_load == 2)> <Delay = 0.52>
ST_5 : Operation 39 [1/2] (1.31ns)   --->   "%tmp_4 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41, i16 %y2_load, i3 5" [FIR_HLS.cpp:33]   --->   Operation 39 'call' 'tmp_4' <Predicate = (mod_value_load == 1)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 40 [1/1] (0.52ns)   --->   "%store_ln34 = store i2 2, i2 %mod_value" [FIR_HLS.cpp:34]   --->   Operation 40 'store' 'store_ln34' <Predicate = (mod_value_load == 1)> <Delay = 0.52>
ST_5 : Operation 41 [1/1] (0.52ns)   --->   "%br_ln36 = br void %sw.epilog" [FIR_HLS.cpp:36]   --->   Operation 41 'br' 'br_ln36' <Predicate = (mod_value_load == 1)> <Delay = 0.52>
ST_5 : Operation 42 [1/2] (1.31ns)   --->   "%tmp_8 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %y2_load, i3 5" [FIR_HLS.cpp:45]   --->   Operation 42 'call' 'tmp_8' <Predicate = (mod_value_load == 3)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 43 [1/1] (0.52ns)   --->   "%store_ln46 = store i2 0, i2 %mod_value" [FIR_HLS.cpp:46]   --->   Operation 43 'store' 'store_ln46' <Predicate = (mod_value_load == 3)> <Delay = 0.52>
ST_5 : Operation 44 [1/1] (0.52ns)   --->   "%br_ln48 = br void %sw.epilog" [FIR_HLS.cpp:48]   --->   Operation 44 'br' 'br_ln48' <Predicate = (mod_value_load == 3)> <Delay = 0.52>

State 6 <SV = 1> <Delay = 4.09>
ST_6 : Operation 45 [1/2] (1.31ns)   --->   "%tmp = call i16 @FIR_filter, i16 %H_filter_FIR_dec_40, i16 %data_in, i3 7, i14 %b_FIR_dec_int_40" [FIR_HLS.cpp:24]   --->   Operation 45 'call' 'tmp' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%y1_phase1_load = load i16 %y1_phase1" [FIR_HLS.cpp:25]   --->   Operation 46 'load' 'y1_phase1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%y1_phase2_load = load i16 %y1_phase2" [FIR_HLS.cpp:25]   --->   Operation 47 'load' 'y1_phase2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%y1_phase3_load = load i16 %y1_phase3" [FIR_HLS.cpp:25]   --->   Operation 48 'load' 'y1_phase3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i16 %y1_phase1_load, i16 %y1_phase2_load" [FIR_HLS.cpp:25]   --->   Operation 49 'add' 'add_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 50 [1/1] (0.85ns)   --->   "%add_ln25_1 = add i16 %y1_phase3_load, i16 %tmp" [FIR_HLS.cpp:25]   --->   Operation 50 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_n = add i16 %add_ln25_1, i16 %add_ln25" [FIR_HLS.cpp:25]   --->   Operation 51 'add' 'x_n' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 52 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln62 = store i16 %x_n, i16 116" [FIR_HLS.cpp:62->FIR_HLS.cpp:26]   --->   Operation 52 'store' 'store_ln62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i31 %FIR_accu32_loc, i16 %H_filter_FIR_kernel, i16 %b_FIR_kernel"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i31 %FIR_accu32_loc, i16 %H_filter_FIR_kernel, i16 %b_FIR_kernel"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 4> <Delay = 1.31>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%FIR_accu32_loc_load = load i31 %FIR_accu32_loc"   --->   Operation 55 'load' 'FIR_accu32_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i16 %H_filter_FIR_kernel"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %FIR_accu32_loc_load, i32 15, i32 30" [FIR_HLS.cpp:73->FIR_HLS.cpp:26]   --->   Operation 57 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %y, i16 %y2" [FIR_HLS.cpp:26]   --->   Operation 58 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [2/2] (1.31ns)   --->   "%tmp_2 = call i16 @FIR_filter, i16 %H_filter_FIR_int_40, i16 %y, i3 5, i14 %b_FIR_dec_int_40" [FIR_HLS.cpp:27]   --->   Operation 59 'call' 'tmp_2' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 5> <Delay = 2.29>
ST_10 : Operation 60 [1/2] (1.62ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i16 %H_filter_FIR_kernel"   --->   Operation 60 'call' 'call_ln0' <Predicate = (mod_value_load == 0)> <Delay = 1.62> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 61 [1/2] (1.31ns)   --->   "%tmp_2 = call i16 @FIR_filter, i16 %H_filter_FIR_int_40, i16 %y, i3 5, i14 %b_FIR_dec_int_40" [FIR_HLS.cpp:27]   --->   Operation 61 'call' 'tmp_2' <Predicate = (mod_value_load == 0)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 62 [1/1] (0.52ns)   --->   "%store_ln28 = store i2 1, i2 %mod_value" [FIR_HLS.cpp:28]   --->   Operation 62 'store' 'store_ln28' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_10 : Operation 63 [1/1] (0.52ns)   --->   "%br_ln30 = br void %sw.epilog" [FIR_HLS.cpp:30]   --->   Operation 63 'br' 'br_ln30' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%p_0 = phi i16 %tmp_8, void %sw.bb17, i16 %tmp_6, void %sw.bb14, i16 %tmp_4, void %sw.bb11, i16 %tmp_2, void %sw.bb" [FIR_HLS.cpp:45]   --->   Operation 64 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [2/2] (0.45ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:51]   --->   Operation 65 'write' 'write_ln51' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 11 <SV = 6> <Delay = 0.45>
ST_11 : Operation 66 [1/2] (0.45ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:51]   --->   Operation 66 'write' 'write_ln51' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [FIR_HLS.cpp:52]   --->   Operation 67 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mod_value]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ y2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ b_FIR_dec_int_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_dec_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ y1_phase1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ y1_phase2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ y1_phase3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ H_filter_FIR_kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_kernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_int_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_dec_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_int_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_dec_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_int_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_dec_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_int_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_accu32_loc      (alloca       ) [ 000000111100]
spectopmodule_ln14  (spectopmodule) [ 000000000000]
specinterface_ln14  (specinterface) [ 000000000000]
specinterface_ln0   (specinterface) [ 000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000]
specinterface_ln0   (specinterface) [ 000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000]
data_in             (read         ) [ 001000100000]
mod_value_load      (load         ) [ 011111111110]
y2_load             (load         ) [ 001111000000]
switch_ln22         (switch       ) [ 000000000000]
tmp_5               (call         ) [ 000000000000]
store_ln38          (store        ) [ 000000000000]
tmp_3               (call         ) [ 000000000000]
store_ln32          (store        ) [ 000000000000]
tmp_7               (call         ) [ 000000000000]
store_ln44          (store        ) [ 000000000000]
tmp_6               (call         ) [ 000001000010]
store_ln40          (store        ) [ 000000000000]
br_ln42             (br           ) [ 000001000010]
tmp_4               (call         ) [ 000001000010]
store_ln34          (store        ) [ 000000000000]
br_ln36             (br           ) [ 000001000010]
tmp_8               (call         ) [ 000001000010]
store_ln46          (store        ) [ 000000000000]
br_ln48             (br           ) [ 000001000010]
tmp                 (call         ) [ 000000000000]
y1_phase1_load      (load         ) [ 000000000000]
y1_phase2_load      (load         ) [ 000000000000]
y1_phase3_load      (load         ) [ 000000000000]
add_ln25            (add          ) [ 000000000000]
add_ln25_1          (add          ) [ 000000000000]
x_n                 (add          ) [ 000000000000]
store_ln62          (store        ) [ 000000000000]
call_ln0            (call         ) [ 000000000000]
FIR_accu32_loc_load (load         ) [ 000000000000]
y                   (partselect   ) [ 000000000010]
store_ln26          (store        ) [ 000000000000]
call_ln0            (call         ) [ 000000000000]
tmp_2               (call         ) [ 000000000000]
store_ln28          (store        ) [ 000000000000]
br_ln30             (br           ) [ 000000000000]
p_0                 (phi          ) [ 000000000011]
write_ln51          (write        ) [ 000000000000]
ret_ln52            (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mod_value">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_value"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_FIR_dec_int_40">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="H_filter_FIR_dec_40">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_dec_40"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y1_phase1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y1_phase2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y1_phase3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="H_filter_FIR_kernel">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_kernel"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="b_FIR_kernel">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="H_filter_FIR_int_40">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_int_40"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="H_filter_FIR_dec_43">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_dec_43"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b_FIR_dec_int_43">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="H_filter_FIR_int_41">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_int_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b_FIR_dec_int_41">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="H_filter_FIR_dec_42">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_dec_42"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="b_FIR_dec_int_42">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="H_filter_FIR_int_42">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_int_42"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="H_filter_FIR_dec_41">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_dec_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="H_filter_FIR_int_43">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_int_43"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filter.2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filter"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_HLS_Pipeline_VITIS_LOOP_65_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_HLS_Pipeline_VITIS_LOOP_69_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="FIR_accu32_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FIR_accu32_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_in_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln62_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/6 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="16" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="4" bw="16" slack="1"/>
<pin id="131" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="16" slack="0"/>
<pin id="133" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_FIR_filter_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="15" slack="0"/>
<pin id="141" dir="0" index="3" bw="16" slack="0"/>
<pin id="142" dir="0" index="4" bw="3" slack="0"/>
<pin id="143" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_5/1 tmp_3/1 tmp_7/1 tmp_6/4 tmp_4/4 tmp_8/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_FIR_filter_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="0" index="3" bw="3" slack="0"/>
<pin id="162" dir="0" index="4" bw="14" slack="0"/>
<pin id="163" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 tmp_2/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="31" slack="2"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="0" index="3" bw="16" slack="0"/>
<pin id="177" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="187" class="1005" name="reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="1"/>
<pin id="189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_4 tmp_8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mod_value_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mod_value_load/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="y2_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y2_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln38_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln32_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln44_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln40_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln34_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln46_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="y1_phase1_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_phase1_load/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y1_phase2_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_phase2_load/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="y1_phase3_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_phase3_load/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln25_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln25_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="x_n_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_n/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="FIR_accu32_loc_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="31" slack="4"/>
<pin id="271" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_loc_load/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="y_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="31" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln26_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln28_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/10 "/>
</bind>
</comp>

<comp id="295" class="1005" name="FIR_accu32_loc_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="2"/>
<pin id="297" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="FIR_accu32_loc "/>
</bind>
</comp>

<comp id="301" class="1005" name="data_in_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="1"/>
<pin id="303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_in "/>
</bind>
</comp>

<comp id="307" class="1005" name="mod_value_load_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="1"/>
<pin id="309" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="mod_value_load "/>
</bind>
</comp>

<comp id="314" class="1005" name="y_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="96" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="84" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="121" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="135"><net_src comp="125" pin="8"/><net_sink comp="108" pin=2"/></net>

<net id="136"><net_src comp="125" pin="8"/><net_sink comp="121" pin=0"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="102" pin="2"/><net_sink comp="137" pin=3"/></net>

<net id="148"><net_src comp="76" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="102" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="76" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="169"><net_src comp="157" pin="5"/><net_sink comp="125" pin=6"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="171"><net_src comp="80" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="178"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="88" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="137" pin="5"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="125" pin=4"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="137" pin="5"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="137" pin="5"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="137" pin="5"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="72" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="82" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="238" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="246" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="157" pin="5"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="278"><net_src comp="90" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="92" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="94" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="282"><net_src comp="272" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="287"><net_src comp="272" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="4" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="98" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="304"><net_src comp="102" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="137" pin=3"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="310"><net_src comp="194" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="272" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: mod_value | {5 10 }
	Port: y2 | {9 }
	Port: H_filter_FIR_dec_40 | {1 6 }
	Port: y1_phase1 | {2 }
	Port: y1_phase2 | {2 }
	Port: y1_phase3 | {2 }
	Port: H_filter_FIR_kernel | {6 9 10 }
	Port: H_filter_FIR_int_40 | {9 10 }
	Port: H_filter_FIR_dec_43 | {1 2 }
	Port: H_filter_FIR_int_41 | {4 5 }
	Port: H_filter_FIR_dec_42 | {1 2 }
	Port: H_filter_FIR_int_42 | {4 5 }
	Port: H_filter_FIR_dec_41 | {1 2 }
	Port: H_filter_FIR_int_43 | {4 5 }
 - Input state : 
	Port: FIR_HLS : input_r | {1 }
	Port: FIR_HLS : mod_value | {1 }
	Port: FIR_HLS : y2 | {1 }
	Port: FIR_HLS : b_FIR_dec_int_40 | {1 6 9 10 }
	Port: FIR_HLS : H_filter_FIR_dec_40 | {1 6 }
	Port: FIR_HLS : y1_phase1 | {6 }
	Port: FIR_HLS : y1_phase2 | {6 }
	Port: FIR_HLS : y1_phase3 | {6 }
	Port: FIR_HLS : H_filter_FIR_kernel | {7 8 9 10 }
	Port: FIR_HLS : b_FIR_kernel | {7 8 }
	Port: FIR_HLS : H_filter_FIR_int_40 | {9 10 }
	Port: FIR_HLS : H_filter_FIR_dec_43 | {1 2 }
	Port: FIR_HLS : b_FIR_dec_int_43 | {1 2 4 5 }
	Port: FIR_HLS : H_filter_FIR_int_41 | {4 5 }
	Port: FIR_HLS : b_FIR_dec_int_41 | {1 2 4 5 }
	Port: FIR_HLS : H_filter_FIR_dec_42 | {1 2 }
	Port: FIR_HLS : b_FIR_dec_int_42 | {1 2 4 5 }
	Port: FIR_HLS : H_filter_FIR_int_42 | {4 5 }
	Port: FIR_HLS : H_filter_FIR_dec_41 | {1 2 }
	Port: FIR_HLS : H_filter_FIR_int_43 | {4 5 }
  - Chain level:
	State 1
		switch_ln22 : 1
	State 2
		store_ln38 : 1
		store_ln32 : 1
		store_ln44 : 1
	State 3
	State 4
	State 5
	State 6
		add_ln25 : 1
		add_ln25_1 : 1
		x_n : 2
		store_ln62 : 3
	State 7
	State 8
	State 9
		y : 1
		store_ln26 : 2
		tmp_2 : 2
	State 10
		p_0 : 1
		write_ln51 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |           grp_FIR_filter_2_fu_137           |    1    |  2.184  |   175   |   195   |
|   call   |            grp_FIR_filter_fu_157            |    1    |  2.184  |   172   |   196   |
|          | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_172 |    1    |  1.757  |   150   |    83   |
|          | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_181 |    0    |  0.427  |    21   |    51   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln25_fu_250               |    0    |    0    |    0    |    16   |
|    add   |              add_ln25_1_fu_256              |    0    |    0    |    0    |    23   |
|          |                  x_n_fu_262                 |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   read   |             data_in_read_fu_102             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   write  |               grp_write_fu_108              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|partselect|                   y_fu_272                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    3    |  6.552  |   518   |   580   |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|H_filter_FIR_dec_40|    0   |   32   |    2   |    0   |
|H_filter_FIR_dec_41|    0   |   32   |    2   |    0   |
|H_filter_FIR_dec_42|    0   |   32   |    2   |    0   |
|H_filter_FIR_dec_43|    0   |   32   |    2   |    0   |
|H_filter_FIR_int_40|    0   |   32   |    2   |    0   |
|H_filter_FIR_int_41|    0   |   32   |    2   |    0   |
|H_filter_FIR_int_42|    0   |   32   |    2   |    0   |
|H_filter_FIR_int_43|    0   |   32   |    2   |    0   |
|H_filter_FIR_kernel|    1   |    0   |    0   |    0   |
|  b_FIR_dec_int_40 |    0   |   14   |    2   |    -   |
|  b_FIR_dec_int_41 |    0   |   15   |    2   |    -   |
|  b_FIR_dec_int_42 |    0   |   15   |    2   |    -   |
|  b_FIR_dec_int_43 |    0   |   15   |    2   |    -   |
|    b_FIR_kernel   |    1   |    0   |    0   |    -   |
+-------------------+--------+--------+--------+--------+
|       Total       |    2   |   315  |   24   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|FIR_accu32_loc_reg_295|   31   |
|    data_in_reg_301   |   16   |
|mod_value_load_reg_307|    2   |
|      p_0_reg_121     |   16   |
|        reg_187       |   16   |
|       y_reg_314      |   16   |
+----------------------+--------+
|         Total        |   97   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------||---------|
|     grp_write_fu_108    |  p2  |   2  |  16  |   32   ||    0    ||    9    |
| grp_FIR_filter_2_fu_137 |  p1  |   6  |  16  |   96   ||    0    ||    31   |
| grp_FIR_filter_2_fu_137 |  p2  |   3  |  15  |   45   ||    0    ||    14   |
| grp_FIR_filter_2_fu_137 |  p3  |   2  |  16  |   32   ||    0    ||    9    |
| grp_FIR_filter_2_fu_137 |  p4  |   2  |   3  |    6   |
|  grp_FIR_filter_fu_157  |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|  grp_FIR_filter_fu_157  |  p2  |   4  |  16  |   64   ||    0    ||    20   |
|  grp_FIR_filter_fu_157  |  p3  |   2  |   3  |    6   |
|-------------------------|------|------|------|--------||---------||---------||---------|
|          Total          |      |      |      |   313  ||  3.759  ||    0    ||    92   |
|-------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    6   |   518  |   580  |    -   |
|   Memory  |    2   |    -   |    -   |   315  |   24   |    0   |
|Multiplexer|    -   |    -   |    3   |    0   |   92   |    -   |
|  Register |    -   |    -   |    -   |   97   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   10   |   930  |   696  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
