Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ff44f423bd5441e0a170f748ede6e2a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Banch_behav xil_defaultlib.Test_Banch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.MUX_reg
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.Sign_extention
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.MUX_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.ALU_add
Compiling module xil_defaultlib.Shift_left_two_jump
Compiling module xil_defaultlib.Shift_left_two_branch
Compiling module xil_defaultlib.Single_cycle_processor
Compiling module xil_defaultlib.Test_Banch
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Banch_behav
