#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58fc7b0bd490 .scope module, "cpu_core_tb" "cpu_core_tb" 2 3;
 .timescale -9 -12;
v0x58fc7b0df9a0_0 .var "clk", 0 0;
v0x58fc7b0dfab0_0 .var "reset", 0 0;
S_0x58fc7b094020 .scope module, "uut" "cpu_core" 2 7, 3 9 0, S_0x58fc7b0bd490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "reg1_value";
P_0x58fc7b0bdb60 .param/l "OP_ADD" 1 3 40, C4<000000>;
P_0x58fc7b0bdba0 .param/l "OP_ADDI" 1 3 45, C4<010000>;
P_0x58fc7b0bdbe0 .param/l "OP_AND" 1 3 42, C4<000010>;
P_0x58fc7b0bdc20 .param/l "OP_J" 1 3 46, C4<101000>;
P_0x58fc7b0bdc60 .param/l "OP_OR" 1 3 43, C4<000011>;
P_0x58fc7b0bdca0 .param/l "OP_SUB" 1 3 41, C4<000001>;
P_0x58fc7b0bdce0 .param/l "OP_XOR" 1 3 44, C4<000100>;
v0x58fc7b0de660_0 .net *"_ivl_15", 0 0, L_0x58fc7b0e01d0;  1 drivers
v0x58fc7b0de760_0 .net *"_ivl_16", 15 0, L_0x58fc7b0e02c0;  1 drivers
v0x58fc7b0de840_0 .var "alu_op", 5 0;
v0x58fc7b0de8e0_0 .net "alu_rd", 31 0, v0x58fc7b0de230_0;  1 drivers
v0x58fc7b0de980_0 .net "clk", 0 0, v0x58fc7b0df9a0_0;  1 drivers
v0x58fc7b0dea70_0 .net "imm16", 15 0, L_0x58fc7b0dffb0;  1 drivers
v0x58fc7b0deb40_0 .net "imm_sext", 31 0, L_0x58fc7b0e0760;  1 drivers
v0x58fc7b0debe0_0 .net "instr", 31 0, v0x58fc7b0dd850_0;  1 drivers
v0x58fc7b0decd0_0 .var "next_pc", 31 0;
v0x58fc7b0ded90_0 .net "opcode", 5 0, L_0x58fc7b0dfc60;  1 drivers
v0x58fc7b0dee70_0 .var "pc", 31 0;
v0x58fc7b0def50_0 .net "rd", 4 0, L_0x58fc7b0dfd50;  1 drivers
v0x58fc7b0df030_0 .net "reg1_value", 31 0, L_0x58fc7b0f1250;  1 drivers
v0x58fc7b0df120_0 .net "reset", 0 0, v0x58fc7b0dfab0_0;  1 drivers
v0x58fc7b0df1f0_0 .var "rf_waddr", 4 0;
v0x58fc7b0df2c0_0 .var "rf_wdata", 31 0;
v0x58fc7b0df390_0 .var "rf_we", 0 0;
v0x58fc7b0df570_0 .net "rs", 4 0, L_0x58fc7b0dfdf0;  1 drivers
v0x58fc7b0df640_0 .net "rs_val", 31 0, L_0x58fc7b0f0b10;  1 drivers
v0x58fc7b0df6e0_0 .net "rt", 4 0, L_0x58fc7b0dff10;  1 drivers
v0x58fc7b0df780_0 .net "rt_val", 31 0, L_0x58fc7b0f1070;  1 drivers
v0x58fc7b0df870_0 .net "target", 25 0, L_0x58fc7b0e00e0;  1 drivers
E_0x58fc7b09f220/0 .event anyedge, v0x58fc7b0dee70_0, v0x58fc7b0ded90_0, v0x58fc7b0def50_0, v0x58fc7b0de230_0;
E_0x58fc7b09f220/1 .event anyedge, v0x58fc7b0de150_0;
E_0x58fc7b09f220 .event/or E_0x58fc7b09f220/0, E_0x58fc7b09f220/1;
L_0x58fc7b0dfbc0 .part v0x58fc7b0dee70_0, 2, 10;
L_0x58fc7b0dfc60 .part v0x58fc7b0dd850_0, 26, 6;
L_0x58fc7b0dfd50 .part v0x58fc7b0dd850_0, 21, 5;
L_0x58fc7b0dfdf0 .part v0x58fc7b0dd850_0, 16, 5;
L_0x58fc7b0dff10 .part v0x58fc7b0dd850_0, 11, 5;
L_0x58fc7b0dffb0 .part v0x58fc7b0dd850_0, 0, 16;
L_0x58fc7b0e00e0 .part v0x58fc7b0dd850_0, 0, 26;
L_0x58fc7b0e01d0 .part L_0x58fc7b0dffb0, 15, 1;
LS_0x58fc7b0e02c0_0_0 .concat [ 1 1 1 1], L_0x58fc7b0e01d0, L_0x58fc7b0e01d0, L_0x58fc7b0e01d0, L_0x58fc7b0e01d0;
LS_0x58fc7b0e02c0_0_4 .concat [ 1 1 1 1], L_0x58fc7b0e01d0, L_0x58fc7b0e01d0, L_0x58fc7b0e01d0, L_0x58fc7b0e01d0;
LS_0x58fc7b0e02c0_0_8 .concat [ 1 1 1 1], L_0x58fc7b0e01d0, L_0x58fc7b0e01d0, L_0x58fc7b0e01d0, L_0x58fc7b0e01d0;
LS_0x58fc7b0e02c0_0_12 .concat [ 1 1 1 1], L_0x58fc7b0e01d0, L_0x58fc7b0e01d0, L_0x58fc7b0e01d0, L_0x58fc7b0e01d0;
L_0x58fc7b0e02c0 .concat [ 4 4 4 4], LS_0x58fc7b0e02c0_0_0, LS_0x58fc7b0e02c0_0_4, LS_0x58fc7b0e02c0_0_8, LS_0x58fc7b0e02c0_0_12;
L_0x58fc7b0e0760 .concat [ 16 16 0 0], L_0x58fc7b0dffb0, L_0x58fc7b0e02c0;
S_0x58fc7b093be0 .scope module, "rf" "regfile" 3 57, 4 7 0, S_0x58fc7b094020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 5 "raddr1";
    .port_info 6 /OUTPUT 32 "rdata1";
    .port_info 7 /INPUT 5 "raddr2";
    .port_info 8 /OUTPUT 32 "rdata2";
    .port_info 9 /OUTPUT 32 "debug_r1";
v0x58fc7b0dc280_1 .array/port v0x58fc7b0dc280, 1;
L_0x58fc7b0f1250 .functor BUFZ 32, v0x58fc7b0dc280_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7126acd29018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x58fc7b0bbd70_0 .net/2u *"_ivl_0", 4 0, L_0x7126acd29018;  1 drivers
L_0x7126acd290a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58fc7b0db2f0_0 .net *"_ivl_11", 1 0, L_0x7126acd290a8;  1 drivers
L_0x7126acd290f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x58fc7b0db3d0_0 .net/2u *"_ivl_14", 4 0, L_0x7126acd290f0;  1 drivers
v0x58fc7b0db490_0 .net *"_ivl_16", 0 0, L_0x58fc7b0f0cd0;  1 drivers
L_0x7126acd29138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58fc7b0db550_0 .net/2u *"_ivl_18", 31 0, L_0x7126acd29138;  1 drivers
v0x58fc7b0db680_0 .net *"_ivl_2", 0 0, L_0x58fc7b0e0860;  1 drivers
v0x58fc7b0db740_0 .net *"_ivl_20", 31 0, L_0x58fc7b0f0e10;  1 drivers
v0x58fc7b0db820_0 .net *"_ivl_22", 6 0, L_0x58fc7b0f0ef0;  1 drivers
L_0x7126acd29180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58fc7b0db900_0 .net *"_ivl_25", 1 0, L_0x7126acd29180;  1 drivers
L_0x7126acd29060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58fc7b0db9e0_0 .net/2u *"_ivl_4", 31 0, L_0x7126acd29060;  1 drivers
v0x58fc7b0dbac0_0 .net *"_ivl_6", 31 0, L_0x58fc7b0f0910;  1 drivers
v0x58fc7b0dbba0_0 .net *"_ivl_8", 6 0, L_0x58fc7b0f09e0;  1 drivers
v0x58fc7b0dbc80_0 .net "clk", 0 0, v0x58fc7b0df9a0_0;  alias, 1 drivers
v0x58fc7b0dbd40_0 .net "debug_r1", 31 0, L_0x58fc7b0f1250;  alias, 1 drivers
v0x58fc7b0dbe20_0 .var/i "i", 31 0;
v0x58fc7b0dbf00_0 .net "raddr1", 4 0, L_0x58fc7b0dfdf0;  alias, 1 drivers
v0x58fc7b0dbfe0_0 .net "raddr2", 4 0, L_0x58fc7b0dff10;  alias, 1 drivers
v0x58fc7b0dc0c0_0 .net "rdata1", 31 0, L_0x58fc7b0f0b10;  alias, 1 drivers
v0x58fc7b0dc1a0_0 .net "rdata2", 31 0, L_0x58fc7b0f1070;  alias, 1 drivers
v0x58fc7b0dc280 .array "regs", 0 31, 31 0;
v0x58fc7b0dc740_0 .net "reset", 0 0, v0x58fc7b0dfab0_0;  alias, 1 drivers
v0x58fc7b0dc800_0 .net "waddr", 4 0, v0x58fc7b0df1f0_0;  1 drivers
v0x58fc7b0dc8e0_0 .net "wdata", 31 0, v0x58fc7b0df2c0_0;  1 drivers
v0x58fc7b0dc9c0_0 .net "we", 0 0, v0x58fc7b0df390_0;  1 drivers
E_0x58fc7b065f20 .event posedge, v0x58fc7b0dbc80_0;
L_0x58fc7b0e0860 .cmp/eq 5, L_0x58fc7b0dfdf0, L_0x7126acd29018;
L_0x58fc7b0f0910 .array/port v0x58fc7b0dc280, L_0x58fc7b0f09e0;
L_0x58fc7b0f09e0 .concat [ 5 2 0 0], L_0x58fc7b0dfdf0, L_0x7126acd290a8;
L_0x58fc7b0f0b10 .functor MUXZ 32, L_0x58fc7b0f0910, L_0x7126acd29060, L_0x58fc7b0e0860, C4<>;
L_0x58fc7b0f0cd0 .cmp/eq 5, L_0x58fc7b0dff10, L_0x7126acd290f0;
L_0x58fc7b0f0e10 .array/port v0x58fc7b0dc280, L_0x58fc7b0f0ef0;
L_0x58fc7b0f0ef0 .concat [ 5 2 0 0], L_0x58fc7b0dff10, L_0x7126acd29180;
L_0x58fc7b0f1070 .functor MUXZ 32, L_0x58fc7b0f0e10, L_0x7126acd29138, L_0x58fc7b0f0cd0, C4<>;
S_0x58fc7b0dcc20 .scope module, "rom" "instr_rom" 3 22, 5 4 0, S_0x58fc7b094020;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /OUTPUT 32 "data";
v0x58fc7b0dd750_0 .net "addr", 9 0, L_0x58fc7b0dfbc0;  1 drivers
v0x58fc7b0dd850_0 .var "data", 31 0;
E_0x58fc7b09ed90 .event anyedge, v0x58fc7b0dd750_0;
S_0x58fc7b0dce10 .scope function.vec4.s32, "mk_addi" "mk_addi" 5 16, 5 16 0, S_0x58fc7b0dcc20;
 .timescale 0 0;
v0x58fc7b0dd010_0 .var "imm", 15 0;
; Variable mk_addi is vec4 return value of scope S_0x58fc7b0dce10
v0x58fc7b0dd1f0_0 .var "rd", 4 0;
v0x58fc7b0dd2b0_0 .var "rs", 4 0;
TD_cpu_core_tb.uut.rom.mk_addi ;
    %pushi/vec4 16, 0, 6;
    %load/vec4 v0x58fc7b0dd1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x58fc7b0dd2b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x58fc7b0dd010_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mk_addi (store_vec4_to_lval)
    %end;
S_0x58fc7b0dd390 .scope function.vec4.s32, "mk_j" "mk_j" 5 25, 5 25 0, S_0x58fc7b0dcc20;
 .timescale 0 0;
v0x58fc7b0dd590_0 .var "imm26", 25 0;
; Variable mk_j is vec4 return value of scope S_0x58fc7b0dd390
TD_cpu_core_tb.uut.rom.mk_j ;
    %pushi/vec4 40, 0, 6;
    %load/vec4 v0x58fc7b0dd590_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mk_j (store_vec4_to_lval)
    %end;
S_0x58fc7b0dd990 .scope module, "the_alu" "alu" 3 76, 6 1 0, S_0x58fc7b094020;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "alu_op";
    .port_info 1 /INPUT 32 "rs";
    .port_info 2 /INPUT 32 "rt";
    .port_info 3 /INPUT 16 "imm16";
    .port_info 4 /INPUT 26 "target";
    .port_info 5 /OUTPUT 32 "rd";
P_0x58fc7b0ddb70 .param/l "ALU_ADD" 1 6 10, C4<000000>;
P_0x58fc7b0ddbb0 .param/l "ALU_ADDI" 1 6 15, C4<010000>;
P_0x58fc7b0ddbf0 .param/l "ALU_AND" 1 6 12, C4<000010>;
P_0x58fc7b0ddc30 .param/l "ALU_OR" 1 6 13, C4<000011>;
P_0x58fc7b0ddc70 .param/l "ALU_SUB" 1 6 11, C4<000001>;
P_0x58fc7b0ddcb0 .param/l "ALU_XOR" 1 6 14, C4<000100>;
v0x58fc7b0de050_0 .net "alu_op", 5 0, v0x58fc7b0de840_0;  1 drivers
v0x58fc7b0de150_0 .net "imm16", 15 0, L_0x58fc7b0dffb0;  alias, 1 drivers
v0x58fc7b0de230_0 .var "rd", 31 0;
v0x58fc7b0de2f0_0 .net "rs", 31 0, L_0x58fc7b0f0b10;  alias, 1 drivers
v0x58fc7b0de3b0_0 .net "rt", 31 0, L_0x58fc7b0f1070;  alias, 1 drivers
v0x58fc7b0de4a0_0 .net "target", 25 0, L_0x58fc7b0e00e0;  alias, 1 drivers
E_0x58fc7b0892d0 .event anyedge, v0x58fc7b0de050_0, v0x58fc7b0dc0c0_0, v0x58fc7b0dc1a0_0, v0x58fc7b0de150_0;
    .scope S_0x58fc7b0dcc20;
T_2 ;
    %wait E_0x58fc7b09ed90;
    %load/vec4 v0x58fc7b0dd750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58fc7b0dd850_0, 0, 32;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x58fc7b0dd010_0, 0, 16;
    %store/vec4 v0x58fc7b0dd2b0_0, 0, 5;
    %store/vec4 v0x58fc7b0dd1f0_0, 0, 5;
    %callf/vec4 TD_cpu_core_tb.uut.rom.mk_addi, S_0x58fc7b0dce10;
    %store/vec4 v0x58fc7b0dd850_0, 0, 32;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x58fc7b0dd590_0, 0, 26;
    %callf/vec4 TD_cpu_core_tb.uut.rom.mk_j, S_0x58fc7b0dd390;
    %store/vec4 v0x58fc7b0dd850_0, 0, 32;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x58fc7b093be0;
T_3 ;
    %wait E_0x58fc7b065f20;
    %load/vec4 v0x58fc7b0dc740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58fc7b0dbe20_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x58fc7b0dbe20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x58fc7b0dbe20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58fc7b0dc280, 0, 4;
    %load/vec4 v0x58fc7b0dbe20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58fc7b0dbe20_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x58fc7b0dc9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x58fc7b0dc800_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x58fc7b0dc8e0_0;
    %load/vec4 v0x58fc7b0dc800_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58fc7b0dc280, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x58fc7b0dd990;
T_4 ;
    %wait E_0x58fc7b0892d0;
    %load/vec4 v0x58fc7b0de050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x58fc7b0de230_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x58fc7b0de2f0_0;
    %load/vec4 v0x58fc7b0de3b0_0;
    %add;
    %store/vec4 v0x58fc7b0de230_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x58fc7b0de2f0_0;
    %load/vec4 v0x58fc7b0de3b0_0;
    %sub;
    %store/vec4 v0x58fc7b0de230_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x58fc7b0de2f0_0;
    %load/vec4 v0x58fc7b0de3b0_0;
    %and;
    %store/vec4 v0x58fc7b0de230_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x58fc7b0de2f0_0;
    %load/vec4 v0x58fc7b0de3b0_0;
    %or;
    %store/vec4 v0x58fc7b0de230_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x58fc7b0de2f0_0;
    %load/vec4 v0x58fc7b0de3b0_0;
    %xor;
    %store/vec4 v0x58fc7b0de230_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x58fc7b0de2f0_0;
    %load/vec4 v0x58fc7b0de150_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x58fc7b0de150_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x58fc7b0de230_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x58fc7b094020;
T_5 ;
    %wait E_0x58fc7b09f220;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58fc7b0df390_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x58fc7b0df1f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58fc7b0df2c0_0, 0, 32;
    %pushi/vec4 62, 0, 6;
    %store/vec4 v0x58fc7b0de840_0, 0, 6;
    %load/vec4 v0x58fc7b0dee70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x58fc7b0decd0_0, 0, 32;
    %load/vec4 v0x58fc7b0ded90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x58fc7b0de840_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58fc7b0df390_0, 0, 1;
    %load/vec4 v0x58fc7b0def50_0;
    %store/vec4 v0x58fc7b0df1f0_0, 0, 5;
    %load/vec4 v0x58fc7b0de8e0_0;
    %store/vec4 v0x58fc7b0df2c0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x58fc7b0de840_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58fc7b0df390_0, 0, 1;
    %load/vec4 v0x58fc7b0def50_0;
    %store/vec4 v0x58fc7b0df1f0_0, 0, 5;
    %load/vec4 v0x58fc7b0de8e0_0;
    %store/vec4 v0x58fc7b0df2c0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x58fc7b0dee70_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x58fc7b0dea70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0x58fc7b0decd0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x58fc7b094020;
T_6 ;
    %wait E_0x58fc7b065f20;
    %load/vec4 v0x58fc7b0df120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58fc7b0dee70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x58fc7b0decd0_0;
    %assign/vec4 v0x58fc7b0dee70_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x58fc7b0bd490;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58fc7b0df9a0_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x58fc7b0df9a0_0;
    %inv;
    %store/vec4 v0x58fc7b0df9a0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x58fc7b0bd490;
T_8 ;
    %vpi_call 2 19 "$monitor", "Time=%0t clk=%b reset=%b alu_op=%d rd=%h", $time, v0x58fc7b0df9a0_0, v0x58fc7b0dfab0_0, v0x58fc7b0de840_0, v0x58fc7b0de8e0_0 {0 0 0};
    %vpi_call 2 20 "$dumpfile", "cpu_core.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58fc7b0bd490 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58fc7b0dfab0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58fc7b0dfab0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 29 "$display", "Test completed" {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cpu_core_tb.v";
    "cpu_core.v";
    "regfile.v";
    "instr_rom.v";
    "alu.v";
