#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002b11bdc8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002b11be0e930_0 .net "PC", 31 0, v000002b11be08220_0;  1 drivers
v000002b11be0db70_0 .var "clk", 0 0;
v000002b11be0e9d0_0 .net "clkout", 0 0, L_000002b11be430d0;  1 drivers
v000002b11be0e110_0 .net "cycles_consumed", 31 0, v000002b11be0e2f0_0;  1 drivers
v000002b11be0ea70_0 .var "rst", 0 0;
S_000002b11bd73560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002b11bdc8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002b11bde2680 .param/l "RType" 0 4 2, C4<000000>;
P_000002b11bde26b8 .param/l "add" 0 4 5, C4<100000>;
P_000002b11bde26f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002b11bde2728 .param/l "addu" 0 4 5, C4<100001>;
P_000002b11bde2760 .param/l "and_" 0 4 5, C4<100100>;
P_000002b11bde2798 .param/l "andi" 0 4 8, C4<001100>;
P_000002b11bde27d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002b11bde2808 .param/l "bne" 0 4 10, C4<000101>;
P_000002b11bde2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b11bde2878 .param/l "j" 0 4 12, C4<000010>;
P_000002b11bde28b0 .param/l "jal" 0 4 12, C4<000011>;
P_000002b11bde28e8 .param/l "jr" 0 4 6, C4<001000>;
P_000002b11bde2920 .param/l "lw" 0 4 8, C4<100011>;
P_000002b11bde2958 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b11bde2990 .param/l "or_" 0 4 5, C4<100101>;
P_000002b11bde29c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002b11bde2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b11bde2a38 .param/l "sll" 0 4 6, C4<000000>;
P_000002b11bde2a70 .param/l "slt" 0 4 5, C4<101010>;
P_000002b11bde2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000002b11bde2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000002b11bde2b18 .param/l "sub" 0 4 5, C4<100010>;
P_000002b11bde2b50 .param/l "subu" 0 4 5, C4<100011>;
P_000002b11bde2b88 .param/l "sw" 0 4 8, C4<101011>;
P_000002b11bde2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b11bde2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_000002b11be42dc0 .functor NOT 1, v000002b11be0ea70_0, C4<0>, C4<0>, C4<0>;
L_000002b11be43140 .functor NOT 1, v000002b11be0ea70_0, C4<0>, C4<0>, C4<0>;
L_000002b11be434c0 .functor NOT 1, v000002b11be0ea70_0, C4<0>, C4<0>, C4<0>;
L_000002b11be42f10 .functor NOT 1, v000002b11be0ea70_0, C4<0>, C4<0>, C4<0>;
L_000002b11be431b0 .functor NOT 1, v000002b11be0ea70_0, C4<0>, C4<0>, C4<0>;
L_000002b11be42f80 .functor NOT 1, v000002b11be0ea70_0, C4<0>, C4<0>, C4<0>;
L_000002b11be42ea0 .functor NOT 1, v000002b11be0ea70_0, C4<0>, C4<0>, C4<0>;
L_000002b11be42ff0 .functor NOT 1, v000002b11be0ea70_0, C4<0>, C4<0>, C4<0>;
L_000002b11be430d0 .functor OR 1, v000002b11be0db70_0, v000002b11bdd16e0_0, C4<0>, C4<0>;
L_000002b11be42810 .functor OR 1, L_000002b11be913f0, L_000002b11be91030, C4<0>, C4<0>;
L_000002b11be42ab0 .functor AND 1, L_000002b11be90db0, L_000002b11be8fe10, C4<1>, C4<1>;
L_000002b11be43290 .functor NOT 1, v000002b11be0ea70_0, C4<0>, C4<0>, C4<0>;
L_000002b11be43300 .functor OR 1, L_000002b11be8fff0, L_000002b11be90090, C4<0>, C4<0>;
L_000002b11be43060 .functor OR 1, L_000002b11be43300, L_000002b11be90130, C4<0>, C4<0>;
L_000002b11be42d50 .functor OR 1, L_000002b11be90b30, L_000002b11bea3370, C4<0>, C4<0>;
L_000002b11be42b90 .functor AND 1, L_000002b11be90a90, L_000002b11be42d50, C4<1>, C4<1>;
L_000002b11be42e30 .functor OR 1, L_000002b11bea32d0, L_000002b11bea26f0, C4<0>, C4<0>;
L_000002b11be43610 .functor AND 1, L_000002b11bea3410, L_000002b11be42e30, C4<1>, C4<1>;
L_000002b11be43450 .functor NOT 1, L_000002b11be430d0, C4<0>, C4<0>, C4<0>;
v000002b11be08360_0 .net "ALUOp", 3 0, v000002b11bdd2d60_0;  1 drivers
v000002b11be08400_0 .net "ALUResult", 31 0, v000002b11be08900_0;  1 drivers
v000002b11be08720_0 .net "ALUSrc", 0 0, v000002b11bdd2540_0;  1 drivers
v000002b11be095b0_0 .net "ALUin2", 31 0, L_000002b11bea1ed0;  1 drivers
v000002b11be08ed0_0 .net "MemReadEn", 0 0, v000002b11bdd1be0_0;  1 drivers
v000002b11be0a7d0_0 .net "MemWriteEn", 0 0, v000002b11bdd33a0_0;  1 drivers
v000002b11be09b50_0 .net "MemtoReg", 0 0, v000002b11bdd29a0_0;  1 drivers
v000002b11be09bf0_0 .net "PC", 31 0, v000002b11be08220_0;  alias, 1 drivers
v000002b11be09150_0 .net "PCPlus1", 31 0, L_000002b11be90950;  1 drivers
v000002b11be0acd0_0 .net "PCsrc", 0 0, v000002b11be073c0_0;  1 drivers
v000002b11be09010_0 .net "RegDst", 0 0, v000002b11bdd2fe0_0;  1 drivers
v000002b11be0a870_0 .net "RegWriteEn", 0 0, v000002b11bdd3440_0;  1 drivers
v000002b11be09a10_0 .net "WriteRegister", 4 0, L_000002b11be8fb90;  1 drivers
v000002b11be0a910_0 .net *"_ivl_0", 0 0, L_000002b11be42dc0;  1 drivers
L_000002b11be437b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b11be08f70_0 .net/2u *"_ivl_10", 4 0, L_000002b11be437b0;  1 drivers
L_000002b11be43ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0aaf0_0 .net *"_ivl_101", 15 0, L_000002b11be43ba0;  1 drivers
v000002b11be09c90_0 .net *"_ivl_102", 31 0, L_000002b11be90270;  1 drivers
L_000002b11be43be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0a4b0_0 .net *"_ivl_105", 25 0, L_000002b11be43be8;  1 drivers
L_000002b11be43c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0a230_0 .net/2u *"_ivl_106", 31 0, L_000002b11be43c30;  1 drivers
v000002b11be0aa50_0 .net *"_ivl_108", 0 0, L_000002b11be90db0;  1 drivers
L_000002b11be43c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002b11be09650_0 .net/2u *"_ivl_110", 5 0, L_000002b11be43c78;  1 drivers
v000002b11be09f10_0 .net *"_ivl_112", 0 0, L_000002b11be8fe10;  1 drivers
v000002b11be09470_0 .net *"_ivl_115", 0 0, L_000002b11be42ab0;  1 drivers
v000002b11be0a550_0 .net *"_ivl_116", 47 0, L_000002b11be90590;  1 drivers
L_000002b11be43cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be09330_0 .net *"_ivl_119", 15 0, L_000002b11be43cc0;  1 drivers
L_000002b11be437f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b11be0a370_0 .net/2u *"_ivl_12", 5 0, L_000002b11be437f8;  1 drivers
v000002b11be09790_0 .net *"_ivl_120", 47 0, L_000002b11be8fcd0;  1 drivers
L_000002b11be43d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0ac30_0 .net *"_ivl_123", 15 0, L_000002b11be43d08;  1 drivers
v000002b11be0ad70_0 .net *"_ivl_125", 0 0, L_000002b11be91670;  1 drivers
v000002b11be0a2d0_0 .net *"_ivl_126", 31 0, L_000002b11be90c70;  1 drivers
v000002b11be0a730_0 .net *"_ivl_128", 47 0, L_000002b11be910d0;  1 drivers
v000002b11be09fb0_0 .net *"_ivl_130", 47 0, L_000002b11be8f7d0;  1 drivers
v000002b11be0a9b0_0 .net *"_ivl_132", 47 0, L_000002b11be90630;  1 drivers
v000002b11be096f0_0 .net *"_ivl_134", 47 0, L_000002b11be8f910;  1 drivers
v000002b11be0a5f0_0 .net *"_ivl_14", 0 0, L_000002b11be0eb10;  1 drivers
v000002b11be09290_0 .net *"_ivl_140", 0 0, L_000002b11be43290;  1 drivers
L_000002b11be43d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be090b0_0 .net/2u *"_ivl_142", 31 0, L_000002b11be43d98;  1 drivers
L_000002b11be43e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002b11be0a690_0 .net/2u *"_ivl_146", 5 0, L_000002b11be43e70;  1 drivers
v000002b11be0ab90_0 .net *"_ivl_148", 0 0, L_000002b11be8fff0;  1 drivers
L_000002b11be43eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002b11be0a0f0_0 .net/2u *"_ivl_150", 5 0, L_000002b11be43eb8;  1 drivers
v000002b11be091f0_0 .net *"_ivl_152", 0 0, L_000002b11be90090;  1 drivers
v000002b11be0a410_0 .net *"_ivl_155", 0 0, L_000002b11be43300;  1 drivers
L_000002b11be43f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002b11be0a050_0 .net/2u *"_ivl_156", 5 0, L_000002b11be43f00;  1 drivers
v000002b11be093d0_0 .net *"_ivl_158", 0 0, L_000002b11be90130;  1 drivers
L_000002b11be43840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002b11be0a190_0 .net/2u *"_ivl_16", 4 0, L_000002b11be43840;  1 drivers
v000002b11be09510_0 .net *"_ivl_161", 0 0, L_000002b11be43060;  1 drivers
L_000002b11be43f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be09830_0 .net/2u *"_ivl_162", 15 0, L_000002b11be43f48;  1 drivers
v000002b11be098d0_0 .net *"_ivl_164", 31 0, L_000002b11be901d0;  1 drivers
v000002b11be09d30_0 .net *"_ivl_167", 0 0, L_000002b11be903b0;  1 drivers
v000002b11be09970_0 .net *"_ivl_168", 15 0, L_000002b11be906d0;  1 drivers
v000002b11be09ab0_0 .net *"_ivl_170", 31 0, L_000002b11be90770;  1 drivers
v000002b11be09dd0_0 .net *"_ivl_174", 31 0, L_000002b11be909f0;  1 drivers
L_000002b11be43f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be09e70_0 .net *"_ivl_177", 25 0, L_000002b11be43f90;  1 drivers
L_000002b11be43fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0cce0_0 .net/2u *"_ivl_178", 31 0, L_000002b11be43fd8;  1 drivers
v000002b11be0c240_0 .net *"_ivl_180", 0 0, L_000002b11be90a90;  1 drivers
L_000002b11be44020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0b200_0 .net/2u *"_ivl_182", 5 0, L_000002b11be44020;  1 drivers
v000002b11be0bc00_0 .net *"_ivl_184", 0 0, L_000002b11be90b30;  1 drivers
L_000002b11be44068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b11be0b0c0_0 .net/2u *"_ivl_186", 5 0, L_000002b11be44068;  1 drivers
v000002b11be0c060_0 .net *"_ivl_188", 0 0, L_000002b11bea3370;  1 drivers
v000002b11be0bca0_0 .net *"_ivl_19", 4 0, L_000002b11be0ecf0;  1 drivers
v000002b11be0cc40_0 .net *"_ivl_191", 0 0, L_000002b11be42d50;  1 drivers
v000002b11be0b2a0_0 .net *"_ivl_193", 0 0, L_000002b11be42b90;  1 drivers
L_000002b11be440b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b11be0b660_0 .net/2u *"_ivl_194", 5 0, L_000002b11be440b0;  1 drivers
v000002b11be0c9c0_0 .net *"_ivl_196", 0 0, L_000002b11bea2790;  1 drivers
L_000002b11be440f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b11be0b7a0_0 .net/2u *"_ivl_198", 31 0, L_000002b11be440f8;  1 drivers
L_000002b11be43768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0b840_0 .net/2u *"_ivl_2", 5 0, L_000002b11be43768;  1 drivers
v000002b11be0b700_0 .net *"_ivl_20", 4 0, L_000002b11be0ed90;  1 drivers
v000002b11be0cd80_0 .net *"_ivl_200", 31 0, L_000002b11bea2970;  1 drivers
v000002b11be0b480_0 .net *"_ivl_204", 31 0, L_000002b11bea1f70;  1 drivers
L_000002b11be44140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0be80_0 .net *"_ivl_207", 25 0, L_000002b11be44140;  1 drivers
L_000002b11be44188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0c1a0_0 .net/2u *"_ivl_208", 31 0, L_000002b11be44188;  1 drivers
v000002b11be0c2e0_0 .net *"_ivl_210", 0 0, L_000002b11bea3410;  1 drivers
L_000002b11be441d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0c6a0_0 .net/2u *"_ivl_212", 5 0, L_000002b11be441d0;  1 drivers
v000002b11be0ba20_0 .net *"_ivl_214", 0 0, L_000002b11bea32d0;  1 drivers
L_000002b11be44218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b11be0bd40_0 .net/2u *"_ivl_216", 5 0, L_000002b11be44218;  1 drivers
v000002b11be0b8e0_0 .net *"_ivl_218", 0 0, L_000002b11bea26f0;  1 drivers
v000002b11be0bde0_0 .net *"_ivl_221", 0 0, L_000002b11be42e30;  1 drivers
v000002b11be0bac0_0 .net *"_ivl_223", 0 0, L_000002b11be43610;  1 drivers
L_000002b11be44260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b11be0b980_0 .net/2u *"_ivl_224", 5 0, L_000002b11be44260;  1 drivers
v000002b11be0c380_0 .net *"_ivl_226", 0 0, L_000002b11bea2b50;  1 drivers
v000002b11be0b340_0 .net *"_ivl_228", 31 0, L_000002b11bea2f10;  1 drivers
v000002b11be0c420_0 .net *"_ivl_24", 0 0, L_000002b11be434c0;  1 drivers
L_000002b11be43888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b11be0c100_0 .net/2u *"_ivl_26", 4 0, L_000002b11be43888;  1 drivers
v000002b11be0b3e0_0 .net *"_ivl_29", 4 0, L_000002b11be0d210;  1 drivers
v000002b11be0cb00_0 .net *"_ivl_32", 0 0, L_000002b11be42f10;  1 drivers
L_000002b11be438d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b11be0c4c0_0 .net/2u *"_ivl_34", 4 0, L_000002b11be438d0;  1 drivers
v000002b11be0c740_0 .net *"_ivl_37", 4 0, L_000002b11be0d350;  1 drivers
v000002b11be0b020_0 .net *"_ivl_40", 0 0, L_000002b11be431b0;  1 drivers
L_000002b11be43918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0c560_0 .net/2u *"_ivl_42", 15 0, L_000002b11be43918;  1 drivers
v000002b11be0b160_0 .net *"_ivl_45", 15 0, L_000002b11be91210;  1 drivers
v000002b11be0bb60_0 .net *"_ivl_48", 0 0, L_000002b11be42f80;  1 drivers
v000002b11be0b520_0 .net *"_ivl_5", 5 0, L_000002b11be0d710;  1 drivers
L_000002b11be43960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0c7e0_0 .net/2u *"_ivl_50", 36 0, L_000002b11be43960;  1 drivers
L_000002b11be439a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0bf20_0 .net/2u *"_ivl_52", 31 0, L_000002b11be439a8;  1 drivers
v000002b11be0c600_0 .net *"_ivl_55", 4 0, L_000002b11be8fa50;  1 drivers
v000002b11be0c880_0 .net *"_ivl_56", 36 0, L_000002b11be8f870;  1 drivers
v000002b11be0b5c0_0 .net *"_ivl_58", 36 0, L_000002b11be91530;  1 drivers
v000002b11be0c920_0 .net *"_ivl_62", 0 0, L_000002b11be42ea0;  1 drivers
L_000002b11be439f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0ca60_0 .net/2u *"_ivl_64", 5 0, L_000002b11be439f0;  1 drivers
v000002b11be0af80_0 .net *"_ivl_67", 5 0, L_000002b11be90810;  1 drivers
v000002b11be0bfc0_0 .net *"_ivl_70", 0 0, L_000002b11be42ff0;  1 drivers
L_000002b11be43a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0cba0_0 .net/2u *"_ivl_72", 57 0, L_000002b11be43a38;  1 drivers
L_000002b11be43a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be0aee0_0 .net/2u *"_ivl_74", 31 0, L_000002b11be43a80;  1 drivers
v000002b11be0dcb0_0 .net *"_ivl_77", 25 0, L_000002b11be90f90;  1 drivers
v000002b11be0cef0_0 .net *"_ivl_78", 57 0, L_000002b11be8f9b0;  1 drivers
v000002b11be0e390_0 .net *"_ivl_8", 0 0, L_000002b11be43140;  1 drivers
v000002b11be0e610_0 .net *"_ivl_80", 57 0, L_000002b11be904f0;  1 drivers
L_000002b11be43ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b11be0d7b0_0 .net/2u *"_ivl_84", 31 0, L_000002b11be43ac8;  1 drivers
L_000002b11be43b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b11be0e1b0_0 .net/2u *"_ivl_88", 5 0, L_000002b11be43b10;  1 drivers
v000002b11be0e750_0 .net *"_ivl_90", 0 0, L_000002b11be913f0;  1 drivers
L_000002b11be43b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b11be0e570_0 .net/2u *"_ivl_92", 5 0, L_000002b11be43b58;  1 drivers
v000002b11be0ddf0_0 .net *"_ivl_94", 0 0, L_000002b11be91030;  1 drivers
v000002b11be0de90_0 .net *"_ivl_97", 0 0, L_000002b11be42810;  1 drivers
v000002b11be0e6b0_0 .net *"_ivl_98", 47 0, L_000002b11be8faf0;  1 drivers
v000002b11be0dad0_0 .net "adderResult", 31 0, L_000002b11be91170;  1 drivers
v000002b11be0e4d0_0 .net "address", 31 0, L_000002b11be90bd0;  1 drivers
v000002b11be0d850_0 .net "clk", 0 0, L_000002b11be430d0;  alias, 1 drivers
v000002b11be0e2f0_0 .var "cycles_consumed", 31 0;
v000002b11be0da30_0 .net "extImm", 31 0, L_000002b11be908b0;  1 drivers
v000002b11be0df30_0 .net "funct", 5 0, L_000002b11be915d0;  1 drivers
v000002b11be0d490_0 .net "hlt", 0 0, v000002b11bdd16e0_0;  1 drivers
v000002b11be0ebb0_0 .net "imm", 15 0, L_000002b11be91490;  1 drivers
v000002b11be0e250_0 .net "immediate", 31 0, L_000002b11bea3050;  1 drivers
v000002b11be0e7f0_0 .net "input_clk", 0 0, v000002b11be0db70_0;  1 drivers
v000002b11be0ec50_0 .net "instruction", 31 0, L_000002b11be90450;  1 drivers
v000002b11be0d170_0 .net "memoryReadData", 31 0, v000002b11be07f00_0;  1 drivers
v000002b11be0dfd0_0 .net "nextPC", 31 0, L_000002b11be90d10;  1 drivers
v000002b11be0e430_0 .net "opcode", 5 0, L_000002b11be0d030;  1 drivers
v000002b11be0d2b0_0 .net "rd", 4 0, L_000002b11be0d0d0;  1 drivers
v000002b11be0d3f0_0 .net "readData1", 31 0, L_000002b11be43370;  1 drivers
v000002b11be0dd50_0 .net "readData1_w", 31 0, L_000002b11bea30f0;  1 drivers
v000002b11be0e070_0 .net "readData2", 31 0, L_000002b11be43220;  1 drivers
v000002b11be0d670_0 .net "rs", 4 0, L_000002b11be0d8f0;  1 drivers
v000002b11be0dc10_0 .net "rst", 0 0, v000002b11be0ea70_0;  1 drivers
v000002b11be0d530_0 .net "rt", 4 0, L_000002b11be912b0;  1 drivers
v000002b11be0cf90_0 .net "shamt", 31 0, L_000002b11be91350;  1 drivers
v000002b11be0e890_0 .net "wire_instruction", 31 0, L_000002b11be42ce0;  1 drivers
v000002b11be0d990_0 .net "writeData", 31 0, L_000002b11bea2650;  1 drivers
v000002b11be0d5d0_0 .net "zero", 0 0, L_000002b11bea34b0;  1 drivers
L_000002b11be0d710 .part L_000002b11be90450, 26, 6;
L_000002b11be0d030 .functor MUXZ 6, L_000002b11be0d710, L_000002b11be43768, L_000002b11be42dc0, C4<>;
L_000002b11be0eb10 .cmp/eq 6, L_000002b11be0d030, L_000002b11be437f8;
L_000002b11be0ecf0 .part L_000002b11be90450, 11, 5;
L_000002b11be0ed90 .functor MUXZ 5, L_000002b11be0ecf0, L_000002b11be43840, L_000002b11be0eb10, C4<>;
L_000002b11be0d0d0 .functor MUXZ 5, L_000002b11be0ed90, L_000002b11be437b0, L_000002b11be43140, C4<>;
L_000002b11be0d210 .part L_000002b11be90450, 21, 5;
L_000002b11be0d8f0 .functor MUXZ 5, L_000002b11be0d210, L_000002b11be43888, L_000002b11be434c0, C4<>;
L_000002b11be0d350 .part L_000002b11be90450, 16, 5;
L_000002b11be912b0 .functor MUXZ 5, L_000002b11be0d350, L_000002b11be438d0, L_000002b11be42f10, C4<>;
L_000002b11be91210 .part L_000002b11be90450, 0, 16;
L_000002b11be91490 .functor MUXZ 16, L_000002b11be91210, L_000002b11be43918, L_000002b11be431b0, C4<>;
L_000002b11be8fa50 .part L_000002b11be90450, 6, 5;
L_000002b11be8f870 .concat [ 5 32 0 0], L_000002b11be8fa50, L_000002b11be439a8;
L_000002b11be91530 .functor MUXZ 37, L_000002b11be8f870, L_000002b11be43960, L_000002b11be42f80, C4<>;
L_000002b11be91350 .part L_000002b11be91530, 0, 32;
L_000002b11be90810 .part L_000002b11be90450, 0, 6;
L_000002b11be915d0 .functor MUXZ 6, L_000002b11be90810, L_000002b11be439f0, L_000002b11be42ea0, C4<>;
L_000002b11be90f90 .part L_000002b11be90450, 0, 26;
L_000002b11be8f9b0 .concat [ 26 32 0 0], L_000002b11be90f90, L_000002b11be43a80;
L_000002b11be904f0 .functor MUXZ 58, L_000002b11be8f9b0, L_000002b11be43a38, L_000002b11be42ff0, C4<>;
L_000002b11be90bd0 .part L_000002b11be904f0, 0, 32;
L_000002b11be90950 .arith/sum 32, v000002b11be08220_0, L_000002b11be43ac8;
L_000002b11be913f0 .cmp/eq 6, L_000002b11be0d030, L_000002b11be43b10;
L_000002b11be91030 .cmp/eq 6, L_000002b11be0d030, L_000002b11be43b58;
L_000002b11be8faf0 .concat [ 32 16 0 0], L_000002b11be90bd0, L_000002b11be43ba0;
L_000002b11be90270 .concat [ 6 26 0 0], L_000002b11be0d030, L_000002b11be43be8;
L_000002b11be90db0 .cmp/eq 32, L_000002b11be90270, L_000002b11be43c30;
L_000002b11be8fe10 .cmp/eq 6, L_000002b11be915d0, L_000002b11be43c78;
L_000002b11be90590 .concat [ 32 16 0 0], L_000002b11be43370, L_000002b11be43cc0;
L_000002b11be8fcd0 .concat [ 32 16 0 0], v000002b11be08220_0, L_000002b11be43d08;
L_000002b11be91670 .part L_000002b11be91490, 15, 1;
LS_000002b11be90c70_0_0 .concat [ 1 1 1 1], L_000002b11be91670, L_000002b11be91670, L_000002b11be91670, L_000002b11be91670;
LS_000002b11be90c70_0_4 .concat [ 1 1 1 1], L_000002b11be91670, L_000002b11be91670, L_000002b11be91670, L_000002b11be91670;
LS_000002b11be90c70_0_8 .concat [ 1 1 1 1], L_000002b11be91670, L_000002b11be91670, L_000002b11be91670, L_000002b11be91670;
LS_000002b11be90c70_0_12 .concat [ 1 1 1 1], L_000002b11be91670, L_000002b11be91670, L_000002b11be91670, L_000002b11be91670;
LS_000002b11be90c70_0_16 .concat [ 1 1 1 1], L_000002b11be91670, L_000002b11be91670, L_000002b11be91670, L_000002b11be91670;
LS_000002b11be90c70_0_20 .concat [ 1 1 1 1], L_000002b11be91670, L_000002b11be91670, L_000002b11be91670, L_000002b11be91670;
LS_000002b11be90c70_0_24 .concat [ 1 1 1 1], L_000002b11be91670, L_000002b11be91670, L_000002b11be91670, L_000002b11be91670;
LS_000002b11be90c70_0_28 .concat [ 1 1 1 1], L_000002b11be91670, L_000002b11be91670, L_000002b11be91670, L_000002b11be91670;
LS_000002b11be90c70_1_0 .concat [ 4 4 4 4], LS_000002b11be90c70_0_0, LS_000002b11be90c70_0_4, LS_000002b11be90c70_0_8, LS_000002b11be90c70_0_12;
LS_000002b11be90c70_1_4 .concat [ 4 4 4 4], LS_000002b11be90c70_0_16, LS_000002b11be90c70_0_20, LS_000002b11be90c70_0_24, LS_000002b11be90c70_0_28;
L_000002b11be90c70 .concat [ 16 16 0 0], LS_000002b11be90c70_1_0, LS_000002b11be90c70_1_4;
L_000002b11be910d0 .concat [ 16 32 0 0], L_000002b11be91490, L_000002b11be90c70;
L_000002b11be8f7d0 .arith/sum 48, L_000002b11be8fcd0, L_000002b11be910d0;
L_000002b11be90630 .functor MUXZ 48, L_000002b11be8f7d0, L_000002b11be90590, L_000002b11be42ab0, C4<>;
L_000002b11be8f910 .functor MUXZ 48, L_000002b11be90630, L_000002b11be8faf0, L_000002b11be42810, C4<>;
L_000002b11be91170 .part L_000002b11be8f910, 0, 32;
L_000002b11be90d10 .functor MUXZ 32, L_000002b11be90950, L_000002b11be91170, v000002b11be073c0_0, C4<>;
L_000002b11be90450 .functor MUXZ 32, L_000002b11be42ce0, L_000002b11be43d98, L_000002b11be43290, C4<>;
L_000002b11be8fff0 .cmp/eq 6, L_000002b11be0d030, L_000002b11be43e70;
L_000002b11be90090 .cmp/eq 6, L_000002b11be0d030, L_000002b11be43eb8;
L_000002b11be90130 .cmp/eq 6, L_000002b11be0d030, L_000002b11be43f00;
L_000002b11be901d0 .concat [ 16 16 0 0], L_000002b11be91490, L_000002b11be43f48;
L_000002b11be903b0 .part L_000002b11be91490, 15, 1;
LS_000002b11be906d0_0_0 .concat [ 1 1 1 1], L_000002b11be903b0, L_000002b11be903b0, L_000002b11be903b0, L_000002b11be903b0;
LS_000002b11be906d0_0_4 .concat [ 1 1 1 1], L_000002b11be903b0, L_000002b11be903b0, L_000002b11be903b0, L_000002b11be903b0;
LS_000002b11be906d0_0_8 .concat [ 1 1 1 1], L_000002b11be903b0, L_000002b11be903b0, L_000002b11be903b0, L_000002b11be903b0;
LS_000002b11be906d0_0_12 .concat [ 1 1 1 1], L_000002b11be903b0, L_000002b11be903b0, L_000002b11be903b0, L_000002b11be903b0;
L_000002b11be906d0 .concat [ 4 4 4 4], LS_000002b11be906d0_0_0, LS_000002b11be906d0_0_4, LS_000002b11be906d0_0_8, LS_000002b11be906d0_0_12;
L_000002b11be90770 .concat [ 16 16 0 0], L_000002b11be91490, L_000002b11be906d0;
L_000002b11be908b0 .functor MUXZ 32, L_000002b11be90770, L_000002b11be901d0, L_000002b11be43060, C4<>;
L_000002b11be909f0 .concat [ 6 26 0 0], L_000002b11be0d030, L_000002b11be43f90;
L_000002b11be90a90 .cmp/eq 32, L_000002b11be909f0, L_000002b11be43fd8;
L_000002b11be90b30 .cmp/eq 6, L_000002b11be915d0, L_000002b11be44020;
L_000002b11bea3370 .cmp/eq 6, L_000002b11be915d0, L_000002b11be44068;
L_000002b11bea2790 .cmp/eq 6, L_000002b11be0d030, L_000002b11be440b0;
L_000002b11bea2970 .functor MUXZ 32, L_000002b11be908b0, L_000002b11be440f8, L_000002b11bea2790, C4<>;
L_000002b11bea3050 .functor MUXZ 32, L_000002b11bea2970, L_000002b11be91350, L_000002b11be42b90, C4<>;
L_000002b11bea1f70 .concat [ 6 26 0 0], L_000002b11be0d030, L_000002b11be44140;
L_000002b11bea3410 .cmp/eq 32, L_000002b11bea1f70, L_000002b11be44188;
L_000002b11bea32d0 .cmp/eq 6, L_000002b11be915d0, L_000002b11be441d0;
L_000002b11bea26f0 .cmp/eq 6, L_000002b11be915d0, L_000002b11be44218;
L_000002b11bea2b50 .cmp/eq 6, L_000002b11be0d030, L_000002b11be44260;
L_000002b11bea2f10 .functor MUXZ 32, L_000002b11be43370, v000002b11be08220_0, L_000002b11bea2b50, C4<>;
L_000002b11bea30f0 .functor MUXZ 32, L_000002b11bea2f10, L_000002b11be43220, L_000002b11be43610, C4<>;
S_000002b11bd736f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002b11bddb870 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002b11be433e0 .functor NOT 1, v000002b11bdd2540_0, C4<0>, C4<0>, C4<0>;
v000002b11bdd2860_0 .net *"_ivl_0", 0 0, L_000002b11be433e0;  1 drivers
v000002b11bdd2220_0 .net "in1", 31 0, L_000002b11be43220;  alias, 1 drivers
v000002b11bdd3260_0 .net "in2", 31 0, L_000002b11bea3050;  alias, 1 drivers
v000002b11bdd2ae0_0 .net "out", 31 0, L_000002b11bea1ed0;  alias, 1 drivers
v000002b11bdd2b80_0 .net "s", 0 0, v000002b11bdd2540_0;  alias, 1 drivers
L_000002b11bea1ed0 .functor MUXZ 32, L_000002b11bea3050, L_000002b11be43220, L_000002b11be433e0, C4<>;
S_000002b11bd069c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002b11be40090 .param/l "RType" 0 4 2, C4<000000>;
P_000002b11be400c8 .param/l "add" 0 4 5, C4<100000>;
P_000002b11be40100 .param/l "addi" 0 4 8, C4<001000>;
P_000002b11be40138 .param/l "addu" 0 4 5, C4<100001>;
P_000002b11be40170 .param/l "and_" 0 4 5, C4<100100>;
P_000002b11be401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002b11be401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002b11be40218 .param/l "bne" 0 4 10, C4<000101>;
P_000002b11be40250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b11be40288 .param/l "j" 0 4 12, C4<000010>;
P_000002b11be402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002b11be402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002b11be40330 .param/l "lw" 0 4 8, C4<100011>;
P_000002b11be40368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b11be403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002b11be403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002b11be40410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b11be40448 .param/l "sll" 0 4 6, C4<000000>;
P_000002b11be40480 .param/l "slt" 0 4 5, C4<101010>;
P_000002b11be404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002b11be404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002b11be40528 .param/l "sub" 0 4 5, C4<100010>;
P_000002b11be40560 .param/l "subu" 0 4 5, C4<100011>;
P_000002b11be40598 .param/l "sw" 0 4 8, C4<101011>;
P_000002b11be405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b11be40608 .param/l "xori" 0 4 8, C4<001110>;
v000002b11bdd2d60_0 .var "ALUOp", 3 0;
v000002b11bdd2540_0 .var "ALUSrc", 0 0;
v000002b11bdd1be0_0 .var "MemReadEn", 0 0;
v000002b11bdd33a0_0 .var "MemWriteEn", 0 0;
v000002b11bdd29a0_0 .var "MemtoReg", 0 0;
v000002b11bdd2fe0_0 .var "RegDst", 0 0;
v000002b11bdd3440_0 .var "RegWriteEn", 0 0;
v000002b11bdd34e0_0 .net "funct", 5 0, L_000002b11be915d0;  alias, 1 drivers
v000002b11bdd16e0_0 .var "hlt", 0 0;
v000002b11bdd1960_0 .net "opcode", 5 0, L_000002b11be0d030;  alias, 1 drivers
v000002b11bdd2720_0 .net "rst", 0 0, v000002b11be0ea70_0;  alias, 1 drivers
E_000002b11bddb8f0 .event anyedge, v000002b11bdd2720_0, v000002b11bdd1960_0, v000002b11bdd34e0_0;
S_000002b11be06ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002b11bddc4f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002b11be42ce0 .functor BUFZ 32, L_000002b11be90e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b11bdd27c0_0 .net "Data_Out", 31 0, L_000002b11be42ce0;  alias, 1 drivers
v000002b11bdd2360 .array "InstMem", 0 1023, 31 0;
v000002b11bdd1f00_0 .net *"_ivl_0", 31 0, L_000002b11be90e50;  1 drivers
v000002b11bdd2900_0 .net *"_ivl_3", 9 0, L_000002b11be90ef0;  1 drivers
v000002b11bdd1aa0_0 .net *"_ivl_4", 11 0, L_000002b11be90310;  1 drivers
L_000002b11be43d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b11bdd1a00_0 .net *"_ivl_7", 1 0, L_000002b11be43d50;  1 drivers
v000002b11bdd1d20_0 .net "addr", 31 0, v000002b11be08220_0;  alias, 1 drivers
v000002b11bdd1dc0_0 .var/i "i", 31 0;
L_000002b11be90e50 .array/port v000002b11bdd2360, L_000002b11be90310;
L_000002b11be90ef0 .part v000002b11be08220_0, 0, 10;
L_000002b11be90310 .concat [ 10 2 0 0], L_000002b11be90ef0, L_000002b11be43d50;
S_000002b11bd06b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002b11be43370 .functor BUFZ 32, L_000002b11be8ff50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b11be43220 .functor BUFZ 32, L_000002b11be8fd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b11bdd22c0_0 .net *"_ivl_0", 31 0, L_000002b11be8ff50;  1 drivers
v000002b11bdd2400_0 .net *"_ivl_10", 6 0, L_000002b11be8feb0;  1 drivers
L_000002b11be43e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b11bdb4010_0 .net *"_ivl_13", 1 0, L_000002b11be43e28;  1 drivers
v000002b11bdb45b0_0 .net *"_ivl_2", 6 0, L_000002b11be8fc30;  1 drivers
L_000002b11be43de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b11be075a0_0 .net *"_ivl_5", 1 0, L_000002b11be43de0;  1 drivers
v000002b11be08c20_0 .net *"_ivl_8", 31 0, L_000002b11be8fd70;  1 drivers
v000002b11be07960_0 .net "clk", 0 0, L_000002b11be430d0;  alias, 1 drivers
v000002b11be080e0_0 .var/i "i", 31 0;
v000002b11be08540_0 .net "readData1", 31 0, L_000002b11be43370;  alias, 1 drivers
v000002b11be06f60_0 .net "readData2", 31 0, L_000002b11be43220;  alias, 1 drivers
v000002b11be07a00_0 .net "readRegister1", 4 0, L_000002b11be0d8f0;  alias, 1 drivers
v000002b11be07640_0 .net "readRegister2", 4 0, L_000002b11be912b0;  alias, 1 drivers
v000002b11be08cc0 .array "registers", 31 0, 31 0;
v000002b11be07fa0_0 .net "rst", 0 0, v000002b11be0ea70_0;  alias, 1 drivers
v000002b11be08b80_0 .net "we", 0 0, v000002b11bdd3440_0;  alias, 1 drivers
v000002b11be07d20_0 .net "writeData", 31 0, L_000002b11bea2650;  alias, 1 drivers
v000002b11be06ec0_0 .net "writeRegister", 4 0, L_000002b11be8fb90;  alias, 1 drivers
E_000002b11bddbef0/0 .event negedge, v000002b11bdd2720_0;
E_000002b11bddbef0/1 .event posedge, v000002b11be07960_0;
E_000002b11bddbef0 .event/or E_000002b11bddbef0/0, E_000002b11bddbef0/1;
L_000002b11be8ff50 .array/port v000002b11be08cc0, L_000002b11be8fc30;
L_000002b11be8fc30 .concat [ 5 2 0 0], L_000002b11be0d8f0, L_000002b11be43de0;
L_000002b11be8fd70 .array/port v000002b11be08cc0, L_000002b11be8feb0;
L_000002b11be8feb0 .concat [ 5 2 0 0], L_000002b11be912b0, L_000002b11be43e28;
S_000002b11bd71390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002b11bd06b50;
 .timescale 0 0;
v000002b11bdd2040_0 .var/i "i", 31 0;
S_000002b11bd71520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002b11bddbb30 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002b11be429d0 .functor NOT 1, v000002b11bdd2fe0_0, C4<0>, C4<0>, C4<0>;
v000002b11be087c0_0 .net *"_ivl_0", 0 0, L_000002b11be429d0;  1 drivers
v000002b11be07280_0 .net "in1", 4 0, L_000002b11be912b0;  alias, 1 drivers
v000002b11be07dc0_0 .net "in2", 4 0, L_000002b11be0d0d0;  alias, 1 drivers
v000002b11be08a40_0 .net "out", 4 0, L_000002b11be8fb90;  alias, 1 drivers
v000002b11be07000_0 .net "s", 0 0, v000002b11bdd2fe0_0;  alias, 1 drivers
L_000002b11be8fb90 .functor MUXZ 5, L_000002b11be0d0d0, L_000002b11be912b0, L_000002b11be429d0, C4<>;
S_000002b11bd5b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002b11bddc170 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002b11be43530 .functor NOT 1, v000002b11bdd29a0_0, C4<0>, C4<0>, C4<0>;
v000002b11be07320_0 .net *"_ivl_0", 0 0, L_000002b11be43530;  1 drivers
v000002b11be078c0_0 .net "in1", 31 0, v000002b11be08900_0;  alias, 1 drivers
v000002b11be070a0_0 .net "in2", 31 0, v000002b11be07f00_0;  alias, 1 drivers
v000002b11be08860_0 .net "out", 31 0, L_000002b11bea2650;  alias, 1 drivers
v000002b11be07aa0_0 .net "s", 0 0, v000002b11bdd29a0_0;  alias, 1 drivers
L_000002b11bea2650 .functor MUXZ 32, v000002b11be07f00_0, v000002b11be08900_0, L_000002b11be43530, C4<>;
S_000002b11bd5b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002b11bd9e950 .param/l "ADD" 0 9 12, C4<0000>;
P_000002b11bd9e988 .param/l "AND" 0 9 12, C4<0010>;
P_000002b11bd9e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002b11bd9e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000002b11bd9ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000002b11bd9ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000002b11bd9eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002b11bd9ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002b11bd9eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000002b11bd9eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000002b11bd9eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002b11bd9ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002b11be442a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b11be07140_0 .net/2u *"_ivl_0", 31 0, L_000002b11be442a8;  1 drivers
v000002b11be085e0_0 .net "opSel", 3 0, v000002b11bdd2d60_0;  alias, 1 drivers
v000002b11be07c80_0 .net "operand1", 31 0, L_000002b11bea30f0;  alias, 1 drivers
v000002b11be07460_0 .net "operand2", 31 0, L_000002b11bea1ed0;  alias, 1 drivers
v000002b11be08900_0 .var "result", 31 0;
v000002b11be071e0_0 .net "zero", 0 0, L_000002b11bea34b0;  alias, 1 drivers
E_000002b11bddc270 .event anyedge, v000002b11bdd2d60_0, v000002b11be07c80_0, v000002b11bdd2ae0_0;
L_000002b11bea34b0 .cmp/eq 32, v000002b11be08900_0, L_000002b11be442a8;
S_000002b11bd9ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002b11be41660 .param/l "RType" 0 4 2, C4<000000>;
P_000002b11be41698 .param/l "add" 0 4 5, C4<100000>;
P_000002b11be416d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002b11be41708 .param/l "addu" 0 4 5, C4<100001>;
P_000002b11be41740 .param/l "and_" 0 4 5, C4<100100>;
P_000002b11be41778 .param/l "andi" 0 4 8, C4<001100>;
P_000002b11be417b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002b11be417e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002b11be41820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b11be41858 .param/l "j" 0 4 12, C4<000010>;
P_000002b11be41890 .param/l "jal" 0 4 12, C4<000011>;
P_000002b11be418c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002b11be41900 .param/l "lw" 0 4 8, C4<100011>;
P_000002b11be41938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b11be41970 .param/l "or_" 0 4 5, C4<100101>;
P_000002b11be419a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002b11be419e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b11be41a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002b11be41a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002b11be41a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002b11be41ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002b11be41af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002b11be41b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002b11be41b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002b11be41ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b11be41bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002b11be073c0_0 .var "PCsrc", 0 0;
v000002b11be08ae0_0 .net "funct", 5 0, L_000002b11be915d0;  alias, 1 drivers
v000002b11be089a0_0 .net "opcode", 5 0, L_000002b11be0d030;  alias, 1 drivers
v000002b11be07500_0 .net "operand1", 31 0, L_000002b11be43370;  alias, 1 drivers
v000002b11be076e0_0 .net "operand2", 31 0, L_000002b11bea1ed0;  alias, 1 drivers
v000002b11be07780_0 .net "rst", 0 0, v000002b11be0ea70_0;  alias, 1 drivers
E_000002b11bddbab0/0 .event anyedge, v000002b11bdd2720_0, v000002b11bdd1960_0, v000002b11be08540_0, v000002b11bdd2ae0_0;
E_000002b11bddbab0/1 .event anyedge, v000002b11bdd34e0_0;
E_000002b11bddbab0 .event/or E_000002b11bddbab0/0, E_000002b11bddbab0/1;
S_000002b11be41c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002b11be07820 .array "DataMem", 0 1023, 31 0;
v000002b11be07b40_0 .net "address", 31 0, v000002b11be08900_0;  alias, 1 drivers
v000002b11be08d60_0 .net "clock", 0 0, L_000002b11be43450;  1 drivers
v000002b11be07be0_0 .net "data", 31 0, L_000002b11be43220;  alias, 1 drivers
v000002b11be07e60_0 .var/i "i", 31 0;
v000002b11be07f00_0 .var "q", 31 0;
v000002b11be08040_0 .net "rden", 0 0, v000002b11bdd1be0_0;  alias, 1 drivers
v000002b11be084a0_0 .net "wren", 0 0, v000002b11bdd33a0_0;  alias, 1 drivers
E_000002b11bddc3b0 .event posedge, v000002b11be08d60_0;
S_000002b11be41db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002b11bd73560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002b11bddbdf0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002b11be08180_0 .net "PCin", 31 0, L_000002b11be90d10;  alias, 1 drivers
v000002b11be08220_0 .var "PCout", 31 0;
v000002b11be082c0_0 .net "clk", 0 0, L_000002b11be430d0;  alias, 1 drivers
v000002b11be08680_0 .net "rst", 0 0, v000002b11be0ea70_0;  alias, 1 drivers
    .scope S_000002b11bd9ec00;
T_0 ;
    %wait E_000002b11bddbab0;
    %load/vec4 v000002b11be07780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b11be073c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b11be089a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002b11be07500_0;
    %load/vec4 v000002b11be076e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002b11be089a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002b11be07500_0;
    %load/vec4 v000002b11be076e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002b11be089a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002b11be089a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002b11be089a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002b11be08ae0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002b11be073c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002b11be41db0;
T_1 ;
    %wait E_000002b11bddbef0;
    %load/vec4 v000002b11be08680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002b11be08220_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002b11be08180_0;
    %assign/vec4 v000002b11be08220_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b11be06ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b11bdd1dc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002b11bdd1dc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b11bdd1dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %load/vec4 v000002b11bdd1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b11bdd1dc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11bdd2360, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002b11bd069c0;
T_3 ;
    %wait E_000002b11bddb8f0;
    %load/vec4 v000002b11bdd2720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002b11bdd16e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b11bdd3440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b11bdd33a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b11bdd29a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b11bdd1be0_0, 0;
    %assign/vec4 v000002b11bdd2fe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002b11bdd16e0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002b11bdd2d60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002b11bdd2540_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b11bdd3440_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b11bdd33a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b11bdd29a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b11bdd1be0_0, 0, 1;
    %store/vec4 v000002b11bdd2fe0_0, 0, 1;
    %load/vec4 v000002b11bdd1960_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd16e0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd3440_0, 0;
    %load/vec4 v000002b11bdd34e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd3440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b11bdd2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd29a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd33a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b11bdd2540_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b11bdd2d60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002b11bd06b50;
T_4 ;
    %wait E_000002b11bddbef0;
    %fork t_1, S_000002b11bd71390;
    %jmp t_0;
    .scope S_000002b11bd71390;
t_1 ;
    %load/vec4 v000002b11be07fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b11bdd2040_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002b11bdd2040_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b11bdd2040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11be08cc0, 0, 4;
    %load/vec4 v000002b11bdd2040_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b11bdd2040_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002b11be08b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002b11be07d20_0;
    %load/vec4 v000002b11be06ec0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11be08cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11be08cc0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002b11bd06b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b11bd06b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b11be080e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002b11be080e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002b11be080e0_0;
    %ix/getv/s 4, v000002b11be080e0_0;
    %load/vec4a v000002b11be08cc0, 4;
    %ix/getv/s 4, v000002b11be080e0_0;
    %load/vec4a v000002b11be08cc0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002b11be080e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b11be080e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002b11bd5b2b0;
T_6 ;
    %wait E_000002b11bddc270;
    %load/vec4 v000002b11be085e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002b11be07c80_0;
    %load/vec4 v000002b11be07460_0;
    %add;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002b11be07c80_0;
    %load/vec4 v000002b11be07460_0;
    %sub;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002b11be07c80_0;
    %load/vec4 v000002b11be07460_0;
    %and;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002b11be07c80_0;
    %load/vec4 v000002b11be07460_0;
    %or;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002b11be07c80_0;
    %load/vec4 v000002b11be07460_0;
    %xor;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002b11be07c80_0;
    %load/vec4 v000002b11be07460_0;
    %or;
    %inv;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002b11be07c80_0;
    %load/vec4 v000002b11be07460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002b11be07460_0;
    %load/vec4 v000002b11be07c80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002b11be07c80_0;
    %ix/getv 4, v000002b11be07460_0;
    %shiftl 4;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002b11be07c80_0;
    %ix/getv 4, v000002b11be07460_0;
    %shiftr 4;
    %assign/vec4 v000002b11be08900_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002b11be41c20;
T_7 ;
    %wait E_000002b11bddc3b0;
    %load/vec4 v000002b11be08040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002b11be07b40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002b11be07820, 4;
    %assign/vec4 v000002b11be07f00_0, 0;
T_7.0 ;
    %load/vec4 v000002b11be084a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002b11be07be0_0;
    %ix/getv 3, v000002b11be07b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11be07820, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002b11be41c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b11be07e60_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002b11be07e60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b11be07e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11be07820, 0, 4;
    %load/vec4 v000002b11be07e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b11be07e60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b11be07820, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002b11be41c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b11be07e60_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002b11be07e60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002b11be07e60_0;
    %load/vec4a v000002b11be07820, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002b11be07e60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002b11be07e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b11be07e60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002b11bd73560;
T_10 ;
    %wait E_000002b11bddbef0;
    %load/vec4 v000002b11be0dc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b11be0e2f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002b11be0e2f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002b11be0e2f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002b11bdc8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b11be0db70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b11be0ea70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002b11bdc8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002b11be0db70_0;
    %inv;
    %assign/vec4 v000002b11be0db70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002b11bdc8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b11be0ea70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b11be0ea70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002b11be0e110_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
