

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Bat_1'
================================================================
* Date:           Mon Mar  1 13:13:19 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.644|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                              |                    |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module       | min | max | min | max |   Type  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_StreamingMaxPool_1_fu_53  |StreamingMaxPool_1  |  163|  163|  163|  163|   none  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|       165|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     59|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|      -|     434|    589|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     84|
|Register         |        -|      -|     102|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      0|     536|    732|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+-----+-----+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+--------------------+---------+-------+-----+-----+
    |grp_StreamingMaxPool_1_fu_53  |StreamingMaxPool_1  |        8|      0|  434|  589|
    +------------------------------+--------------------+---------+-------+-----+-----+
    |Total                         |                    |        8|      0|  434|  589|
    +------------------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |rep_fu_66_p2         |     +    |      0|  0|  39|          32|           1|
    |exitcond_i_fu_61_p2  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  59|          65|          34|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |in_V_V_read        |   9|          2|    1|          2|
    |numReps_blk_n      |   9|          2|    1|          2|
    |numReps_out_blk_n  |   9|          2|    1|          2|
    |out_V_V_write      |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    |rep_i_reg_42       |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  84|         18|   39|         80|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |grp_StreamingMaxPool_1_fu_53_ap_start_reg  |   1|   0|    1|          0|
    |numReps_read_reg_72                        |  32|   0|   32|          0|
    |rep_i_reg_42                               |  32|   0|   32|          0|
    |rep_reg_80                                 |  32|   0|   32|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 102|   0|  102|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|start_out           | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|start_write         | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat.1 | return value |
|in_V_V_dout         |  in |  128|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din         | out |  128|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n      |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write       | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|numReps_dout        |  in |   32|   ap_fifo  |         numReps        |    pointer   |
|numReps_empty_n     |  in |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_read        | out |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_out_din     | out |   32|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_full_n  |  in |    1|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_write   | out |    1|   ap_fifo  |       numReps_out      |    pointer   |
+--------------------+-----+-----+------------+------------------------+--------------+

