
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.71    1.26 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.19    0.00    1.26 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.12    1.38 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.15    0.00    1.38 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.00    0.10    0.09    1.47 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.10    0.00    1.47 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.94   library hold time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.71    1.26 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.19    0.00    1.26 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.19    0.15    1.40 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.19    0.00    1.40 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.13    0.10    1.51 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.13    0.00    1.51 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.18    0.70    1.25 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.18    0.00    1.25 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.22    0.22    1.47 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.22    0.00    1.47 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.10    1.57 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.12    0.00    1.57 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.24    0.79    1.34 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.24    0.00    1.34 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.17    0.15    1.48 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.17    0.00    1.48 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.11    0.09    1.58 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.11    0.00    1.58 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.92    1.47 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.31    0.00    1.47 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.10    1.57 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.14    0.00    1.57 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.92    1.47 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.31    0.00    1.47 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.12    0.11    1.58 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.12    0.00    1.58 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.25    0.80    1.34 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.25    0.00    1.34 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.21    0.17    1.52 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.21    0.00    1.52 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.10    1.62 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.12    0.00    1.62 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.03    0.82   clock reconvergence pessimism
                          0.13    0.96   library hold time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.80    1.34 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.32    0.00    1.34 v _459_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    1.51 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.18    0.00    1.51 ^ _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.11    0.09    1.60 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.11    0.00    1.60 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.05    0.28    0.82    1.37 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.28    0.00    1.37 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.17    0.16    1.53 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.17    0.00    1.53 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.11    0.09    1.62 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.11    0.00    1.62 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    1.32 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.00    0.21    0.19    1.50 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.21    0.00    1.50 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.13    0.11    1.62 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.13    0.00    1.62 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.04    0.25    0.80    1.35 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.25    0.00    1.35 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.21    0.18    1.53 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.21    0.00    1.53 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.10    1.62 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.12    0.00    1.62 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.05    0.28    0.82    1.37 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.28    0.00    1.37 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.21    0.18    1.55 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.21    0.00    1.55 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.10    1.65 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.12    0.00    1.65 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.03    0.82   clock reconvergence pessimism
                          0.13    0.95   library hold time
                                  0.95   data required time
-----------------------------------------------------------------------------
                                  0.95   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    1.35 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    1.52 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.18    0.00    1.52 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.15    0.14    1.66 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.15    0.00    1.66 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.92   library hold time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.23    0.79    1.34 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.23    0.00    1.34 v _469_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.23    0.24    1.57 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.23    0.00    1.57 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.10    1.67 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.12    0.00    1.67 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.04    0.26    0.80    1.35 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.26    0.00    1.35 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.21    0.24    1.59 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.21    0.00    1.59 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.10    1.69 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.12    0.00    1.69 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.25    0.80    1.34 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.25    0.00    1.34 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.36    0.26    1.60 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.36    0.00    1.60 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.10    1.70 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.15    0.00    1.70 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.70   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.92   library hold time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.32    0.84    1.39 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.32    0.00    1.39 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.02    0.44    0.31    1.70 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _130_ (net)
                  0.44    0.00    1.70 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.12    0.14    1.85 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.12    0.00    1.85 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.85   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                         -0.03    0.82   clock reconvergence pessimism
                          0.13    0.96   library hold time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    1.32 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.36    1.68 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.12    0.00    1.68 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    1.86 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.10    0.00    1.86 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                  0.92   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    1.32 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.36    1.68 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.12    0.00    1.68 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    1.86 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.10    0.00    1.86 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                  0.92   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00    0.12    0.65    1.20 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.12    0.00    1.20 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.05    0.27    0.32    1.52 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.27    0.00    1.52 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.21    0.24    1.76 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.21    0.00    1.76 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.10    1.86 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.12    0.00    1.86 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                  0.93   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    1.35 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.37    1.71 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.12    0.00    1.71 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    1.89 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.10    0.00    1.89 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                  0.96   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.71    1.26 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    1.26 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.20    0.16    1.42 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.20    0.00    1.42 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.17    0.16    1.57 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.17    0.00    1.57 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.34    1.91 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.12    0.00    1.91 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    2.09 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.10    0.00    2.09 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.24    0.79    1.34 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.24    0.00    1.34 v _434_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.20    1.53 ^ _434_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _166_ (net)
                  0.27    0.00    1.53 ^ _435_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.23    0.22    1.75 v _435_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _167_ (net)
                  0.23    0.00    1.75 v _436_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.31    2.06 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.12    0.00    2.06 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    2.24 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.10    0.00    2.24 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.03    0.82   clock reconvergence pessimism
                          0.14    0.96   library hold time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                  1.28   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    1.32 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.26    0.21    1.53 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.26    0.00    1.53 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.17    0.17    1.70 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.17    0.00    1.70 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.34    2.03 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.12    0.00    2.03 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    2.21 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.10    0.00    2.21 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  1.28   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    1.35 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.23    0.19    1.54 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.23    0.00    1.54 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.17    0.16    1.70 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.17    0.00    1.70 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.34    2.04 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.12    0.00    2.04 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    2.22 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.10    0.00    2.22 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                  1.28   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    1.32 v _240_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.28    0.22    1.54 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _041_ (net)
                  0.28    0.00    1.54 ^ _486_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.17    0.17    1.71 v _486_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _201_ (net)
                  0.17    0.00    1.71 v _489_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.34    2.05 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.12    0.00    2.05 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    2.23 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.10    0.00    2.23 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.16    0.69    1.23 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.16    0.00    1.23 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.27    0.35    1.59 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.27    0.00    1.59 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.37    1.96 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.25    0.00    1.96 v _465_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.20    2.16 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.25    0.00    2.16 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.10    2.26 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.12    0.00    2.26 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.13    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  1.34   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.80    1.35 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.32    0.00    1.35 v _231_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.34    0.27    1.61 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _034_ (net)
                  0.34    0.00    1.61 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.17    0.18    1.80 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _169_ (net)
                  0.17    0.00    1.80 v _442_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.34    2.14 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.12    0.00    2.14 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    2.32 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.10    0.00    2.32 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                          0.14    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  1.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.35    1.21   library removal time
                                  1.21   data required time
-----------------------------------------------------------------------------
                                  1.21   data required time
                                -10.51   data arrival time
-----------------------------------------------------------------------------
                                  9.31   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.35    1.21   library removal time
                                  1.21   data required time
-----------------------------------------------------------------------------
                                  1.21   data required time
                                -10.51   data arrival time
-----------------------------------------------------------------------------
                                  9.31   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.05    0.47    0.40   10.91 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.47    0.00   10.91 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                  9.68   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.05    0.47    0.40   10.91 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.47    0.00   10.91 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                  9.68   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.05    0.47    0.40   10.91 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.47    0.00   10.91 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.36    1.22   library removal time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.05    0.47    0.40   10.91 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.47    0.00   10.91 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.36    1.22   library removal time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.05    0.47    0.40   10.91 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.47    0.00   10.91 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.36    1.22   library removal time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.05    0.47    0.40   10.91 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.47    0.00   10.91 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.36    1.22   library removal time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.05    0.47    0.40   10.91 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.47    0.00   10.91 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.36    1.22   library removal time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.41   10.92 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   10.92 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.41   10.92 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   10.92 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.41   10.92 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   10.92 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.41   10.92 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   10.92 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.41   10.92 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   10.92 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.41   10.92 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   10.92 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.44    0.42   10.93 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.44    0.00   10.93 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.26    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.37    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.41   10.92 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   10.92 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.61 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.36    1.22   library removal time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.41   10.92 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   10.92 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.36    1.22   library removal time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.00    0.11    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.11    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.14    0.20   10.23 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.23 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.29    0.28   10.51 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.29    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.41   10.92 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   10.92 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.29    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.26    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.86   clock uncertainty
                          0.00    0.86   clock reconvergence pessimism
                          0.36    1.22   library removal time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.09    0.08    0.63 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.09    0.00    0.63 v output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    0.75    0.63    1.26 v output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.75    0.00    1.26 v en_comp (out)
                                  1.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 11.01   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    1.32 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.26    0.22    1.54 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.26    0.00    1.54 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.95 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.34    0.00    1.95 ^ vref_z_n_o[0] (out)
                                  1.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                 11.70   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    1.32 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.26    0.22    1.54 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.26    0.00    1.54 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.95 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.34    0.00    1.95 ^ vref_z_n_o[4] (out)
                                  1.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                 11.70   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.23    0.79    1.34 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.23    0.00    1.34 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.21    1.54 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.29    0.00    1.54 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.41    1.96 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.34    0.00    1.96 ^ vcm_o[5] (out)
                                  1.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                 11.71   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.24    0.79    1.34 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.24    0.00    1.34 v _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.21    1.55 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.29    0.00    1.55 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.41    1.96 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.34    0.00    1.96 ^ vcm_o[4] (out)
                                  1.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                 11.71   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    1.32 v _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.24    0.23    1.55 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.24    0.00    1.55 ^ output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.45    0.41    1.96 ^ output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.45    0.00    1.96 ^ data[4] (out)
                                  1.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                 11.71   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    1.32 v _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.24    0.23    1.56 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.24    0.00    1.56 ^ output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.45    0.41    1.97 ^ output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.45    0.00    1.97 ^ data[2] (out)
                                  1.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 11.72   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    1.32 v _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.24    1.56 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.26    0.00    1.56 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.97 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.34    0.00    1.97 ^ vss_n_o[9] (out)
                                  1.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 11.72   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.25    0.80    1.34 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.25    0.00    1.34 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.21    1.56 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.29    0.00    1.56 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.41    1.97 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.34    0.00    1.97 ^ vcm_o[10] (out)
                                  1.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 11.72   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    1.32 v _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.24    1.56 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.26    0.00    1.56 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.41    1.97 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.34    0.00    1.97 ^ vss_n_o[0] (out)
                                  1.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 11.72   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    1.32 v _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.24    1.56 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.26    0.00    1.56 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.97 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.34    0.00    1.97 ^ vss_n_o[1] (out)
                                  1.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 11.72   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    1.32 v _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.24    1.56 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.26    0.00    1.56 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.98 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.34    0.00    1.98 ^ vss_n_o[4] (out)
                                  1.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 11.73   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    1.32 v _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.24    1.56 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.26    0.00    1.56 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.98 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.34    0.00    1.98 ^ vss_n_o[7] (out)
                                  1.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 11.73   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.04    0.25    0.80    1.35 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.25    0.00    1.35 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.21    1.56 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.29    0.00    1.56 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    1.98 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.34    0.00    1.98 ^ vcm_o[9] (out)
                                  1.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 11.73   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.04    0.26    0.80    1.35 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.26    0.00    1.35 v _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.22    1.57 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.29    0.00    1.57 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    1.98 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.34    0.00    1.98 ^ vcm_o[1] (out)
                                  1.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 11.73   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.26    0.81    1.35 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[9] (net)
                  0.26    0.00    1.35 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.22    1.57 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.29    0.00    1.57 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    1.98 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.34    0.00    1.98 ^ vcm_o[8] (out)
                                  1.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 11.73   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.71    1.26 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    1.26 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.22    0.19    1.45 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.22    0.00    1.45 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.13    1.59 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.16    0.00    1.59 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    1.99 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.35    0.00    1.99 v vref_z_p_o[0] (out)
                                  1.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.80    1.35 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    1.35 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.27    0.23    1.58 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.27    0.00    1.58 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.99 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.34    0.00    1.99 ^ vref_z_n_o[3] (out)
                                  1.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.80    1.35 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.32    0.00    1.35 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.27    0.23    1.58 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.27    0.00    1.58 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.99 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.34    0.00    1.99 ^ vref_z_n_o[2] (out)
                                  1.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.80    1.34 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.32    0.00    1.34 v _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.23    1.58 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.29    0.00    1.58 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    1.99 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.34    0.00    1.99 ^ vcm_o[0] (out)
                                  1.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    1.35 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.27    0.23    1.58 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.27    0.00    1.58 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.99 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.34    0.00    1.99 ^ vref_z_n_o[6] (out)
                                  1.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    1.35 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.27    0.23    1.58 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.27    0.00    1.58 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    2.00 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.34    0.00    2.00 ^ vref_z_n_o[5] (out)
                                  2.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 11.75   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    1.35 v _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.24    0.24    1.59 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.24    0.00    1.59 ^ output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.45    0.41    2.00 ^ output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.45    0.00    2.00 ^ data[1] (out)
                                  2.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 11.75   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    1.35 v _224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.24    0.24    1.59 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.24    0.00    1.59 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.45    0.41    2.00 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.45    0.00    2.00 ^ data[0] (out)
                                  2.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 11.75   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    1.35 v _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.24    0.24    1.59 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.24    0.00    1.59 ^ output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.45    0.41    2.00 ^ output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.45    0.00    2.00 ^ data[3] (out)
                                  2.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 11.75   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.05    0.28    0.82    1.37 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.28    0.00    1.37 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.22    1.59 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.29    0.00    1.59 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    2.00 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.34    0.00    2.00 ^ vcm_o[7] (out)
                                  2.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 11.75   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.71    1.26 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    1.26 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.23    1.49 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.32    0.00    1.49 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.12    1.61 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.17    0.00    1.61 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.35    0.40    2.01 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.35    0.00    2.01 v vss_p_o[0] (out)
                                  2.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 11.76   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    1.35 v _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.26    1.60 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.26    0.00    1.60 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    2.02 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.34    0.00    2.02 ^ vss_n_o[6] (out)
                                  2.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                 11.77   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    1.35 v _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.26    1.60 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.26    0.00    1.60 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    2.02 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.34    0.00    2.02 ^ vss_n_o[5] (out)
                                  2.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                 11.77   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    1.35 v _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.26    1.60 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.26    0.00    1.60 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    2.02 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.34    0.00    2.02 ^ vss_n_o[8] (out)
                                  2.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                 11.77   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.92    1.46 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.31    0.00    1.46 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.15    0.18    1.64 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.15    0.00    1.64 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.39    2.03 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.29    0.00    2.03 v data[5] (out)
                                  2.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                 11.78   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.39    0.84    1.39 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.39    0.00    1.39 v _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.25    1.64 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.29    0.00    1.64 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    2.06 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.34    0.00    2.06 ^ vcm_o[6] (out)
                                  2.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.25    0.80    1.34 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.25    0.00    1.34 v _404_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.38    0.29    1.63 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.38    0.00    1.63 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.43    2.06 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.34    0.00    2.06 ^ sample_o (out)
                                  2.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.80    1.35 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.32    0.00    1.35 v _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.24    0.31    1.65 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.24    0.00    1.65 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    2.06 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.34    0.00    2.06 ^ vss_n_o[2] (out)
                                  2.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    1.32 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    1.53 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    1.53 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.13    1.66 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.16    0.00    1.66 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.07 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.35    0.00    2.07 v vss_p_o[10] (out)
                                  2.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 11.82   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    1.32 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.26    0.22    1.54 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.26    0.00    1.54 ^ _309_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.12    1.66 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.17    0.00    1.66 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.41    2.07 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.35    0.00    2.07 v vss_p_o[4] (out)
                                  2.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 11.82   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    1.32 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.22    0.22    1.54 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.22    0.00    1.54 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.13    1.67 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.16    0.00    1.67 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.07 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.35    0.00    2.07 v vref_z_p_o[5] (out)
                                  2.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 11.82   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    1.32 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.22    0.22    1.54 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.22    0.00    1.54 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.13    1.67 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.16    0.00    1.67 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.07 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.35    0.00    2.07 v vref_z_p_o[7] (out)
                                  2.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 11.82   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.92    1.46 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.31    0.00    1.46 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    0.24    0.20    1.66 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.24    0.00    1.66 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.42    2.08 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.35    0.00    2.08 v vss_n_o[10] (out)
                                  2.08   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                 11.83   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    1.32 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.26    0.21    1.53 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.26    0.00    1.53 ^ _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.15    1.68 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.16    0.00    1.68 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.09 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.35    0.00    2.09 v vref_z_p_o[8] (out)
                                  2.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                 11.84   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    1.32 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.22    1.54 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.23    0.00    1.54 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.01    0.18    0.14    1.68 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.18    0.00    1.68 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.41    2.09 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.35    0.00    2.09 v vref_z_p_o[9] (out)
                                  2.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                 11.84   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    1.32 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.25    1.57 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.32    0.00    1.57 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.12    1.69 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.17    0.00    1.69 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.41    2.09 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.35    0.00    2.09 v vss_p_o[2] (out)
                                  2.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                 11.84   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    1.32 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.25    1.57 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.32    0.00    1.57 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.12    1.69 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.16    0.00    1.69 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.09 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.35    0.00    2.09 v vss_p_o[1] (out)
                                  2.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                 11.84   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    1.32 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    1.53 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    1.53 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.18    0.16    1.69 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.18    0.00    1.69 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.41    2.10 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.35    0.00    2.10 v vref_z_p_o[10] (out)
                                  2.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                 11.85   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    1.32 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.25    1.57 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.32    0.00    1.57 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.12    1.69 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.16    0.00    1.69 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.10 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.35    0.00    2.10 v vss_p_o[8] (out)
                                  2.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                 11.85   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    1.32 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.25    1.57 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.32    0.00    1.57 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.12    1.69 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.17    0.00    1.69 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.41    2.10 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.35    0.00    2.10 v vss_p_o[5] (out)
                                  2.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                 11.85   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    1.35 v _358_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.24    0.20    1.55 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _118_ (net)
                  0.24    0.00    1.55 ^ _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.15    1.70 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.16    0.00    1.70 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.10 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.35    0.00    2.10 v vref_z_p_o[6] (out)
                                  2.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                 11.85   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    1.32 v _240_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.28    0.22    1.54 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _041_ (net)
                  0.28    0.00    1.54 ^ _353_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.16    1.70 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.16    0.00    1.70 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.10 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.35    0.00    2.10 v vref_z_p_o[4] (out)
                                  2.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                 11.85   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.80    1.35 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    1.35 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.27    0.23    1.58 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.27    0.00    1.58 ^ _306_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.13    1.70 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.17    0.00    1.70 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.41    2.11 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.35    0.00    2.11 v vss_p_o[3] (out)
                                  2.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                 11.86   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    1.35 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.27    0.23    1.58 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.27    0.00    1.58 ^ _315_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.13    1.71 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.17    0.00    1.71 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.41    2.11 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.35    0.00    2.11 v vss_p_o[6] (out)
                                  2.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                 11.86   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    1.32 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.17    0.18    1.50 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.17    0.00    1.50 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.24    0.19    1.69 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.24    0.00    1.69 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.43    2.11 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.35    0.00    2.11 v vref_z_p_o[1] (out)
                                  2.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                 11.86   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.80    1.35 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    1.35 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.23    1.58 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.23    0.00    1.58 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.17    0.14    1.71 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.17    0.00    1.71 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.41    2.12 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.35    0.00    2.12 v vref_z_p_o[3] (out)
                                  2.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                 11.87   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.80    1.35 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.32    0.00    1.35 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.23    1.58 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.23    0.00    1.58 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.17    0.14    1.72 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.17    0.00    1.72 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.41    2.12 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.35    0.00    2.12 v vref_z_p_o[2] (out)
                                  2.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                 11.87   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    1.35 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.26    1.61 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.32    0.00    1.61 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.12    1.73 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.16    0.00    1.73 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.13 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.35    0.00    2.13 v vss_p_o[7] (out)
                                  2.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                 11.88   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    1.35 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.26    1.61 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.32    0.00    1.61 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.12    1.73 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.16    0.00    1.73 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.40    2.14 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.35    0.00    2.14 v vss_p_o[9] (out)
                                  2.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                 11.89   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.80    1.35 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    1.35 v _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.28    0.38    1.73 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.28    0.00    1.73 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    2.14 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.34    0.00    2.14 ^ vss_n_o[3] (out)
                                  2.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                 11.89   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00    0.12    0.65    1.20 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.12    0.00    1.20 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.05    0.27    0.32    1.52 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.27    0.00    1.52 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.22    1.74 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.29    0.00    1.74 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    2.16 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.34    0.00    2.16 ^ vcm_o[2] (out)
                                  2.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 11.91   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.32    0.84    1.39 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.32    0.00    1.39 v _399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.03    0.36    0.30    1.69 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  0.36    0.00    1.69 ^ _415_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.19    0.14    1.84 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.19    0.00    1.84 v output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.35    0.41    2.24 v output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.35    0.00    2.24 v en_vcm_sw_o (out)
                                  2.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                 11.99   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.71    1.26 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.19    0.00    1.26 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.19    0.15    1.40 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.19    0.00    1.40 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.12    0.22    1.63 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.12    0.00    1.63 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.22    0.25    1.88 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.22    0.00    1.88 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.40    2.28 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.34    0.00    2.28 ^ vref_z_n_o[10] (out)
                                  2.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 12.03   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.24    0.79    1.34 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.24    0.00    1.34 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.25    1.58 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.35    0.00    1.58 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.11    1.70 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.15    0.00    1.70 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.01    0.26    0.29    1.99 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.26    0.00    1.99 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.42    2.40 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.29    0.00    2.40 v clk_data (out)
                                  2.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                 12.15   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    1.32 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.26    0.21    1.53 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.26    0.00    1.53 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.12    0.23    1.75 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.12    0.00    1.75 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.22    0.25    2.00 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.22    0.00    2.00 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.40    2.41 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.34    0.00    2.41 ^ vref_z_n_o[7] (out)
                                  2.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 12.16   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    1.32 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    1.53 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    1.53 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.12    0.23    1.76 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.12    0.00    1.76 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.22    0.25    2.01 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.22    0.00    2.01 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.40    2.41 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.34    0.00    2.41 ^ vref_z_n_o[9] (out)
                                  2.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 12.16   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.77    1.32 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    1.32 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.32    0.25    1.56 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.32    0.00    1.56 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.23    1.80 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.13    0.00    1.80 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.22    0.25    2.05 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.22    0.00    2.05 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.40    2.45 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.34    0.00    2.45 ^ vref_z_n_o[1] (out)
                                  2.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.45   data arrival time
-----------------------------------------------------------------------------
                                 12.20   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.55 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.80    1.35 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    1.35 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.28    0.22    1.57 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.28    0.00    1.57 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.12    0.23    1.80 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.12    0.00    1.80 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.22    0.25    2.05 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.22    0.00    2.05 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.40    2.46 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.34    0.00    2.46 ^ vref_z_n_o[8] (out)
                                  2.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                 12.21   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.55 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.32    0.85    1.39 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.32    0.00    1.39 v _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.02    0.45    0.29    1.69 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.45    0.00    1.69 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.39    2.08 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00    2.08 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.41    2.48 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.34    0.00    2.48 ^ vcm_dummy_o (out)
                                  2.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 12.23   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.03    0.10    0.23    0.55 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.55 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.16    0.69    1.23 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.16    0.00    1.23 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.27    0.35    1.59 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.27    0.00    1.59 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.37    1.96 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.25    0.00    1.96 v _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.21    2.17 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.29    0.00    2.17 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    2.59 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.34    0.00    2.59 ^ vcm_o[3] (out)
                                  2.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                 12.34   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.13    0.05    0.05 ^ clk (in)
                                         clk (net)
                  0.13    0.00    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09    0.15    0.26    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03    0.10    0.23    0.55 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.55 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.18    0.70    1.25 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.18    0.00    1.25 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02    0.28    0.48    1.73 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.28    0.00    1.73 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00    0.12    0.34    2.07 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.12    0.00    2.07 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21    2.27 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.14    0.00    2.27 v output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.35    0.39    2.67 v output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.35    0.00    2.67 v offset_cal_cycle (out)
                                  2.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                 12.42   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v en_offset_cal (in)
                                         en_offset_cal (net)
                  0.06    0.00   10.02 v input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.01    0.21    0.24   10.26 v input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.21    0.00   10.26 v _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00    0.11    0.27   10.53 v _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.11    0.00   10.53 v _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.20   10.73 v _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.14    0.00   10.73 v output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.35    0.39   11.12 v output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.35    0.00   11.12 v en_offset_cal_o (out)
                                 11.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -11.12   data arrival time
-----------------------------------------------------------------------------
                                 20.87   slack (MET)



worst slack corner Typical: 0.5299
