NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v1.sv","mvau_stream_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Initial blocks","Initial"],["Signals","Signal"],["Testbench","Testbench"]],[[19,0,1,"Testbench","Testbench"],[20,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v1.</span>&#8203;sv","mvau_stream_tb_v1.sv"],[21,0,1,"Signals","Signals"],[22,0,3,"rst_n","rst_n"],[23,0,3,"weights","weights"],[24,0,3,"out_v","out_v"],[25,0,3,"out","out"],[26,0,3,"out_packed","out_packed"],[27,0,3,"in_v","in_v"],[28,0,3,"in_wgt","in_wgt"],[29,0,3,"in_mat","in_mat"],[30,0,3,"in_act","in_act"],[31,0,3,"mvau_beh","mvau_beh"],[32,0,1,"Initial blocks","Initial_blocks"],[33,0,2,"CLK_RST_GEN","CLK_RST_GEN"],[34,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[35,0,0,"CLK_GEN","CLK_GEN"],[36,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[37,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[38,0,0,"INP_ACT_GEN_DUT","INP_ACT_GEN_DUT"],[39,0,0,"WGT_GEN_DUT","WGT_GEN_DUT"]]);