

================================================================
== Vitis HLS Report for 'pixel_pack'
================================================================
* Date:           Fri Sep  6 14:45:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        pixel_pack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.393 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 6 8 9 11 
3 --> 4 
4 --> 11 
5 --> 11 
6 --> 7 
7 --> 11 
8 --> 11 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 12 [2/2] (1.00ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %alpha" [pixel_pack/pixel_pack.cpp:8]   --->   Operation 12 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [2/2] (1.00ns)   --->   "%mode_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mode" [pixel_pack/pixel_pack.cpp:8]   --->   Operation 13 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.23>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [pixel_pack/pixel_pack.cpp:7]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0" [pixel_pack/pixel_pack.cpp:7]   --->   Operation 15 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %stream_in_24_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_in_24_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_in_24_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_24_V_user_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_24_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_out_32_V_data_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_out_32_V_keep_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_out_32_V_strb_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_32_V_user_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_32_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mode"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mode, void @empty_5, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_6, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mode, void @empty_1, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alpha"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @empty_5, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_8, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @empty_1, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (1.00ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %alpha" [pixel_pack/pixel_pack.cpp:8]   --->   Operation 34 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/2] (1.00ns)   --->   "%mode_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mode" [pixel_pack/pixel_pack.cpp:8]   --->   Operation 35 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln19 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i1 0, i1 0, void @empty_11" [pixel_pack/pixel_pack.cpp:19]   --->   Operation 36 'specaxissidechannel' 'specaxissidechannel_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln19 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i1 0, i1 0, void @empty_12" [pixel_pack/pixel_pack.cpp:19]   --->   Operation 37 'specaxissidechannel' 'specaxissidechannel_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.23ns)   --->   "%switch_ln19 = switch i32 %mode_read, void %sw.epilog, i32 0, void %while.cond.preheader, i32 1, void %while.body34.preheader, i32 2, void %while.cond51.preheader, i32 3, void %for.inc113.preheader, i32 4, void %for.inc147.preheader" [pixel_pack/pixel_pack.cpp:19]   --->   Operation 38 'switch' 'switch_ln19' <Predicate = true> <Delay = 2.23>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 39 'wait' 'empty_40' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.97ns)   --->   "%call_ln0 = call void @pixel_pack_Pipeline_VITIS_LOOP_84_7, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V"   --->   Operation 40 'call' 'call_ln0' <Predicate = (mode_read == 3)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty_38' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln8 = call void @pixel_pack_Pipeline_VITIS_LOOP_47_4, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i8 %alpha_read, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V" [pixel_pack/pixel_pack.cpp:8]   --->   Operation 42 'call' 'call_ln8' <Predicate = (mode_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.91ns)   --->   "%call_ln0 = call void @pixel_pack_Pipeline_VITIS_LOOP_101_9, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 45 [1/2] (1.91ns)   --->   "%call_ln0 = call void @pixel_pack_Pipeline_VITIS_LOOP_101_9, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.97>
ST_5 : Operation 47 [1/2] (0.97ns)   --->   "%call_ln0 = call void @pixel_pack_Pipeline_VITIS_LOOP_84_7, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.39>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 49 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (4.39ns)   --->   "%call_ln0 = call void @pixel_pack_Pipeline_VITIS_LOOP_62_5, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 4.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 2.80>
ST_7 : Operation 51 [1/2] (2.80ns)   --->   "%call_ln0 = call void @pixel_pack_Pipeline_VITIS_LOOP_62_5, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 2.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln8 = call void @pixel_pack_Pipeline_VITIS_LOOP_47_4, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i8 %alpha_read, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V" [pixel_pack/pixel_pack.cpp:8]   --->   Operation 53 'call' 'call_ln8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 3.41>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [2/2] (3.41ns)   --->   "%call_ln0 = call void @pixel_pack_Pipeline_VITIS_LOOP_21_1, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 3> <Delay = 1.82>
ST_10 : Operation 57 [1/2] (1.82ns)   --->   "%call_ln0 = call void @pixel_pack_Pipeline_VITIS_LOOP_21_1, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [pixel_pack/pixel_pack.cpp:127]   --->   Operation 59 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 1.890ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('alpha_read', pixel_pack/pixel_pack.cpp:8) on port 'alpha' (pixel_pack/pixel_pack.cpp:8) [33]  (1.000 ns)

 <State 2>: 3.236ns
The critical path consists of the following:
	s_axi read operation ('mode_read', pixel_pack/pixel_pack.cpp:8) on port 'mode' (pixel_pack/pixel_pack.cpp:8) [34]  (1.000 ns)
	blocking operation 2.2365 ns on control path)

 <State 3>: 1.915ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'pixel_pack_Pipeline_VITIS_LOOP_101_9' [40]  (1.915 ns)

 <State 4>: 1.915ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'pixel_pack_Pipeline_VITIS_LOOP_101_9' [40]  (1.915 ns)

 <State 5>: 0.978ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'pixel_pack_Pipeline_VITIS_LOOP_84_7' [44]  (0.978 ns)

 <State 6>: 4.393ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'pixel_pack_Pipeline_VITIS_LOOP_62_5' [48]  (4.393 ns)

 <State 7>: 2.805ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'pixel_pack_Pipeline_VITIS_LOOP_62_5' [48]  (2.805 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 3.415ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'pixel_pack_Pipeline_VITIS_LOOP_21_1' [56]  (3.415 ns)

 <State 10>: 1.827ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'pixel_pack_Pipeline_VITIS_LOOP_21_1' [56]  (1.827 ns)

 <State 11>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
