Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Aug 12 19:53:46 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BldcDriver_timing_summary_routed.rpt -pb BldcDriver_timing_summary_routed.pb -rpx BldcDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : BldcDriver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    34          
TIMING-16  Warning           Large setup violation          77          
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (6)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: dbc/squareWare/out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segDisp/squareWare/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.601     -266.863                     82                  680        0.139        0.000                      0                  680       -1.155       -2.558                       3                   347  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  CLKFB      {0.000 5.000}        10.000          100.000         
  CLKOUT0    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.601     -172.587                     64                  666        0.139        0.000                      0                  666        3.000        0.000                       0                   333  
  CLKFB                                                                                                                                                         8.751        0.000                       0                     2  
  CLKOUT0          -6.247      -65.549                     12                   12        0.594        0.000                      0                   12       -1.155       -2.558                       3                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0       sys_clk_pin        -4.874      -28.728                      6                    6        1.639        0.000                      0                    6  
sys_clk_pin   CLKOUT0            -4.883      -43.140                      9                    9        0.282        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.057        0.000                      0                    2        0.881        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLKFB                       
(none)        CLKOUT0                     
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           64  Failing Endpoints,  Worst Slack       -8.601ns,  Total Violation     -172.587ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.601ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.569ns  (logic 6.921ns (37.272%)  route 11.648ns (62.728%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.397    11.900    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I2_O)        0.124    12.024 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=63, routed)          0.738    12.762    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    12.886 r  bldcUart/msgBuffer[4][3]_i_247/O
                         net (fo=1, routed)           0.770    13.657    bldcUart/msgBuffer[4][3]_i_247_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.267 r  bldcUart/msgBuffer_reg[4][3]_i_212/O[3]
                         net (fo=5, routed)           0.836    15.102    bldcUart/msgBuffer_reg[4][3]_i_212_n_4
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.307    15.409 r  bldcUart/msgBuffer[4][3]_i_203/O
                         net (fo=2, routed)           0.633    16.042    bldcUart/msgBuffer[4][3]_i_203_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.166 r  bldcUart/msgBuffer[4][3]_i_207/O
                         net (fo=1, routed)           0.000    16.166    bldcUart/msgBuffer[4][3]_i_207_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.567 r  bldcUart/msgBuffer_reg[4][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    16.567    bldcUart/msgBuffer_reg[4][3]_i_178_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.681 r  bldcUart/msgBuffer_reg[4][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    16.681    bldcUart/msgBuffer_reg[4][3]_i_162_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.795    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.129 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[1]
                         net (fo=10, routed)          1.090    18.219    bldcUart/msgBuffer_reg[4][3]_i_138_n_6
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  bldcUart/msgBuffer[4][3]_i_151/O
                         net (fo=1, routed)           0.000    18.522    bldcUart/msgBuffer[4][3]_i_151_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.102 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[2]
                         net (fo=3, routed)           0.431    19.533    bldcUart/msgBuffer_reg[4][3]_i_136_n_5
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.302    19.835 r  bldcUart/msgBuffer[4][3]_i_144/O
                         net (fo=1, routed)           0.000    19.835    bldcUart/msgBuffer[4][3]_i_144_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.082 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[0]
                         net (fo=1, routed)           0.919    21.001    bldcUart/msgBuffer_reg[4][3]_i_101_n_7
    SLICE_X28Y15         LUT5 (Prop_lut5_I4_O)        0.299    21.300 r  bldcUart/msgBuffer[4][3]_i_96/O
                         net (fo=1, routed)           0.000    21.300    bldcUart/msgBuffer[4][3]_i_96_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.548 f  bldcUart/msgBuffer_reg[4][3]_i_60/O[3]
                         net (fo=28, routed)          0.561    22.108    bldcUart/msgBuffer_reg[4][3]_i_60_n_4
    SLICE_X33Y17         LUT5 (Prop_lut5_I4_O)        0.306    22.414 r  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=117, routed)         1.287    23.701    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    23.825 f  bldcUart/msgBuffer[4][3]_i_68/O
                         net (fo=2, routed)           0.166    23.991    bldcUart/msgBuffer[4][3]_i_68_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I3_O)        0.124    24.115 f  bldcUart/msgBuffer[4][3]_i_43/O
                         net (fo=112, routed)         0.424    24.540    bldcUart/msgBuffer[4][3]_i_43_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.664 r  bldcUart/msgBuffer[4][3]_i_17/O
                         net (fo=90, routed)          0.961    25.625    bldcUart/msgBuffer[4][3]_i_17_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.151 r  bldcUart/msgBuffer_reg[4][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.151    bldcUart/msgBuffer_reg[4][3]_i_45_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.265 r  bldcUart/msgBuffer_reg[4][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.265    bldcUart/msgBuffer_reg[4][3]_i_21_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.493 f  bldcUart/msgBuffer_reg[4][3]_i_7/CO[2]
                         net (fo=4, routed)           0.620    27.113    bldcUart/p_75_in
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.313    27.426 f  bldcUart/msgBuffer[4][0]_i_4_comp/O
                         net (fo=1, routed)           0.829    28.255    bldcUart/msgBuffer[4][0]_i_4_n_0_repN
    SLICE_X33Y16         LUT6 (Prop_lut6_I5_O)        0.124    28.379 r  bldcUart/msgBuffer[4][0]_i_2_comp_1/O
                         net (fo=1, routed)           0.151    28.530    bldcUart/msgBuffer[4][0]_i_2_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124    28.654 r  bldcUart/msgBuffer[4][0]_i_1_comp/O
                         net (fo=1, routed)           0.000    28.654    bldcUart/msgBuffer[4][0]_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.438    19.779    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.054    
                         clock uncertainty           -0.035    20.019    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.034    20.053    bldcUart/msgBuffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         20.053    
                         arrival time                         -28.654    
  -------------------------------------------------------------------
                         slack                                 -8.601    

Slack (VIOLATED) :        -8.581ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.584ns  (logic 6.494ns (34.944%)  route 12.090ns (65.056%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 19.777 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.397    11.900    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I2_O)        0.124    12.024 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=63, routed)          0.738    12.762    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    12.886 r  bldcUart/msgBuffer[4][3]_i_247/O
                         net (fo=1, routed)           0.770    13.657    bldcUart/msgBuffer[4][3]_i_247_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.267 r  bldcUart/msgBuffer_reg[4][3]_i_212/O[3]
                         net (fo=5, routed)           0.836    15.102    bldcUart/msgBuffer_reg[4][3]_i_212_n_4
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.307    15.409 r  bldcUart/msgBuffer[4][3]_i_203/O
                         net (fo=2, routed)           0.633    16.042    bldcUart/msgBuffer[4][3]_i_203_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.166 r  bldcUart/msgBuffer[4][3]_i_207/O
                         net (fo=1, routed)           0.000    16.166    bldcUart/msgBuffer[4][3]_i_207_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.567 r  bldcUart/msgBuffer_reg[4][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    16.567    bldcUart/msgBuffer_reg[4][3]_i_178_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.681 r  bldcUart/msgBuffer_reg[4][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    16.681    bldcUart/msgBuffer_reg[4][3]_i_162_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.795    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.129 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[1]
                         net (fo=10, routed)          1.090    18.219    bldcUart/msgBuffer_reg[4][3]_i_138_n_6
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  bldcUart/msgBuffer[4][3]_i_151/O
                         net (fo=1, routed)           0.000    18.522    bldcUart/msgBuffer[4][3]_i_151_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.102 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[2]
                         net (fo=3, routed)           0.431    19.533    bldcUart/msgBuffer_reg[4][3]_i_136_n_5
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.302    19.835 r  bldcUart/msgBuffer[4][3]_i_144/O
                         net (fo=1, routed)           0.000    19.835    bldcUart/msgBuffer[4][3]_i_144_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.082 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[0]
                         net (fo=1, routed)           0.919    21.001    bldcUart/msgBuffer_reg[4][3]_i_101_n_7
    SLICE_X28Y15         LUT5 (Prop_lut5_I4_O)        0.299    21.300 r  bldcUart/msgBuffer[4][3]_i_96/O
                         net (fo=1, routed)           0.000    21.300    bldcUart/msgBuffer[4][3]_i_96_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.548 f  bldcUart/msgBuffer_reg[4][3]_i_60/O[3]
                         net (fo=28, routed)          0.561    22.108    bldcUart/msgBuffer_reg[4][3]_i_60_n_4
    SLICE_X33Y17         LUT5 (Prop_lut5_I4_O)        0.306    22.414 r  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=117, routed)         1.287    23.701    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    23.825 r  bldcUart/msgBuffer[4][3]_i_68/O
                         net (fo=2, routed)           0.327    24.153    bldcUart/msgBuffer[4][3]_i_68_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I3_O)        0.124    24.277 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         1.034    25.311    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    25.435 r  bldcUart/msgBuffer[4][1]_i_53/O
                         net (fo=2, routed)           0.533    25.968    bldcUart/msgBuffer[4][1]_i_53_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.494 r  bldcUart/msgBuffer_reg[4][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.494    bldcUart/msgBuffer_reg[4][1]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  bldcUart/msgBuffer_reg[4][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.608    bldcUart/msgBuffer_reg[4][1]_i_13_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  bldcUart/msgBuffer_reg[4][1]_i_6/CO[3]
                         net (fo=2, routed)           1.392    28.114    bldcUart/p_58_in
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    28.238 f  bldcUart/msgBuffer[4][1]_i_3/O
                         net (fo=1, routed)           0.307    28.545    bldcUart/msgBuffer[4][1]_i_3_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I1_O)        0.124    28.669 r  bldcUart/msgBuffer[4][1]_i_1/O
                         net (fo=1, routed)           0.000    28.669    bldcUart/msgBuffer[1]
    SLICE_X34Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.436    19.777    bldcUart/clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.037    
                         clock uncertainty           -0.035    20.002    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.086    20.088    bldcUart/msgBuffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                         -28.669    
  -------------------------------------------------------------------
                         slack                                 -8.581    

Slack (VIOLATED) :        -8.250ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.249ns  (logic 6.770ns (37.098%)  route 11.479ns (62.902%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 19.777 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.397    11.900    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I2_O)        0.124    12.024 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=63, routed)          0.738    12.762    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    12.886 r  bldcUart/msgBuffer[4][3]_i_247/O
                         net (fo=1, routed)           0.770    13.657    bldcUart/msgBuffer[4][3]_i_247_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.267 r  bldcUart/msgBuffer_reg[4][3]_i_212/O[3]
                         net (fo=5, routed)           0.836    15.102    bldcUart/msgBuffer_reg[4][3]_i_212_n_4
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.307    15.409 r  bldcUart/msgBuffer[4][3]_i_203/O
                         net (fo=2, routed)           0.633    16.042    bldcUart/msgBuffer[4][3]_i_203_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.166 r  bldcUart/msgBuffer[4][3]_i_207/O
                         net (fo=1, routed)           0.000    16.166    bldcUart/msgBuffer[4][3]_i_207_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.567 r  bldcUart/msgBuffer_reg[4][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    16.567    bldcUart/msgBuffer_reg[4][3]_i_178_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.681 r  bldcUart/msgBuffer_reg[4][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    16.681    bldcUart/msgBuffer_reg[4][3]_i_162_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.795    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.129 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[1]
                         net (fo=10, routed)          1.090    18.219    bldcUart/msgBuffer_reg[4][3]_i_138_n_6
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  bldcUart/msgBuffer[4][3]_i_151/O
                         net (fo=1, routed)           0.000    18.522    bldcUart/msgBuffer[4][3]_i_151_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.102 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[2]
                         net (fo=3, routed)           0.431    19.533    bldcUart/msgBuffer_reg[4][3]_i_136_n_5
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.302    19.835 r  bldcUart/msgBuffer[4][3]_i_144/O
                         net (fo=1, routed)           0.000    19.835    bldcUart/msgBuffer[4][3]_i_144_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.082 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[0]
                         net (fo=1, routed)           0.919    21.001    bldcUart/msgBuffer_reg[4][3]_i_101_n_7
    SLICE_X28Y15         LUT5 (Prop_lut5_I4_O)        0.299    21.300 r  bldcUart/msgBuffer[4][3]_i_96/O
                         net (fo=1, routed)           0.000    21.300    bldcUart/msgBuffer[4][3]_i_96_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.548 f  bldcUart/msgBuffer_reg[4][3]_i_60/O[3]
                         net (fo=28, routed)          0.561    22.108    bldcUart/msgBuffer_reg[4][3]_i_60_n_4
    SLICE_X33Y17         LUT5 (Prop_lut5_I4_O)        0.306    22.414 r  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=117, routed)         1.287    23.701    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    23.825 r  bldcUart/msgBuffer[4][3]_i_68/O
                         net (fo=2, routed)           0.166    23.991    bldcUart/msgBuffer[4][3]_i_68_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I3_O)        0.124    24.115 r  bldcUart/msgBuffer[4][3]_i_43/O
                         net (fo=112, routed)         0.871    24.987    bldcUart/msgBuffer[4][3]_i_43_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.111 r  bldcUart/msgBuffer[4][2]_i_155/O
                         net (fo=3, routed)           0.664    25.775    bldcUart/msgBuffer[4][2]_i_155_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.160 r  bldcUart/msgBuffer_reg[4][2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    26.160    bldcUart/msgBuffer_reg[4][2]_i_120_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.274 r  bldcUart/msgBuffer_reg[4][2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    26.274    bldcUart/msgBuffer_reg[4][2]_i_79_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.388 r  bldcUart/msgBuffer_reg[4][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.388    bldcUart/msgBuffer_reg[4][2]_i_40_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.616 r  bldcUart/msgBuffer_reg[4][2]_i_17/CO[2]
                         net (fo=1, routed)           0.837    27.453    bldcUart/p_63_in
    SLICE_X33Y17         LUT6 (Prop_lut6_I2_O)        0.313    27.766 r  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.444    28.210    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124    28.334 r  bldcUart/msgBuffer[4][2]_i_1/O
                         net (fo=1, routed)           0.000    28.334    bldcUart/msgBuffer[2]
    SLICE_X34Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.436    19.777    bldcUart/clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.037    
                         clock uncertainty           -0.035    20.002    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.082    20.084    bldcUart/msgBuffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         20.084    
                         arrival time                         -28.334    
  -------------------------------------------------------------------
                         slack                                 -8.250    

Slack (VIOLATED) :        -7.686ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.569ns  (logic 6.470ns (36.827%)  route 11.099ns (63.173%))
  Logic Levels:           26  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.581    12.085    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124    12.209 r  bldcUart/msgBuffer[4][3]_i_135/O
                         net (fo=61, routed)          0.990    13.199    bldcUart/msgBuffer[4][3]_i_135_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  bldcUart/msgBuffer[3][3]_i_326/O
                         net (fo=1, routed)           0.839    14.162    bldcUart/msgBuffer[3][3]_i_326_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.547 r  bldcUart/msgBuffer_reg[3][3]_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.547    bldcUart/msgBuffer_reg[3][3]_i_318_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.860 r  bldcUart/msgBuffer_reg[3][3]_i_299/O[3]
                         net (fo=2, routed)           0.840    15.700    bldcUart/msgBuffer_reg[3][3]_i_299_n_4
    SLICE_X44Y2          LUT2 (Prop_lut2_I0_O)        0.331    16.031 r  bldcUart/msgBuffer[3][3]_i_257/O
                         net (fo=2, routed)           0.431    16.462    bldcUart/msgBuffer[3][3]_i_257_n_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I3_O)        0.332    16.794 r  bldcUart/msgBuffer[3][3]_i_261/O
                         net (fo=1, routed)           0.000    16.794    bldcUart/msgBuffer[3][3]_i_261_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.326 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    17.326    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    17.440    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    17.554    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    17.668    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.981 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.593    18.573    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X47Y8          LUT2 (Prop_lut2_I0_O)        0.306    18.879 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    18.879    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.126 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.619    19.746    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.299    20.045 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    20.045    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.623 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           1.010    21.632    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.301    21.934 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.722    22.656    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I4_O)        0.124    22.780 r  bldcUart/msgBuffer[3][3]_i_159/O
                         net (fo=25, routed)          1.153    23.933    bldcUart/msgBuffer[3][3]_i_159_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.057 r  bldcUart/msgBuffer[3][1]_i_138/O
                         net (fo=1, routed)           0.000    24.057    bldcUart/msgBuffer[3][1]_i_138_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.455 r  bldcUart/msgBuffer_reg[3][1]_i_104/CO[3]
                         net (fo=1, routed)           0.000    24.455    bldcUart/msgBuffer_reg[3][1]_i_104_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.569 r  bldcUart/msgBuffer_reg[3][1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.569    bldcUart/msgBuffer_reg[3][1]_i_68_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.683 r  bldcUart/msgBuffer_reg[3][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.683    bldcUart/msgBuffer_reg[3][1]_i_31_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  bldcUart/msgBuffer_reg[3][1]_i_8/CO[3]
                         net (fo=2, routed)           2.044    26.842    bldcUart/p_34_in
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124    26.966 f  bldcUart/msgBuffer[3][0]_i_4/O
                         net (fo=1, routed)           0.291    27.257    bldcUart/msgBuffer[3][0]_i_4_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124    27.381 f  bldcUart/msgBuffer[3][0]_i_2/O
                         net (fo=1, routed)           0.149    27.530    bldcUart/msgBuffer[3][0]_i_2_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.654 r  bldcUart/msgBuffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000    27.654    bldcUart/msgBuffer[3][0]_i_1_n_0
    SLICE_X45Y17         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.440    19.781    bldcUart/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.969    
                         clock uncertainty           -0.035    19.934    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.034    19.968    bldcUart/msgBuffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                         -27.654    
  -------------------------------------------------------------------
                         slack                                 -7.686    

Slack (VIOLATED) :        -7.561ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.523ns  (logic 6.673ns (38.082%)  route 10.850ns (61.918%))
  Logic Levels:           24  (CARRY4=11 LUT2=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 19.775 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.397    11.900    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I2_O)        0.124    12.024 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=63, routed)          0.738    12.762    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    12.886 r  bldcUart/msgBuffer[4][3]_i_247/O
                         net (fo=1, routed)           0.770    13.657    bldcUart/msgBuffer[4][3]_i_247_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.267 r  bldcUart/msgBuffer_reg[4][3]_i_212/O[3]
                         net (fo=5, routed)           0.836    15.102    bldcUart/msgBuffer_reg[4][3]_i_212_n_4
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.307    15.409 r  bldcUart/msgBuffer[4][3]_i_203/O
                         net (fo=2, routed)           0.633    16.042    bldcUart/msgBuffer[4][3]_i_203_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.166 r  bldcUart/msgBuffer[4][3]_i_207/O
                         net (fo=1, routed)           0.000    16.166    bldcUart/msgBuffer[4][3]_i_207_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.567 r  bldcUart/msgBuffer_reg[4][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    16.567    bldcUart/msgBuffer_reg[4][3]_i_178_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.681 r  bldcUart/msgBuffer_reg[4][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    16.681    bldcUart/msgBuffer_reg[4][3]_i_162_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.795    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.129 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[1]
                         net (fo=10, routed)          1.090    18.219    bldcUart/msgBuffer_reg[4][3]_i_138_n_6
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  bldcUart/msgBuffer[4][3]_i_151/O
                         net (fo=1, routed)           0.000    18.522    bldcUart/msgBuffer[4][3]_i_151_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.102 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[2]
                         net (fo=3, routed)           0.431    19.533    bldcUart/msgBuffer_reg[4][3]_i_136_n_5
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.302    19.835 r  bldcUart/msgBuffer[4][3]_i_144/O
                         net (fo=1, routed)           0.000    19.835    bldcUart/msgBuffer[4][3]_i_144_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.082 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[0]
                         net (fo=1, routed)           0.919    21.001    bldcUart/msgBuffer_reg[4][3]_i_101_n_7
    SLICE_X28Y15         LUT5 (Prop_lut5_I4_O)        0.299    21.300 r  bldcUart/msgBuffer[4][3]_i_96/O
                         net (fo=1, routed)           0.000    21.300    bldcUart/msgBuffer[4][3]_i_96_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.548 f  bldcUart/msgBuffer_reg[4][3]_i_60/O[3]
                         net (fo=28, routed)          0.561    22.108    bldcUart/msgBuffer_reg[4][3]_i_60_n_4
    SLICE_X33Y17         LUT5 (Prop_lut5_I4_O)        0.306    22.414 r  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=117, routed)         1.287    23.701    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    23.825 f  bldcUart/msgBuffer[4][3]_i_68/O
                         net (fo=2, routed)           0.166    23.991    bldcUart/msgBuffer[4][3]_i_68_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I3_O)        0.124    24.115 f  bldcUart/msgBuffer[4][3]_i_43/O
                         net (fo=112, routed)         0.424    24.540    bldcUart/msgBuffer[4][3]_i_43_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.664 r  bldcUart/msgBuffer[4][3]_i_17/O
                         net (fo=90, routed)          0.961    25.625    bldcUart/msgBuffer[4][3]_i_17_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.151 r  bldcUart/msgBuffer_reg[4][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.151    bldcUart/msgBuffer_reg[4][3]_i_45_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.265 r  bldcUart/msgBuffer_reg[4][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.265    bldcUart/msgBuffer_reg[4][3]_i_21_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.493 r  bldcUart/msgBuffer_reg[4][3]_i_7/CO[2]
                         net (fo=4, routed)           0.802    27.295    bldcUart/p_75_in
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.313    27.608 r  bldcUart/msgBuffer[4][3]_i_2/O
                         net (fo=1, routed)           0.000    27.608    bldcUart/msgBuffer[3]
    SLICE_X31Y20         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.434    19.775    bldcUart/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.050    
                         clock uncertainty           -0.035    20.015    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.032    20.047    bldcUart/msgBuffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -27.608    
  -------------------------------------------------------------------
                         slack                                 -7.561    

Slack (VIOLATED) :        -7.266ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.149ns  (logic 7.151ns (41.699%)  route 9.998ns (58.301%))
  Logic Levels:           26  (CARRY4=16 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 19.783 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.581    12.085    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124    12.209 f  bldcUart/msgBuffer[4][3]_i_135/O
                         net (fo=61, routed)          0.782    12.991    bldcUart/msgBuffer[4][3]_i_135_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124    13.115 r  bldcUart/msgBuffer[2][1]_i_191/O
                         net (fo=3, routed)           0.497    13.612    bldcUart/msgBuffer[2][1]_i_191_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.162 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.162    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.485 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[1]
                         net (fo=3, routed)           0.479    14.964    bldcUart/msgBuffer_reg[2][1]_i_263_n_6
    SLICE_X34Y4          LUT3 (Prop_lut3_I1_O)        0.306    15.270 r  bldcUart/msgBuffer[2][1]_i_304/O
                         net (fo=1, routed)           0.528    15.798    bldcUart/msgBuffer[2][1]_i_304_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.305 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.305    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.419    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.533    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.772 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[2]
                         net (fo=3, routed)           0.580    17.353    bldcUart/msgBuffer_reg[2][1]_i_177_n_5
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.302    17.655 r  bldcUart/msgBuffer[2][1]_i_167/O
                         net (fo=1, routed)           0.647    18.301    bldcUart/msgBuffer[2][1]_i_167_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.686 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.686    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    18.800    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.134 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.647    19.781    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.508 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.431    20.939    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.303    21.242 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.242    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.618 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.618    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.837 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         0.934    22.772    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.295    23.067 r  bldcUart/msgBuffer[2][1]_i_18/O
                         net (fo=117, routed)         0.806    23.872    bldcUart/msgBuffer[2][1]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.271 r  bldcUart/msgBuffer_reg[2][2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.271    bldcUart/msgBuffer_reg[2][2]_i_70_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.385 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.385    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.499 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.499    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.613 f  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.422    26.035    bldcUart/p_16_in
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    26.159 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.666    26.825    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.124    26.949 f  bldcUart/msgBuffer[2][1]_i_3/O
                         net (fo=1, routed)           0.162    27.110    bldcUart/msgBuffer[2][1]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    27.234 r  bldcUart/msgBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000    27.234    bldcUart/msgBuffer[2][1]_i_1_n_0
    SLICE_X40Y14         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.442    19.783    bldcUart/clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.971    
                         clock uncertainty           -0.035    19.936    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.032    19.968    bldcUart/msgBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                         -27.234    
  -------------------------------------------------------------------
                         slack                                 -7.266    

Slack (VIOLATED) :        -7.196ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.113ns  (logic 7.244ns (42.331%)  route 9.869ns (57.669%))
  Logic Levels:           26  (CARRY4=16 LUT3=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 19.782 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.581    12.085    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124    12.209 f  bldcUart/msgBuffer[4][3]_i_135/O
                         net (fo=61, routed)          0.782    12.991    bldcUart/msgBuffer[4][3]_i_135_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124    13.115 r  bldcUart/msgBuffer[2][1]_i_191/O
                         net (fo=3, routed)           0.497    13.612    bldcUart/msgBuffer[2][1]_i_191_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.162 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.162    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.485 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[1]
                         net (fo=3, routed)           0.479    14.964    bldcUart/msgBuffer_reg[2][1]_i_263_n_6
    SLICE_X34Y4          LUT3 (Prop_lut3_I1_O)        0.306    15.270 r  bldcUart/msgBuffer[2][1]_i_304/O
                         net (fo=1, routed)           0.528    15.798    bldcUart/msgBuffer[2][1]_i_304_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.305 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.305    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.419    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.533    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.772 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[2]
                         net (fo=3, routed)           0.580    17.353    bldcUart/msgBuffer_reg[2][1]_i_177_n_5
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.302    17.655 r  bldcUart/msgBuffer[2][1]_i_167/O
                         net (fo=1, routed)           0.647    18.301    bldcUart/msgBuffer[2][1]_i_167_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.686 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.686    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    18.800    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.134 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.647    19.781    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.508 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.431    20.939    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.303    21.242 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.242    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.618 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.618    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.837 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         0.934    22.772    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.295    23.067 r  bldcUart/msgBuffer[2][1]_i_18/O
                         net (fo=117, routed)         0.806    23.872    bldcUart/msgBuffer[2][1]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.271 r  bldcUart/msgBuffer_reg[2][2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.271    bldcUart/msgBuffer_reg[2][2]_i_70_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.385 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.385    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.499 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.499    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.613 f  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.422    26.035    bldcUart/p_16_in
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    26.159 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.698    26.857    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I3_O)        0.124    26.981 r  bldcUart/msgBuffer[2][0]_i_3/O
                         net (fo=1, routed)           0.000    26.981    bldcUart/msgBuffer[2][0]_i_3_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    27.198 r  bldcUart/msgBuffer_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000    27.198    bldcUart/msgBuffer_reg[2][0]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.441    19.782    bldcUart/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.970    
                         clock uncertainty           -0.035    19.935    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)        0.067    20.002    bldcUart/msgBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         20.002    
                         arrival time                         -27.198    
  -------------------------------------------------------------------
                         slack                                 -7.196    

Slack (VIOLATED) :        -7.025ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        16.906ns  (logic 6.156ns (36.414%)  route 10.750ns (63.586%))
  Logic Levels:           22  (CARRY4=10 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.581    12.085    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124    12.209 r  bldcUart/msgBuffer[4][3]_i_135/O
                         net (fo=61, routed)          0.990    13.199    bldcUart/msgBuffer[4][3]_i_135_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  bldcUart/msgBuffer[3][3]_i_326/O
                         net (fo=1, routed)           0.839    14.162    bldcUart/msgBuffer[3][3]_i_326_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.547 r  bldcUart/msgBuffer_reg[3][3]_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.547    bldcUart/msgBuffer_reg[3][3]_i_318_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.860 r  bldcUart/msgBuffer_reg[3][3]_i_299/O[3]
                         net (fo=2, routed)           0.840    15.700    bldcUart/msgBuffer_reg[3][3]_i_299_n_4
    SLICE_X44Y2          LUT2 (Prop_lut2_I0_O)        0.331    16.031 r  bldcUart/msgBuffer[3][3]_i_257/O
                         net (fo=2, routed)           0.431    16.462    bldcUart/msgBuffer[3][3]_i_257_n_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I3_O)        0.332    16.794 r  bldcUart/msgBuffer[3][3]_i_261/O
                         net (fo=1, routed)           0.000    16.794    bldcUart/msgBuffer[3][3]_i_261_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.326 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    17.326    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    17.440    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    17.554    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    17.668    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.981 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.593    18.573    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X47Y8          LUT2 (Prop_lut2_I0_O)        0.306    18.879 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    18.879    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.126 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.619    19.746    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.299    20.045 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    20.045    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.623 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           1.010    21.632    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.301    21.934 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.578    22.512    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I5_O)        0.124    22.636 r  bldcUart/msgBuffer[3][2]_i_38/O
                         net (fo=99, routed)          1.256    23.891    bldcUart/msgBuffer[3][2]_i_38_n_0
    SLICE_X48Y23         LUT3 (Prop_lut3_I2_O)        0.124    24.015 r  bldcUart/msgBuffer[3][2]_i_54/O
                         net (fo=1, routed)           0.000    24.015    bldcUart/msgBuffer[3][2]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.565 r  bldcUart/msgBuffer_reg[3][2]_i_22/CO[3]
                         net (fo=3, routed)           1.581    26.147    bldcUart/p_43_in
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    26.271 r  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           0.596    26.867    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I2_O)        0.124    26.991 r  bldcUart/msgBuffer[3][2]_i_1/O
                         net (fo=1, routed)           0.000    26.991    bldcUart/msgBuffer[3][2]_i_1_n_0
    SLICE_X45Y17         FDRE                                         r  bldcUart/msgBuffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.440    19.781    bldcUart/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  bldcUart/msgBuffer_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.969    
                         clock uncertainty           -0.035    19.934    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.032    19.966    bldcUart/msgBuffer_reg[3][2]
  -------------------------------------------------------------------
                         required time                         19.966    
                         arrival time                         -26.991    
  -------------------------------------------------------------------
                         slack                                 -7.025    

Slack (VIOLATED) :        -6.978ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        16.858ns  (logic 6.280ns (37.252%)  route 10.578ns (62.748%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.581    12.085    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124    12.209 r  bldcUart/msgBuffer[4][3]_i_135/O
                         net (fo=61, routed)          0.990    13.199    bldcUart/msgBuffer[4][3]_i_135_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  bldcUart/msgBuffer[3][3]_i_326/O
                         net (fo=1, routed)           0.839    14.162    bldcUart/msgBuffer[3][3]_i_326_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.547 r  bldcUart/msgBuffer_reg[3][3]_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.547    bldcUart/msgBuffer_reg[3][3]_i_318_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.860 r  bldcUart/msgBuffer_reg[3][3]_i_299/O[3]
                         net (fo=2, routed)           0.840    15.700    bldcUart/msgBuffer_reg[3][3]_i_299_n_4
    SLICE_X44Y2          LUT2 (Prop_lut2_I0_O)        0.331    16.031 r  bldcUart/msgBuffer[3][3]_i_257/O
                         net (fo=2, routed)           0.431    16.462    bldcUart/msgBuffer[3][3]_i_257_n_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I3_O)        0.332    16.794 r  bldcUart/msgBuffer[3][3]_i_261/O
                         net (fo=1, routed)           0.000    16.794    bldcUart/msgBuffer[3][3]_i_261_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.326 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    17.326    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    17.440    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    17.554    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    17.668    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.981 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.593    18.573    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X47Y8          LUT2 (Prop_lut2_I0_O)        0.306    18.879 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    18.879    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.126 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.619    19.746    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.299    20.045 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    20.045    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.623 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           1.010    21.632    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.301    21.934 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.578    22.512    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I5_O)        0.124    22.636 r  bldcUart/msgBuffer[3][2]_i_38/O
                         net (fo=99, routed)          1.256    23.891    bldcUart/msgBuffer[3][2]_i_38_n_0
    SLICE_X48Y23         LUT3 (Prop_lut3_I2_O)        0.124    24.015 r  bldcUart/msgBuffer[3][2]_i_54/O
                         net (fo=1, routed)           0.000    24.015    bldcUart/msgBuffer[3][2]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.565 f  bldcUart/msgBuffer_reg[3][2]_i_22/CO[3]
                         net (fo=3, routed)           1.581    26.147    bldcUart/p_43_in
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    26.271 f  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           0.276    26.546    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I0_O)        0.124    26.670 f  bldcUart/msgBuffer[3][1]_i_2/O
                         net (fo=1, routed)           0.149    26.819    bldcUart/msgBuffer[3][1]_i_2_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.943 r  bldcUart/msgBuffer[3][1]_i_1/O
                         net (fo=1, routed)           0.000    26.943    bldcUart/msgBuffer[3][1]_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.437    19.778    bldcUart/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)        0.034    19.965    bldcUart/msgBuffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -26.943    
  -------------------------------------------------------------------
                         slack                                 -6.978    

Slack (VIOLATED) :        -6.797ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]_replica_2/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        16.726ns  (logic 7.027ns (42.012%)  route 9.699ns (57.988%))
  Logic Levels:           25  (CARRY4=16 LUT3=2 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 19.780 - 15.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564    10.085    bldcUart/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  bldcUart/setData_reg[4]_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.459    10.544 f  bldcUart/setData_reg[4]_replica_2/Q
                         net (fo=3, routed)           0.835    11.379    bldcUart/setData_reg[8]_0[4]_repN_2
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.503 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=83, routed)          0.581    12.085    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124    12.209 f  bldcUart/msgBuffer[4][3]_i_135/O
                         net (fo=61, routed)          0.782    12.991    bldcUart/msgBuffer[4][3]_i_135_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124    13.115 r  bldcUart/msgBuffer[2][1]_i_191/O
                         net (fo=3, routed)           0.497    13.612    bldcUart/msgBuffer[2][1]_i_191_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.162 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.162    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.485 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[1]
                         net (fo=3, routed)           0.479    14.964    bldcUart/msgBuffer_reg[2][1]_i_263_n_6
    SLICE_X34Y4          LUT3 (Prop_lut3_I1_O)        0.306    15.270 r  bldcUart/msgBuffer[2][1]_i_304/O
                         net (fo=1, routed)           0.528    15.798    bldcUart/msgBuffer[2][1]_i_304_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.305 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.305    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.419    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.533    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.772 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[2]
                         net (fo=3, routed)           0.580    17.353    bldcUart/msgBuffer_reg[2][1]_i_177_n_5
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.302    17.655 r  bldcUart/msgBuffer[2][1]_i_167/O
                         net (fo=1, routed)           0.647    18.301    bldcUart/msgBuffer[2][1]_i_167_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.686 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.686    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    18.800    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.134 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.647    19.781    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.508 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.431    20.939    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.303    21.242 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.242    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.618 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.618    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.837 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         0.934    22.772    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.295    23.067 r  bldcUart/msgBuffer[2][1]_i_18/O
                         net (fo=117, routed)         0.806    23.872    bldcUart/msgBuffer[2][1]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.271 r  bldcUart/msgBuffer_reg[2][2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.271    bldcUart/msgBuffer_reg[2][2]_i_70_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.385 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.385    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.499 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.499    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.613 r  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.422    26.035    bldcUart/p_16_in
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    26.159 r  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.529    26.688    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I1_O)        0.124    26.812 r  bldcUart/msgBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    26.812    bldcUart/msgBuffer[2][2]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.439    19.780    bldcUart/clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.968    
                         clock uncertainty           -0.035    19.933    
    SLICE_X38Y15         FDRE (Setup_fdre_C_D)        0.082    20.015    bldcUart/msgBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                         -26.812    
  -------------------------------------------------------------------
                         slack                                 -6.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bldcUart/setData_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/rpmData_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.167ns (34.672%)  route 0.315ns (65.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.562     6.445    bldcUart/clk_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  bldcUart/setData_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.167     6.612 r  bldcUart/setData_reg[3]/Q
                         net (fo=8, routed)           0.315     6.927    bldcUart/setData_reg[8]_0[3]
    SLICE_X39Y0          FDRE                                         r  bldcUart/rpmData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  bldcUart/rpmData_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.077     6.788    bldcUart/rpmData_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.788    
                         arrival time                           6.927    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/ampData_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.495ns  (logic 0.146ns (29.504%)  route 0.349ns (70.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/setData_reg[4]/Q
                         net (fo=4, routed)           0.349     6.941    bldcUart/setData_reg[8]_0[4]
    SLICE_X43Y0          FDRE                                         r  bldcUart/ampData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y0          FDRE                                         r  bldcUart/ampData_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.712    
    SLICE_X43Y0          FDRE (Hold_fdre_C_D)         0.079     6.791    bldcUart/ampData_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.791    
                         arrival time                           6.941    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/rpmData_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.502ns  (logic 0.146ns (29.087%)  route 0.356ns (70.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/setData_reg[4]/Q
                         net (fo=4, routed)           0.356     6.948    bldcUart/setData_reg[8]_0[4]
    SLICE_X39Y2          FDRE                                         r  bldcUart/rpmData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  bldcUart/rpmData_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.077     6.788    bldcUart/rpmData_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.788    
                         arrival time                           6.948    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[4][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/asciiVal_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.191ns (70.058%)  route 0.082ns (29.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564     6.447    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  bldcUart/buffer_reg[4][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.146     6.593 r  bldcUart/buffer_reg[4][0]/Q
                         net (fo=14, routed)          0.082     6.675    bldcUart/buffer_reg_n_0_[4][0]
    SLICE_X48Y11         LUT5 (Prop_lut5_I0_O)        0.045     6.720 r  bldcUart/asciiVal[0]_i_1/O
                         net (fo=1, routed)           0.000     6.720    bldcUart/buffer[0]
    SLICE_X48Y11         FDRE                                         r  bldcUart/asciiVal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  bldcUart/asciiVal_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.460    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.099     6.559    bldcUart/asciiVal_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           6.720    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[4][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/asciiVal_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (57.976%)  route 0.138ns (42.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564     6.447    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  bldcUart/buffer_reg[4][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.146     6.593 r  bldcUart/buffer_reg[4][5]/Q
                         net (fo=5, routed)           0.138     6.732    bldcUart/buffer_reg_n_0_[4][5]
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.045     6.777 r  bldcUart/asciiVal[5]_i_1/O
                         net (fo=1, routed)           0.000     6.777    bldcUart/buffer[5]
    SLICE_X50Y11         FDRE                                         r  bldcUart/asciiVal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.835     6.962    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  bldcUart/asciiVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.484    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.124     6.608    bldcUart/asciiVal_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           6.777    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uin/DI_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.309%)  route 0.395ns (73.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.567     1.450    uin/CLK
    SLICE_X48Y0          FDRE                                         r  uin/DI_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uin/DI_reg[3]/Q
                         net (fo=1, routed)           0.395     1.986    uin/FIFO_SYNC_MACRO_inst/Q[3]
    RAMB18_X1Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.879     2.007    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X1Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[3])
                                                      0.296     1.805    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.078     1.689    state[1]
    SLICE_X56Y13         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.052     1.499    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[1][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/buffer_reg[2][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.357%)  route 0.128ns (46.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  bldcUart/buffer_reg[1][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/buffer_reg[1][3]/Q
                         net (fo=2, routed)           0.128     6.720    bldcUart/buffer_reg[1]_6[3]
    SLICE_X48Y12         FDRE                                         r  bldcUart/buffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.832     6.959    bldcUart/clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  bldcUart/buffer_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.446    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.079     6.525    bldcUart/buffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -6.525    
                         arrival time                           6.720    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[3][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/asciiVal_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.683%)  route 0.124ns (39.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564     6.447    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  bldcUart/buffer_reg[3][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.146     6.593 r  bldcUart/buffer_reg[3][4]/Q
                         net (fo=4, routed)           0.124     6.717    bldcUart/buffer_reg[3]_4[4]
    SLICE_X48Y11         LUT5 (Prop_lut5_I2_O)        0.045     6.762 r  bldcUart/asciiVal[4]_i_1/O
                         net (fo=1, routed)           0.000     6.762    bldcUart/buffer[4]
    SLICE_X48Y11         FDRE                                         r  bldcUart/asciiVal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  bldcUart/asciiVal_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.463    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.099     6.562    bldcUart/asciiVal_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.562    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[3][3]/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/asciiVal_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.191ns (58.817%)  route 0.134ns (41.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564     6.447    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y10         FDSE                                         r  bldcUart/buffer_reg[3][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDSE (Prop_fdse_C_Q)         0.146     6.593 r  bldcUart/buffer_reg[3][3]/Q
                         net (fo=4, routed)           0.134     6.727    bldcUart/buffer_reg[3]_4[3]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.045     6.772 r  bldcUart/asciiVal[3]_i_1/O
                         net (fo=1, routed)           0.000     6.772    bldcUart/buffer[3]
    SLICE_X49Y12         FDRE                                         r  bldcUart/asciiVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.832     6.959    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  bldcUart/asciiVal_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.461    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.098     6.559    bldcUart/asciiVal_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           6.772    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y0     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y0     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y6     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y6     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK       n/a            2.154         10.000      7.846      DSP48_X1Y0      modBldc/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X56Y13    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X56Y13    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X54Y10    ampData_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X56Y13    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X56Y13    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X56Y13    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X56Y13    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X54Y10    ampData_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X54Y10    ampData_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X55Y10    ampData_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X55Y10    ampData_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X56Y13    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X56Y13    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X56Y13    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X56Y13    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X54Y10    ampData_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X54Y10    ampData_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X55Y10    ampData_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X55Y10    ampData_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFB
  To Clock:  CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ghzPll/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :           12  Failing Endpoints,  Worst Slack       -6.247ns,  Total Violation      -65.549ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.155ns,  Total Violation       -2.558ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_8/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 1.670ns (26.385%)  route 4.659ns (73.615%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 8.513 - 0.500 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     9.049 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[40]
                         net (fo=1, routed)           0.847     9.896    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[40]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_comp/O
                         net (fo=1, routed)           0.407    10.427    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_comp/O
                         net (fo=2, routed)           0.693    11.244    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.368 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.173    11.541    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    12.764    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.162 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.162    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.276    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.504 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.440    14.944    modPwm/p_0_in
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.442     8.513    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/C  (IS_INVERTED)
                         clock pessimism              0.482     8.995    
                         clock uncertainty           -0.055     8.940    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.244     8.696    modPwm/D_reg_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.233ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_4/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.670ns (26.484%)  route 4.636ns (73.516%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 8.513 - 0.500 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     9.049 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[40]
                         net (fo=1, routed)           0.847     9.896    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[40]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_comp/O
                         net (fo=1, routed)           0.407    10.427    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_comp/O
                         net (fo=2, routed)           0.693    11.244    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.368 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.173    11.541    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    12.764    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.162 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.162    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.276    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.504 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.417    14.920    modPwm/p_0_in
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.442     8.513    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/C  (IS_INVERTED)
                         clock pessimism              0.482     8.995    
                         clock uncertainty           -0.055     8.940    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.253     8.687    modPwm/D_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                 -6.233    

Slack (VIOLATED) :        -6.219ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 1.670ns (26.550%)  route 4.620ns (73.450%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.016ns = ( 8.516 - 0.500 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     9.049 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[40]
                         net (fo=1, routed)           0.847     9.896    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[40]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_comp/O
                         net (fo=1, routed)           0.407    10.427    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_comp/O
                         net (fo=2, routed)           0.693    11.244    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.368 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.173    11.541    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    12.764    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.162 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.162    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.276    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.504 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.401    14.905    modPwm/p_0_in
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.445     8.516    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
                         clock pessimism              0.468     8.984    
                         clock uncertainty           -0.055     8.929    
    SLICE_X57Y17         FDRE (Setup_fdre_C_D)       -0.244     8.685    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 -6.219    

Slack (VIOLATED) :        -6.192ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 1.670ns (26.495%)  route 4.633ns (73.505%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 8.513 - 0.500 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     9.049 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[40]
                         net (fo=1, routed)           0.847     9.896    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[40]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_comp/O
                         net (fo=1, routed)           0.407    10.427    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_comp/O
                         net (fo=2, routed)           0.693    11.244    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.368 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.173    11.541    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    12.764    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.162 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.162    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.276    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.504 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.414    14.918    modPwm/p_0_in
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.442     8.513    modPwm/clk
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.482     8.995    
                         clock uncertainty           -0.055     8.940    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)       -0.215     8.725    modPwm/D_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                 -6.192    

Slack (VIOLATED) :        -6.161ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_5/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.670ns (26.655%)  route 4.595ns (73.345%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     9.049 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[40]
                         net (fo=1, routed)           0.847     9.896    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[40]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_comp/O
                         net (fo=1, routed)           0.407    10.427    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_comp/O
                         net (fo=2, routed)           0.693    11.244    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.368 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.173    11.541    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    12.764    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.162 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.162    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.276    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.504 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.376    14.880    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_5/C  (IS_INVERTED)
                         clock pessimism              0.482     9.002    
                         clock uncertainty           -0.055     8.947    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.229     8.718    modPwm/D_reg_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                 -6.161    

Slack (VIOLATED) :        -6.155ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_7/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.670ns (26.655%)  route 4.595ns (73.345%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     9.049 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[40]
                         net (fo=1, routed)           0.847     9.896    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[40]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_comp/O
                         net (fo=1, routed)           0.407    10.427    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_comp/O
                         net (fo=2, routed)           0.693    11.244    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.368 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.173    11.541    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    12.764    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.162 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.162    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.276    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.504 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.376    14.880    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_7/C  (IS_INVERTED)
                         clock pessimism              0.482     9.002    
                         clock uncertainty           -0.055     8.947    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.223     8.724    modPwm/D_reg_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                 -6.155    

Slack (VIOLATED) :        -6.132ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_3/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.670ns (26.655%)  route 4.595ns (73.345%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     9.049 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[40]
                         net (fo=1, routed)           0.847     9.896    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[40]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_comp/O
                         net (fo=1, routed)           0.407    10.427    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_comp/O
                         net (fo=2, routed)           0.693    11.244    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.368 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.173    11.541    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    12.764    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.162 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.162    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.276    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.504 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.376    14.880    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/C  (IS_INVERTED)
                         clock pessimism              0.482     9.002    
                         clock uncertainty           -0.055     8.947    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.200     8.747    modPwm/D_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                 -6.132    

Slack (VIOLATED) :        -6.047ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_2/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.670ns (27.075%)  route 4.498ns (72.925%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     9.049 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[40]
                         net (fo=1, routed)           0.847     9.896    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[40]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_comp/O
                         net (fo=1, routed)           0.407    10.427    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_comp/O
                         net (fo=2, routed)           0.693    11.244    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.368 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.173    11.541    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    12.764    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.162 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.162    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.276    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.504 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.279    14.783    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/C  (IS_INVERTED)
                         clock pessimism              0.482     9.002    
                         clock uncertainty           -0.055     8.947    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.212     8.735    modPwm/D_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                         -14.783    
  -------------------------------------------------------------------
                         slack                                 -6.047    

Slack (VIOLATED) :        -6.047ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_6/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.670ns (27.075%)  route 4.498ns (72.925%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     9.049 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[40]
                         net (fo=1, routed)           0.847     9.896    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[40]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_comp/O
                         net (fo=1, routed)           0.407    10.427    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_comp/O
                         net (fo=2, routed)           0.693    11.244    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.368 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.173    11.541    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    12.764    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.162 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.162    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.276    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.504 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.279    14.783    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/C  (IS_INVERTED)
                         clock pessimism              0.482     9.002    
                         clock uncertainty           -0.055     8.947    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.212     8.735    modPwm/D_reg_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                         -14.783    
  -------------------------------------------------------------------
                         slack                                 -6.047    

Slack (VIOLATED) :        -3.374ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.930ns (24.029%)  route 2.940ns (75.971%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 9.107 - 1.000 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.656     8.615    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     9.049 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[18]
                         net (fo=2, routed)           0.922     9.971    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[18]
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.124    10.095 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_12/O
                         net (fo=1, routed)           0.306    10.401    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_12_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    10.525 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_7/O
                         net (fo=2, routed)           1.001    11.526    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_7_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I1_O)        0.124    11.650 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.312    11.962    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.086 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.399    12.485    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.537     9.107    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.615    
                         clock uncertainty           -0.055     9.560    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.449     9.111    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                 -3.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.171ns (24.185%)  route 0.536ns (75.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     2.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     2.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[3]
                         net (fo=4, routed)           0.336     3.128    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[3]
    SLICE_X54Y13         LUT6 (Prop_lut6_I3_O)        0.045     3.173 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.200     3.372    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.921     3.498    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism             -0.833     2.665    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113     2.778    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.171ns (23.846%)  route 0.546ns (76.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     2.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     2.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[3]
                         net (fo=4, routed)           0.336     3.128    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[3]
    SLICE_X54Y13         LUT6 (Prop_lut6_I3_O)        0.045     3.173 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.210     3.382    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.921     3.498    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism             -0.833     2.665    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.113     2.778    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.171ns (23.846%)  route 0.546ns (76.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     2.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     2.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[3]
                         net (fo=4, routed)           0.336     3.128    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[3]
    SLICE_X54Y13         LUT6 (Prop_lut6_I3_O)        0.045     3.173 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.210     3.382    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.921     3.498    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism             -0.833     2.665    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.113     2.778    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_2/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@1.000ns)
  Data Path Delay:        1.010ns  (logic 0.252ns (24.945%)  route 0.758ns (75.055%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 3.912 - 0.500 ) 
    Source Clock Delay      (SCD):    2.665ns = ( 3.665 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     2.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     3.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     3.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[30]
                         net (fo=2, routed)           0.222     4.013    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[30]
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.045     4.058 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.058    modPwm/COUNTER_TC_MACRO_inst_n_20
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     4.139 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.536     4.675    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     2.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     3.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.835     3.912    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/C  (IS_INVERTED)
                         clock pessimism             -0.818     3.094    
                         clock uncertainty            0.055     3.148    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.002     3.150    modPwm/D_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           4.675    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_6/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@1.000ns)
  Data Path Delay:        1.010ns  (logic 0.252ns (24.945%)  route 0.758ns (75.055%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 3.912 - 0.500 ) 
    Source Clock Delay      (SCD):    2.665ns = ( 3.665 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     2.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     3.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     3.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[30]
                         net (fo=2, routed)           0.222     4.013    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[30]
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.045     4.058 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.058    modPwm/COUNTER_TC_MACRO_inst_n_20
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     4.139 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.536     4.675    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     2.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     3.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.835     3.912    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/C  (IS_INVERTED)
                         clock pessimism             -0.818     3.094    
                         clock uncertainty            0.055     3.148    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.002     3.150    modPwm/D_reg_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           4.675    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_4/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@1.000ns)
  Data Path Delay:        1.029ns  (logic 0.252ns (24.494%)  route 0.777ns (75.506%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 3.905 - 0.500 ) 
    Source Clock Delay      (SCD):    2.665ns = ( 3.665 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     2.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     3.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     3.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[30]
                         net (fo=2, routed)           0.222     4.013    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[30]
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.045     4.058 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.058    modPwm/COUNTER_TC_MACRO_inst_n_20
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     4.139 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.555     4.694    modPwm/p_0_in
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     2.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     3.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.828     3.905    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/C  (IS_INVERTED)
                         clock pessimism             -0.818     3.087    
                         clock uncertainty            0.055     3.141    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.012     3.153    modPwm/D_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           4.694    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@1.000ns)
  Data Path Delay:        1.063ns  (logic 0.252ns (23.705%)  route 0.811ns (76.295%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 3.906 - 0.500 ) 
    Source Clock Delay      (SCD):    2.665ns = ( 3.665 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     2.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     3.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     3.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[30]
                         net (fo=2, routed)           0.222     4.013    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[30]
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.045     4.058 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.058    modPwm/COUNTER_TC_MACRO_inst_n_20
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     4.139 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.589     4.728    modPwm/p_0_in
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     2.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     3.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.829     3.906    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
                         clock pessimism             -0.797     3.109    
                         clock uncertainty            0.055     3.163    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.014     3.177    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_8/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@1.000ns)
  Data Path Delay:        1.067ns  (logic 0.252ns (23.610%)  route 0.815ns (76.390%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 3.905 - 0.500 ) 
    Source Clock Delay      (SCD):    2.665ns = ( 3.665 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     2.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     3.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     3.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[30]
                         net (fo=2, routed)           0.222     4.013    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[30]
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.045     4.058 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.058    modPwm/COUNTER_TC_MACRO_inst_n_20
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     4.139 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.593     4.732    modPwm/p_0_in
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     2.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     3.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.828     3.905    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/C  (IS_INVERTED)
                         clock pessimism             -0.818     3.087    
                         clock uncertainty            0.055     3.141    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.014     3.155    modPwm/D_reg_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica_3/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@1.000ns)
  Data Path Delay:        1.083ns  (logic 0.252ns (23.260%)  route 0.831ns (76.740%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 3.912 - 0.500 ) 
    Source Clock Delay      (SCD):    2.665ns = ( 3.665 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     2.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     3.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     3.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[30]
                         net (fo=2, routed)           0.222     4.013    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[30]
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.045     4.058 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.058    modPwm/COUNTER_TC_MACRO_inst_n_20
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     4.139 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.609     4.749    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     2.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     3.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.835     3.912    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/C  (IS_INVERTED)
                         clock pessimism             -0.818     3.094    
                         clock uncertainty            0.055     3.148    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)        -0.001     3.147    modPwm/D_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           4.749    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@0.500ns - CLKOUT0 rise@1.000ns)
  Data Path Delay:        1.078ns  (logic 0.252ns (23.375%)  route 0.826ns (76.625%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 3.905 - 0.500 ) 
    Source Clock Delay      (SCD):    2.665ns = ( 3.665 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     2.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.014 r  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.651     3.665    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y5           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     3.791 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[30]
                         net (fo=2, routed)           0.222     4.013    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[30]
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.045     4.058 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.058    modPwm/COUNTER_TC_MACRO_inst_n_20
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     4.139 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.604     4.743    modPwm/p_0_in
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     2.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     3.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.828     3.905    modPwm/clk
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism             -0.818     3.087    
                         clock uncertainty            0.055     3.141    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)        -0.002     3.139    modPwm/D_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           4.743    
  -------------------------------------------------------------------
                         slack                                  1.604    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ghzPll/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         1.000       -1.155     BUFGCTRL_X0Y1   ghzPll/BUFG_inst/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         1.000       -1.154     DSP48_X1Y5      modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.000       -0.249     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X57Y17    modPwm/D_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X54Y18    modPwm/D_reg_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_3/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X55Y18    modPwm/D_reg_lopt_replica_4/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_5/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_6/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.000       159.000    PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X57Y17    modPwm/D_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X57Y17    modPwm/D_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y18    modPwm/D_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y18    modPwm/D_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X55Y18    modPwm/D_reg_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X55Y18    modPwm/D_reg_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X57Y17    modPwm/D_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X57Y17    modPwm/D_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y18    modPwm/D_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y18    modPwm/D_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X54Y11    modPwm/D_reg_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X55Y18    modPwm/D_reg_lopt_replica_4/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X55Y18    modPwm/D_reg_lopt_replica_4/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  sys_clk_pin

Setup :            6  Failing Endpoints,  Worst Slack       -4.874ns,  Total Violation      -28.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.874ns  (required time - arrival time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (sys_clk_pin rise@10.000ns - CLKOUT0 fall@9.500ns)
  Data Path Delay:        1.662ns  (logic 0.583ns (35.087%)  route 1.079ns (64.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    8.521ns = ( 18.021 - 9.500 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    10.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    12.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598    14.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    14.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655    16.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    16.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.562    18.021    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.459    18.480 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.688    19.168    modBldc/hBus_reg[5]
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124    19.292 r  modBldc/hBus[1]_i_1/O
                         net (fo=2, routed)           0.391    19.683    modBldc_n_4
    SLICE_X59Y18         FDRE                                         r  hBus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  hBus_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.153    14.876    
    SLICE_X59Y18         FDRE (Setup_fdre_C_D)       -0.067    14.809    hBus_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -19.683    
  -------------------------------------------------------------------
                         slack                                 -4.874    

Slack (VIOLATED) :        -4.787ns  (required time - arrival time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (sys_clk_pin rise@10.000ns - CLKOUT0 fall@9.500ns)
  Data Path Delay:        1.574ns  (logic 0.583ns (37.043%)  route 0.991ns (62.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    8.521ns = ( 18.021 - 9.500 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    10.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    12.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598    14.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    14.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655    16.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    16.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.562    18.021    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.459    18.480 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.648    19.128    modBldc/hBus_reg[5]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    19.252 r  modBldc/hBus[3]_i_1/O
                         net (fo=2, routed)           0.343    19.595    modBldc_n_2
    SLICE_X59Y20         FDRE                                         r  hBus_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  hBus_reg[3]_lopt_replica/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.153    14.875    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)       -0.067    14.808    hBus_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -19.595    
  -------------------------------------------------------------------
                         slack                                 -4.787    

Slack (VIOLATED) :        -4.787ns  (required time - arrival time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (sys_clk_pin rise@10.000ns - CLKOUT0 fall@9.500ns)
  Data Path Delay:        1.574ns  (logic 0.583ns (37.047%)  route 0.991ns (62.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    8.521ns = ( 18.021 - 9.500 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    10.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    12.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598    14.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    14.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655    16.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    16.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.562    18.021    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.459    18.480 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.648    19.128    modBldc/hBus_reg[5]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    19.252 r  modBldc/hBus[3]_i_1/O
                         net (fo=2, routed)           0.342    19.595    modBldc_n_2
    SLICE_X59Y19         FDRE                                         r  hBus_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  hBus_reg[3]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.153    14.875    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)       -0.067    14.808    hBus_reg[3]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -19.595    
  -------------------------------------------------------------------
                         slack                                 -4.787    

Slack (VIOLATED) :        -4.781ns  (required time - arrival time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (sys_clk_pin rise@10.000ns - CLKOUT0 fall@9.500ns)
  Data Path Delay:        1.605ns  (logic 0.583ns (36.319%)  route 1.022ns (63.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    8.521ns = ( 18.021 - 9.500 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    10.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    12.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598    14.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    14.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655    16.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    16.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.562    18.021    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.459    18.480 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.688    19.168    modBldc/hBus_reg[5]
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124    19.292 r  modBldc/hBus[1]_i_1/O
                         net (fo=2, routed)           0.335    19.626    modBldc_n_4
    SLICE_X60Y18         FDRE                                         r  hBus_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  hBus_reg[1]_lopt_replica/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.153    14.876    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)       -0.031    14.845    hBus_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                 -4.781    

Slack (VIOLATED) :        -4.756ns  (required time - arrival time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (sys_clk_pin rise@10.000ns - CLKOUT0 fall@9.500ns)
  Data Path Delay:        1.615ns  (logic 0.609ns (37.704%)  route 1.006ns (62.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    8.521ns = ( 18.021 - 9.500 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    10.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    12.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598    14.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    14.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655    16.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    16.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.562    18.021    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.459    18.480 r  modPwm/D_reg/Q
                         net (fo=3, routed)           1.006    19.486    modBldc/hBus_reg[5]
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.150    19.636 r  modBldc/hBus[5]_i_2/O
                         net (fo=2, routed)           0.000    19.636    modBldc_n_0
    SLICE_X54Y15         FDRE                                         r  hBus_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  hBus_reg[5]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.153    14.814    
    SLICE_X54Y15         FDRE (Setup_fdre_C_D)        0.066    14.880    hBus_reg[5]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -19.636    
  -------------------------------------------------------------------
                         slack                                 -4.756    

Slack (VIOLATED) :        -4.743ns  (required time - arrival time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (sys_clk_pin rise@10.000ns - CLKOUT0 fall@9.500ns)
  Data Path Delay:        1.615ns  (logic 0.609ns (37.704%)  route 1.006ns (62.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    8.521ns = ( 18.021 - 9.500 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    10.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    12.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598    14.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    14.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655    16.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    16.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.562    18.021    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.459    18.480 r  modPwm/D_reg/Q
                         net (fo=3, routed)           1.006    19.486    modBldc/hBus_reg[5]
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.150    19.636 r  modBldc/hBus[5]_i_2/O
                         net (fo=2, routed)           0.000    19.636    modBldc_n_0
    SLICE_X54Y15         FDRE                                         r  hBus_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  hBus_reg[5]_lopt_replica/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.153    14.814    
    SLICE_X54Y15         FDRE (Setup_fdre_C_D)        0.079    14.893    hBus_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -19.636    
  -------------------------------------------------------------------
                         slack                                 -4.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (sys_clk_pin rise@0.000ns - CLKOUT0 fall@0.500ns)
  Data Path Delay:        0.554ns  (logic 0.190ns (34.282%)  route 0.364ns (65.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    2.576ns = ( 3.076 - 0.500 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.562     3.076    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.146     3.222 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.364     3.586    modBldc/hBus_reg[5]
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.044     3.630 r  modBldc/hBus[5]_i_2/O
                         net (fo=2, routed)           0.000     3.630    modBldc_n_0
    SLICE_X54Y15         FDRE                                         r  hBus_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  hBus_reg[5]_lopt_replica/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.153     1.867    
    SLICE_X54Y15         FDRE (Hold_fdre_C_D)         0.124     1.991    hBus_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (sys_clk_pin rise@0.000ns - CLKOUT0 fall@0.500ns)
  Data Path Delay:        0.554ns  (logic 0.190ns (34.282%)  route 0.364ns (65.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    2.576ns = ( 3.076 - 0.500 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.562     3.076    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.146     3.222 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.364     3.586    modBldc/hBus_reg[5]
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.044     3.630 r  modBldc/hBus[5]_i_2/O
                         net (fo=2, routed)           0.000     3.630    modBldc_n_0
    SLICE_X54Y15         FDRE                                         r  hBus_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  hBus_reg[5]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.153     1.867    
    SLICE_X54Y15         FDRE (Hold_fdre_C_D)         0.123     1.990    hBus_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (sys_clk_pin rise@0.000ns - CLKOUT0 fall@0.500ns)
  Data Path Delay:        0.609ns  (logic 0.191ns (31.380%)  route 0.418ns (68.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.576ns = ( 3.076 - 0.500 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.562     3.076    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.146     3.222 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.295     3.517    modBldc/hBus_reg[5]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.045     3.562 r  modBldc/hBus[3]_i_1/O
                         net (fo=2, routed)           0.122     3.684    modBldc_n_2
    SLICE_X59Y19         FDRE                                         r  hBus_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  hBus_reg[3]/C
                         clock pessimism             -0.244     1.737    
                         clock uncertainty            0.153     1.890    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.070     1.960    hBus_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (sys_clk_pin rise@0.000ns - CLKOUT0 fall@0.500ns)
  Data Path Delay:        0.613ns  (logic 0.191ns (31.166%)  route 0.422ns (68.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    2.576ns = ( 3.076 - 0.500 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.562     3.076    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.146     3.222 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.295     3.517    modBldc/hBus_reg[5]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.045     3.562 r  modBldc/hBus[3]_i_1/O
                         net (fo=2, routed)           0.127     3.688    modBldc_n_2
    SLICE_X59Y20         FDRE                                         r  hBus_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  hBus_reg[3]_lopt_replica/C
                         clock pessimism             -0.244     1.736    
                         clock uncertainty            0.153     1.889    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.070     1.959    hBus_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (sys_clk_pin rise@0.000ns - CLKOUT0 fall@0.500ns)
  Data Path Delay:        0.626ns  (logic 0.191ns (30.502%)  route 0.435ns (69.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    2.576ns = ( 3.076 - 0.500 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.562     3.076    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.146     3.222 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.323     3.544    modBldc/hBus_reg[5]
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.045     3.589 r  modBldc/hBus[1]_i_1/O
                         net (fo=2, routed)           0.113     3.702    modBldc_n_4
    SLICE_X60Y18         FDRE                                         r  hBus_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  hBus_reg[1]_lopt_replica/C
                         clock pessimism             -0.244     1.738    
                         clock uncertainty            0.153     1.891    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.059     1.950    hBus_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 modPwm/D_reg/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            hBus_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (sys_clk_pin rise@0.000ns - CLKOUT0 fall@0.500ns)
  Data Path Delay:        0.642ns  (logic 0.191ns (29.769%)  route 0.451ns (70.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    2.576ns = ( 3.076 - 0.500 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.562     3.076    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.146     3.222 r  modPwm/D_reg/Q
                         net (fo=3, routed)           0.323     3.544    modBldc/hBus_reg[5]
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.045     3.589 r  modBldc/hBus[1]_i_1/O
                         net (fo=2, routed)           0.128     3.717    modBldc_n_4
    SLICE_X59Y18         FDRE                                         r  hBus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  hBus_reg[1]/C
                         clock pessimism             -0.244     1.738    
                         clock uncertainty            0.153     1.891    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.070     1.961    hBus_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  1.756    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  CLKOUT0

Setup :            9  Failing Endpoints,  Worst Slack       -4.883ns,  Total Violation      -43.140ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.883ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_8/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.831ns (22.638%)  route 6.257ns (77.362%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 8.513 - 0.500 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  ampData_reg[1]/Q
                         net (fo=46, routed)          2.577     8.123    modPwm/Q[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  modPwm/g0_b13/O
                         net (fo=1, routed)           0.000     8.247    modPwm/g0_b13_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.459 r  modPwm/D0_carry__0_i_8/O
                         net (fo=2, routed)           1.141     9.600    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_12
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.299     9.899 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    10.998    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.396 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.738 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.440    13.178    modPwm/p_0_in
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.442     8.513    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/C  (IS_INVERTED)
                         clock pessimism              0.180     8.693    
                         clock uncertainty           -0.153     8.540    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.244     8.296    modPwm/D_reg_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                 -4.883    

Slack (VIOLATED) :        -4.868ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_4/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 1.831ns (22.704%)  route 6.234ns (77.296%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 8.513 - 0.500 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  ampData_reg[1]/Q
                         net (fo=46, routed)          2.577     8.123    modPwm/Q[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  modPwm/g0_b13/O
                         net (fo=1, routed)           0.000     8.247    modPwm/g0_b13_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.459 r  modPwm/D0_carry__0_i_8/O
                         net (fo=2, routed)           1.141     9.600    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_12
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.299     9.899 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    10.998    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.396 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.738 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.417    13.155    modPwm/p_0_in
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.442     8.513    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/C  (IS_INVERTED)
                         clock pessimism              0.180     8.693    
                         clock uncertainty           -0.153     8.540    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.253     8.287    modPwm/D_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -4.868    

Slack (VIOLATED) :        -4.841ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.831ns (22.749%)  route 6.218ns (77.251%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.016ns = ( 8.516 - 0.500 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  ampData_reg[1]/Q
                         net (fo=46, routed)          2.577     8.123    modPwm/Q[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  modPwm/g0_b13/O
                         net (fo=1, routed)           0.000     8.247    modPwm/g0_b13_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.459 r  modPwm/D0_carry__0_i_8/O
                         net (fo=2, routed)           1.141     9.600    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_12
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.299     9.899 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    10.998    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.396 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.738 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.401    13.139    modPwm/p_0_in
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.445     8.516    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
                         clock pessimism              0.180     8.696    
                         clock uncertainty           -0.153     8.543    
    SLICE_X57Y17         FDRE (Setup_fdre_C_D)       -0.244     8.299    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                         -13.139    
  -------------------------------------------------------------------
                         slack                                 -4.841    

Slack (VIOLATED) :        -4.828ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 1.831ns (22.712%)  route 6.231ns (77.288%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 8.513 - 0.500 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  ampData_reg[1]/Q
                         net (fo=46, routed)          2.577     8.123    modPwm/Q[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  modPwm/g0_b13/O
                         net (fo=1, routed)           0.000     8.247    modPwm/g0_b13_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.459 r  modPwm/D0_carry__0_i_8/O
                         net (fo=2, routed)           1.141     9.600    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_12
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.299     9.899 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    10.998    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.396 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.738 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.414    13.152    modPwm/p_0_in
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.442     8.513    modPwm/clk
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.180     8.693    
                         clock uncertainty           -0.153     8.540    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)       -0.215     8.325    modPwm/D_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                         -13.152    
  -------------------------------------------------------------------
                         slack                                 -4.828    

Slack (VIOLATED) :        -4.797ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_5/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 1.831ns (22.819%)  route 6.193ns (77.181%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  ampData_reg[1]/Q
                         net (fo=46, routed)          2.577     8.123    modPwm/Q[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  modPwm/g0_b13/O
                         net (fo=1, routed)           0.000     8.247    modPwm/g0_b13_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.459 r  modPwm/D0_carry__0_i_8/O
                         net (fo=2, routed)           1.141     9.600    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_12
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.299     9.899 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    10.998    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.396 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.738 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.376    13.114    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_5/C  (IS_INVERTED)
                         clock pessimism              0.180     8.700    
                         clock uncertainty           -0.153     8.547    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.229     8.318    modPwm/D_reg_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 -4.797    

Slack (VIOLATED) :        -4.791ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_7/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 1.831ns (22.819%)  route 6.193ns (77.181%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  ampData_reg[1]/Q
                         net (fo=46, routed)          2.577     8.123    modPwm/Q[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  modPwm/g0_b13/O
                         net (fo=1, routed)           0.000     8.247    modPwm/g0_b13_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.459 r  modPwm/D0_carry__0_i_8/O
                         net (fo=2, routed)           1.141     9.600    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_12
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.299     9.899 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    10.998    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.396 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.738 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.376    13.114    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_7/C  (IS_INVERTED)
                         clock pessimism              0.180     8.700    
                         clock uncertainty           -0.153     8.547    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.223     8.324    modPwm/D_reg_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 -4.791    

Slack (VIOLATED) :        -4.768ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_3/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 1.831ns (22.819%)  route 6.193ns (77.181%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  ampData_reg[1]/Q
                         net (fo=46, routed)          2.577     8.123    modPwm/Q[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  modPwm/g0_b13/O
                         net (fo=1, routed)           0.000     8.247    modPwm/g0_b13_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.459 r  modPwm/D0_carry__0_i_8/O
                         net (fo=2, routed)           1.141     9.600    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_12
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.299     9.899 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    10.998    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.396 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.738 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.376    13.114    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/C  (IS_INVERTED)
                         clock pessimism              0.180     8.700    
                         clock uncertainty           -0.153     8.547    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.200     8.347    modPwm/D_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 -4.768    

Slack (VIOLATED) :        -4.683ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_2/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 1.831ns (23.098%)  route 6.096ns (76.902%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  ampData_reg[1]/Q
                         net (fo=46, routed)          2.577     8.123    modPwm/Q[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  modPwm/g0_b13/O
                         net (fo=1, routed)           0.000     8.247    modPwm/g0_b13_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.459 r  modPwm/D0_carry__0_i_8/O
                         net (fo=2, routed)           1.141     9.600    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_12
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.299     9.899 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    10.998    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.396 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.738 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.279    13.017    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/C  (IS_INVERTED)
                         clock pessimism              0.180     8.700    
                         clock uncertainty           -0.153     8.547    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.212     8.335    modPwm/D_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                 -4.683    

Slack (VIOLATED) :        -4.683ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_6/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLKOUT0 fall@0.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 1.831ns (23.098%)  route 6.096ns (76.902%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 8.520 - 0.500 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  ampData_reg[1]/Q
                         net (fo=46, routed)          2.577     8.123    modPwm/Q[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  modPwm/g0_b13/O
                         net (fo=1, routed)           0.000     8.247    modPwm/g0_b13_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.459 r  modPwm/D0_carry__0_i_8/O
                         net (fo=2, routed)           1.141     9.600    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_12
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.299     9.899 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.099    10.998    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.396 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.738 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           1.279    13.017    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.888 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.841 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.320    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.403 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.980    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.071 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.449     8.520    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/C  (IS_INVERTED)
                         clock pessimism              0.180     8.700    
                         clock uncertainty           -0.153     8.547    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.212     8.335    modPwm/D_reg_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                 -4.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_2/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@9.500ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.657ns  (logic 0.442ns (26.673%)  route 1.215ns (73.327%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 12.912 - 9.500 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 11.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564    11.447    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    11.588 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.679    12.267    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.045    12.312 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.312    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    12.464 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    12.503 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.503    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    12.568 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.536    13.104    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     9.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    10.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822    11.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546    12.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.835    12.912    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/C  (IS_INVERTED)
                         clock pessimism             -0.244    12.667    
                         clock uncertainty            0.153    12.821    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.002    12.823    modPwm/D_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        -12.823    
                         arrival time                          13.104    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_6/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@9.500ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.657ns  (logic 0.442ns (26.673%)  route 1.215ns (73.327%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 12.912 - 9.500 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 11.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564    11.447    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    11.588 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.679    12.267    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.045    12.312 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.312    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    12.464 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    12.503 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.503    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    12.568 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.536    13.104    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     9.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    10.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822    11.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546    12.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.835    12.912    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/C  (IS_INVERTED)
                         clock pessimism             -0.244    12.667    
                         clock uncertainty            0.153    12.821    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.002    12.823    modPwm/D_reg_lopt_replica_6
  -------------------------------------------------------------------
                         required time                        -12.823    
                         arrival time                          13.104    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_4/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@9.500ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.676ns  (logic 0.442ns (26.377%)  route 1.234ns (73.623%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 12.905 - 9.500 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 11.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564    11.447    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    11.588 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.679    12.267    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.045    12.312 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.312    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    12.464 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    12.503 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.503    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    12.568 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.555    13.123    modPwm/p_0_in
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     9.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    10.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822    11.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546    12.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.828    12.905    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/C  (IS_INVERTED)
                         clock pessimism             -0.244    12.660    
                         clock uncertainty            0.153    12.814    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.012    12.826    modPwm/D_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                        -12.826    
                         arrival time                          13.123    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@9.500ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.710ns  (logic 0.442ns (25.849%)  route 1.268ns (74.151%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 12.906 - 9.500 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 11.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564    11.447    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    11.588 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.679    12.267    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.045    12.312 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.312    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    12.464 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    12.503 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.503    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    12.568 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.589    13.157    modPwm/p_0_in
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     9.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    10.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822    11.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546    12.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.829    12.906    modPwm/clk
    SLICE_X57Y17         FDRE                                         r  modPwm/D_reg/C  (IS_INVERTED)
                         clock pessimism             -0.244    12.661    
                         clock uncertainty            0.153    12.815    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.014    12.829    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                        -12.829    
                         arrival time                          13.157    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_8/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@9.500ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.714ns  (logic 0.442ns (25.784%)  route 1.272ns (74.216%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 12.905 - 9.500 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 11.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564    11.447    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    11.588 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.679    12.267    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.045    12.312 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.312    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    12.464 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    12.503 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.503    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    12.568 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.593    13.161    modPwm/p_0_in
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     9.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    10.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822    11.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546    12.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.828    12.905    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/C  (IS_INVERTED)
                         clock pessimism             -0.244    12.660    
                         clock uncertainty            0.153    12.814    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.014    12.828    modPwm/D_reg_lopt_replica_8
  -------------------------------------------------------------------
                         required time                        -12.828    
                         arrival time                          13.161    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_3/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@9.500ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.730ns  (logic 0.442ns (25.545%)  route 1.288ns (74.455%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 12.912 - 9.500 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 11.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564    11.447    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    11.588 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.679    12.267    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.045    12.312 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.312    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    12.464 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    12.503 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.503    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    12.568 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.609    13.177    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     9.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    10.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822    11.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546    12.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.835    12.912    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/C  (IS_INVERTED)
                         clock pessimism             -0.244    12.667    
                         clock uncertainty            0.153    12.821    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)        -0.001    12.820    modPwm/D_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        -12.820    
                         arrival time                          13.177    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@9.500ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.725ns  (logic 0.442ns (25.623%)  route 1.283ns (74.377%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 12.905 - 9.500 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 11.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564    11.447    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    11.588 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.679    12.267    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.045    12.312 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.312    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    12.464 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    12.503 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.503    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    12.568 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.604    13.172    modPwm/p_0_in
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     9.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    10.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822    11.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546    12.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.828    12.905    modPwm/clk
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism             -0.244    12.660    
                         clock uncertainty            0.153    12.814    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)        -0.002    12.812    modPwm/D_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        -12.812    
                         arrival time                          13.172    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_7/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@9.500ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.730ns  (logic 0.442ns (25.545%)  route 1.288ns (74.455%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 12.912 - 9.500 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 11.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564    11.447    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    11.588 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.679    12.267    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.045    12.312 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.312    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    12.464 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    12.503 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.503    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    12.568 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.609    13.177    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     9.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    10.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822    11.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546    12.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.835    12.912    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_7/C  (IS_INVERTED)
                         clock pessimism             -0.244    12.667    
                         clock uncertainty            0.153    12.821    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)        -0.005    12.816    modPwm/D_reg_lopt_replica_7
  -------------------------------------------------------------------
                         required time                        -12.816    
                         arrival time                          13.177    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg_lopt_replica_5/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (CLKOUT0 fall@9.500ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.730ns  (logic 0.442ns (25.545%)  route 1.288ns (74.455%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 12.912 - 9.500 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 11.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564    11.447    clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    11.588 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.679    12.267    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.045    12.312 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.312    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    12.464 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    modPwm/D0_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    12.503 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.503    modPwm/D0_carry__1_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    12.568 r  modPwm/D0_carry__2/CO[2]
                         net (fo=9, routed)           0.609    13.177    modPwm/p_0_in
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 fall edge)    9.500     9.500 f  
    W5                                                0.000     9.500 f  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     9.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    10.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822    11.449    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.502 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546    12.048    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.077 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.835    12.912    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_5/C  (IS_INVERTED)
                         clock pessimism             -0.244    12.667    
                         clock uncertainty            0.153    12.821    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)        -0.009    12.812    modPwm/D_reg_lopt_replica_5
  -------------------------------------------------------------------
                         required time                        -12.812    
                         arrival time                          13.177    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.456ns (29.450%)  route 1.092ns (70.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    uout/CLK
    SLICE_X48Y8          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  uout/RST_reg/Q
                         net (fo=1, routed)           1.092     6.639    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y6          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.484    14.825    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y6          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.274    15.099    
                         clock uncertainty           -0.035    15.063    
    RAMB18_X1Y6          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.695    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.518ns (49.632%)  route 0.526ns (50.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.571     5.092    uin/CLK
    SLICE_X52Y3          FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.526     6.136    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y0          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.494    14.835    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X1Y0          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.691    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  6.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.124%)  route 0.208ns (55.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.566     1.449    uin/CLK
    SLICE_X52Y3          FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.208     1.821    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y0          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.879     2.007    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X1Y0          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.940    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.482%)  route 0.547ns (79.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    uout/CLK
    SLICE_X48Y8          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.547     2.137    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y6          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.871     1.999    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y6          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X1Y6          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.912    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  1.225    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segDisp/anReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.400ns  (logic 4.164ns (65.060%)  route 2.236ns (34.940%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE                         0.000     0.000 r  segDisp/anReg_reg[0]/C
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  segDisp/anReg_reg[0]/Q
                         net (fo=1, routed)           2.236     2.720    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.680     6.400 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.400    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 4.047ns (65.991%)  route 2.086ns (34.009%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE                         0.000     0.000 r  segDisp/anReg_reg[2]/C
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  segDisp/anReg_reg[2]/Q
                         net (fo=1, routed)           2.086     2.610    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.133 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.133    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 4.165ns (68.209%)  route 1.941ns (31.791%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE                         0.000     0.000 r  segDisp/anReg_reg[3]/C
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  segDisp/anReg_reg[3]/Q
                         net (fo=1, routed)           1.941     2.425    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.681     6.107 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.107    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 3.988ns (65.902%)  route 2.063ns (34.098%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDSE                         0.000     0.000 r  segDisp/segReg_reg[1]/C
    SLICE_X63Y15         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[1]/Q
                         net (fo=1, routed)           2.063     2.522    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.052 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.052    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 4.023ns (67.479%)  route 1.939ns (32.521%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE                         0.000     0.000 r  segDisp/anReg_reg[1]/C
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  segDisp/anReg_reg[1]/Q
                         net (fo=1, routed)           1.939     2.463    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.962 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.962    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.945ns  (logic 4.059ns (68.276%)  route 1.886ns (31.724%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDSE                         0.000     0.000 r  segDisp/segReg_reg[2]/C
    SLICE_X60Y16         FDSE (Prop_fdse_C_Q)         0.524     0.524 r  segDisp/segReg_reg[2]/Q
                         net (fo=1, routed)           1.886     2.410    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.945 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.945    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 3.970ns (67.566%)  route 1.906ns (32.434%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDSE                         0.000     0.000 r  segDisp/segReg_reg[0]/C
    SLICE_X61Y15         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[0]/Q
                         net (fo=1, routed)           1.906     2.365    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.875 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.875    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 4.055ns (69.043%)  route 1.818ns (30.957%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE                         0.000     0.000 r  segDisp/segReg_reg[6]/C
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  segDisp/segReg_reg[6]/Q
                         net (fo=1, routed)           1.818     2.342    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.874 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.874    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 3.995ns (68.009%)  route 1.879ns (31.991%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDSE                         0.000     0.000 r  segDisp/segReg_reg[3]/C
    SLICE_X61Y15         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[3]/Q
                         net (fo=1, routed)           1.879     2.338    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.874 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.874    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.963ns (68.026%)  route 1.863ns (31.974%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDSE                         0.000     0.000 r  segDisp/segReg_reg[5]/C
    SLICE_X62Y14         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[5]/Q
                         net (fo=1, routed)           1.863     2.322    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     5.826 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.826    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbc/counterArray_reg[4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.191ns (70.034%)  route 0.082ns (29.966%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE                         0.000     0.000 r  dbc/counterArray_reg[4][2]/C
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dbc/counterArray_reg[4][2]/Q
                         net (fo=4, routed)           0.082     0.228    dbc/counterArray_reg_n_0_[4][2]
    SLICE_X28Y0          LUT4 (Prop_lut4_I1_O)        0.045     0.273 r  dbc/debounced[4]_i_1/O
                         net (fo=1, routed)           0.000     0.273    dbc/debounced[4]_i_1_n_0
    SLICE_X28Y0          FDRE                                         r  dbc/debounced_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.232ns (77.037%)  route 0.069ns (22.963%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE                         0.000     0.000 r  dbc/counterArray_reg[1][1]/C
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  dbc/counterArray_reg[1][1]/Q
                         net (fo=4, routed)           0.069     0.202    dbc/counterArray_reg_n_0_[1][1]
    SLICE_X35Y1          LUT5 (Prop_lut5_I1_O)        0.099     0.301 r  dbc/counterArray[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.301    dbc/counterArray[1][2]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  dbc/counterArray_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.306%)  route 0.122ns (39.694%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.122     0.263    dbc/btnsDbc[4]
    SLICE_X29Y0          LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  dbc/counterArray[4][0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    dbc/counterArray[4][0]_i_1_n_0
    SLICE_X29Y0          FDRE                                         r  dbc/counterArray_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.190ns (60.814%)  route 0.122ns (39.186%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.122     0.263    dbc/btnsDbc[4]
    SLICE_X29Y0          LUT5 (Prop_lut5_I4_O)        0.049     0.312 r  dbc/counterArray[4][1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    dbc/counterArray[4][1]_i_1_n_0
    SLICE_X29Y0          FDRE                                         r  dbc/counterArray_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.232ns (73.581%)  route 0.083ns (26.419%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE                         0.000     0.000 r  dbc/counterArray_reg[3][1]/C
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  dbc/counterArray_reg[3][1]/Q
                         net (fo=4, routed)           0.083     0.216    dbc/counterArray_reg_n_0_[3][1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I1_O)        0.099     0.315 r  dbc/counterArray[3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.315    dbc/counterArray[3][2]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  dbc/counterArray_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.191ns (58.209%)  route 0.137ns (41.791%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/counterArray_reg[0][2]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dbc/counterArray_reg[0][2]/Q
                         net (fo=4, routed)           0.137     0.283    dbc/counterArray_reg_n_0_[0][2]
    SLICE_X30Y1          LUT4 (Prop_lut4_I1_O)        0.045     0.328 r  dbc/debounced[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    dbc/debounced[0]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  dbc/debounced_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segDisp/anReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.243%)  route 0.145ns (43.757%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE                         0.000     0.000 r  segDisp/counter_reg[0]/C
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segDisp/counter_reg[0]/Q
                         net (fo=16, routed)          0.145     0.286    segDisp/counter_reg[1]_0[0]
    SLICE_X64Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.331 r  segDisp/anReg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.331    segDisp/anWire[1]
    SLICE_X64Y17         FDRE                                         r  segDisp/anReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.191ns (56.517%)  route 0.147ns (43.483%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/counterArray_reg[0][0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dbc/counterArray_reg[0][0]/Q
                         net (fo=4, routed)           0.147     0.293    dbc/counterArray_reg_n_0_[0][0]
    SLICE_X28Y1          LUT5 (Prop_lut5_I2_O)        0.045     0.338 r  dbc/counterArray[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.338    dbc/counterArray[0][2]_i_1_n_0
    SLICE_X28Y1          FDRE                                         r  dbc/counterArray_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[4][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.231ns (66.579%)  route 0.116ns (33.421%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE                         0.000     0.000 r  dbc/counterArray_reg[4][1]/C
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  dbc/counterArray_reg[4][1]/Q
                         net (fo=4, routed)           0.116     0.249    dbc/counterArray_reg_n_0_[4][1]
    SLICE_X29Y0          LUT5 (Prop_lut5_I1_O)        0.098     0.347 r  dbc/counterArray[4][2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    dbc/counterArray[4][2]_i_1_n_0
    SLICE_X29Y0          FDRE                                         r  dbc/counterArray_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.168     0.309    dbc/btnsDbc[1]
    SLICE_X35Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  dbc/debounced[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    dbc/debounced[1]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  dbc/debounced_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFB
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghzPll/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFB'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghzPll/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFB fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598    10.119    ghzPll/CLK
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.207 f  ghzPll/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.221    ghzPll/CLKFB
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  ghzPll/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghzPll/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFB'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghzPll/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFB rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.437    ghzPll/CLK
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.492    ghzPll/CLKFB
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  ghzPll/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKOUT0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_6/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 4.045ns (46.426%)  route 4.668ns (53.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.568     9.027    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.524     9.551 r  modPwm/D_reg_lopt_replica_6/Q
                         net (fo=1, routed)           4.668    14.219    lopt_5
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.741 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.741    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_3/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 4.173ns (50.622%)  route 4.071ns (49.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.568     9.027    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.484     9.511 r  modPwm/D_reg_lopt_replica_3/Q
                         net (fo=1, routed)           4.071    13.582    lopt_2
    P3                   OBUF (Prop_obuf_I_O)         3.689    17.271 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.271    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_5/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 4.039ns (52.796%)  route 3.612ns (47.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.568     9.027    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.524     9.551 r  modPwm/D_reg_lopt_replica_5/Q
                         net (fo=1, routed)           3.612    13.163    lopt_4
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.678 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.678    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_7/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 4.028ns (54.062%)  route 3.423ns (45.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.568     9.027    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.524     9.551 r  modPwm/D_reg_lopt_replica_7/Q
                         net (fo=1, routed)           3.423    12.974    lopt_6
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.478 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.478    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_4/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.446ns  (logic 3.966ns (53.268%)  route 3.480ns (46.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.560     9.019    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.459     9.478 r  modPwm/D_reg_lopt_replica_4/Q
                         net (fo=1, routed)           3.480    12.958    lopt_3
    N3                   OBUF (Prop_obuf_I_O)         3.507    16.465 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.465    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.763ns  (logic 4.049ns (59.873%)  route 2.714ns (40.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.560     9.019    modPwm/clk
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.524     9.543 r  modPwm/D_reg_lopt_replica/Q
                         net (fo=1, routed)           2.714    12.257    lopt
    W3                   OBUF (Prop_obuf_I_O)         3.525    15.782 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.782    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_8/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.686ns  (logic 3.967ns (59.333%)  route 2.719ns (40.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.560     9.019    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.459     9.478 r  modPwm/D_reg_lopt_replica_8/Q
                         net (fo=1, routed)           2.719    12.197    lopt_7
    V3                   OBUF (Prop_obuf_I_O)         3.508    15.705 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.705    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_2/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 4.028ns (60.811%)  route 2.596ns (39.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.598     5.619    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.707 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.363    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.459 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          1.568     9.027    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.524     9.551 r  modPwm/D_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.596    12.147    lopt_1
    U3                   OBUF (Prop_obuf_I_O)         3.504    15.650 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.650    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_2/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.372ns (63.528%)  route 0.788ns (36.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.564     3.078    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.167     3.245 r  modPwm/D_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.788     4.032    lopt_1
    U3                   OBUF (Prop_obuf_I_O)         1.205     5.237 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.237    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_8/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.355ns (61.620%)  route 0.844ns (38.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.559     3.073    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.146     3.219 r  modPwm/D_reg_lopt_replica_8/Q
                         net (fo=1, routed)           0.844     4.063    lopt_7
    V3                   OBUF (Prop_obuf_I_O)         1.209     5.272 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.272    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.393ns (62.222%)  route 0.846ns (37.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.559     3.073    modPwm/clk
    SLICE_X54Y18         FDRE                                         r  modPwm/D_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.167     3.240 r  modPwm/D_reg_lopt_replica/Q
                         net (fo=1, routed)           0.846     4.086    lopt
    W3                   OBUF (Prop_obuf_I_O)         1.226     5.312 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.312    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_4/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.354ns (54.459%)  route 1.133ns (45.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.559     3.073    modPwm/clk
    SLICE_X55Y18         FDRE                                         r  modPwm/D_reg_lopt_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.146     3.219 r  modPwm/D_reg_lopt_replica_4/Q
                         net (fo=1, routed)           1.133     4.351    lopt_3
    N3                   OBUF (Prop_obuf_I_O)         1.208     5.560 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.560    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_7/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.372ns (53.147%)  route 1.210ns (46.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.564     3.078    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.167     3.245 r  modPwm/D_reg_lopt_replica_7/Q
                         net (fo=1, routed)           1.210     4.454    lopt_6
    V13                  OBUF (Prop_obuf_I_O)         1.205     5.660 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.660    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_5/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.383ns (52.783%)  route 1.238ns (47.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.564     3.078    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.167     3.245 r  modPwm/D_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.238     4.482    lopt_4
    P1                   OBUF (Prop_obuf_I_O)         1.216     5.699 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.699    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_3/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.869ns  (logic 1.423ns (49.608%)  route 1.446ns (50.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.564     3.078    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.151     3.229 r  modPwm/D_reg_lopt_replica_3/Q
                         net (fo=1, routed)           1.446     4.674    lopt_2
    P3                   OBUF (Prop_obuf_I_O)         1.272     5.946 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.946    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg_lopt_replica_6/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.389ns (45.291%)  route 1.678ns (54.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 fall edge)    0.500     0.500 f  
    W5                                                0.000     0.500 f  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     1.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.937    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.987 f  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.488    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.514 f  ghzPll/BUFG_inst/O
                         net (fo=10, routed)          0.564     3.078    modPwm/clk
    SLICE_X54Y11         FDRE                                         r  modPwm/D_reg_lopt_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.167     3.245 r  modPwm/D_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.678     4.923    lopt_5
    L1                   OBUF (Prop_obuf_I_O)         1.222     6.145 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.145    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.386ns  (logic 1.671ns (16.089%)  route 8.715ns (83.911%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.570    10.091    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.851    13.401    bldcUart/setType
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    13.525 r  bldcUart/segReg[6]_i_40/O
                         net (fo=89, routed)          3.105    16.630    segDisp/digits[2]
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.754 f  segDisp/TENBIT_inferred__1/segReg[0]_i_4/O
                         net (fo=4, routed)           0.574    17.328    segDisp/TENBIT_inferred__1/segReg[0]_i_4_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.153    17.481 f  segDisp/TENBIT_inferred__1/segReg[4]_i_15/O
                         net (fo=1, routed)           0.674    18.155    segDisp/TENBIT_inferred__1/segReg[4]_i_15_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.327    18.482 f  segDisp/TENBIT_inferred__1/segReg[4]_i_5/O
                         net (fo=2, routed)           0.828    19.310    bldcUart/segReg_reg[4]_1
    SLICE_X61Y15         LUT4 (Prop_lut4_I3_O)        0.152    19.462 r  bldcUart/segReg[3]_i_2/O
                         net (fo=2, routed)           0.683    20.145    bldcUart/segReg[3]_i_2_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.332    20.477 r  bldcUart/segReg[3]_i_1/O
                         net (fo=1, routed)           0.000    20.477    segDisp/segWire[3]
    SLICE_X61Y15         FDSE                                         r  segDisp/segReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.984ns  (logic 1.671ns (16.737%)  route 8.313ns (83.263%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.570    10.091    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.851    13.401    bldcUart/setType
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    13.525 r  bldcUart/segReg[6]_i_40/O
                         net (fo=89, routed)          3.105    16.630    segDisp/digits[2]
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.754 f  segDisp/TENBIT_inferred__1/segReg[0]_i_4/O
                         net (fo=4, routed)           0.574    17.328    segDisp/TENBIT_inferred__1/segReg[0]_i_4_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.153    17.481 f  segDisp/TENBIT_inferred__1/segReg[4]_i_15/O
                         net (fo=1, routed)           0.674    18.155    segDisp/TENBIT_inferred__1/segReg[4]_i_15_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.327    18.482 f  segDisp/TENBIT_inferred__1/segReg[4]_i_5/O
                         net (fo=2, routed)           0.828    19.310    bldcUart/segReg_reg[4]_1
    SLICE_X61Y15         LUT4 (Prop_lut4_I3_O)        0.152    19.462 r  bldcUart/segReg[3]_i_2/O
                         net (fo=2, routed)           0.281    19.743    bldcUart/segReg[3]_i_2_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.332    20.075 r  bldcUart/segReg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.075    segDisp/segWire[0]
    SLICE_X61Y15         FDSE                                         r  segDisp/segReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.808ns  (logic 1.291ns (13.162%)  route 8.517ns (86.838%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.570    10.091    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.851    13.401    bldcUart/setType
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    13.525 r  bldcUart/segReg[6]_i_40/O
                         net (fo=89, routed)          3.120    16.645    segDisp/digits[2]
    SLICE_X64Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.769 f  segDisp/TENBIT_inferred__1/segReg[0]_i_5/O
                         net (fo=4, routed)           0.836    17.605    segDisp/TENBIT_inferred__1/segReg[0]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I2_O)        0.124    17.729 f  segDisp/TENBIT_inferred__1/segReg[0]_i_2/O
                         net (fo=3, routed)           1.119    18.848    segDisp/rpmData_reg[8]_4
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124    18.972 r  segDisp/TENBIT_inferred__1/segReg[2]_i_4/O
                         net (fo=2, routed)           0.592    19.564    segDisp/rpmData_reg[9]_5
    SLICE_X62Y14         LUT5 (Prop_lut5_I4_O)        0.124    19.688 r  segDisp/TENBIT_inferred__1/segReg[5]_i_3/O
                         net (fo=1, routed)           0.000    19.688    bldcUart/segReg_reg[5]
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    19.900 r  bldcUart/segReg_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    19.900    segDisp/segWire[5]
    SLICE_X62Y14         FDSE                                         r  segDisp/segReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 1.079ns (11.043%)  route 8.692ns (88.957%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.570    10.091    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.851    13.401    bldcUart/setType
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    13.525 r  bldcUart/segReg[6]_i_40/O
                         net (fo=89, routed)          3.120    16.645    segDisp/digits[2]
    SLICE_X64Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.769 f  segDisp/TENBIT_inferred__1/segReg[0]_i_5/O
                         net (fo=4, routed)           0.836    17.605    segDisp/TENBIT_inferred__1/segReg[0]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I2_O)        0.124    17.729 f  segDisp/TENBIT_inferred__1/segReg[0]_i_2/O
                         net (fo=3, routed)           1.119    18.848    segDisp/rpmData_reg[8]_4
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124    18.972 r  segDisp/TENBIT_inferred__1/segReg[2]_i_4/O
                         net (fo=2, routed)           0.766    19.738    bldcUart/segReg_reg[2]_1
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.124    19.862 r  bldcUart/segReg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.862    segDisp/segWire[2]
    SLICE_X60Y16         FDSE                                         r  segDisp/segReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 1.315ns (13.839%)  route 8.187ns (86.161%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.570    10.091    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.851    13.401    bldcUart/setType
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    13.525 r  bldcUart/segReg[6]_i_40/O
                         net (fo=89, routed)          3.326    16.851    segDisp/digits[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.975 f  segDisp/TENBIT_inferred__1/segReg[6]_i_24/O
                         net (fo=3, routed)           1.199    18.174    segDisp/TENBIT_inferred__1/segReg[6]_i_24_n_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.152    18.326 f  segDisp/TENBIT_inferred__1/segReg[6]_i_12/O
                         net (fo=1, routed)           0.266    18.592    segDisp/TENBIT_inferred__1/segReg[6]_i_12_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.332    18.924 r  segDisp/TENBIT_inferred__1/segReg[6]_i_4/O
                         net (fo=2, routed)           0.546    19.469    bldcUart/segReg_reg[3]
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.124    19.593 r  bldcUart/segReg[6]_i_2/O
                         net (fo=1, routed)           0.000    19.593    segDisp/segReg_reg[6]_0
    SLICE_X60Y13         FDRE                                         r  segDisp/segReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 1.311ns (14.298%)  route 7.858ns (85.702%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.570    10.091    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.851    13.401    bldcUart/setType
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    13.525 r  bldcUart/segReg[6]_i_40/O
                         net (fo=89, routed)          3.105    16.630    segDisp/digits[2]
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.754 f  segDisp/TENBIT_inferred__1/segReg[0]_i_4/O
                         net (fo=4, routed)           0.574    17.328    segDisp/TENBIT_inferred__1/segReg[0]_i_4_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.153    17.481 f  segDisp/TENBIT_inferred__1/segReg[4]_i_15/O
                         net (fo=1, routed)           0.674    18.155    segDisp/TENBIT_inferred__1/segReg[4]_i_15_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.327    18.482 f  segDisp/TENBIT_inferred__1/segReg[4]_i_5/O
                         net (fo=2, routed)           0.654    19.136    bldcUart/segReg_reg[4]_1
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    19.260 r  bldcUart/segReg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.260    segDisp/segWire[4]
    SLICE_X61Y16         FDSE                                         r  segDisp/segReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 1.167ns (13.281%)  route 7.620ns (86.719%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.570    10.091    bldcUart/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.851    13.401    bldcUart/setType
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    13.525 r  bldcUart/segReg[6]_i_40/O
                         net (fo=89, routed)          3.105    16.630    segDisp/digits[2]
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.754 f  segDisp/TENBIT_inferred__1/segReg[0]_i_4/O
                         net (fo=4, routed)           0.722    17.476    segDisp/TENBIT_inferred__1/segReg[0]_i_4_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.124    17.600 f  segDisp/TENBIT_inferred__1/segReg[1]_i_6/O
                         net (fo=1, routed)           0.942    18.542    segDisp/TENBIT_inferred__1/segReg[1]_i_6_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I3_O)        0.124    18.666 r  segDisp/TENBIT_inferred__1/segReg[1]_i_2/O
                         net (fo=1, routed)           0.000    18.666    bldcUart/segReg_reg[1]_0
    SLICE_X63Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    18.878 r  bldcUart/segReg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.878    segDisp/segWire[1]
    SLICE_X63Y15         FDSE                                         r  segDisp/segReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uout/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 3.974ns (39.582%)  route 6.066ns (60.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     5.090    uout/CLK
    SLICE_X51Y10         FDRE                                         r  uout/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  uout/RsTx_reg/Q
                         net (fo=1, routed)           6.066    11.612    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    15.130 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    15.130    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hBus_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 4.156ns (47.392%)  route 4.613ns (52.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  hBus_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  hBus_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.613    10.176    hBus_reg[5]_lopt_replica_1
    K2                   OBUF (Prop_obuf_I_O)         3.678    13.854 r  JA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.854    JA[5]
    K2                                                                r  JA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hBus_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.286ns  (logic 3.961ns (47.796%)  route 4.326ns (52.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  hBus_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  hBus_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.326     9.927    hBus_reg[4]_lopt_replica_1
    H1                   OBUF (Prop_obuf_I_O)         3.505    13.432 r  JA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.432    JA[4]
    H1                                                                r  JA[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ampData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.254ns (40.665%)  route 0.371ns (59.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  ampData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ampData_reg[8]/Q
                         net (fo=2, routed)           0.237     1.848    bldcUart/TENBIT_inferred__1/segReg[1]_i_2[8]
    SLICE_X59Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  bldcUart/segReg[3]_i_4/O
                         net (fo=2, routed)           0.134     2.027    bldcUart/segReg[3]_i_4_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.045     2.072 r  bldcUart/segReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.072    segDisp/segWire[3]
    SLICE_X61Y15         FDSE                                         r  segDisp/segReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.186ns (29.619%)  route 0.442ns (70.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  rpmData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  rpmData_reg[9]/Q
                         net (fo=8, routed)           0.277     1.863    segDisp/segReg_reg[6]_1[5]
    SLICE_X59Y13         LUT5 (Prop_lut5_I2_O)        0.045     1.908 r  segDisp/segReg[6]_i_1/O
                         net (fo=1, routed)           0.165     2.073    segDisp/segReg[6]_i_1_n_0
    SLICE_X60Y13         FDRE                                         r  segDisp/segReg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.316ns (37.987%)  route 0.516ns (62.013%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  ampData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ampData_reg[9]/Q
                         net (fo=3, routed)           0.309     1.918    segDisp/Q[5]
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.963 r  segDisp/TENBIT_inferred__1/segReg[2]_i_4/O
                         net (fo=2, routed)           0.207     2.170    segDisp/rpmData_reg[9]_5
    SLICE_X62Y14         LUT5 (Prop_lut5_I4_O)        0.045     2.215 r  segDisp/TENBIT_inferred__1/segReg[5]_i_3/O
                         net (fo=1, routed)           0.000     2.215    bldcUart/segReg_reg[5]
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     2.277 r  bldcUart/segReg_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     2.277    segDisp/segWire[5]
    SLICE_X62Y14         FDSE                                         r  segDisp/segReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.861ns  (logic 0.254ns (29.496%)  route 0.607ns (70.504%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  ampData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ampData_reg[9]/Q
                         net (fo=3, routed)           0.309     1.918    segDisp/Q[5]
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.963 r  segDisp/TENBIT_inferred__1/segReg[2]_i_4/O
                         net (fo=2, routed)           0.298     2.261    bldcUart/segReg_reg[2]_1
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.045     2.306 r  bldcUart/segReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.306    segDisp/segWire[2]
    SLICE_X60Y16         FDSE                                         r  segDisp/segReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.276ns (33.148%)  route 0.557ns (66.852%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  rpmData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rpmData_reg[3]/Q
                         net (fo=7, routed)           0.086     1.701    segDisp/segReg_reg[6]_1[3]
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  segDisp/segReg[6]_i_19/O
                         net (fo=2, routed)           0.287     2.034    segDisp/segReg[6]_i_19_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I2_O)        0.045     2.079 r  segDisp/segReg[6]_i_6/O
                         net (fo=1, routed)           0.183     2.262    bldcUart/segReg_reg[6]_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.045     2.307 r  bldcUart/segReg[6]_i_2/O
                         net (fo=1, routed)           0.000     2.307    segDisp/segReg_reg[6]_0
    SLICE_X60Y13         FDRE                                         r  segDisp/segReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.296ns (32.524%)  route 0.614ns (67.476%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rpmData_reg[0]/Q
                         net (fo=14, routed)          0.514     2.129    bldcUart/TENBIT_inferred__1/segReg[1]_i_2_0[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.043     2.172 r  bldcUart/segReg[3]_i_2/O
                         net (fo=2, routed)           0.100     2.272    bldcUart/segReg[3]_i_2_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.112     2.384 r  bldcUart/segReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.384    segDisp/segWire[0]
    SLICE_X61Y15         FDSE                                         r  segDisp/segReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.293ns (30.414%)  route 0.670ns (69.586%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rpmData_reg[0]/Q
                         net (fo=14, routed)          0.514     2.129    bldcUart/TENBIT_inferred__1/segReg[1]_i_2_0[0]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.045     2.174 r  bldcUart/segReg[4]_i_4/O
                         net (fo=50, routed)          0.156     2.330    segDisp/digits[0]
    SLICE_X63Y15         LUT6 (Prop_lut6_I4_O)        0.045     2.375 r  segDisp/TENBIT_inferred__1/segReg[1]_i_2/O
                         net (fo=1, routed)           0.000     2.375    bldcUart/segReg_reg[1]_0
    SLICE_X63Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     2.437 r  bldcUart/segReg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.437    segDisp/segWire[1]
    SLICE_X63Y15         FDSE                                         r  segDisp/segReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 0.231ns (21.552%)  route 0.841ns (78.448%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rpmData_reg[0]/Q
                         net (fo=14, routed)          0.514     2.129    bldcUart/TENBIT_inferred__1/segReg[1]_i_2_0[0]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.045     2.174 r  bldcUart/segReg[4]_i_4/O
                         net (fo=50, routed)          0.327     2.501    bldcUart/digits[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.045     2.546 r  bldcUart/segReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.546    segDisp/segWire[4]
    SLICE_X61Y16         FDSE                                         r  segDisp/segReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hBus_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.332ns (53.331%)  route 1.166ns (46.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  hBus_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  hBus_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.166     2.775    hBus_reg[3]_lopt_replica_1
    G2                   OBUF (Prop_obuf_I_O)         1.191     3.966 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.966    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hBus_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.351ns (52.715%)  route 1.212ns (47.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  hBus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  hBus_reg[3]/Q
                         net (fo=1, routed)           1.212     2.822    JA_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.032 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.032    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.559ns  (logic 1.938ns (20.275%)  route 7.621ns (79.725%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           6.291     7.747    uin/D[0]
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.150     7.897 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.585     8.482    uin/state[3]_i_3__0_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.332     8.814 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.745     9.559    uin/state0
    SLICE_X49Y0          FDRE                                         r  uin/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.452     4.793    uin/CLK
    SLICE_X49Y0          FDRE                                         r  uin/state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.559ns  (logic 1.938ns (20.275%)  route 7.621ns (79.725%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           6.291     7.747    uin/D[0]
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.150     7.897 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.585     8.482    uin/state[3]_i_3__0_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.332     8.814 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.745     9.559    uin/state0
    SLICE_X49Y0          FDRE                                         r  uin/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.452     4.793    uin/CLK
    SLICE_X49Y0          FDRE                                         r  uin/state_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.236ns  (logic 1.938ns (20.985%)  route 7.298ns (79.015%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           6.291     7.747    uin/D[0]
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.150     7.897 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.585     8.482    uin/state[3]_i_3__0_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.332     8.814 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.422     9.236    uin/state0
    SLICE_X49Y1          FDRE                                         r  uin/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.452     4.793    uin/CLK
    SLICE_X49Y1          FDRE                                         r  uin/state_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.236ns  (logic 1.938ns (20.985%)  route 7.298ns (79.015%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           6.291     7.747    uin/D[0]
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.150     7.897 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.585     8.482    uin/state[3]_i_3__0_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.332     8.814 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.422     9.236    uin/state0
    SLICE_X49Y1          FDRE                                         r  uin/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.452     4.793    uin/CLK
    SLICE_X49Y1          FDRE                                         r  uin/state_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.540ns  (logic 1.456ns (19.313%)  route 6.084ns (80.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           6.084     7.540    uin/D[0]
    SLICE_X49Y3          FDRE                                         r  uin/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.451     4.792    uin/CLK
    SLICE_X49Y3          FDRE                                         r  uin/DI_reg[7]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.401ns  (logic 1.456ns (19.675%)  route 5.945ns (80.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.945     7.401    uin/D[0]
    SLICE_X48Y2          FDRE                                         r  uin/DI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.452     4.793    uin/CLK
    SLICE_X48Y2          FDRE                                         r  uin/DI_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.231ns  (logic 1.456ns (20.139%)  route 5.775ns (79.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.775     7.231    uin/D[0]
    SLICE_X52Y1          FDRE                                         r  uin/DI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.453     4.794    uin/CLK
    SLICE_X52Y1          FDRE                                         r  uin/DI_reg[5]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.098ns  (logic 1.456ns (20.516%)  route 5.642ns (79.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.642     7.098    uin/D[0]
    SLICE_X51Y1          FDRE                                         r  uin/DI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.453     4.794    uin/CLK
    SLICE_X51Y1          FDRE                                         r  uin/DI_reg[6]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.947ns  (logic 1.456ns (20.961%)  route 5.491ns (79.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.491     6.947    uin/D[0]
    SLICE_X51Y0          FDRE                                         r  uin/DI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.453     4.794    uin/CLK
    SLICE_X51Y0          FDRE                                         r  uin/DI_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.923ns  (logic 1.456ns (21.033%)  route 5.467ns (78.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.467     6.923    uin/D[0]
    SLICE_X48Y1          FDRE                                         r  uin/DI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.452     4.793    uin/CLK
    SLICE_X48Y1          FDRE                                         r  uin/DI_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.462%)  route 0.213ns (56.538%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.213     0.377    bldcUart/btnsDbc[0]
    SLICE_X39Y1          FDRE                                         r  bldcUart/btnsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X39Y1          FDRE                                         r  bldcUart/btnsReg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.722%)  route 0.350ns (71.278%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.350     0.491    bldcUart/btnsDbc[4]
    SLICE_X39Y1          FDRE                                         r  bldcUart/btnsReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X39Y1          FDRE                                         r  bldcUart/btnsReg_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.264%)  route 0.417ns (74.736%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE                         0.000     0.000 r  dbc/debounced_reg[2]/C
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[2]/Q
                         net (fo=7, routed)           0.417     0.558    bldcUart/btnsDbc[2]
    SLICE_X36Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.692%)  route 0.430ns (75.308%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.430     0.571    bldcUart/btnsDbc[1]
    SLICE_X36Y1          FDRE                                         r  bldcUart/btnsReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X36Y1          FDRE                                         r  bldcUart/btnsReg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.331%)  route 0.490ns (77.669%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.490     0.631    bldcUart/btnsDbc[3]
    SLICE_X42Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.254ns (21.519%)  route 0.926ns (78.481%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.239     0.403    dbc/btnsDbc[0]
    SLICE_X39Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.448 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.426     0.875    bldcUart/btnsReg_reg[0]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.261     1.180    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.254ns (20.774%)  route 0.969ns (79.226%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.239     0.403    dbc/btnsDbc[0]
    SLICE_X39Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.448 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.426     0.875    bldcUart/btnsReg_reg[0]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.303     1.223    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X42Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/state_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.338ns (25.366%)  route 0.994ns (74.634%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.266     0.407    dbc/btnsDbc[1]
    SLICE_X39Y1          LUT5 (Prop_lut5_I4_O)        0.045     0.452 r  dbc/state[4]_i_9/O
                         net (fo=1, routed)           0.403     0.855    bldcUart/state[4]_i_3_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  bldcUart/state[4]_i_6/O
                         net (fo=1, routed)           0.184     1.085    bldcUart/state[4]_i_6_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  bldcUart/state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.130    bldcUart/state[4]_i_3_n_0
    SLICE_X52Y8          MUXF7 (Prop_muxf7_I0_O)      0.062     1.192 r  bldcUart/state_reg[4]_i_1/O
                         net (fo=5, routed)           0.141     1.332    bldcUart/state_3
    SLICE_X52Y9          FDRE                                         r  bldcUart/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  bldcUart/state_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/state_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.338ns (25.366%)  route 0.994ns (74.634%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.266     0.407    dbc/btnsDbc[1]
    SLICE_X39Y1          LUT5 (Prop_lut5_I4_O)        0.045     0.452 r  dbc/state[4]_i_9/O
                         net (fo=1, routed)           0.403     0.855    bldcUart/state[4]_i_3_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  bldcUart/state[4]_i_6/O
                         net (fo=1, routed)           0.184     1.085    bldcUart/state[4]_i_6_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  bldcUart/state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.130    bldcUart/state[4]_i_3_n_0
    SLICE_X52Y8          MUXF7 (Prop_muxf7_I0_O)      0.062     1.192 r  bldcUart/state_reg[4]_i_1/O
                         net (fo=5, routed)           0.141     1.332    bldcUart/state_3
    SLICE_X52Y9          FDRE                                         r  bldcUart/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  bldcUart/state_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.254ns (18.971%)  route 1.085ns (81.029%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.239     0.403    dbc/btnsDbc[0]
    SLICE_X39Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.448 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.426     0.875    bldcUart/btnsReg_reg[0]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.419     1.339    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X36Y1          FDRE                                         r  bldcUart/btnsReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X36Y1          FDRE                                         r  bldcUart/btnsReg_reg[1]/C  (IS_INVERTED)





