../../src/rtl/myCPU/pipeline/rev03/ASYNC_RAM_DP_WBE.v
../../src/rtl/myCPU/pipeline/rev03/Addr_Decoder.v
../../src/rtl/myCPU/pipeline/rev03/Branch_Logic.sv
../../src/rtl/myCPU/pipeline/rev03/Csr_Logic.sv
../../src/rtl/myCPU/pipeline/rev03/SMU_RV32I_System.v
../../src/rtl/myCPU/pipeline/rev03/alu.sv
../../src/rtl/myCPU/pipeline/rev03/aludec.sv
../../src/rtl/myCPU/pipeline/rev03/building_blocks/adder.sv
../../src/rtl/myCPU/pipeline/rev03/building_blocks/be_logic.sv
../../src/rtl/myCPU/pipeline/rev03/building_blocks/extend.sv
../../src/rtl/myCPU/pipeline/rev03/building_blocks/flopenr.sv
../../src/rtl/myCPU/pipeline/rev03/building_blocks/flopr.sv
../../src/rtl/myCPU/pipeline/rev03/building_blocks/mux2.sv
../../src/rtl/myCPU/pipeline/rev03/building_blocks/mux3.sv
../../src/rtl/myCPU/pipeline/rev03/controller.sv
../../src/rtl/myCPU/pipeline/rev03/data_mux.v
../../src/rtl/myCPU/pipeline/rev03/datapath.sv
../../src/rtl/myCPU/pipeline/rev03/hazard_block/flush.sv
../../src/rtl/myCPU/pipeline/rev03/hazard_block/hazard_unit.sv
../../src/rtl/myCPU/pipeline/rev03/hazard_block/stall.sv
../../src/rtl/myCPU/pipeline/rev03/maindec.sv
../../src/rtl/myCPU/pipeline/rev03/pipeline_block/D_E_DFF.sv
../../src/rtl/myCPU/pipeline/rev03/pipeline_block/E_M_DFF.sv
../../src/rtl/myCPU/pipeline/rev03/pipeline_block/F_D_DFF.sv
../../src/rtl/myCPU/pipeline/rev03/pipeline_block/M_W_DFF.sv
../../src/rtl/myCPU/pipeline/rev03/reg_file_async.v
../../src/rtl/myCPU/pipeline/rev03/riscvsingle.sv
../../src/rtl/myCPU/pipeline/rev03/tbman_apbs.v
../../src/rtl/myCPU/pipeline/rev03/tbman_regs.v
../../src/rtl/myCPU/pipeline/rev03/tbman_wrap.v
../../testbench/c_tests_tb.v
