<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="IBS300.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AudioCounter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AudioCounter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AudioCounter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AudioRevert.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AudioRevert.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="AudioRevert.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AudioRevert.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AutoSwitchModule.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AutoSwitchModule.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AutoSwitchModule.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLKGEN.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLKGEN.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CLKGEN.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CLKGEN.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CommunicateWithCpu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CommunicateWithCpu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CommunicateWithCpu.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="IBS300Top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IBS300Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IBS300Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IBS300Top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IBS300Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="IBS300Top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IBS300Top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="IBS300Top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="IBS300Top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="IBS300Top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IBS300Top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="IBS300Top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IBS300Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IBS300Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="IBS300Top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="IBS300Top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="IBS300Top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="IBS300Top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="IBS300Top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IBS300Top.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="IBS300Top_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="IBS300Top_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IBS300Top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="IBS300Top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IBS300Top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IBS300Top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IBS300Top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="IBS300Top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IBS300Top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IBS300Top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="IBS300Top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="IBS300Top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IBS300Top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IBS300Top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="IBS300Top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="IBS300Top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IBS300Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ListenModule.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ListenModule.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ListenModule.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ListenModule.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MeasureTop.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MeasureTop.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MeasureTop.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MeterCheck.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MeterCheck.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MeterCheck.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Spi.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Spi.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Spi.xst"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="i2s_to_parallel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="i2s_to_parallel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="i2s_to_parallel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="i2s_to_parallel.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2s_to_parallel.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="i2s_to_parallel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="i2s_to_parallel.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="i2s_to_parallel.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="i2s_to_parallel.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i2s_to_parallel_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i2s_to_parallel_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ibs300top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ibs300top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ibs300top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="parallel_to_i2s.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="parallel_to_i2s.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="parallel_to_i2s.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="parallel_to_i2s.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520931415" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1520931415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520931415" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4391638155188371003" xil_pn:start_ts="1520931415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520931415" xil_pn:in_ck="-1524515116728023240" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5229300107219477947" xil_pn:start_ts="1520931415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ACC.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ACC.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DRAM_New.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DRAM_New.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DRAM_Reg.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DRAM_Reg.vhd"/>
      <outfile xil_pn:name="ipcore_dir/MUL21_new.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MUL21_new.vhd"/>
      <outfile xil_pn:name="ipcore_dir/SQRRoot.ngc"/>
      <outfile xil_pn:name="ipcore_dir/SQRRoot.vhd"/>
      <outfile xil_pn:name="ipcore_dir/divider.ngc"/>
      <outfile xil_pn:name="ipcore_dir/divider.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mul_new.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mul_new.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1520931415" xil_pn:in_ck="5267120168943810337" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1520931415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520931415" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-138568806825660537" xil_pn:start_ts="1520931415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520931415" xil_pn:in_ck="5267120168943810337" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750299821092" xil_pn:start_ts="1520931415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520931415" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8917037423626198405" xil_pn:start_ts="1520931415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520933314" xil_pn:in_ck="4503161574988033961" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6140023538294699960" xil_pn:start_ts="1520933268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IBS300Top.lso"/>
      <outfile xil_pn:name="IBS300Top.ngc"/>
      <outfile xil_pn:name="IBS300Top.ngr"/>
      <outfile xil_pn:name="IBS300Top.prj"/>
      <outfile xil_pn:name="IBS300Top.stx"/>
      <outfile xil_pn:name="IBS300Top.syr"/>
      <outfile xil_pn:name="IBS300Top.xst"/>
      <outfile xil_pn:name="IBS300Top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1522639111" xil_pn:in_ck="3707558125211253428" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2789554593436640732" xil_pn:start_ts="1522639111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522639124" xil_pn:in_ck="8110732497540644474" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6843452297925139834" xil_pn:start_ts="1522639111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="IBS300Top.bld"/>
      <outfile xil_pn:name="IBS300Top.ngd"/>
      <outfile xil_pn:name="IBS300Top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1522639197" xil_pn:in_ck="8376478647953753695" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="325589658960453222" xil_pn:start_ts="1522639124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IBS300Top.pcf"/>
      <outfile xil_pn:name="IBS300Top_map.map"/>
      <outfile xil_pn:name="IBS300Top_map.mrp"/>
      <outfile xil_pn:name="IBS300Top_map.ncd"/>
      <outfile xil_pn:name="IBS300Top_map.ngm"/>
      <outfile xil_pn:name="IBS300Top_map.xrpt"/>
      <outfile xil_pn:name="IBS300Top_summary.xml"/>
      <outfile xil_pn:name="IBS300Top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1522639300" xil_pn:in_ck="2837967074733585336" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6937897011652631087" xil_pn:start_ts="1522639197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="IBS300Top.ncd"/>
      <outfile xil_pn:name="IBS300Top.pad"/>
      <outfile xil_pn:name="IBS300Top.par"/>
      <outfile xil_pn:name="IBS300Top.ptwx"/>
      <outfile xil_pn:name="IBS300Top.unroutes"/>
      <outfile xil_pn:name="IBS300Top.xpi"/>
      <outfile xil_pn:name="IBS300Top_pad.csv"/>
      <outfile xil_pn:name="IBS300Top_pad.txt"/>
      <outfile xil_pn:name="IBS300Top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1522639329" xil_pn:in_ck="-3905937186750664473" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1522639300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="IBS300Top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ibs300top.bgn"/>
      <outfile xil_pn:name="ibs300top.bit"/>
      <outfile xil_pn:name="ibs300top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1522650536" xil_pn:in_ck="-4207346952089117903" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1522650535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1522639300" xil_pn:in_ck="3289263646332922587" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1522639288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="IBS300Top.twr"/>
      <outfile xil_pn:name="IBS300Top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
