# Synopsys R&D Internship Application â€“ Deepika Yadav

Hi! Iâ€™m **Deepika Yadav**, a final-year B.Tech Electronics Engineering student (Batch 2025) at **Harcourt Butler Technical University**, with a minor in **Business Analytics**. I am deeply passionate about **VLSI**, **digital design**, and **hardware-software co-design**, and Iâ€™m applying for the 12-month R&D Engineering Internship at Synopsys (Noida).

This repository outlines my qualifications, skills, and why I believe Iâ€™d be a strong fit for the Synopsys R&D team.

---

## ðŸš€ Why I'm a Good Fit

- Strong foundation in **Digital Design**, **Computer Architecture**, and **RTL Design** using **Verilog**.
- Hands-on experience designing **FSMs**, **pipelined processors**, **clock division circuits**, and **memory-mapped interfaces**.
- Familiar with **Synopsys flow basics** like Design Compiler and PrimeTime (academic-level).
- Comfortable working in **Linux environments**, Git-based workflows, and simulation tools like **ModelSim** and **Vivado**.
- Independent, detail-oriented, and enthusiastic about working on **cutting-edge semiconductor technologies**.

---

## ðŸ’¡ Skills Snapshot

- **Languages**: C, C++, Embedded C, Verilog, SystemVerilog (learning), Python, Bash (basic)
- **Digital Design**: FSMs, Timing, Pipelining, Hazard Detection, Memory & Bus Systems
- **Tools**: ModelSim, Vivado, Synopsys DC/PT (intro), GTKWave, MATLAB, Altium Designer, Proteus
- **Platforms**: Ubuntu Linux, Git/GitHub, Arduino/ESP32, Firebase
- **Soft Skills**: Team collaboration, public speaking, documentation, curiosity-driven learning

---

## ðŸ”¬ Key Projects

### ðŸ”¹ 5-Stage RISC-V Pipelined Processor (Verilog)
- Built a pipelined RISC-V CPU with Fetch, Decode, Execute, Memory, and Writeback stages.
- Included **hazard detection** and **data forwarding** to optimize throughput.

### ðŸ”¹ FSM-Based Washing Machine Controller (Verilog)
- Designed a parameterized FSM with multiple modes, timers, and control signals.
- Verified functionality using **ModelSim testbenches** and waveform analysis.

### ðŸ”¹ Meshtastic-Based Decentralized LoRa Network
- Built a GPS-based **LoRa mesh network** using ESP32 boards and the **Meshtastic protocol**.
- Visualized node range and packet strength in real-time; applications for disaster relief and remote telemetry.

### ðŸ”¹ Radar & Missile Simulation GUI (BEL Internship)
- Developed a real-time missile launch and radar detection GUI in **MATLAB**.
- Simulated missile path tracking, IFF classification, and real-time alerts.

### ðŸ”¹ Verilog Projects (Mini IPs)
- Clock divider, UART transmitter/receiver, barrel shifter, serial adder
- RISC-style ALU using parameterized modules with synthesis constraints

---

## ðŸ“ƒ Certifications

- **System Design through Verilog & CMOS Digital VLSI Design** â€“ NPTEL (2024)
- **Python Programming** â€“ IIT Kanpur
- **Digital Communication & Signal Processing** â€“ Academic focus

---

## ðŸ”— Links

- ðŸ”¹ [GitHub Portfolio](https://github.com/ppcracker)
- ðŸ”¹ [LinkedIn Profile](https://www.linkedin.com/in/deepika-yadav-7434aa1b2)
- ðŸ“§ Email: deepika3010yadav@gmail.com

---

Thank you for reviewing my profile. Iâ€™m excited about the opportunity to contribute to Synopsys' R&D efforts and grow under the guidance of industry-leading experts.
