Analysis & Synthesis report for Camera
Tue Apr 27 13:13:39 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2
 18. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 19. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 20. Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
 32. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 33. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
 34. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 35. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 36. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
 37. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 38. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 39. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
 40. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 43. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
 44. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
 45. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
 46. Source assignments for sld_signaltap:auto_signaltap_0
 47. Parameter Settings for User Entity Instance: RESET_DELAY:dl
 48. Parameter Settings for User Entity Instance: MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i
 49. Parameter Settings for User Entity Instance: SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
 50. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|RESET_DELAY:del
 51. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2
 52. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 53. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component
 54. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component
 55. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component
 56. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 57. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1
 58. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
 59. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2
 60. Parameter Settings for User Entity Instance: Sdram_Control:u7
 61. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 62. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 63. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 64. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 65. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 66. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: VGA_Controller:u1
 70. Parameter Settings for User Entity Instance: FpsMonitor:uFps
 71. Parameter Settings for User Entity Instance: calculator:clc|calculon:cal1
 72. Parameter Settings for User Entity Instance: calculator:clc|calculon:cal2
 73. Parameter Settings for User Entity Instance: calculator:clc|calculon:cal3
 74. Parameter Settings for User Entity Instance: calculator:clc|calculon:cal4
 75. Parameter Settings for User Entity Instance: calculator:clc|calculon:cal5
 76. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 77. Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod0
 78. Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod1
 79. Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div0
 80. Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod2
 81. Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div1
 82. Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod3
 83. Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div2
 84. Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal2|lpm_divide:Div0
 85. Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal3|lpm_divide:Div0
 86. Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal5|lpm_divide:Div0
 87. Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal4|lpm_divide:Div0
 88. Parameter Settings for Inferred Entity Instance: CrossAverager:ca|lpm_divide:Div0
 89. Parameter Settings for Inferred Entity Instance: CrossAverager:ca|lpm_divide:Div1
 90. Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal1|lpm_divide:Div0
 91. dcfifo Parameter Settings by Entity Instance
 92. altsyncram Parameter Settings by Entity Instance
 93. Port Connectivity Checks: "draw_rect:dr"
 94. Port Connectivity Checks: "Led_Blink:lb"
 95. Port Connectivity Checks: "CLOCKMEM:ck3"
 96. Port Connectivity Checks: "CLOCKMEM:ck2"
 97. Port Connectivity Checks: "CLOCKMEM:ck1"
 98. Port Connectivity Checks: "FpsMonitor:uFps"
 99. Port Connectivity Checks: "VGA_Controller:u1"
100. Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"
101. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"
102. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"
103. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"
104. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"
105. Port Connectivity Checks: "RAW2RGB_J:u4"
106. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
107. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
108. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
109. Port Connectivity Checks: "Sdram_Control:u7|command:u_command"
110. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
111. Port Connectivity Checks: "Sdram_Control:u7"
112. Port Connectivity Checks: "Reset_Delay_DRAM:u2"
113. Port Connectivity Checks: "XY_Viewer_All:xyva"
114. Port Connectivity Checks: "Compteur_All:cpta"
115. Port Connectivity Checks: "CrossAverager:ca"
116. Port Connectivity Checks: "CrossPainter:cp"
117. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"
118. Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"
119. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"
120. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"
121. Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"
122. Port Connectivity Checks: "FOCUS_ADJ:adl"
123. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
124. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
125. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
126. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
127. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
128. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
129. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
130. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
131. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
132. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
133. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd"
134. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"
135. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"
136. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1"
137. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2"
138. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|RESET_DELAY:del"
139. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt"
140. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
141. Port Connectivity Checks: "SDRAM_PLL:PLL2"
142. Port Connectivity Checks: "MIPI_PLL:pll_ref"
143. Port Connectivity Checks: "RESET_DELAY:dl"
144. Signal Tap Logic Analyzer Settings
145. In-System Memory Content Editor Settings
146. Post-Synthesis Netlist Statistics for Top Partition
147. Elapsed Time Per Partition
148. Connections to In-System Debugging Instance "auto_signaltap_0"
149. Analysis & Synthesis Messages
150. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 27 13:13:38 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Camera                                      ;
; Top-level Entity Name           ; Camera                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5974                                        ;
; Total pins                      ; 187                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,659,776                                   ;
; Total DSP Blocks                ; 13                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Camera             ; Camera             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; VGA_Controller/VGA_Param.h                                         ; yes             ; User File                                    ; C:/Users/Baptiste/Desktop/Camera/VGA_Controller/VGA_Param.h                                         ;             ;
; VGA_Controller/VGA_Controller.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/VGA_Controller/VGA_Controller.v                                    ;             ;
; V/FpsMonitor.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V/FpsMonitor.v                                                     ;             ;
; V_Sdram_Control/Sdram_WR_FIFO.v                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_WR_FIFO.v                                    ;             ;
; V_Sdram_Control/Sdram_RD_FIFO.v                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_RD_FIFO.v                                    ;             ;
; V_Sdram_Control/Sdram_Params.h                                     ; yes             ; User File                                    ; C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Params.h                                     ;             ;
; V_Sdram_Control/Sdram_Control.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v                                    ;             ;
; V_Sdram_Control/sdr_data_path.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/sdr_data_path.v                                    ;             ;
; V_Sdram_Control/control_interface.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/control_interface.v                                ;             ;
; V_Sdram_Control/command.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/command.v                                          ;             ;
; V_D8M/R_GAIN.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/Baptiste/Desktop/Camera/V_D8M/R_GAIN.v                                                     ;             ;
; V_D8M/G_GAIN.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/Baptiste/Desktop/Camera/V_D8M/G_GAIN.v                                                     ;             ;
; V/MIPI_PLL.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/Baptiste/Desktop/Camera/V/MIPI_PLL.v                                                       ; MIPI_PLL    ;
; V/MIPI_PLL/MIPI_PLL_0002.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V/MIPI_PLL/MIPI_PLL_0002.v                                         ; MIPI_PLL    ;
; V/I2C_READ_DATA.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v                                                  ;             ;
; V/I2C_RESET_DELAY.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V/I2C_RESET_DELAY.v                                                ;             ;
; V/I2C_WRITE_PTR.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_PTR.v                                                  ;             ;
; V/I2C_WRITE_WDATA.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_WDATA.v                                                ;             ;
; V_D8M/int_line.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/Baptiste/Desktop/Camera/V_D8M/int_line.v                                                   ;             ;
; V_D8M/RAW2RGB_J.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW2RGB_J.v                                                  ;             ;
; V_D8M/RAW_RGB_BIN.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW_RGB_BIN.v                                                ;             ;
; V_D8M/MIPI_CAMERA_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ;             ;
; V_D8M/Line_Buffer_J.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_D8M/Line_Buffer_J.v                                              ;             ;
; V_D8M/B_GAIN.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/Baptiste/Desktop/Camera/V_D8M/B_GAIN.v                                                     ;             ;
; V_Auto/VCM_TEST.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_TEST.v                                                  ;             ;
; V_Auto/VCM_STEP.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_STEP.v                                                  ;             ;
; V_Auto/VCM_I2C.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v                                                   ;             ;
; V_Auto/VCM_CTRL_P.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_CTRL_P.v                                                ;             ;
; V_Auto/RESET_DELAY.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/RESET_DELAY.v                                               ;             ;
; V_Auto/MODIFY_SYNC.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/MODIFY_SYNC.v                                               ;             ;
; V_Auto/LCD_COUNTER.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/LCD_COUNTER.v                                               ;             ;
; V_Auto/I2C_DELAY.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/I2C_DELAY.v                                                 ;             ;
; V_Auto/FOCUS_ADJ.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/FOCUS_ADJ.v                                                 ;             ;
; V_Auto/F_VCM.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v                                                     ;             ;
; V_Auto/CLOCKMEM.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/CLOCKMEM.v                                                  ;             ;
; V_Auto/AUTO_SYNC_MODIFY.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/AUTO_SYNC_MODIFY.v                                          ;             ;
; V_Auto/AUTO_FOCUS_ON.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V_Auto/AUTO_FOCUS_ON.v                                             ;             ;
; V/Reset_Delay_DRAM.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V/Reset_Delay_DRAM.v                                               ;             ;
; V/SDRAM_PLL.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/Baptiste/Desktop/Camera/V/SDRAM_PLL.v                                                      ; SDRAM_PLL   ;
; V/SDRAM_PLL/SDRAM_PLL_0002.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Baptiste/Desktop/Camera/V/SDRAM_PLL/SDRAM_PLL_0002.v                                       ; SDRAM_PLL   ;
; NotreFiltre.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/NotreFiltre.vhd                                                    ;             ;
; CrossPainter.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/CrossPainter.vhd                                                   ;             ;
; CrossAverager.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd                                                  ;             ;
; clock_divider.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/clock_divider.vhd                                                  ;             ;
; Compteur.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/Compteur.vhd                                                       ;             ;
; Number_Display.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/Number_Display.vhd                                                 ;             ;
; Number_Split.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/Number_Split.vhd                                                   ;             ;
; Led_Blink.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/Led_Blink.vhd                                                      ;             ;
; Led_Vector.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/Led_Vector.vhd                                                     ;             ;
; button_controller.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/button_controller.vhd                                              ;             ;
; Compteur_All.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/Compteur_All.vhd                                                   ;             ;
; XY_Viewer.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd                                                      ;             ;
; XY_Viewer_All.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/XY_Viewer_All.vhd                                                  ;             ;
; XY_Selector.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/XY_Selector.vhd                                                    ;             ;
; buzzHandler.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/buzzHandler.vhd                                                    ;             ;
; cervotron.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/cervotron.vhd                                                      ;             ;
; draw_rect.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/draw_rect.vhd                                                      ;             ;
; calculator.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/calculator.vhd                                                     ;             ;
; calculon.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Baptiste/Desktop/Camera/calculon.vhd                                                       ;             ;
; camera.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Baptiste/Desktop/Camera/camera.v                                                           ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                 ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf                             ;             ;
; db/lpm_constant_sc8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_sc8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;             ;
; db/lpm_constant_0b8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_0b8.tdf                                            ;             ;
; db/lpm_constant_oa8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_oa8.tdf                                            ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                 ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                            ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                 ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                               ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                  ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                              ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                          ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                               ;             ;
; db/dcfifo_kkp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf                                                 ;             ;
; db/a_gray2bin_pab.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/a_gray2bin_pab.tdf                                              ;             ;
; db/a_graycounter_ov6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/a_graycounter_ov6.tdf                                           ;             ;
; db/a_graycounter_kdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/a_graycounter_kdc.tdf                                           ;             ;
; db/altsyncram_f1b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/altsyncram_f1b1.tdf                                             ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_fpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_fpl.tdf                                          ;             ;
; db/dffpipe_0f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/dffpipe_0f9.tdf                                                 ;             ;
; db/alt_synch_pipe_gpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_gpl.tdf                                          ;             ;
; db/dffpipe_1f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/dffpipe_1f9.tdf                                                 ;             ;
; db/cmpr_uu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/cmpr_uu5.tdf                                                    ;             ;
; db/cmpr_tu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/cmpr_tu5.tdf                                                    ;             ;
; db/mux_5r7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/mux_5r7.tdf                                                     ;             ;
; db/dcfifo_7lp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/dcfifo_7lp1.tdf                                                 ;             ;
; db/alt_synch_pipe_hpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_hpl.tdf                                          ;             ;
; db/dffpipe_2f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/dffpipe_2f9.tdf                                                 ;             ;
; db/alt_synch_pipe_ipl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_ipl.tdf                                          ;             ;
; db/dffpipe_3f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/dffpipe_3f9.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                   ;             ;
; db/altsyncram_iup1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/altsyncram_iup1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;             ;
; db/altsyncram_eo84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/altsyncram_eo84.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/decode_5la.tdf                                                  ;             ;
; db/mux_oib.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/mux_oib.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                 ;             ;
; db/mux_jlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/mux_jlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;             ;
; db/cntr_qai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/cntr_qai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_t3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/cntr_t3j.tdf                                                    ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                  ; altera_sld  ;
; db/ip/sldf533039e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                               ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                              ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                          ;             ;
; db/lpm_divide_45m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_45m.tdf                                              ;             ;
; db/sign_div_unsign_7nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_7nh.tdf                                         ;             ;
; db/alt_u_div_k2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_k2f.tdf                                               ;             ;
; db/lpm_divide_hbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_hbm.tdf                                              ;             ;
; db/sign_div_unsign_nlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_nlh.tdf                                         ;             ;
; db/alt_u_div_kve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_kve.tdf                                               ;             ;
; db/lpm_divide_kbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_kbm.tdf                                              ;             ;
; db/sign_div_unsign_qlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_qlh.tdf                                         ;             ;
; db/alt_u_div_qve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_qve.tdf                                               ;             ;
; db/lpm_divide_55m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_55m.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/alt_u_div_p2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_p2f.tdf                                               ;             ;
; db/lpm_divide_ucm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_ucm.tdf                                              ;             ;
; db/sign_div_unsign_4nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_4nh.tdf                                         ;             ;
; db/alt_u_div_e2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_e2f.tdf                                               ;             ;
; db/lpm_divide_2dm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_2dm.tdf                                              ;             ;
; db/sign_div_unsign_8nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_8nh.tdf                                         ;             ;
; db/alt_u_div_m2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_m2f.tdf                                               ;             ;
; db/lpm_divide_vcm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_vcm.tdf                                              ;             ;
; db/sign_div_unsign_5nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_5nh.tdf                                         ;             ;
; db/alt_u_div_g2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_g2f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 13417          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 24759          ;
;     -- 7 input functions                    ; 47             ;
;     -- 6 input functions                    ; 1127           ;
;     -- 5 input functions                    ; 6514           ;
;     -- 4 input functions                    ; 7053           ;
;     -- <=3 input functions                  ; 10018          ;
;                                             ;                ;
; Dedicated logic registers                   ; 5974           ;
;                                             ;                ;
; I/O pins                                    ; 187            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 3659776        ;
;                                             ;                ;
; Total DSP Blocks                            ; 13             ;
;                                             ;                ;
; Total PLLs                                  ; 4              ;
;     -- PLLs                                 ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2526           ;
; Total fan-out                               ; 131538         ;
; Average fan-out                             ; 4.16           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Camera                                                                                                                                 ; 24759 (11)          ; 5974 (0)                  ; 3659776           ; 13         ; 187  ; 0            ; |Camera                                                                                                                                                                                                                                                                                                                                            ; Camera                            ; work         ;
;    |AUTO_FOCUS_ON:u9|                                                                                                                   ; 40 (40)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|AUTO_FOCUS_ON:u9                                                                                                                                                                                                                                                                                                                           ; AUTO_FOCUS_ON                     ; work         ;
;    |Clock_Divider:cd|                                                                                                                   ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Clock_Divider:cd                                                                                                                                                                                                                                                                                                                           ; Clock_Divider                     ; work         ;
;    |CrossAverager:ca|                                                                                                                   ; 2050 (98)           ; 103 (103)                 ; 0                 ; 1          ; 0    ; 0            ; |Camera|CrossAverager:ca                                                                                                                                                                                                                                                                                                                           ; CrossAverager                     ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 989 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|CrossAverager:ca|lpm_divide:Div0                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_vcm:auto_generated|                                                                                                ; 989 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|CrossAverager:ca|lpm_divide:Div0|lpm_divide_vcm:auto_generated                                                                                                                                                                                                                                                                             ; lpm_divide_vcm                    ; work         ;
;             |sign_div_unsign_5nh:divider|                                                                                               ; 989 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|CrossAverager:ca|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                                 ; sign_div_unsign_5nh               ; work         ;
;                |alt_u_div_g2f:divider|                                                                                                  ; 989 (989)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|CrossAverager:ca|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                                                                                                                                                                                                                           ; alt_u_div_g2f                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 963 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|CrossAverager:ca|lpm_divide:Div1                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_vcm:auto_generated|                                                                                                ; 963 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|CrossAverager:ca|lpm_divide:Div1|lpm_divide_vcm:auto_generated                                                                                                                                                                                                                                                                             ; lpm_divide_vcm                    ; work         ;
;             |sign_div_unsign_5nh:divider|                                                                                               ; 963 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|CrossAverager:ca|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                                 ; sign_div_unsign_5nh               ; work         ;
;                |alt_u_div_g2f:divider|                                                                                                  ; 963 (963)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|CrossAverager:ca|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                                                                                                                                                                                                                           ; alt_u_div_g2f                     ; work         ;
;    |CrossPainter:cp|                                                                                                                    ; 150 (150)           ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|CrossPainter:cp                                                                                                                                                                                                                                                                                                                            ; CrossPainter                      ; work         ;
;    |FOCUS_ADJ:adl|                                                                                                                      ; 801 (0)             ; 582 (24)                  ; 0                 ; 2          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl                                                                                                                                                                                                                                                                                                                              ; FOCUS_ADJ                         ; work         ;
;       |AUTO_SYNC_MODIFY:RE|                                                                                                             ; 54 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE                                                                                                                                                                                                                                                                                                          ; AUTO_SYNC_MODIFY                  ; work         ;
;          |MODIFY_SYNC:hs|                                                                                                               ; 27 (27)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;          |MODIFY_SYNC:vs|                                                                                                               ; 27 (27)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;       |I2C_DELAY:i2c|                                                                                                                   ; 38 (38)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|I2C_DELAY:i2c                                                                                                                                                                                                                                                                                                                ; I2C_DELAY                         ; work         ;
;       |LCD_COUNTER:cv1|                                                                                                                 ; 157 (157)           ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|LCD_COUNTER:cv1                                                                                                                                                                                                                                                                                                              ; LCD_COUNTER                       ; work         ;
;       |VCM_CTRL_P:pp|                                                                                                                   ; 186 (84)            ; 155 (131)                 ; 0                 ; 2          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp                                                                                                                                                                                                                                                                                                                ; VCM_CTRL_P                        ; work         ;
;          |F_VCM:f|                                                                                                                      ; 102 (102)           ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f                                                                                                                                                                                                                                                                                                        ; F_VCM                             ; work         ;
;       |VCM_I2C:i2c2|                                                                                                                    ; 366 (144)           ; 204 (67)                  ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2                                                                                                                                                                                                                                                                                                                 ; VCM_I2C                           ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 33 (33)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                     ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 69 (69)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 70 (70)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                               ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                             ; I2C_WRITE_WDATA                   ; work         ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                                                                                                     ; 2260 (1)            ; 770 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                                                                                                                                                                                                             ; MIPI_BRIDGE_CAMERA_Config         ; work         ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                                                                                                         ; 378 (195)           ; 199 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                                                                                                                                                                                                                     ; MIPI_BRIDGE_CONFIG                ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                         ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 65 (65)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                    ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 65 (65)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                   ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                 ; I2C_WRITE_WDATA                   ; work         ;
;       |MIPI_CAMERA_CONFIG:camiv|                                                                                                        ; 1486 (1205)         ; 354 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                                                                                                                                                                                                                    ; MIPI_CAMERA_CONFIG                ; work         ;
;          |B_GAIN:b2|                                                                                                                    ; 27 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2                                                                                                                                                                                                                                                                          ; B_GAIN                            ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 27 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                      ; lpm_constant                      ; work         ;
;                |lpm_constant_oa8:ag|                                                                                                    ; 27 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag                                                                                                                                                                                                                  ; lpm_constant_oa8                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 27 (12)             ; 39 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                        ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 8 (8)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                        ; CLOCKMEM                          ; work         ;
;          |G_GAIN:g2|                                                                                                                    ; 29 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2                                                                                                                                                                                                                                                                          ; G_GAIN                            ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 29 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                      ; lpm_constant                      ; work         ;
;                |lpm_constant_0b8:ag|                                                                                                    ; 29 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag                                                                                                                                                                                                                  ; lpm_constant_0b8                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 29 (16)             ; 39 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                        ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 66 (66)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                   ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 69 (69)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                  ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                ; I2C_WRITE_WDATA                   ; work         ;
;          |R_GAIN:r2|                                                                                                                    ; 30 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2                                                                                                                                                                                                                                                                          ; R_GAIN                            ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 30 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                      ; lpm_constant                      ; work         ;
;                |lpm_constant_sc8:ag|                                                                                                    ; 30 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag                                                                                                                                                                                                                  ; lpm_constant_sc8                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 30 (16)             ; 39 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |VCM_TEST:vmt|                                                                                                                    ; 395 (0)             ; 217 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt                                                                                                                                                                                                                                                                                                ; VCM_TEST                          ; work         ;
;          |RESET_DELAY:del|                                                                                                              ; 44 (44)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|RESET_DELAY:del                                                                                                                                                                                                                                                                                ; RESET_DELAY                       ; work         ;
;          |VCM_I2C:i2c2|                                                                                                                 ; 338 (152)           ; 173 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2                                                                                                                                                                                                                                                                                   ; VCM_I2C                           ; work         ;
;             |CLOCKMEM:c1|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                                                                                                                                                                                       ; CLOCKMEM                          ; work         ;
;             |I2C_READ_DATA:rd|                                                                                                          ; 69 (69)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                  ; I2C_READ_DATA                     ; work         ;
;             |I2C_WRITE_PTR:wpt|                                                                                                         ; 70 (70)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                 ; I2C_WRITE_PTR                     ; work         ;
;             |I2C_WRITE_WDATA:wrd|                                                                                                       ; 46 (46)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                               ; I2C_WRITE_WDATA                   ; work         ;
;          |VCM_STEP:stp|                                                                                                                 ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_STEP:stp                                                                                                                                                                                                                                                                                   ; VCM_STEP                          ; work         ;
;    |MIPI_PLL:pll_ref|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_PLL:pll_ref                                                                                                                                                                                                                                                                                                                           ; MIPI_PLL                          ; MIPI_PLL     ;
;       |MIPI_PLL_0002:mipi_pll_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst                                                                                                                                                                                                                                                                                               ; MIPI_PLL_0002                     ; MIPI_PLL     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                       ; altera_pll                        ; work         ;
;    |NotreFiltre:nf|                                                                                                                     ; 9 (9)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|NotreFiltre:nf                                                                                                                                                                                                                                                                                                                             ; NotreFiltre                       ; work         ;
;    |RAW2RGB_J:u4|                                                                                                                       ; 112 (50)            ; 69 (23)                   ; 61440             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4                                                                                                                                                                                                                                                                                                                               ; RAW2RGB_J                         ; work         ;
;       |Line_Buffer_J:u0|                                                                                                                ; 25 (25)             ; 2 (2)                     ; 61440             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0                                                                                                                                                                                                                                                                                                              ; Line_Buffer_J                     ; work         ;
;          |int_line:d1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_iup1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_iup1                   ; work         ;
;          |int_line:d2|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_iup1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_iup1                   ; work         ;
;          |int_line:d3|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_iup1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_iup1                   ; work         ;
;       |RAW_RGB_BIN:bin|                                                                                                                 ; 37 (37)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|RAW2RGB_J:u4|RAW_RGB_BIN:bin                                                                                                                                                                                                                                                                                                               ; RAW_RGB_BIN                       ; work         ;
;    |RESET_DELAY:dl|                                                                                                                     ; 44 (44)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|RESET_DELAY:dl                                                                                                                                                                                                                                                                                                                             ; RESET_DELAY                       ; work         ;
;    |Reset_Delay_DRAM:u2|                                                                                                                ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Reset_Delay_DRAM:u2                                                                                                                                                                                                                                                                                                                        ; Reset_Delay_DRAM                  ; work         ;
;    |SDRAM_PLL:PLL2|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|SDRAM_PLL:PLL2                                                                                                                                                                                                                                                                                                                             ; SDRAM_PLL                         ; SDRAM_PLL    ;
;       |SDRAM_PLL_0002:sdram_pll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst                                                                                                                                                                                                                                                                                               ; SDRAM_PLL_0002                    ; SDRAM_PLL    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                       ; altera_pll                        ; work         ;
;    |Sdram_Control:u7|                                                                                                                   ; 407 (97)            ; 748 (100)                 ; 26624             ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7                                                                                                                                                                                                                                                                                                                           ; Sdram_Control                     ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                                                      ; 91 (0)              ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                                ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 91 (0)              ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                        ; dcfifo                            ; work         ;
;             |dcfifo_7lp1:auto_generated|                                                                                                ; 91 (14)             ; 272 (48)                  ; 10240             ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated                                                                                                                                                                                                                                             ; dcfifo_7lp1                       ; work         ;
;                |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                             ; a_gray2bin_pab                    ; work         ;
;                |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                             ; a_gray2bin_pab                    ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                 ; a_graycounter_kdc                 ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                 ; a_graycounter_ov6                 ; work         ;
;                |alt_synch_pipe_hpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                                                                                                                                                                                                                  ; alt_synch_pipe_hpl                ; work         ;
;                   |dffpipe_2f9:dffpipe5|                                                                                                ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5                                                                                                                                                                                             ; dffpipe_2f9                       ; work         ;
;                |alt_synch_pipe_ipl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                                                                                                                                  ; alt_synch_pipe_ipl                ; work         ;
;                   |dffpipe_3f9:dffpipe14|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14                                                                                                                                                                                            ; dffpipe_3f9                       ; work         ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                    ; altsyncram_f1b1                   ; work         ;
;                |dffpipe_pe9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |dffpipe_pe9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                               ; mux_5r7                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                               ; mux_5r7                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                                                     ; 92 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                               ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 92 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                       ; dcfifo                            ; work         ;
;             |dcfifo_kkp1:auto_generated|                                                                                                ; 92 (16)             ; 272 (48)                  ; 16384             ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated                                                                                                                                                                                                                                            ; dcfifo_kkp1                       ; work         ;
;                |a_gray2bin_pab:rdptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                                                            ; a_gray2bin_pab                    ; work         ;
;                |a_gray2bin_pab:rs_dgwp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                                                            ; a_gray2bin_pab                    ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                ; a_graycounter_kdc                 ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                ; a_graycounter_ov6                 ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                                                                                                                                 ; alt_synch_pipe_fpl                ; work         ;
;                   |dffpipe_0f9:dffpipe13|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13                                                                                                                                                                                           ; dffpipe_0f9                       ; work         ;
;                |alt_synch_pipe_gpl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                                                                                                                                                                                                                 ; alt_synch_pipe_gpl                ; work         ;
;                   |dffpipe_1f9:dffpipe22|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22                                                                                                                                                                                           ; dffpipe_1f9                       ; work         ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                   ; altsyncram_f1b1                   ; work         ;
;                |dffpipe_pe9:rs_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                         ; dffpipe_pe9                       ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                         ; dffpipe_pe9                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                             ; mux_5r7                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                             ; mux_5r7                           ; work         ;
;       |command:u_command|                                                                                                               ; 54 (54)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|command:u_command                                                                                                                                                                                                                                                                                                         ; command                           ; work         ;
;       |control_interface:u_control_interface|                                                                                           ; 73 (73)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                                                                                                                                     ; control_interface                 ; work         ;
;    |VGA_Controller:u1|                                                                                                                  ; 44 (44)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                          ; VGA_Controller                    ; work         ;
;    |XY_Viewer_All:xyva|                                                                                                                 ; 875 (0)             ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva                                                                                                                                                                                                                                                                                                                         ; XY_Viewer_All                     ; work         ;
;       |Number_Display:nbd0|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|Number_Display:nbd0                                                                                                                                                                                                                                                                                                     ; Number_Display                    ; work         ;
;       |Number_Display:nbd1|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|Number_Display:nbd1                                                                                                                                                                                                                                                                                                     ; Number_Display                    ; work         ;
;       |Number_Display:nbd2|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|Number_Display:nbd2                                                                                                                                                                                                                                                                                                     ; Number_Display                    ; work         ;
;       |Number_Display:nbd3|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|Number_Display:nbd3                                                                                                                                                                                                                                                                                                     ; Number_Display                    ; work         ;
;       |XY_Selector:sel|                                                                                                                 ; 2 (2)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Selector:sel                                                                                                                                                                                                                                                                                                         ; XY_Selector                       ; work         ;
;       |XY_Viewer:vw|                                                                                                                    ; 845 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw                                                                                                                                                                                                                                                                                                            ; XY_Viewer                         ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div0                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_hbm:auto_generated|                                                                                             ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                                              ; lpm_divide_hbm                    ; work         ;
;                |sign_div_unsign_nlh:divider|                                                                                            ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                  ; sign_div_unsign_nlh               ; work         ;
;                   |alt_u_div_kve:divider|                                                                                               ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                                            ; alt_u_div_kve                     ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 116 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div1                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_kbm:auto_generated|                                                                                             ; 116 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div1|lpm_divide_kbm:auto_generated                                                                                                                                                                                                                                                              ; lpm_divide_kbm                    ; work         ;
;                |sign_div_unsign_qlh:divider|                                                                                            ; 116 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                  ; sign_div_unsign_qlh               ; work         ;
;                   |alt_u_div_qve:divider|                                                                                               ; 116 (116)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                            ; alt_u_div_qve                     ; work         ;
;          |lpm_divide:Div2|                                                                                                              ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div2                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_ucm:auto_generated|                                                                                             ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div2|lpm_divide_ucm:auto_generated                                                                                                                                                                                                                                                              ; lpm_divide_ucm                    ; work         ;
;                |sign_div_unsign_4nh:divider|                                                                                            ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div2|lpm_divide_ucm:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                  ; sign_div_unsign_4nh               ; work         ;
;                   |alt_u_div_e2f:divider|                                                                                               ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div2|lpm_divide_ucm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_e2f:divider                                                                                                                                                                                                            ; alt_u_div_e2f                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod0                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_45m:auto_generated|                                                                                             ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                              ; lpm_divide_45m                    ; work         ;
;                |sign_div_unsign_7nh:divider|                                                                                            ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                  ; sign_div_unsign_7nh               ; work         ;
;                   |alt_u_div_k2f:divider|                                                                                               ; 194 (194)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                            ; alt_u_div_k2f                     ; work         ;
;          |lpm_divide:Mod1|                                                                                                              ; 193 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod1                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_45m:auto_generated|                                                                                             ; 193 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod1|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                              ; lpm_divide_45m                    ; work         ;
;                |sign_div_unsign_7nh:divider|                                                                                            ; 193 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                  ; sign_div_unsign_7nh               ; work         ;
;                   |alt_u_div_k2f:divider|                                                                                               ; 193 (193)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                            ; alt_u_div_k2f                     ; work         ;
;          |lpm_divide:Mod2|                                                                                                              ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod2                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_45m:auto_generated|                                                                                             ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod2|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                              ; lpm_divide_45m                    ; work         ;
;                |sign_div_unsign_7nh:divider|                                                                                            ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                  ; sign_div_unsign_7nh               ; work         ;
;                   |alt_u_div_k2f:divider|                                                                                               ; 127 (127)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                            ; alt_u_div_k2f                     ; work         ;
;          |lpm_divide:Mod3|                                                                                                              ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod3                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_55m:auto_generated|                                                                                             ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod3|lpm_divide_55m:auto_generated                                                                                                                                                                                                                                                              ; lpm_divide_55m                    ; work         ;
;                |sign_div_unsign_9nh:divider|                                                                                            ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod3|lpm_divide_55m:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                  ; sign_div_unsign_9nh               ; work         ;
;                   |alt_u_div_p2f:divider|                                                                                               ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod3|lpm_divide_55m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_p2f:divider                                                                                                                                                                                                            ; alt_u_div_p2f                     ; work         ;
;    |buzzHandler:bh|                                                                                                                     ; 22 (22)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|buzzHandler:bh                                                                                                                                                                                                                                                                                                                             ; buzzHandler                       ; work         ;
;    |calculator:clc|                                                                                                                     ; 16973 (0)           ; 303 (0)                   ; 0                 ; 10         ; 0    ; 0            ; |Camera|calculator:clc                                                                                                                                                                                                                                                                                                                             ; calculator                        ; work         ;
;       |Cervotron:cer|                                                                                                                   ; 74 (74)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|Cervotron:cer                                                                                                                                                                                                                                                                                                               ; Cervotron                         ; work         ;
;       |calculon:cal1|                                                                                                                   ; 3364 (124)          ; 60 (60)                   ; 0                 ; 2          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal1                                                                                                                                                                                                                                                                                                               ; calculon                          ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal1|lpm_divide:Div0                                                                                                                                                                                                                                                                                               ; lpm_divide                        ; work         ;
;             |lpm_divide_2dm:auto_generated|                                                                                             ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal1|lpm_divide:Div0|lpm_divide_2dm:auto_generated                                                                                                                                                                                                                                                                 ; lpm_divide_2dm                    ; work         ;
;                |sign_div_unsign_8nh:divider|                                                                                            ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal1|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                     ; sign_div_unsign_8nh               ; work         ;
;                   |alt_u_div_m2f:divider|                                                                                               ; 3240 (3240)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal1|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                                                                                                               ; alt_u_div_m2f                     ; work         ;
;       |calculon:cal2|                                                                                                                   ; 3393 (144)          ; 60 (60)                   ; 0                 ; 2          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal2                                                                                                                                                                                                                                                                                                               ; calculon                          ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 3249 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal2|lpm_divide:Div0                                                                                                                                                                                                                                                                                               ; lpm_divide                        ; work         ;
;             |lpm_divide_2dm:auto_generated|                                                                                             ; 3249 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated                                                                                                                                                                                                                                                                 ; lpm_divide_2dm                    ; work         ;
;                |sign_div_unsign_8nh:divider|                                                                                            ; 3249 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                     ; sign_div_unsign_8nh               ; work         ;
;                   |alt_u_div_m2f:divider|                                                                                               ; 3249 (3249)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                                                                                                               ; alt_u_div_m2f                     ; work         ;
;       |calculon:cal3|                                                                                                                   ; 3383 (143)          ; 60 (60)                   ; 0                 ; 2          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal3                                                                                                                                                                                                                                                                                                               ; calculon                          ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal3|lpm_divide:Div0                                                                                                                                                                                                                                                                                               ; lpm_divide                        ; work         ;
;             |lpm_divide_2dm:auto_generated|                                                                                             ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal3|lpm_divide:Div0|lpm_divide_2dm:auto_generated                                                                                                                                                                                                                                                                 ; lpm_divide_2dm                    ; work         ;
;                |sign_div_unsign_8nh:divider|                                                                                            ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal3|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                     ; sign_div_unsign_8nh               ; work         ;
;                   |alt_u_div_m2f:divider|                                                                                               ; 3240 (3240)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal3|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                                                                                                               ; alt_u_div_m2f                     ; work         ;
;       |calculon:cal4|                                                                                                                   ; 3381 (141)          ; 60 (60)                   ; 0                 ; 2          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal4                                                                                                                                                                                                                                                                                                               ; calculon                          ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal4|lpm_divide:Div0                                                                                                                                                                                                                                                                                               ; lpm_divide                        ; work         ;
;             |lpm_divide_2dm:auto_generated|                                                                                             ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal4|lpm_divide:Div0|lpm_divide_2dm:auto_generated                                                                                                                                                                                                                                                                 ; lpm_divide_2dm                    ; work         ;
;                |sign_div_unsign_8nh:divider|                                                                                            ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal4|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                     ; sign_div_unsign_8nh               ; work         ;
;                   |alt_u_div_m2f:divider|                                                                                               ; 3240 (3240)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal4|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                                                                                                               ; alt_u_div_m2f                     ; work         ;
;       |calculon:cal5|                                                                                                                   ; 3378 (138)          ; 60 (60)                   ; 0                 ; 2          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal5                                                                                                                                                                                                                                                                                                               ; calculon                          ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal5|lpm_divide:Div0                                                                                                                                                                                                                                                                                               ; lpm_divide                        ; work         ;
;             |lpm_divide_2dm:auto_generated|                                                                                             ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal5|lpm_divide:Div0|lpm_divide_2dm:auto_generated                                                                                                                                                                                                                                                                 ; lpm_divide_2dm                    ; work         ;
;                |sign_div_unsign_8nh:divider|                                                                                            ; 3240 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal5|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                     ; sign_div_unsign_8nh               ; work         ;
;                   |alt_u_div_m2f:divider|                                                                                               ; 3240 (3240)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|calculator:clc|calculon:cal5|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                                                                                                               ; alt_u_div_m2f                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 137 (1)             ; 154 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 136 (0)             ; 154 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 136 (0)             ; 154 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 136 (1)             ; 154 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 135 (0)             ; 146 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 135 (90)            ; 146 (117)                 ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 740 (2)             ; 3026 (436)                ; 3571712           ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 738 (0)             ; 2590 (0)                  ; 3571712           ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 738 (67)            ; 2590 (960)                ; 3571712           ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 3 (0)               ; 1 (0)                     ; 3571712           ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_eo84:auto_generated|                                                                                         ; 3 (0)               ; 1 (1)                     ; 3571712           ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eo84:auto_generated                                                                                                                                                 ; altsyncram_eo84                   ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eo84:auto_generated|decode_5la:decode2                                                                                                                              ; decode_5la                        ; work         ;
;                   |mux_oib:mux3|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eo84:auto_generated|mux_oib:mux3                                                                                                                                    ; mux_oib                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 96 (96)             ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 266 (1)             ; 1106 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 218 (0)             ; 1090 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 654 (654)                 ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 218 (0)             ; 436 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 47 (47)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 263 (11)            ; 304 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_qai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qai:auto_generated                                                             ; cntr_qai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                      ; cntr_t3j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                            ; cntr_69i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 217 (217)           ; 218 (218)                 ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Camera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eo84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 218          ; 16384        ; 218          ; 3571712 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 5           ;
; Independent 18x18 plus 36       ; 7           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 13          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 14          ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |Camera|SDRAM_PLL:PLL2                                                                                                                                                                                                                                                      ; V/SDRAM_PLL.v   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Camera|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |Camera|MIPI_PLL:pll_ref                                                                                                                                                                                                                                                    ; V/MIPI_PLL.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[8]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[10]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[9]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[7]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[6]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[5]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[4]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[3]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[2]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[1]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[0]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 382                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; calculator:clc|Cervotron:cer|Winner[3,4]                                                                                       ; Stuck at GND due to stuck port data_in                                                           ;
; Sdram_Control:u7|SA[12]                                                                                                        ; Stuck at GND due to stuck port data_in                                                           ;
; Sdram_Control:u7|mDATAOUT[10..15]                                                                                              ; Lost fanout                                                                                      ;
; CrossPainter:cp|LCDB[0..2,4,5]                                                                                                 ; Stuck at GND due to stuck port data_in                                                           ;
; CrossPainter:cp|winnerInterne[3,4]                                                                                             ; Stuck at GND due to stuck port data_in                                                           ;
; CrossPainter:cp|yCross[11,12]                                                                                                  ; Stuck at GND due to stuck port data_in                                                           ;
; CrossPainter:cp|xCross[11,12]                                                                                                  ; Stuck at GND due to stuck port data_in                                                           ;
; CrossPainter:cp|lar[9..12]                                                                                                     ; Stuck at GND due to stuck port data_in                                                           ;
; CrossPainter:cp|long[3,10..12]                                                                                                 ; Stuck at GND due to stuck port data_in                                                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                                            ; Stuck at VCC due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                                                ; Stuck at VCC due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                   ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                                               ; Stuck at VCC due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                              ; Stuck at VCC due to stuck port data_in                                                           ;
; XY_Viewer_All:xyva|XY_Selector:sel|selected[11,12]                                                                             ; Stuck at GND due to stuck port data_in                                                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_VCM_DATA[4..13]                                                                                   ; Lost fanout                                                                                      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                     ; Lost fanout                                                                                      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DATA16[0..13]                                                                      ; Lost fanout                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                         ; Lost fanout                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                        ; Lost fanout                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|R_VCM_DATA[4..13]                                                     ; Lost fanout                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|DELAY[0..31]                                       ; Lost fanout                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|DATA16[0..13]                                        ; Lost fanout                                                                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]  ; Lost fanout                                                                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]  ; Lost fanout                                                                                      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                      ;
; Sdram_Control:u7|rWR1_ADDR[0..6]                                                                                               ; Merged with Sdram_Control:u7|rWR1_ADDR[7]                                                        ;
; Sdram_Control:u7|rRD1_ADDR[0..6]                                                                                               ; Merged with Sdram_Control:u7|rRD1_ADDR[7]                                                        ;
; Sdram_Control:u7|mWR                                                                                                           ; Merged with Sdram_Control:u7|WR_MASK[0]                                                          ;
; Sdram_Control:u7|RD_MASK[0]                                                                                                    ; Merged with Sdram_Control:u7|mRD                                                                 ;
; Sdram_Control:u7|mLENGTH[0..7,9]                                                                                               ; Merged with Sdram_Control:u7|mLENGTH[10]                                                         ;
; CrossPainter:cp|LCDG[0..6]                                                                                                     ; Merged with CrossPainter:cp|LCDG[7]                                                              ;
; CrossPainter:cp|LCDB[3,6]                                                                                                      ; Merged with CrossPainter:cp|LCDB[7]                                                              ;
; CrossPainter:cp|long[0,4]                                                                                                      ; Merged with CrossPainter:cp|lar[0]                                                               ;
; CrossPainter:cp|long[9]                                                                                                        ; Merged with CrossPainter:cp|lar[6]                                                               ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|rVS                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_CTRL_P:pp|rVS                                                      ;
; Sdram_Control:u7|mADDR[0..6]                                                                                                   ; Merged with Sdram_Control:u7|mADDR[7]                                                            ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..6]                                                             ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                      ;
; CrossPainter:cp|LCDR[1..7]                                                                                                     ; Merged with CrossPainter:cp|LCDR[0]                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                        ;
; NotreFiltre:nf|LCDR[1..7]                                                                                                      ; Merged with NotreFiltre:nf|LCDR[0]                                                               ;
; NotreFiltre:nf|prev_H[12]                                                                                                      ; Merged with CrossAverager:ca|prev_H[12]                                                          ;
; calculator:clc|calculon:cal1|prev_H[12]                                                                                        ; Merged with CrossAverager:ca|prev_H[12]                                                          ;
; calculator:clc|calculon:cal2|prev_H[12]                                                                                        ; Merged with CrossAverager:ca|prev_H[12]                                                          ;
; calculator:clc|calculon:cal3|prev_H[12]                                                                                        ; Merged with CrossAverager:ca|prev_H[12]                                                          ;
; calculator:clc|calculon:cal4|prev_H[12]                                                                                        ; Merged with CrossAverager:ca|prev_H[12]                                                          ;
; calculator:clc|calculon:cal5|prev_H[12]                                                                                        ; Merged with CrossAverager:ca|prev_H[12]                                                          ;
; NotreFiltre:nf|prev_H[11]                                                                                                      ; Merged with CrossAverager:ca|prev_H[11]                                                          ;
; calculator:clc|calculon:cal1|prev_H[11]                                                                                        ; Merged with CrossAverager:ca|prev_H[11]                                                          ;
; calculator:clc|calculon:cal2|prev_H[11]                                                                                        ; Merged with CrossAverager:ca|prev_H[11]                                                          ;
; calculator:clc|calculon:cal3|prev_H[11]                                                                                        ; Merged with CrossAverager:ca|prev_H[11]                                                          ;
; calculator:clc|calculon:cal4|prev_H[11]                                                                                        ; Merged with CrossAverager:ca|prev_H[11]                                                          ;
; calculator:clc|calculon:cal5|prev_H[11]                                                                                        ; Merged with CrossAverager:ca|prev_H[11]                                                          ;
; NotreFiltre:nf|prev_H[10]                                                                                                      ; Merged with CrossAverager:ca|prev_H[10]                                                          ;
; calculator:clc|calculon:cal1|prev_H[10]                                                                                        ; Merged with CrossAverager:ca|prev_H[10]                                                          ;
; calculator:clc|calculon:cal2|prev_H[10]                                                                                        ; Merged with CrossAverager:ca|prev_H[10]                                                          ;
; calculator:clc|calculon:cal3|prev_H[10]                                                                                        ; Merged with CrossAverager:ca|prev_H[10]                                                          ;
; calculator:clc|calculon:cal4|prev_H[10]                                                                                        ; Merged with CrossAverager:ca|prev_H[10]                                                          ;
; calculator:clc|calculon:cal5|prev_H[10]                                                                                        ; Merged with CrossAverager:ca|prev_H[10]                                                          ;
; NotreFiltre:nf|prev_H[9]                                                                                                       ; Merged with CrossAverager:ca|prev_H[9]                                                           ;
; calculator:clc|calculon:cal1|prev_H[9]                                                                                         ; Merged with CrossAverager:ca|prev_H[9]                                                           ;
; calculator:clc|calculon:cal2|prev_H[9]                                                                                         ; Merged with CrossAverager:ca|prev_H[9]                                                           ;
; calculator:clc|calculon:cal3|prev_H[9]                                                                                         ; Merged with CrossAverager:ca|prev_H[9]                                                           ;
; calculator:clc|calculon:cal4|prev_H[9]                                                                                         ; Merged with CrossAverager:ca|prev_H[9]                                                           ;
; calculator:clc|calculon:cal5|prev_H[9]                                                                                         ; Merged with CrossAverager:ca|prev_H[9]                                                           ;
; NotreFiltre:nf|prev_H[8]                                                                                                       ; Merged with CrossAverager:ca|prev_H[8]                                                           ;
; calculator:clc|calculon:cal1|prev_H[8]                                                                                         ; Merged with CrossAverager:ca|prev_H[8]                                                           ;
; calculator:clc|calculon:cal2|prev_H[8]                                                                                         ; Merged with CrossAverager:ca|prev_H[8]                                                           ;
; calculator:clc|calculon:cal3|prev_H[8]                                                                                         ; Merged with CrossAverager:ca|prev_H[8]                                                           ;
; calculator:clc|calculon:cal4|prev_H[8]                                                                                         ; Merged with CrossAverager:ca|prev_H[8]                                                           ;
; calculator:clc|calculon:cal5|prev_H[8]                                                                                         ; Merged with CrossAverager:ca|prev_H[8]                                                           ;
; NotreFiltre:nf|prev_H[7]                                                                                                       ; Merged with CrossAverager:ca|prev_H[7]                                                           ;
; calculator:clc|calculon:cal1|prev_H[7]                                                                                         ; Merged with CrossAverager:ca|prev_H[7]                                                           ;
; calculator:clc|calculon:cal2|prev_H[7]                                                                                         ; Merged with CrossAverager:ca|prev_H[7]                                                           ;
; calculator:clc|calculon:cal3|prev_H[7]                                                                                         ; Merged with CrossAverager:ca|prev_H[7]                                                           ;
; calculator:clc|calculon:cal4|prev_H[7]                                                                                         ; Merged with CrossAverager:ca|prev_H[7]                                                           ;
; calculator:clc|calculon:cal5|prev_H[7]                                                                                         ; Merged with CrossAverager:ca|prev_H[7]                                                           ;
; NotreFiltre:nf|prev_H[6]                                                                                                       ; Merged with CrossAverager:ca|prev_H[6]                                                           ;
; calculator:clc|calculon:cal1|prev_H[6]                                                                                         ; Merged with CrossAverager:ca|prev_H[6]                                                           ;
; calculator:clc|calculon:cal2|prev_H[6]                                                                                         ; Merged with CrossAverager:ca|prev_H[6]                                                           ;
; calculator:clc|calculon:cal3|prev_H[6]                                                                                         ; Merged with CrossAverager:ca|prev_H[6]                                                           ;
; calculator:clc|calculon:cal4|prev_H[6]                                                                                         ; Merged with CrossAverager:ca|prev_H[6]                                                           ;
; calculator:clc|calculon:cal5|prev_H[6]                                                                                         ; Merged with CrossAverager:ca|prev_H[6]                                                           ;
; NotreFiltre:nf|prev_H[5]                                                                                                       ; Merged with CrossAverager:ca|prev_H[5]                                                           ;
; calculator:clc|calculon:cal1|prev_H[5]                                                                                         ; Merged with CrossAverager:ca|prev_H[5]                                                           ;
; calculator:clc|calculon:cal2|prev_H[5]                                                                                         ; Merged with CrossAverager:ca|prev_H[5]                                                           ;
; calculator:clc|calculon:cal3|prev_H[5]                                                                                         ; Merged with CrossAverager:ca|prev_H[5]                                                           ;
; calculator:clc|calculon:cal4|prev_H[5]                                                                                         ; Merged with CrossAverager:ca|prev_H[5]                                                           ;
; calculator:clc|calculon:cal5|prev_H[5]                                                                                         ; Merged with CrossAverager:ca|prev_H[5]                                                           ;
; NotreFiltre:nf|prev_H[4]                                                                                                       ; Merged with CrossAverager:ca|prev_H[4]                                                           ;
; calculator:clc|calculon:cal1|prev_H[4]                                                                                         ; Merged with CrossAverager:ca|prev_H[4]                                                           ;
; calculator:clc|calculon:cal2|prev_H[4]                                                                                         ; Merged with CrossAverager:ca|prev_H[4]                                                           ;
; calculator:clc|calculon:cal3|prev_H[4]                                                                                         ; Merged with CrossAverager:ca|prev_H[4]                                                           ;
; calculator:clc|calculon:cal4|prev_H[4]                                                                                         ; Merged with CrossAverager:ca|prev_H[4]                                                           ;
; calculator:clc|calculon:cal5|prev_H[4]                                                                                         ; Merged with CrossAverager:ca|prev_H[4]                                                           ;
; NotreFiltre:nf|prev_H[3]                                                                                                       ; Merged with CrossAverager:ca|prev_H[3]                                                           ;
; calculator:clc|calculon:cal1|prev_H[3]                                                                                         ; Merged with CrossAverager:ca|prev_H[3]                                                           ;
; calculator:clc|calculon:cal2|prev_H[3]                                                                                         ; Merged with CrossAverager:ca|prev_H[3]                                                           ;
; calculator:clc|calculon:cal3|prev_H[3]                                                                                         ; Merged with CrossAverager:ca|prev_H[3]                                                           ;
; calculator:clc|calculon:cal4|prev_H[3]                                                                                         ; Merged with CrossAverager:ca|prev_H[3]                                                           ;
; calculator:clc|calculon:cal5|prev_H[3]                                                                                         ; Merged with CrossAverager:ca|prev_H[3]                                                           ;
; NotreFiltre:nf|prev_H[2]                                                                                                       ; Merged with CrossAverager:ca|prev_H[2]                                                           ;
; calculator:clc|calculon:cal1|prev_H[2]                                                                                         ; Merged with CrossAverager:ca|prev_H[2]                                                           ;
; calculator:clc|calculon:cal2|prev_H[2]                                                                                         ; Merged with CrossAverager:ca|prev_H[2]                                                           ;
; calculator:clc|calculon:cal3|prev_H[2]                                                                                         ; Merged with CrossAverager:ca|prev_H[2]                                                           ;
; calculator:clc|calculon:cal4|prev_H[2]                                                                                         ; Merged with CrossAverager:ca|prev_H[2]                                                           ;
; calculator:clc|calculon:cal5|prev_H[2]                                                                                         ; Merged with CrossAverager:ca|prev_H[2]                                                           ;
; NotreFiltre:nf|prev_H[1]                                                                                                       ; Merged with CrossAverager:ca|prev_H[1]                                                           ;
; calculator:clc|calculon:cal1|prev_H[1]                                                                                         ; Merged with CrossAverager:ca|prev_H[1]                                                           ;
; calculator:clc|calculon:cal2|prev_H[1]                                                                                         ; Merged with CrossAverager:ca|prev_H[1]                                                           ;
; calculator:clc|calculon:cal3|prev_H[1]                                                                                         ; Merged with CrossAverager:ca|prev_H[1]                                                           ;
; calculator:clc|calculon:cal4|prev_H[1]                                                                                         ; Merged with CrossAverager:ca|prev_H[1]                                                           ;
; calculator:clc|calculon:cal5|prev_H[1]                                                                                         ; Merged with CrossAverager:ca|prev_H[1]                                                           ;
; NotreFiltre:nf|prev_H[0]                                                                                                       ; Merged with CrossAverager:ca|prev_H[0]                                                           ;
; calculator:clc|calculon:cal1|prev_H[0]                                                                                         ; Merged with CrossAverager:ca|prev_H[0]                                                           ;
; calculator:clc|calculon:cal2|prev_H[0]                                                                                         ; Merged with CrossAverager:ca|prev_H[0]                                                           ;
; calculator:clc|calculon:cal3|prev_H[0]                                                                                         ; Merged with CrossAverager:ca|prev_H[0]                                                           ;
; calculator:clc|calculon:cal4|prev_H[0]                                                                                         ; Merged with CrossAverager:ca|prev_H[0]                                                           ;
; calculator:clc|calculon:cal5|prev_H[0]                                                                                         ; Merged with CrossAverager:ca|prev_H[0]                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[7]                                              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[6,7]                                              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[7]                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[31]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25]         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[29]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[28]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[7]                                             ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[6,7]                                             ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[7]                                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[7]                                                                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                 ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[6,7]                                                                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[7]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[7]                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[6,7]                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[7]                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|ST[7]                                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|ST[6]                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[31]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[31]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[30]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[30]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[29]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[29]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[28]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[28]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[27]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[27]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[26]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[26]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[25]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[25]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[24]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[24]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[23]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[23]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[22]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[22]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[21]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[21]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[20]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[20]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[19]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[19]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[18]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[18]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[17]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[17]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[16]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[16]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[15]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[15]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[14]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[14]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[13]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[13]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[12]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[12]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[11]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[11]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[10]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[10]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[9]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[9]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[8]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[8]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[7]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[7]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[6]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[6]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[5]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[5]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[4]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[4]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[3]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[3]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[2]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[2]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[1]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[1]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[0]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[0]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3] ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[3..7]                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                      ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]                                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[7]                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[7]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1]                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[7]                                                                                          ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[0..2,5..7]                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|POINTER[7]                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|POINTER[6]                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|SLAVE_ADDR[0..2,5..7]                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|POINTER[6]                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|WORD_DATA[0..3]                                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|POINTER[6]                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[6]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[5]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[4]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[4]                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                             ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[0..3]                                                                                     ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|SLAVE_ADDR[4]                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|SLAVE_ADDR[3]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[30]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                 ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                  ; Stuck at GND due to stuck port data_in                                                           ;
; Sdram_Control:u7|rRD1_ADDR[7]                                                                                                  ; Stuck at GND due to stuck port data_in                                                           ;
; Sdram_Control:u7|mLENGTH[10]                                                                                                   ; Stuck at GND due to stuck port data_in                                                           ;
; Sdram_Control:u7|RD_MASK[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                           ;
; Sdram_Control:u7|WR_MASK[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                        ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                                           ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                                   ; Stuck at VCC due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                   ; Stuck at GND due to stuck port data_in                                                           ;
; Sdram_Control:u7|mADDR[7]                                                                                                      ; Stuck at GND due to stuck port data_in                                                           ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                ; Stuck at GND due to stuck port data_in                                                           ;
; CrossPainter:cp|long[8]                                                                                                        ; Merged with CrossPainter:cp|lar[4]                                                               ;
; CrossPainter:cp|long[6]                                                                                                        ; Merged with CrossPainter:cp|lar[7]                                                               ;
; CrossPainter:cp|long[5]                                                                                                        ; Merged with CrossPainter:cp|long[1]                                                              ;
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|SS[0]                                                                                              ; Lost fanout                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                            ; Stuck at GND due to stuck port data_in                                                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                          ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|POINTER[6]                                                            ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                           ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                                          ; Stuck at VCC due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                          ; Stuck at GND due to stuck port data_in                                                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                       ; Stuck at VCC due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                         ; Stuck at VCC due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                           ; Stuck at VCC due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                                              ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                             ; Stuck at GND due to stuck port data_in                                                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                           ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                               ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                            ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                           ; Stuck at GND due to stuck port data_in                                                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                         ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                             ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6,7]                                                                 ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                                              ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                                              ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                                                ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                                                 ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                                 ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5]                                             ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                             ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                               ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                ; Stuck at GND due to stuck port clock_enable                                                      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5]                                                                           ; Stuck at GND due to stuck port data_in                                                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                                           ; Stuck at GND due to stuck port clock_enable                                                      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                             ; Stuck at GND due to stuck port clock_enable                                                      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                                              ; Stuck at GND due to stuck port data_in                                                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                              ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]                                               ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                                               ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                 ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                                                  ; Stuck at GND due to stuck port data_in                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                  ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|ST[6]                                                                 ; Stuck at GND due to stuck port clock_enable                                                      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                         ; Stuck at GND due to stuck port clock                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0..7]                                        ; Stuck at GND due to stuck port clock                                                             ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                      ; Stuck at GND due to stuck port clock                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                          ; Stuck at GND due to stuck port clock                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                                                  ; Stuck at GND due to stuck port data_in                                                           ;
; CrossPainter:cp|long[7]                                                                                                        ; Merged with CrossPainter:cp|lar[5]                                                               ;
; Total Number of Removed Registers = 664                                                                                        ;                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                           ;
+-----------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+-----------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                               ; Stuck at VCC              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2],                                 ;
;                                                                                   ; due to stuck port data_in ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3],                               ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5],                                 ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6],                                 ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5],                                   ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5],                                    ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6],                                    ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0],                               ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1],                               ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2],                               ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3],                               ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4],                               ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5],                               ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6],                               ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[7]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY   ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2],     ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5],     ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6],     ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5],       ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5],        ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6],        ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[3],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[4],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[6],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY  ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2],    ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5],    ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6],    ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5],      ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5],       ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6],       ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[2],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[3],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2],   ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5],     ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5],      ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6],      ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[7]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]           ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                 ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7],                         ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                          ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                     ; Stuck at GND              ; Sdram_Control:u7|mADDR[7],                                                            ;
;                                                                                   ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                       ;
; calculator:clc|Cervotron:cer|Winner[3]                                            ; Stuck at GND              ; CrossPainter:cp|winnerInterne[3]                                                      ;
;                                                                                   ; due to stuck port data_in ;                                                                                       ;
; calculator:clc|Cervotron:cer|Winner[4]                                            ; Stuck at GND              ; CrossPainter:cp|winnerInterne[4]                                                      ;
;                                                                                   ; due to stuck port data_in ;                                                                                       ;
; CrossPainter:cp|yCross[11]                                                        ; Stuck at GND              ; XY_Viewer_All:xyva|XY_Selector:sel|selected[11]                                       ;
;                                                                                   ; due to stuck port data_in ;                                                                                       ;
; CrossPainter:cp|yCross[12]                                                        ; Stuck at GND              ; XY_Viewer_All:xyva|XY_Selector:sel|selected[12]                                       ;
;                                                                                   ; due to stuck port data_in ;                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]      ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                   ;
;                                                                                   ; due to stuck port data_in ;                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]      ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                 ;
;                                                                                   ; due to stuck port data_in ;                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]      ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                 ;
;                                                                                   ; due to stuck port data_in ;                                                                                       ;
+-----------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5974  ;
; Number of registers using Synchronous Clear  ; 1277  ;
; Number of registers using Synchronous Load   ; 587   ;
; Number of registers using Asynchronous Clear ; 2374  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2736  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; calculator:clc|calculon:cal2|nb_pix[0]                                                                                                                                                                                                                                                                                          ; 62      ;
; Clock_Divider:cd|count[0]                                                                                                                                                                                                                                                                                                       ; 2       ;
; CrossPainter:cp|lar[8]                                                                                                                                                                                                                                                                                                          ; 2       ;
; CrossPainter:cp|lar[6]                                                                                                                                                                                                                                                                                                          ; 4       ;
; CrossPainter:cp|lar[7]                                                                                                                                                                                                                                                                                                          ; 4       ;
; CrossPainter:cp|lar[5]                                                                                                                                                                                                                                                                                                          ; 4       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                                               ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                 ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                                               ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                  ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                   ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                 ; 4       ;
; CrossPainter:cp|winnerInterne[0]                                                                                                                                                                                                                                                                                                ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                          ; 7       ;
; calculator:clc|calculon:cal4|nb_pix[0]                                                                                                                                                                                                                                                                                          ; 61      ;
; calculator:clc|calculon:cal5|nb_pix[0]                                                                                                                                                                                                                                                                                          ; 61      ;
; calculator:clc|calculon:cal3|nb_pix[0]                                                                                                                                                                                                                                                                                          ; 61      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                          ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                             ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_WORD_GO                                                                                                                                                                                                                                                                                            ; 7       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_POINTER_GO                                                                                                                                                                                                                                                                                         ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_GO                                                                                                                                                                                                                                                                                                 ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                                                                                                                                                                                                               ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                                                                                                                                                                                                            ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                                                                                                                                                                                                                    ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|W_WORD_GO                                                                                                                                                                                                                                                              ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|W_POINTER_GO                                                                                                                                                                                                                                                           ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|R_GO                                                                                                                                                                                                                                                                   ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_WORD_GO                                                                                                                                                                                                                                                                ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_POINTER_GO                                                                                                                                                                                                                                                             ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|R_GO                                                                                                                                                                                                                                                                     ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                               ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                            ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                            ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                           ; 9       ;
; calculator:clc|calculon:cal1|nb_pix[0]                                                                                                                                                                                                                                                                                          ; 61      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                             ; 4       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                                             ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                              ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 64                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Camera|CrossAverager:ca|nbPixRouges[10]                                                                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal2|nb_pix[10]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Camera|calculator:clc|Cervotron:cer|Winner[2]                                                                                                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[2]                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[8]                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[10]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal4|nb_pix[29]                                                                                                                                                                                 ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal5|nb_pix[1]                                                                                                                                                                                  ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal3|nb_pix[27]                                                                                                                                                                                 ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal1|nb_pix[11]                                                                                                                                                                                 ;
; 3:1                ; 60 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |Camera|CrossAverager:ca|x_int[13]                                                                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Camera|Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Camera|FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[10]                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|CNT[4]                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[14]                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp|rSUM[5]                                                                                                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Camera|Sdram_Control:u7|mADDR[22]                                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[28]                                                                                                                                                                                 ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal2|nb_pix_rouge[0]                                                                                                                                                                            ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal4|nb_pix_rouge[27]                                                                                                                                                                           ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal5|nb_pix_rouge[23]                                                                                                                                                                           ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal3|nb_pix_rouge[29]                                                                                                                                                                           ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |Camera|calculator:clc|calculon:cal1|nb_pix_rouge[16]                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Camera|RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[6]                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|CMD[0]                                                                                                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[3]                                                                                                                                                          ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|DELY[7]                                                                                                                                       ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|CNT[0]                                                                                                                                         ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|DELY[2]                                                                                                                                      ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|CNT[5]                                                                                                                                        ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|DELY[7]                                                                                                                                                                    ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|CNT[4]                                                                                                                                                                      ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|DELY[7]                                                                                                                                        ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|CNT[2]                                                                                                                                          ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|CNT[7]                                                                                                                                        ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|CNT[1]                                                                                                                                       ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|CNT[3]                                                                                                                                                                     ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|CNT[5]                                                                                                                                         ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Camera|Sdram_Control:u7|ST[3]                                                                                                                                                                                                  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5]                                                                                                                                     ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|A[8]                                                                                                                                           ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DELY[4]                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2]                                                                                                                                    ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|A[5]                                                                                                                                          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|DELY[5]                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4]                                                                                                                                                                  ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|A[4]                                                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DELY[1]                                                                                                                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0]                                                                                                                                      ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|A[4]                                                                                                                                            ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|DELY[1]                                                                                                                                         ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[5]                                                                                                                                                  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|WCNT[7]                                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CNT[4]                                                                                                                                                         ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|CNT[7]                                                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|CNT[3]                                                                                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|CNT[5]                                                                                                                                                                   ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|CNT[1]                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|BYTE[6]                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|BYTE[7]                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|BYTE[5]                                                                                                                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|BYTE[6]                                                                                                                                         ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|WCNT[5]                                                                                                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|CNT[0]                                                                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DATA16[2]                                                                                                                                      ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[3]                                                                                                                                                         ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 0 LEs                ; 1368 LEs               ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[1]                                                                                                                                                           ;
; 130:1              ; 3 bits    ; 258 LEs       ; 3 LEs                ; 255 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                                                                                                     ;
; 130:1              ; 17 bits   ; 1462 LEs      ; 17 LEs               ; 1445 LEs               ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[13]                                                                                                                                                     ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                      ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[0]                                                                                                                                                                    ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[0]                                                                                                                                       ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                        ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                                                                                ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                     ;
; 130:1              ; 10 bits   ; 860 LEs       ; 0 LEs                ; 860 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|WORD_DATA[5]                                                                                                                                                   ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[4]                                                                                                                                                          ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                       ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[1]                                                                                                                                         ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[3]                                                                                                                                      ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[1]                                                                                                                                        ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[0]                                                                                                                                                                    ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[0]                                                                                                                                                                      ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                        ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                          ;
; 130:1              ; 10 bits   ; 860 LEs       ; 0 LEs                ; 860 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[4]                                                                                                                                                                                 ;
; 258:1              ; 2 bits    ; 344 LEs       ; 2 LEs                ; 342 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                                                                                    ;
; 258:1              ; 7 bits    ; 1204 LEs      ; 7 LEs                ; 1197 LEs               ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[5]                                                                                                                                                       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[8]                                                                                                                                           ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                                                                                                                                          ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[0]                                                                                                                                         ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                       ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                                                                                                                                           ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                     ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                    ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                                  ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                      ;
; 23:1               ; 8 bits    ; 120 LEs       ; 16 LEs               ; 104 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|A[2]                                                                                                                                          ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 0 LEs                ; 2848 LEs               ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[2]                                                                                                                                                         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[7]                                                                                                                                         ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[3]                                                                                                                                         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[7]                                                                                                                                                                       ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[3]                                                                                                                                                                       ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[3]                                                                                                                                           ;
; 70:1               ; 8 bits    ; 368 LEs       ; 24 LEs               ; 344 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|A[6]                                                                                                                                        ;
; 70:1               ; 3 bits    ; 138 LEs       ; 9 LEs                ; 129 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[1]                                                                                                                                       ;
; 70:1               ; 2 bits    ; 92 LEs        ; 6 LEs                ; 86 LEs                 ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[8]                                                                                                                                       ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[5]                                                                                                                                       ;
; 70:1               ; 2 bits    ; 92 LEs        ; 6 LEs                ; 86 LEs                 ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[8]                                                                                                                                                                     ;
; 70:1               ; 5 bits    ; 230 LEs       ; 20 LEs               ; 210 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[5]                                                                                                                                                                     ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[6]                                                                                                                                         ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[3]                                                                                                                                         ;
; 131:1              ; 2 bits    ; 174 LEs       ; 26 LEs               ; 148 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|ST[6]                                                                                                                                                          ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 0 LEs                ; 2880 LEs               ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|DELY[31]                                                                                                                                                       ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 0 LEs                ; 2880 LEs               ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|DELY[0]                                                                                                                                                                                      ;
; 132:1              ; 2 bits    ; 176 LEs       ; 24 LEs               ; 152 LEs                ; Yes        ; |Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                                                                                                                        ;
; 263:1              ; 32 bits   ; 5600 LEs      ; 0 LEs                ; 5600 LEs               ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[21]                                                                                                                                                         ;
; 261:1              ; 2 bits    ; 348 LEs       ; 28 LEs               ; 320 LEs                ; Yes        ; |Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |Camera|RAW2RGB_J:u4|RAW_RGB_BIN:bin|Add0                                                                                                                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[0]                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2 ;
+------------------------------+-------+------+-----------------------------------+
; Assignment                   ; Value ; From ; To                                ;
+------------------------------+-------+------+-----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                    ;
+------------------------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+--------------------------------------------------------------+
; Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2            ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig ;
+------------------------------+-------+------+----------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RESET_DELAY:dl ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; TIME           ; 50000000 ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 5                      ; Signed Integer                                    ;
; operation_mode                       ; direct                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 33.333333 MHz          ; String                                            ;
; phase_shift1                         ; 0 ps                   ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 100.000000 MHz         ; String                                            ;
; phase_shift3                         ; 7500 ps                ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 400.000000 MHz         ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 2                      ; Signed Integer                                    ;
; operation_mode                       ; direct                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                            ;
; phase_shift1                         ; 7500 ps                ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|RESET_DELAY:del ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; TIME           ; 50000000 ; Signed Integer                                                               ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary                                   ;
; P_STATUS       ; 00000000                         ; Unsigned Binary                                   ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary                                   ;
; TIME_LONG      ; 250000000                        ; Signed Integer                                    ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 317              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                       ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                                                             ;
; LPM_CVALUE         ; 1098             ; Signed Integer                                                                                             ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_sc8 ; Untyped                                                                                                    ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                       ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                                                             ;
; LPM_CVALUE         ; 848              ; Signed Integer                                                                                             ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_0b8 ; Untyped                                                                                                    ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                       ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                                                             ;
; LPM_CVALUE         ; 1040             ; Signed Integer                                                                                             ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_oa8 ; Untyped                                                                                                    ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 1                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1 ;
+----------------+--------------+--------------------------------------------+
; Parameter Name ; Value        ; Type                                       ;
+----------------+--------------+--------------------------------------------+
; H_OFF          ; 000011001000 ; Unsigned Binary                            ;
; V_OFF          ; 000011001000 ; Unsigned Binary                            ;
+----------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; SCAL           ; 00001010 ; Unsigned Binary                                      ;
; SCAL_f         ; 00000001 ; Unsigned Binary                                      ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary     ;
; P_STATUS       ; 00000000                         ; Unsigned Binary     ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary     ;
; TIME_LONG      ; 250000000                        ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_kkp1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7lp1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_ACT     ; 800   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 214   ; Signed Integer                        ;
; H_SYNC_CYC     ; 40    ; Signed Integer                        ;
; H_SYNC_BACK    ; 2     ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 1056  ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_CYC     ; 5     ; Signed Integer                        ;
; V_SYNC_BACK    ; 19    ; Signed Integer                        ;
; V_SYNC_FRONT   ; 22    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 526   ; Signed Integer                        ;
; X_START        ; 42    ; Signed Integer                        ;
; Y_START        ; 24    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpsMonitor:uFps   ;
+----------------+-----------------------------+-----------------+
; Parameter Name ; Value                       ; Type            ;
+----------------+-----------------------------+-----------------+
; ONE_SEC        ; 010111110101111000001111111 ; Unsigned Binary ;
+----------------+-----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calculator:clc|calculon:cal1 ;
+----------------+---------------+------------------------------------------+
; Parameter Name ; Value         ; Type                                     ;
+----------------+---------------+------------------------------------------+
; long           ; 0001100100000 ; Unsigned Binary                          ;
; lar            ; 0000111100000 ; Unsigned Binary                          ;
+----------------+---------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calculator:clc|calculon:cal2 ;
+----------------+---------------+------------------------------------------+
; Parameter Name ; Value         ; Type                                     ;
+----------------+---------------+------------------------------------------+
; long           ; 0001001110001 ; Unsigned Binary                          ;
; lar            ; 0000101110111 ; Unsigned Binary                          ;
+----------------+---------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calculator:clc|calculon:cal3 ;
+----------------+---------------+------------------------------------------+
; Parameter Name ; Value         ; Type                                     ;
+----------------+---------------+------------------------------------------+
; long           ; 0000111000010 ; Unsigned Binary                          ;
; lar            ; 0000100001110 ; Unsigned Binary                          ;
+----------------+---------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calculator:clc|calculon:cal4 ;
+----------------+---------------+------------------------------------------+
; Parameter Name ; Value         ; Type                                     ;
+----------------+---------------+------------------------------------------+
; long           ; 0000100010011 ; Unsigned Binary                          ;
; lar            ; 0000010100101 ; Unsigned Binary                          ;
+----------------+---------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calculator:clc|calculon:cal5 ;
+----------------+---------------+------------------------------------------+
; Parameter Name ; Value         ; Type                                     ;
+----------------+---------------+------------------------------------------+
; long           ; 0000001100100 ; Unsigned Binary                          ;
; lar            ; 0000000111100 ; Unsigned Binary                          ;
+----------------+---------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 218                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 218                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 682                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 218                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                ;
; LPM_WIDTHD             ; 14             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_55m ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_ucm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 60             ; Untyped                                             ;
; LPM_WIDTHD             ; 30             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal3|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 60             ; Untyped                                             ;
; LPM_WIDTHD             ; 30             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal5|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 60             ; Untyped                                             ;
; LPM_WIDTHD             ; 30             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal4|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 60             ; Untyped                                             ;
; LPM_WIDTHD             ; 30             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CrossAverager:ca|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                                 ;
; LPM_WIDTHD             ; 30             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CrossAverager:ca|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                                 ;
; LPM_WIDTHD             ; 30             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:clc|calculon:cal1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 60             ; Untyped                                             ;
; LPM_WIDTHD             ; 30             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                      ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 2                                                                    ;
; Entity Instance            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                         ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_rect:dr"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; gout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_Blink:lb"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; led  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck3"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[23..19] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[15..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[11..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[6..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[18]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[17]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck2"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[11..10] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[19..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[7..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[12]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck1"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[24..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[14..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[11..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[3..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpsMonitor:uFps"                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; fps       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; hex_fps_h ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; hex_fps_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; oVGA_SYNC  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; oVGA_BLANK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iRed       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iGreen     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iBlue      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oVGA_R     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oVGA_G     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oVGA_B     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rDVAL   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; DVAL    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"                                                                                                                            ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont    ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..11]" will be connected to GND.    ;
; READ_Cont ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "READ_Cont[12..11]" will be connected to GND. ;
; V_Cont    ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "V_Cont[12..11]" will be connected to GND.    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4"                                                    ;
+-------+---------+------------------+--------------------------------------------------------+
; Port  ; Type    ; Severity         ; Details                                                ;
+-------+---------+------------------+--------------------------------------------------------+
; oDVAL ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+-------+---------+------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|command:u_command"                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..10]" will be connected to GND.                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "RD1_DATA[15..10]" have no fanouts                                                     ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; RD2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reset_Delay_DRAM:u2"                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oRST_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oRST_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oRST_3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oRST_4 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XY_Viewer_All:xyva"                                                                                              ;
+--------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity         ; Details                                                                                                ;
+--------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; digit0 ; Output ; Critical Warning ; Can't connect array with 7 elements in array dimension 1 to port with 8 elements in the same dimension ;
; digit1 ; Output ; Critical Warning ; Can't connect array with 7 elements in array dimension 1 to port with 8 elements in the same dimension ;
; digit2 ; Output ; Critical Warning ; Can't connect array with 7 elements in array dimension 1 to port with 8 elements in the same dimension ;
; digit3 ; Output ; Critical Warning ; Can't connect array with 7 elements in array dimension 1 to port with 8 elements in the same dimension ;
; digit4 ; Output ; Critical Warning ; Can't connect array with 7 elements in array dimension 1 to port with 8 elements in the same dimension ;
; digit5 ; Output ; Critical Warning ; Can't connect array with 7 elements in array dimension 1 to port with 8 elements in the same dimension ;
+--------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Compteur_All:cpta"                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; digit0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; digit1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; digit2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; digit3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; digit4 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; digit5 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CrossAverager:ca"                                                                                                 ;
+-------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity         ; Details                                                                                                  ;
+-------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; x     ; Output ; Critical Warning ; Can't connect array with 11 elements in array dimension 1 to port with 30 elements in the same dimension ;
; y     ; Output ; Critical Warning ; Can't connect array with 11 elements in array dimension 1 to port with 30 elements in the same dimension ;
; debug ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CrossPainter:cp"                                                                                                                                       ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity         ; Details                                                                                                                                      ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; x       ; Input ; Critical Warning ; Can't connect array with 11 elements in array dimension 1 to port with 13 elements in the same dimension                                     ;
; y       ; Input ; Critical Warning ; Can't connect array with 11 elements in array dimension 1 to port with 13 elements in the same dimension                                     ;
; clk_1hz ; Input ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"                                                                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R_VCM_DATA    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; TEST_MODE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TEST_MODE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CLK_400K      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; I2C_LO0P      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; INT_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ST            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WCNT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SLAVE_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; POINTER       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_END    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_GO     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_ST       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_CNT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_BYTE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; R_DATA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDAI_W        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TR            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_SCL_O     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; S          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; V_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "V_CNT[15..1]" have no fanouts ;
; V_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; H_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "H_CNT[15..1]" have no fanouts ;
; H_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl"                                                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW_Y          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_Y[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_H_FREQ     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_H_FREQ[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; READY         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; STATUS        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CLK_400K            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CLK_400K   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LIGHT_INT      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1" ;
+-----------------+-------+----------+-------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                     ;
+-----------------+-------+----------+-------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                                ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                                ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                                ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                                ;
+-----------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2"                                                                                                                                   ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TR_IN         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TR_IN[-1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; R_VCM_DATA    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; TEST_MODE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TEST_MODE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CLK_400K      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; INT_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ST            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WCNT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SLAVE_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; POINTER       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_END    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_GO     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_ST       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_CNT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_BYTE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; R_DATA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDAI_W        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TR            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_SCL_O     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|RESET_DELAY:del"                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt"                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VCM_DATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; VCM_RELAESE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_PLL:PLL2"                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_PLL:pll_ref"                                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; outclk_4 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; outclk_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; outclk_3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; locked   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RESET_DELAY:dl"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; READY1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 218                 ; 218              ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 0              ; R           ; 14    ; 1     ; Read/Write ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag ;
; 1              ; G           ; 14    ; 1     ; Read/Write ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag ;
; 2              ; B           ; 14    ; 1     ; Read/Write ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2794                        ;
;     CLR               ; 645                         ;
;     CLR SCLR          ; 54                          ;
;     CLR SLD           ; 53                          ;
;     ENA               ; 413                         ;
;     ENA CLR           ; 226                         ;
;     ENA CLR SCLR      ; 255                         ;
;     ENA CLR SLD       ; 15                          ;
;     ENA SCLR          ; 692                         ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 54                          ;
;     SCLR              ; 135                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 22                          ;
;     plain             ; 226                         ;
; arriav_io_obuf        ; 26                          ;
; arriav_lcell_comb     ; 23885                       ;
;     arith             ; 10534                       ;
;         0 data inputs ; 715                         ;
;         1 data inputs ; 1634                        ;
;         2 data inputs ; 359                         ;
;         3 data inputs ; 149                         ;
;         4 data inputs ; 2693                        ;
;         5 data inputs ; 4984                        ;
;     extend            ; 45                          ;
;         7 data inputs ; 45                          ;
;     normal            ; 13213                       ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 4839                        ;
;         3 data inputs ; 1759                        ;
;         4 data inputs ; 4311                        ;
;         5 data inputs ; 1228                        ;
;         6 data inputs ; 1004                        ;
;     shared            ; 93                          ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 42                          ;
;         4 data inputs ; 6                           ;
; arriav_mac            ; 13                          ;
; boundary_port         ; 381                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 204.20                      ;
; Average LUT depth     ; 136.30                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:02     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                             ; Details                                                                                                                                                        ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CrossPainter:cp|LCDB[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDB[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDB[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDB[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDB[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDB[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDB[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDB[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDG[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDG[7]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|LCDR[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CrossPainter:cp|LCDR[0]                                                                                                                       ; N/A                                                                                                                                                            ;
; CrossPainter:cp|blank                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oRequest                                                                                                                    ; N/A                                                                                                                                                            ;
; CrossPainter:cp|blank                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oRequest                                                                                                                    ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[0]~_wirecell                                                                                              ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[0]~_wirecell                                                                                              ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[10]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[10]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[11]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[11]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[12]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[12]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[13]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[13]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[14]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[14]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[15]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[15]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[16]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[16]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[17]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[17]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[18]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[18]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[19]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[19]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[1]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[1]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[20]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[20]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[21]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[21]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[22]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[22]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[23]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[23]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[24]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[24]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[25]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[25]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[26]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[26]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[27]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[27]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[28]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[28]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[29]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[29]                                                                                                       ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[2]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[2]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[3]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[3]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[4]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[4]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[5]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[5]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[6]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[6]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[7]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[7]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[8]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[8]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[9]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix[9]                                                                                                        ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[0]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[0]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[10]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[10]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[11]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[11]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[12]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[12]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[13]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[13]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[14]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[14]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[15]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[15]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[16]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[16]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[17]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[17]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[18]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[18]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[19]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[19]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[1]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[1]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[20]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[20]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[21]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[21]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[22]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[22]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[23]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[23]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[24]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[24]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[25]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[25]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[26]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[26]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[27]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[27]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[28]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[28]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[29]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[29]                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[2]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[2]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[3]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[3]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[4]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[4]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[5]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[5]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[6]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[6]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[7]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[7]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[8]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[8]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[9]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|nb_pix_rouge[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|nb_pix_rouge[9]                                                                                                  ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_56~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_56~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_55~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_55~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_54~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_54~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_53~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_53~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_52~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_52~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_51~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_51~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_50~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_50~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_49~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_49~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_48~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|calculon:cal2|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_48~1_wirecell ; N/A                                                                                                                                                            ;
; calculator:clc|calculon:cal2|score_int[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[32]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[32]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[33]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[33]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[34]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[34]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[35]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[35]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[36]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[36]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[37]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[37]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[38]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[38]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[39]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[39]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[40]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[40]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[41]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[41]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[42]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[42]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[43]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[43]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[44]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[44]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[45]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[45]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[46]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[46]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[47]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[47]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[48]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[48]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[49]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[49]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[50]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[50]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[51]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[51]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[52]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[52]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[53]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[53]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[54]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[54]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[55]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[55]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[56]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[56]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[57]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[57]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[58]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[58]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[59]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[59]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|calculon:cal2|score_int[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score1[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score2[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score3[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score4[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[0]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[1]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[2]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[3]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[4]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[5]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[6]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|score5[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; calculator:clc|vsync                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                 ; N/A                                                                                                                                                            ;
; calculator:clc|vsync                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                 ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[0]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[0]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[10]                                                                                                                  ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[10]                                                                                                                  ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[11]                                                                                                                  ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[11]                                                                                                                  ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[12]                                                                                                                  ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[12]                                                                                                                  ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[1]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[1]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[2]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[2]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[3]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[3]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[4]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[4]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[5]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[5]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[6]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[6]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[7]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[7]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[8]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[8]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[9]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|H[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|H_Cont[9]                                                                                                                   ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|Cervotron:cer|Winner[0]                                                                                                        ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|Cervotron:cer|Winner[0]                                                                                                        ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|Cervotron:cer|Winner[1]                                                                                                        ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|Cervotron:cer|Winner[1]                                                                                                        ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|Cervotron:cer|Winner[2]                                                                                                        ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; calculator:clc|Cervotron:cer|Winner[2]                                                                                                        ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; draw_rect:dr|winner[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                           ; N/A                                                                                                                                                            ;
; CLOCK_50                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                           ; N/A                                                                                                                                                            ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Apr 27 13:12:07 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera
Warning (125092): Tcl Script File V_D8M/FRAM_BUFF.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V_D8M/FRAM_BUFF.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Baptiste/Desktop/Camera/VGA_Controller/VGA_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/Baptiste/Desktop/Camera/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/r_gain.v
    Info (12023): Found entity 1: R_GAIN File: C:/Users/Baptiste/Desktop/Camera/V_D8M/R_GAIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/g_gain.v
    Info (12023): Found entity 1: G_GAIN File: C:/Users/Baptiste/Desktop/Camera/V_D8M/G_GAIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/mipi_pll.v
    Info (12023): Found entity 1: MIPI_PLL File: C:/Users/Baptiste/Desktop/Camera/V/MIPI_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/mipi_pll/mipi_pll_0002.v
    Info (12023): Found entity 1: MIPI_PLL_0002 File: C:/Users/Baptiste/Desktop/Camera/V/MIPI_PLL/MIPI_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/Users/Baptiste/Desktop/Camera/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/Users/Baptiste/Desktop/Camera/V_D8M/int_line.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v
    Info (12023): Found entity 1: RAM_READ_COUNTER File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAM_READ_COUNTER.v Line: 2
Warning (12019): Can't analyze file -- file V_D8M/ON_CHIP_FRAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(356): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 356
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/Baptiste/Desktop/Camera/V_D8M/Line_Buffer_J.v Line: 1
Warning (12019): Can't analyze file -- file V_D8M/FRM_COUNTER.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/b_gain.v
    Info (12023): Found entity 1: B_GAIN File: C:/Users/Baptiste/Desktop/Camera/V_D8M/B_GAIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_test.v
    Info (12023): Found entity 1: VCM_TEST File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_step.v
    Info (12023): Found entity 1: VCM_STEP File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_STEP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/Baptiste/Desktop/Camera/V_Auto/RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/Users/Baptiste/Desktop/Camera/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/Users/Baptiste/Desktop/Camera/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/Users/Baptiste/Desktop/Camera/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/Users/Baptiste/Desktop/Camera/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/Baptiste/Desktop/Camera/V_Auto/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/Users/Baptiste/Desktop/Camera/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/Users/Baptiste/Desktop/Camera/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay_dram.v
    Info (12023): Found entity 1: Reset_Delay_DRAM File: C:/Users/Baptiste/Desktop/Camera/V/Reset_Delay_DRAM.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: SDRAM_PLL File: C:/Users/Baptiste/Desktop/Camera/V/SDRAM_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: SDRAM_PLL_0002 File: C:/Users/Baptiste/Desktop/Camera/V/SDRAM_PLL/SDRAM_PLL_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file notrefiltre.vhd
    Info (12022): Found design unit 1: NotreFiltre-NotreArchi File: C:/Users/Baptiste/Desktop/Camera/NotreFiltre.vhd Line: 32
    Info (12023): Found entity 1: NotreFiltre File: C:/Users/Baptiste/Desktop/Camera/NotreFiltre.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file crosspainter.vhd
    Info (12022): Found design unit 1: CrossPainter-CrossArchi File: C:/Users/Baptiste/Desktop/Camera/CrossPainter.vhd Line: 40
    Info (12023): Found entity 1: CrossPainter File: C:/Users/Baptiste/Desktop/Camera/CrossPainter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file crossaverager.vhd
    Info (12022): Found design unit 1: CrossAverager-CrossAArchi File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 41
    Info (12023): Found entity 1: CrossAverager File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: Clock_Divider-bhv File: C:/Users/Baptiste/Desktop/Camera/clock_divider.vhd Line: 12
    Info (12023): Found entity 1: Clock_Divider File: C:/Users/Baptiste/Desktop/Camera/clock_divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file compteur.vhd
    Info (12022): Found design unit 1: Compteur-bhv File: C:/Users/Baptiste/Desktop/Camera/Compteur.vhd Line: 12
    Info (12023): Found entity 1: Compteur File: C:/Users/Baptiste/Desktop/Camera/Compteur.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file number_display.vhd
    Info (12022): Found design unit 1: Number_Display-bhv File: C:/Users/Baptiste/Desktop/Camera/Number_Display.vhd Line: 13
    Info (12023): Found entity 1: Number_Display File: C:/Users/Baptiste/Desktop/Camera/Number_Display.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file number_split.vhd
    Info (12022): Found design unit 1: Number_Split-bhv File: C:/Users/Baptiste/Desktop/Camera/Number_Split.vhd Line: 12
    Info (12023): Found entity 1: Number_Split File: C:/Users/Baptiste/Desktop/Camera/Number_Split.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file led_blink.vhd
    Info (12022): Found design unit 1: Led_Blink-bhv File: C:/Users/Baptiste/Desktop/Camera/Led_Blink.vhd Line: 12
    Info (12023): Found entity 1: Led_Blink File: C:/Users/Baptiste/Desktop/Camera/Led_Blink.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file led_vector.vhd
    Info (12022): Found design unit 1: Led_Vector-bhv File: C:/Users/Baptiste/Desktop/Camera/Led_Vector.vhd Line: 12
    Info (12023): Found entity 1: Led_Vector File: C:/Users/Baptiste/Desktop/Camera/Led_Vector.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file button_controller.vhd
    Info (12022): Found design unit 1: button_controller-bhv File: C:/Users/Baptiste/Desktop/Camera/button_controller.vhd Line: 12
    Info (12023): Found entity 1: button_controller File: C:/Users/Baptiste/Desktop/Camera/button_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file compteur_all.vhd
    Info (12022): Found design unit 1: Compteur_All-bhv File: C:/Users/Baptiste/Desktop/Camera/Compteur_All.vhd Line: 12
    Info (12023): Found entity 1: Compteur_All File: C:/Users/Baptiste/Desktop/Camera/Compteur_All.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file xy_viewer.vhd
    Info (12022): Found design unit 1: XY_Viewer-bhv File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 13
    Info (12023): Found entity 1: XY_Viewer File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file xy_viewer_all.vhd
    Info (12022): Found design unit 1: XY_Viewer_All-bhv File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer_All.vhd Line: 13
    Info (12023): Found entity 1: XY_Viewer_All File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer_All.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file xy_selector.vhd
    Info (12022): Found design unit 1: XY_Selector-bhv File: C:/Users/Baptiste/Desktop/Camera/XY_Selector.vhd Line: 14
    Info (12023): Found entity 1: XY_Selector File: C:/Users/Baptiste/Desktop/Camera/XY_Selector.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file buzzhandler.vhd
    Info (12022): Found design unit 1: buzzHandler-buzzArchi File: C:/Users/Baptiste/Desktop/Camera/buzzHandler.vhd Line: 25
    Info (12023): Found entity 1: buzzHandler File: C:/Users/Baptiste/Desktop/Camera/buzzHandler.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cervotron.vhd
    Info (12022): Found design unit 1: Cervotron-CervotronArchi File: C:/Users/Baptiste/Desktop/Camera/cervotron.vhd Line: 27
    Info (12023): Found entity 1: Cervotron File: C:/Users/Baptiste/Desktop/Camera/cervotron.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file draw_rect.vhd
    Info (12022): Found design unit 1: draw_rect-bhv File: C:/Users/Baptiste/Desktop/Camera/draw_rect.vhd Line: 29
    Info (12023): Found entity 1: draw_rect File: C:/Users/Baptiste/Desktop/Camera/draw_rect.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file calculator.vhd
    Info (12022): Found design unit 1: calculator-bhv File: C:/Users/Baptiste/Desktop/Camera/calculator.vhd Line: 19
    Info (12023): Found entity 1: calculator File: C:/Users/Baptiste/Desktop/Camera/calculator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file calculon.vhd
    Info (12022): Found design unit 1: calculon-bhv File: C:/Users/Baptiste/Desktop/Camera/calculon.vhd Line: 27
    Info (12023): Found entity 1: calculon File: C:/Users/Baptiste/Desktop/Camera/calculon.vhd Line: 5
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/FOCUS_ADJ.v Line: 60
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(333): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 333
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(349): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 349
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(374): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 374
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(386): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 386
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(401): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 401
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(418): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 418
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(509): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 509
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(524): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 524
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(531): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 531
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(540): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 540
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(558): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 558
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(573): ignored dangling comma in List of Port Connections File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 573
Warning (12125): Using design file camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Camera File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at camera.v(276): created implicit net for "READY" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 276
Warning (10236): Verilog HDL Implicit Net warning at camera.v(491): created implicit net for "VGA_SYNC_N" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 491
Warning (10236): Verilog HDL Implicit Net warning at camera.v(492): created implicit net for "VGA_BLANK_N" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 492
Info (12127): Elaborating entity "Camera" for the top level hierarchy
Warning (10034): Output port "LCD_DITH" at camera.v(59) has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 59
Warning (10034): Output port "LSENSOR_ADDR_SEL" at camera.v(71) has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 71
Warning (10034): Output port "MIPI_MCLK" at camera.v(79) has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 79
Warning (10034): Output port "MPU_AD0_SDO" at camera.v(87) has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 87
Warning (10034): Output port "MPU_CS_n" at camera.v(88) has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 88
Warning (10034): Output port "MPU_FSYNC" at camera.v(89) has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 89
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:dl" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 214
Info (12128): Elaborating entity "MIPI_PLL" for hierarchy "MIPI_PLL:pll_ref" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 224
Info (12128): Elaborating entity "MIPI_PLL_0002" for hierarchy "MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst" File: C:/Users/Baptiste/Desktop/Camera/V/MIPI_PLL.v Line: 28
Info (12128): Elaborating entity "altera_pll" for hierarchy "MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Baptiste/Desktop/Camera/V/MIPI_PLL/MIPI_PLL_0002.v Line: 97
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Baptiste/Desktop/Camera/V/MIPI_PLL/MIPI_PLL_0002.v Line: 97
Info (12133): Instantiated megafunction "MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/V/MIPI_PLL/MIPI_PLL_0002.v Line: 97
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "5"
    Info (12134): Parameter "output_clock_frequency0" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "33.333333 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "7500 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "400.000000 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SDRAM_PLL" for hierarchy "SDRAM_PLL:PLL2" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 232
Info (12128): Elaborating entity "SDRAM_PLL_0002" for hierarchy "SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst" File: C:/Users/Baptiste/Desktop/Camera/V/SDRAM_PLL.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Baptiste/Desktop/Camera/V/SDRAM_PLL/SDRAM_PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Baptiste/Desktop/Camera/V/SDRAM_PLL/SDRAM_PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/V/SDRAM_PLL/SDRAM_PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 246
Info (12128): Elaborating entity "VCM_TEST" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 27
Info (12128): Elaborating entity "VCM_STEP" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_STEP:stp" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_TEST.v Line: 29
Warning (10230): Verilog HDL assignment warning at VCM_STEP.v(17): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_STEP.v Line: 17
Info (12128): Elaborating entity "VCM_I2C" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_TEST.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at VCM_I2C.v(38): object "rTR_IN" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 38
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(115): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 115
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 168
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(206): truncated value with size 32 to match size of target (1) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 206
Warning (10034): Output port "TR" at VCM_I2C.v(32) has no driver File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 32
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 41
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 235
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(63): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_WDATA.v Line: 63
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(134): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_WDATA.v Line: 134
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(144): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_WDATA.v Line: 144
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 259
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(63): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_PTR.v Line: 63
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(127): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_PTR.v Line: 127
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(137): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_PTR.v Line: 137
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(162): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_WRITE_PTR.v Line: 162
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 286
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(43): truncated value with size 33 to match size of target (9) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v Line: 43
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(57): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v Line: 57
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(80): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v Line: 80
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(83): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v Line: 83
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(94): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v Line: 94
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(158): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v Line: 158
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v Line: 168
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(131): case item expression covers a value already covered by a previous case item File: C:/Users/Baptiste/Desktop/Camera/V/I2C_READ_DATA.v Line: 131
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_RESET_DELAY:DY" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 298
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 42
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 128
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 174
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 201
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 226
Warning (10272): Verilog HDL Case Statement warning at MIPI_CAMERA_CONFIG.v(442): case item expression covers a value already covered by a previous case item File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 442
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "R_GAIN" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 47
Info (12128): Elaborating entity "lpm_constant" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/R_GAIN.v Line: 49
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/R_GAIN.v Line: 49
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/V_D8M/R_GAIN.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "1098"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=R"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_sc8.tdf
    Info (12023): Found entity 1: lpm_constant_sc8 File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_sc8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_sc8" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_sc8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_sc8.tdf Line: 31
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_sc8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00010001001010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1375731712"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "14"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "G_GAIN" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 48
Info (12128): Elaborating entity "lpm_constant" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/G_GAIN.v Line: 49
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/G_GAIN.v Line: 49
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/V_D8M/G_GAIN.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "848"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=G"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_0b8.tdf
    Info (12023): Found entity 1: lpm_constant_0b8 File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_0b8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_0b8" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_0b8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_0b8.tdf Line: 31
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_0b8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00001101010000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1191182336"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "14"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "B_GAIN" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 49
Info (12128): Elaborating entity "lpm_constant" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/B_GAIN.v Line: 49
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/B_GAIN.v Line: 49
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/V_D8M/B_GAIN.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "1040"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=B"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_oa8.tdf
    Info (12023): Found entity 1: lpm_constant_oa8 File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_oa8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_oa8" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_oa8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_oa8.tdf Line: 31
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/db/lpm_constant_oa8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00010000010000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1107296256"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "14"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 53
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 131
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(240): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 240
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 241
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 242
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 243
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 244
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "AUTO_FOCUS_ON" for hierarchy "AUTO_FOCUS_ON:u9" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 252
Warning (10230): Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/AUTO_FOCUS_ON.v Line: 19
Info (12128): Elaborating entity "FOCUS_ADJ" for hierarchy "FOCUS_ADJ:adl" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 280
Info (12128): Elaborating entity "AUTO_SYNC_MODIFY" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/FOCUS_ADJ.v Line: 51
Info (12128): Elaborating entity "MODIFY_SYNC" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/AUTO_SYNC_MODIFY.v Line: 17
Warning (10230): Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/MODIFY_SYNC.v Line: 19
Info (12128): Elaborating entity "LCD_COUNTER" for hierarchy "FOCUS_ADJ:adl|LCD_COUNTER:cv1" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/FOCUS_ADJ.v Line: 63
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/LCD_COUNTER.v Line: 31
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/LCD_COUNTER.v Line: 36
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/LCD_COUNTER.v Line: 39
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/LCD_COUNTER.v Line: 47
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/FOCUS_ADJ.v Line: 89
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_CTRL_P.v Line: 24
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_CTRL_P.v Line: 53
Info (12128): Elaborating entity "F_VCM" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_CTRL_P.v Line: 94
Warning (10240): Verilog HDL Always Construct warning at F_VCM.v(23): inferring latch(es) for variable "STEP_i", which holds its previous value in one or more paths through the always construct File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 23
Warning (10230): Verilog HDL assignment warning at F_VCM.v(41): truncated value with size 32 to match size of target (11) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 41
Info (10041): Inferred latch for "STEP_i[0]" at F_VCM.v(23) File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 23
Info (12128): Elaborating entity "I2C_DELAY" for hierarchy "FOCUS_ADJ:adl|I2C_DELAY:i2c" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/FOCUS_ADJ.v Line: 100
Warning (10034): Output port "READY1" at I2C_DELAY.v(6) has no driver File: C:/Users/Baptiste/Desktop/Camera/V_Auto/I2C_DELAY.v Line: 6
Info (12128): Elaborating entity "NotreFiltre" for hierarchy "NotreFiltre:nf" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 301
Info (12128): Elaborating entity "CrossPainter" for hierarchy "CrossPainter:cp" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 333
Warning (10036): Verilog HDL or VHDL warning at CrossPainter.vhd(44): object "cpt" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/CrossPainter.vhd Line: 44
Warning (10492): VHDL Process Statement warning at CrossPainter.vhd(114): signal "xCross" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/CrossPainter.vhd Line: 114
Warning (10492): VHDL Process Statement warning at CrossPainter.vhd(115): signal "yCross" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/CrossPainter.vhd Line: 115
Info (12128): Elaborating entity "buzzHandler" for hierarchy "buzzHandler:bh" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 349
Info (12128): Elaborating entity "CrossAverager" for hierarchy "CrossAverager:ca" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 374
Warning (10541): VHDL Signal Declaration warning at CrossAverager.vhd(34): used implicit default value for signal "debug" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 34
Warning (10492): VHDL Process Statement warning at CrossAverager.vhd(83): signal "x_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 83
Warning (10492): VHDL Process Statement warning at CrossAverager.vhd(83): signal "nbPixRouges" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 83
Warning (10492): VHDL Process Statement warning at CrossAverager.vhd(84): signal "y_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 84
Warning (10492): VHDL Process Statement warning at CrossAverager.vhd(84): signal "nbPixRouges" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 84
Warning (10492): VHDL Process Statement warning at CrossAverager.vhd(86): signal "nbpix" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 86
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:cd" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 386
Warning (10492): VHDL Process Statement warning at clock_divider.vhd(32): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/clock_divider.vhd Line: 32
Info (12128): Elaborating entity "Compteur_All" for hierarchy "Compteur_All:cpta" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 401
Info (12128): Elaborating entity "Compteur" for hierarchy "Compteur_All:cpta|Compteur:cpt" File: C:/Users/Baptiste/Desktop/Camera/Compteur_All.vhd Line: 18
Warning (10492): VHDL Process Statement warning at Compteur.vhd(40): signal "count_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/Compteur.vhd Line: 40
Warning (10492): VHDL Process Statement warning at Compteur.vhd(41): signal "count_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/Compteur.vhd Line: 41
Warning (10492): VHDL Process Statement warning at Compteur.vhd(42): signal "count_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/Compteur.vhd Line: 42
Info (12128): Elaborating entity "Number_Split" for hierarchy "Compteur_All:cpta|Number_Split:nbs_s" File: C:/Users/Baptiste/Desktop/Camera/Compteur_All.vhd Line: 26
Info (12128): Elaborating entity "Number_Display" for hierarchy "Compteur_All:cpta|Number_Display:nbd_0" File: C:/Users/Baptiste/Desktop/Camera/Compteur_All.vhd Line: 44
Warning (10492): VHDL Process Statement warning at Number_Display.vhd(19): signal "number_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/Number_Display.vhd Line: 19
Info (12128): Elaborating entity "XY_Viewer_All" for hierarchy "XY_Viewer_All:xyva" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 418
Info (12128): Elaborating entity "XY_Selector" for hierarchy "XY_Viewer_All:xyva|XY_Selector:sel" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer_All.vhd Line: 22
Info (12128): Elaborating entity "XY_Viewer" for hierarchy "XY_Viewer_All:xyva|XY_Viewer:vw" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer_All.vhd Line: 32
Info (12128): Elaborating entity "Reset_Delay_DRAM" for hierarchy "Reset_Delay_DRAM:u2" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 426
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 463
Critical Warning (10169): Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port "SA" do not specify the same range for each dimension File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 131
Warning (10359): HDL warning at Sdram_Control.v(180): see declaration for object "SA" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(152): object "rWR2_ADDR" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(153): object "rWR2_MAX_ADDR" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(154): object "rWR2_LENGTH" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 154
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(158): object "rRD2_ADDR" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(159): object "rRD2_MAX_ADDR" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(160): object "rRD2_LENGTH" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 160
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(386): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 386
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10034): Output port "RD2_DATA" at Sdram_Control.v(123) has no driver File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 123
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[8]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[9]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[10]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[8]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[9]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[10]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(426) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 426
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_WR_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_WR_FIFO.v Line: 85
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_WR_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf
    Info (12023): Found entity 1: dcfifo_kkp1 File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_kkp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf
    Info (12023): Found entity 1: a_gray2bin_pab File: C:/Users/Baptiste/Desktop/Camera/db/a_gray2bin_pab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_pab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/Users/Baptiste/Desktop/Camera/db/a_graycounter_ov6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/Users/Baptiste/Desktop/Camera/db/a_graycounter_kdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf
    Info (12023): Found entity 1: altsyncram_f1b1 File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_f1b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f1b1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Baptiste/Desktop/Camera/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_fpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/Users/Baptiste/Desktop/Camera/db/dffpipe_0f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13" File: C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_fpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_gpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/Baptiste/Desktop/Camera/db/dffpipe_1f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22" File: C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_gpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: C:/Users/Baptiste/Desktop/Camera/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/Baptiste/Desktop/Camera/db/cmpr_tu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/Baptiste/Desktop/Camera/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_kkp1.tdf Line: 95
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_RD_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_RD_FIFO.v Line: 85
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/V_Sdram_Control/Sdram_RD_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf
    Info (12023): Found entity 1: dcfifo_7lp1 File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_7lp1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_7lp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_hpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_7lp1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/Baptiste/Desktop/Camera/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5" File: C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_hpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ipl File: C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_ipl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_ipl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp" File: C:/Users/Baptiste/Desktop/Camera/db/dcfifo_7lp1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: C:/Users/Baptiste/Desktop/Camera/db/dffpipe_3f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14" File: C:/Users/Baptiste/Desktop/Camera/db/alt_synch_pipe_ipl.tdf Line: 35
Info (12128): Elaborating entity "RAW2RGB_J" for hierarchy "RAW2RGB_J:u4" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 479
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(34): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW2RGB_J.v Line: 34
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(35): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW2RGB_J.v Line: 35
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(36): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW2RGB_J.v Line: 36
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(48): truncated value with size 32 to match size of target (11) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW2RGB_J.v Line: 48
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(49): truncated value with size 32 to match size of target (11) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW2RGB_J.v Line: 49
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW2RGB_J.v Line: 69
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (2) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/Line_Buffer_J.v Line: 32
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(35): truncated value with size 32 to match size of target (1) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/Line_Buffer_J.v Line: 35
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(36): truncated value with size 32 to match size of target (1) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/Line_Buffer_J.v Line: 36
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(37): truncated value with size 32 to match size of target (1) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/Line_Buffer_J.v Line: 37
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(40): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/Line_Buffer_J.v Line: 40
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/Line_Buffer_J.v Line: 47
Info (12128): Elaborating entity "int_line" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/Line_Buffer_J.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iup1.tdf
    Info (12023): Found entity 1: altsyncram_iup1 File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_iup1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iup1" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "RAW2RGB_J:u4|RAW_RGB_BIN:bin" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW2RGB_J.v Line: 83
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(41): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW_RGB_BIN.v Line: 41
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(47): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW_RGB_BIN.v Line: 47
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(53): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW_RGB_BIN.v Line: 53
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(59): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/V_D8M/RAW_RGB_BIN.v Line: 59
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 496
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(48): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/VGA_Controller/VGA_Controller.v Line: 48
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(51): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/VGA_Controller/VGA_Controller.v Line: 51
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(54): truncated value with size 32 to match size of target (10) File: C:/Users/Baptiste/Desktop/Camera/VGA_Controller/VGA_Controller.v Line: 54
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(113): truncated value with size 32 to match size of target (13) File: C:/Users/Baptiste/Desktop/Camera/VGA_Controller/VGA_Controller.v Line: 113
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(139): truncated value with size 32 to match size of target (13) File: C:/Users/Baptiste/Desktop/Camera/VGA_Controller/VGA_Controller.v Line: 139
Info (12128): Elaborating entity "FpsMonitor" for hierarchy "FpsMonitor:uFps" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 509
Warning (10230): Verilog HDL assignment warning at FpsMonitor.v(34): truncated value with size 32 to match size of target (27) File: C:/Users/Baptiste/Desktop/Camera/V/FpsMonitor.v Line: 34
Warning (10230): Verilog HDL assignment warning at FpsMonitor.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/Baptiste/Desktop/Camera/V/FpsMonitor.v Line: 61
Warning (10230): Verilog HDL assignment warning at FpsMonitor.v(65): truncated value with size 32 to match size of target (4) File: C:/Users/Baptiste/Desktop/Camera/V/FpsMonitor.v Line: 65
Warning (10230): Verilog HDL assignment warning at FpsMonitor.v(67): truncated value with size 32 to match size of target (4) File: C:/Users/Baptiste/Desktop/Camera/V/FpsMonitor.v Line: 67
Info (12128): Elaborating entity "Led_Blink" for hierarchy "Led_Blink:lb" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 524
Warning (10492): VHDL Process Statement warning at Led_Blink.vhd(24): signal "led_ef" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Baptiste/Desktop/Camera/Led_Blink.vhd Line: 24
Info (12128): Elaborating entity "Led_Vector" for hierarchy "Led_Vector:lv" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 531
Info (12128): Elaborating entity "button_controller" for hierarchy "button_controller:bc" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 540
Info (12128): Elaborating entity "draw_rect" for hierarchy "draw_rect:dr" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 558
Warning (10036): Verilog HDL or VHDL warning at draw_rect.vhd(34): object "x_corner" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/draw_rect.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at draw_rect.vhd(34): object "y_corner" assigned a value but never read File: C:/Users/Baptiste/Desktop/Camera/draw_rect.vhd Line: 34
Info (12128): Elaborating entity "calculator" for hierarchy "calculator:clc" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 573
Info (12128): Elaborating entity "calculon" for hierarchy "calculator:clc|calculon:cal1" File: C:/Users/Baptiste/Desktop/Camera/calculator.vhd Line: 25
Info (12128): Elaborating entity "calculon" for hierarchy "calculator:clc|calculon:cal2" File: C:/Users/Baptiste/Desktop/Camera/calculator.vhd Line: 42
Info (12128): Elaborating entity "calculon" for hierarchy "calculator:clc|calculon:cal3" File: C:/Users/Baptiste/Desktop/Camera/calculator.vhd Line: 59
Info (12128): Elaborating entity "calculon" for hierarchy "calculator:clc|calculon:cal4" File: C:/Users/Baptiste/Desktop/Camera/calculator.vhd Line: 76
Info (12128): Elaborating entity "calculon" for hierarchy "calculator:clc|calculon:cal5" File: C:/Users/Baptiste/Desktop/Camera/calculator.vhd Line: 93
Info (12128): Elaborating entity "Cervotron" for hierarchy "calculator:clc|Cervotron:cer" File: C:/Users/Baptiste/Desktop/Camera/calculator.vhd Line: 109
Warning (12020): Port "END_BYTE" on the entity instantiation of "rd" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 286
Warning (12020): Port "BYTE_END" on the entity instantiation of "wpt" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 259
Warning (12020): Port "BYTE_NUM" on the entity instantiation of "wrd" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 235
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eo84.tdf
    Info (12023): Found entity 1: altsyncram_eo84 File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_eo84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/Baptiste/Desktop/Camera/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oib.tdf
    Info (12023): Found entity 1: mux_oib File: C:/Users/Baptiste/Desktop/Camera/db/mux_oib.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: C:/Users/Baptiste/Desktop/Camera/db/mux_jlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Baptiste/Desktop/Camera/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf
    Info (12023): Found entity 1: cntr_qai File: C:/Users/Baptiste/Desktop/Camera/db/cntr_qai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/Baptiste/Desktop/Camera/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: C:/Users/Baptiste/Desktop/Camera/db/cntr_t3j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: C:/Users/Baptiste/Desktop/Camera/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/Baptiste/Desktop/Camera/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Baptiste/Desktop/Camera/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Baptiste/Desktop/Camera/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.27.13:12:24 Progress: Loading sldf533039e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Baptiste/Desktop/Camera/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[10]" File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_f1b1.tdf Line: 341
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[11]" File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_f1b1.tdf Line: 371
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[12]" File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_f1b1.tdf Line: 401
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[13]" File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_f1b1.tdf Line: 431
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[14]" File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_f1b1.tdf Line: 461
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[15]" File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_f1b1.tdf Line: 491
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i|outclk_wire[4]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (278001): Inferred 14 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XY_Viewer_All:xyva|XY_Viewer:vw|Mod0" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XY_Viewer_All:xyva|XY_Viewer:vw|Mod1" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XY_Viewer_All:xyva|XY_Viewer:vw|Div0" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XY_Viewer_All:xyva|XY_Viewer:vw|Mod2" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XY_Viewer_All:xyva|XY_Viewer:vw|Div1" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XY_Viewer_All:xyva|XY_Viewer:vw|Mod3" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XY_Viewer_All:xyva|XY_Viewer:vw|Div2" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator:clc|calculon:cal2|Div0" File: C:/Users/Baptiste/Desktop/Camera/calculon.vhd Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator:clc|calculon:cal3|Div0" File: C:/Users/Baptiste/Desktop/Camera/calculon.vhd Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator:clc|calculon:cal5|Div0" File: C:/Users/Baptiste/Desktop/Camera/calculon.vhd Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator:clc|calculon:cal4|Div0" File: C:/Users/Baptiste/Desktop/Camera/calculon.vhd Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CrossAverager:ca|Div0" File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 83
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CrossAverager:ca|Div1" File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 84
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator:clc|calculon:cal1|Div0" File: C:/Users/Baptiste/Desktop/Camera/calculon.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod0" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 24
Info (12133): Instantiated megafunction "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod0" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m File: C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_45m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_k2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod1" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 26
Info (12133): Instantiated megafunction "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod1" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div0" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 26
Info (12133): Instantiated megafunction "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div0" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod2" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 28
Info (12133): Instantiated megafunction "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod2" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div1" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 28
Info (12133): Instantiated megafunction "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div1" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf
    Info (12023): Found entity 1: lpm_divide_kbm File: C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_kbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_qve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod3" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 30
Info (12133): Instantiated megafunction "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Mod3" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf
    Info (12023): Found entity 1: lpm_divide_55m File: C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_55m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf
    Info (12023): Found entity 1: alt_u_div_p2f File: C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_p2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div2" File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 30
Info (12133): Instantiated megafunction "XY_Viewer_All:xyva|XY_Viewer:vw|lpm_divide:Div2" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/XY_Viewer.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf
    Info (12023): Found entity 1: lpm_divide_ucm File: C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_ucm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh File: C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_4nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf
    Info (12023): Found entity 1: alt_u_div_e2f File: C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_e2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "calculator:clc|calculon:cal2|lpm_divide:Div0" File: C:/Users/Baptiste/Desktop/Camera/calculon.vhd Line: 71
Info (12133): Instantiated megafunction "calculator:clc|calculon:cal2|lpm_divide:Div0" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/calculon.vhd Line: 71
    Info (12134): Parameter "LPM_WIDTHN" = "60"
    Info (12134): Parameter "LPM_WIDTHD" = "30"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf
    Info (12023): Found entity 1: lpm_divide_2dm File: C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_2dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_8nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info (12023): Found entity 1: alt_u_div_m2f File: C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_m2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "CrossAverager:ca|lpm_divide:Div0" File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 83
Info (12133): Instantiated megafunction "CrossAverager:ca|lpm_divide:Div0" with the following parameter: File: C:/Users/Baptiste/Desktop/Camera/CrossAverager.vhd Line: 83
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "30"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf
    Info (12023): Found entity 1: lpm_divide_vcm File: C:/Users/Baptiste/Desktop/Camera/db/lpm_divide_vcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: C:/Users/Baptiste/Desktop/Camera/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f File: C:/Users/Baptiste/Desktop/Camera/db/alt_u_div_g2f.tdf Line: 23
Warning (12241): 42 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "CAMERA_I2C_SCL" and its non-tri-state driver. File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 77
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LSENSOR_SCL" has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 73
    Warning (13040): bidirectional pin "LSENSOR_SDA" has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 74
    Warning (13040): bidirectional pin "MPU_SCL_SCLK" has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 91
    Warning (13040): bidirectional pin "MPU_SDA_SDI" has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 92
    Warning (13040): bidirectional pin "TOUCH_I2C_SCL" has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 94
    Warning (13040): bidirectional pin "TOUCH_I2C_SDA" has no driver File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 95
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~5" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~9" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~13" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~17" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~21" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~25" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~29" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~33" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~37" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~41" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/F_VCM.v Line: 46
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "CAMERA_I2C_SCL~synth" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 51
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 77
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "LEDR[2]" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "LEDR[4]" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "LEDR[6]" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "LEDR[8]" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 20
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 27
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 27
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 27
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 27
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 27
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 27
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 27
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 28
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 28
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 31
    Warning (13410): Pin "BuzzerGnd" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 47
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 53
    Warning (13410): Pin "LCD_B[0]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 55
    Warning (13410): Pin "LCD_B[1]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 55
    Warning (13410): Pin "LCD_B[2]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 55
    Warning (13410): Pin "LCD_B[4]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 55
    Warning (13410): Pin "LCD_B[5]" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 55
    Warning (13410): Pin "LCD_DIM" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 58
    Warning (13410): Pin "LCD_DITH" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 59
    Warning (13410): Pin "LCD_MODE" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 62
    Warning (13410): Pin "LCD_POWER_CTL" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 63
    Warning (13410): Pin "LCD_RSTB" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 64
    Warning (13410): Pin "LCD_SHLR" is stuck at VCC File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 66
    Warning (13410): Pin "LCD_UPDN" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 67
    Warning (13410): Pin "LSENSOR_ADDR_SEL" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 71
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 76
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 79
    Warning (13410): Pin "MPU_AD0_SDO" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 87
    Warning (13410): Pin "MPU_CS_n" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 88
    Warning (13410): Pin "MPU_FSYNC" is stuck at GND File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 89
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 187 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM" File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_iup1.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM" File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_iup1.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM" File: C:/Users/Baptiste/Desktop/Camera/db/altsyncram_iup1.tdf Line: 35
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "FOCUS_ADJ:adl|VCM_I2C:i2c2|const_zero_sig" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 197
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|const_zero_sig" File: C:/Users/Baptiste/Desktop/Camera/V_Auto/VCM_I2C.v Line: 197
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|const_zero_sig" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_CAMERA_CONFIG.v Line: 217
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|const_zero_sig" File: C:/Users/Baptiste/Desktop/Camera/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 272
Info (144001): Generated suppressed messages file C:/Users/Baptiste/Desktop/Camera/output_files/Camera.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 259 of its 469 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 210 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 23 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 10
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 14
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 17
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 17
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 17
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 17
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 17
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 17
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 17
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 17
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 17
    Warning (15610): No output dependent on input pin "LSENSOR_INT" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[10]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 81
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[11]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 81
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[12]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 81
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[13]" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 81
    Warning (15610): No output dependent on input pin "MPU_INT" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 90
    Warning (15610): No output dependent on input pin "TOUCH_INT_n" File: C:/Users/Baptiste/Desktop/Camera/camera.v Line: 97
Info (21057): Implemented 28905 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 41 input pins
    Info (21059): Implemented 124 output pins
    Info (21060): Implemented 26 bidirectional pins
    Info (21061): Implemented 28204 logic cells
    Info (21064): Implemented 492 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 13 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 249 warnings
    Info: Peak virtual memory: 5225 megabytes
    Info: Processing ended: Tue Apr 27 13:13:39 2021
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:01:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Baptiste/Desktop/Camera/output_files/Camera.map.smsg.


