// Seed: 1809652769
module module_0;
  reg id_1;
  always force id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(*) begin
    #1;
    id_1 <= id_4;
    id_2 = 1;
  end
  module_0();
  assign id_2 = (1);
endmodule
