
*** Running vivado
    with args -log system_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_clk_wiz_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_clk_wiz_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1185.543 ; gain = 72.996 ; free physical = 126 ; free virtual = 3351
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [/home/gokul/playground/xilinx/ece253lab/prj_gob/prj_gob.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0_clk_wiz' [/home/gokul/playground/xilinx/ece253lab/prj_gob/prj_gob.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0_clk_wiz' (4#1) [/home/gokul/playground/xilinx/ece253lab/prj_gob/prj_gob.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (5#1) [/home/gokul/playground/xilinx/ece253lab/prj_gob/prj_gob.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1226.043 ; gain = 113.496 ; free physical = 171 ; free virtual = 3335
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1226.043 ; gain = 113.496 ; free physical = 159 ; free virtual = 3323
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1539.738 ; gain = 0.000 ; free physical = 131 ; free virtual = 2932
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:01:33 . Memory (MB): peak = 1539.738 ; gain = 427.191 ; free physical = 136 ; free virtual = 2923
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:01:33 . Memory (MB): peak = 1539.738 ; gain = 427.191 ; free physical = 136 ; free virtual = 2923
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:01:33 . Memory (MB): peak = 1539.738 ; gain = 427.191 ; free physical = 138 ; free virtual = 2926
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:01:33 . Memory (MB): peak = 1539.738 ; gain = 427.191 ; free physical = 135 ; free virtual = 2923
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:01:33 . Memory (MB): peak = 1539.738 ; gain = 427.191 ; free physical = 133 ; free virtual = 2921
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:01:39 . Memory (MB): peak = 1539.738 ; gain = 427.191 ; free physical = 121 ; free virtual = 2489
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:39 . Memory (MB): peak = 1539.738 ; gain = 427.191 ; free physical = 121 ; free virtual = 2489
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:39 . Memory (MB): peak = 1544.738 ; gain = 432.191 ; free physical = 135 ; free virtual = 2488
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1544.738 ; gain = 432.191 ; free physical = 144 ; free virtual = 2497
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1544.738 ; gain = 432.191 ; free physical = 143 ; free virtual = 2497
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1544.738 ; gain = 432.191 ; free physical = 143 ; free virtual = 2496
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1544.738 ; gain = 432.191 ; free physical = 142 ; free virtual = 2496
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1544.738 ; gain = 432.191 ; free physical = 141 ; free virtual = 2494
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1544.738 ; gain = 432.191 ; free physical = 141 ; free virtual = 2494

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1544.738 ; gain = 432.191 ; free physical = 140 ; free virtual = 2494
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1551.738 ; gain = 451.777 ; free physical = 171 ; free virtual = 2475
