#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001d60c3de3e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d60c3de570 .scope module, "testbench" "testbench" 3 81;
 .timescale 0 0;
v000001d60c4f61e0_0 .net "DataAdr", 31 0, v000001d60c4dcbf0_0;  1 drivers
v000001d60c4f7220_0 .net "MemWrite", 0 0, L_000001d60c4f7360;  1 drivers
v000001d60c4f6640_0 .net "WriteData", 31 0, L_000001d60c4f9910;  1 drivers
v000001d60c4f6280_0 .var "clk", 0 0;
v000001d60c4f7180_0 .var "reset", 0 0;
E_000001d60c489ba0 .event negedge, v000001d60c4913d0_0;
S_000001d60c3de700 .scope module, "dut" "top" 3 90, 3 122 0, S_000001d60c3de570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001d60c4f6b40_0 .net "DataAdr", 31 0, v000001d60c4dcbf0_0;  alias, 1 drivers
v000001d60c4f77c0_0 .net "Instr", 31 0, L_000001d60c47fc10;  1 drivers
v000001d60c4f7fe0_0 .net "MemWrite", 0 0, L_000001d60c4f7360;  alias, 1 drivers
v000001d60c4f7540_0 .net "PC", 31 0, v000001d60c4f1fa0_0;  1 drivers
v000001d60c4f6140_0 .net "ReadData", 31 0, L_000001d60c434ac0;  1 drivers
v000001d60c4f7860_0 .net "WriteData", 31 0, L_000001d60c4f9910;  alias, 1 drivers
v000001d60c4f70e0_0 .net "clk", 0 0, v000001d60c4f6280_0;  1 drivers
v000001d60c4f7b80_0 .net "reset", 0 0, v000001d60c4f7180_0;  1 drivers
S_000001d60c429550 .scope module, "dmem" "dmem" 3 132, 3 381 0, S_000001d60c3de700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001d60c434ac0 .functor BUFZ 32, L_000001d60c4f8650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d60c491970 .array "RAM", 0 63, 31 0;
v000001d60c490570_0 .net *"_ivl_0", 31 0, L_000001d60c4f8650;  1 drivers
v000001d60c491290_0 .net *"_ivl_3", 29 0, L_000001d60c4f8e70;  1 drivers
v000001d60c48fdf0_0 .net "a", 31 0, v000001d60c4dcbf0_0;  alias, 1 drivers
v000001d60c4913d0_0 .net "clk", 0 0, v000001d60c4f6280_0;  alias, 1 drivers
v000001d60c48fe90_0 .net "rd", 31 0, L_000001d60c434ac0;  alias, 1 drivers
v000001d60c491470_0 .net "wd", 31 0, L_000001d60c4f9910;  alias, 1 drivers
v000001d60c48ff30_0 .net "we", 0 0, L_000001d60c4f7360;  alias, 1 drivers
E_000001d60c489860 .event posedge, v000001d60c4913d0_0;
L_000001d60c4f8650 .array/port v000001d60c491970, L_000001d60c4f8e70;
L_000001d60c4f8e70 .part v000001d60c4dcbf0_0, 2, 30;
S_000001d60c4296e0 .scope module, "imem" "imem" 3 131, 3 370 0, S_000001d60c3de700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001d60c47fc10 .functor BUFZ 32, L_000001d60c4f8290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d60c490bb0 .array "RAM", 0 63, 31 0;
v000001d60c48ffd0_0 .net *"_ivl_0", 31 0, L_000001d60c4f8290;  1 drivers
v000001d60c490070_0 .net *"_ivl_3", 29 0, L_000001d60c4f9370;  1 drivers
v000001d60c491510_0 .net "a", 31 0, v000001d60c4f1fa0_0;  alias, 1 drivers
v000001d60c490110_0 .net "rd", 31 0, L_000001d60c47fc10;  alias, 1 drivers
L_000001d60c4f8290 .array/port v000001d60c490bb0, L_000001d60c4f9370;
L_000001d60c4f9370 .part v000001d60c4f1fa0_0, 2, 30;
S_000001d60c429870 .scope module, "rvsingle" "riscvsingle" 3 129, 3 135 0, S_000001d60c3de700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001d60c4f6500_0 .net "ALUControl", 4 0, v000001d60c4910b0_0;  1 drivers
v000001d60c4f6be0_0 .net "ALUResult", 31 0, v000001d60c4dcbf0_0;  alias, 1 drivers
v000001d60c4f63c0_0 .net "ALUSrc", 0 0, L_000001d60c4f7cc0;  1 drivers
v000001d60c4f7900_0 .net "ImmSrc", 1 0, L_000001d60c4f6780;  1 drivers
v000001d60c4f79a0_0 .net "Instr", 31 0, L_000001d60c47fc10;  alias, 1 drivers
v000001d60c4f7720_0 .net "Jump", 0 0, L_000001d60c4f68c0;  1 drivers
v000001d60c4f7f40_0 .net "MemWrite", 0 0, L_000001d60c4f7360;  alias, 1 drivers
v000001d60c4f6d20_0 .net "PC", 31 0, v000001d60c4f1fa0_0;  alias, 1 drivers
v000001d60c4f6460_0 .net "PCSrc", 0 0, L_000001d60c47fa50;  1 drivers
v000001d60c4f7680_0 .net "ReadData", 31 0, L_000001d60c434ac0;  alias, 1 drivers
v000001d60c4f6fa0_0 .net "RegWrite", 0 0, L_000001d60c4f7c20;  1 drivers
v000001d60c4f6e60_0 .net "ResultSrc", 1 0, L_000001d60c4f72c0;  1 drivers
v000001d60c4f66e0_0 .net "WriteData", 31 0, L_000001d60c4f9910;  alias, 1 drivers
v000001d60c4f65a0_0 .net "Zero", 0 0, L_000001d60c4f97d0;  1 drivers
v000001d60c4f6f00_0 .net "clk", 0 0, v000001d60c4f6280_0;  alias, 1 drivers
v000001d60c4f7ae0_0 .net "reset", 0 0, v000001d60c4f7180_0;  alias, 1 drivers
L_000001d60c4f74a0 .part L_000001d60c47fc10, 0, 7;
L_000001d60c4f8510 .part L_000001d60c47fc10, 12, 3;
L_000001d60c4f9ff0 .part L_000001d60c47fc10, 25, 7;
S_000001d60c449a50 .scope module, "c" "controller" 3 146, 3 157 0, S_000001d60c429870;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 5 "ALUControl";
L_000001d60c47f970 .functor AND 1, L_000001d60c4f6320, L_000001d60c4f97d0, C4<1>, C4<1>;
L_000001d60c47fa50 .functor OR 1, L_000001d60c47f970, L_000001d60c4f68c0, C4<0>, C4<0>;
v000001d60c490c50_0 .net "ALUControl", 4 0, v000001d60c4910b0_0;  alias, 1 drivers
v000001d60c490930_0 .net "ALUOp", 1 0, L_000001d60c4f6820;  1 drivers
v000001d60c491a10_0 .net "ALUSrc", 0 0, L_000001d60c4f7cc0;  alias, 1 drivers
v000001d60c491ab0_0 .net "Branch", 0 0, L_000001d60c4f6320;  1 drivers
v000001d60c491b50_0 .net "ImmSrc", 1 0, L_000001d60c4f6780;  alias, 1 drivers
v000001d60c491bf0_0 .net "Jump", 0 0, L_000001d60c4f68c0;  alias, 1 drivers
v000001d60c490430_0 .net "MemWrite", 0 0, L_000001d60c4f7360;  alias, 1 drivers
v000001d60c491c90_0 .net "PCSrc", 0 0, L_000001d60c47fa50;  alias, 1 drivers
v000001d60c4904d0_0 .net "RegWrite", 0 0, L_000001d60c4f7c20;  alias, 1 drivers
v000001d60c490610_0 .net "ResultSrc", 1 0, L_000001d60c4f72c0;  alias, 1 drivers
v000001d60c4906b0_0 .net "Zero", 0 0, L_000001d60c4f97d0;  alias, 1 drivers
v000001d60c490750_0 .net *"_ivl_2", 0 0, L_000001d60c47f970;  1 drivers
v000001d60c490cf0_0 .net "funct3", 2 0, L_000001d60c4f8510;  1 drivers
v000001d60c490e30_0 .net "funct7", 6 0, L_000001d60c4f9ff0;  1 drivers
v000001d60c4783c0_0 .net "op", 6 0, L_000001d60c4f74a0;  1 drivers
L_000001d60c4f7400 .part L_000001d60c4f74a0, 5, 1;
S_000001d60c449be0 .scope module, "ad" "aludec" 3 173, 3 205 0, S_000001d60c449a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 5 "ALUControl";
L_000001d60c480070 .functor AND 1, L_000001d60c4f6a00, L_000001d60c4f7400, C4<1>, C4<1>;
v000001d60c4910b0_0 .var "ALUControl", 4 0;
v000001d60c491150_0 .net "ALUOp", 1 0, L_000001d60c4f6820;  alias, 1 drivers
v000001d60c490ed0_0 .net "RtypeSub", 0 0, L_000001d60c480070;  1 drivers
v000001d60c4915b0_0 .net *"_ivl_1", 0 0, L_000001d60c4f6a00;  1 drivers
v000001d60c4911f0_0 .net "funct3", 2 0, L_000001d60c4f8510;  alias, 1 drivers
v000001d60c490890_0 .net "funct7", 6 0, L_000001d60c4f9ff0;  alias, 1 drivers
v000001d60c490d90_0 .net "opb5", 0 0, L_000001d60c4f7400;  1 drivers
E_000001d60c4898a0 .event anyedge, v000001d60c491150_0, v000001d60c490890_0, v000001d60c4911f0_0, v000001d60c490ed0_0;
L_000001d60c4f6a00 .part L_000001d60c4f9ff0, 5, 1;
S_000001d60c449d70 .scope module, "md" "maindec" 3 171, 3 178 0, S_000001d60c449a50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001d60c4901b0_0 .net "ALUOp", 1 0, L_000001d60c4f6820;  alias, 1 drivers
v000001d60c4916f0_0 .net "ALUSrc", 0 0, L_000001d60c4f7cc0;  alias, 1 drivers
v000001d60c491830_0 .net "Branch", 0 0, L_000001d60c4f6320;  alias, 1 drivers
v000001d60c4907f0_0 .net "ImmSrc", 1 0, L_000001d60c4f6780;  alias, 1 drivers
v000001d60c490250_0 .net "Jump", 0 0, L_000001d60c4f68c0;  alias, 1 drivers
v000001d60c491790_0 .net "MemWrite", 0 0, L_000001d60c4f7360;  alias, 1 drivers
v000001d60c490f70_0 .net "RegWrite", 0 0, L_000001d60c4f7c20;  alias, 1 drivers
v000001d60c4902f0_0 .net "ResultSrc", 1 0, L_000001d60c4f72c0;  alias, 1 drivers
v000001d60c490390_0 .net *"_ivl_10", 10 0, v000001d60c4918d0_0;  1 drivers
v000001d60c4918d0_0 .var "controls", 10 0;
v000001d60c491010_0 .net "op", 6 0, L_000001d60c4f74a0;  alias, 1 drivers
E_000001d60c489de0 .event anyedge, v000001d60c491010_0;
L_000001d60c4f7c20 .part v000001d60c4918d0_0, 10, 1;
L_000001d60c4f6780 .part v000001d60c4918d0_0, 8, 2;
L_000001d60c4f7cc0 .part v000001d60c4918d0_0, 7, 1;
L_000001d60c4f7360 .part v000001d60c4918d0_0, 6, 1;
L_000001d60c4f72c0 .part v000001d60c4918d0_0, 4, 2;
L_000001d60c4f6320 .part v000001d60c4918d0_0, 3, 1;
L_000001d60c4f6820 .part v000001d60c4918d0_0, 1, 2;
L_000001d60c4f68c0 .part v000001d60c4918d0_0, 0, 1;
S_000001d60c455ef0 .scope module, "dp" "datapath" 3 150, 3 266 0, S_000001d60c429870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 5 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v000001d60c4f16e0_0 .net "ALUControl", 4 0, v000001d60c4910b0_0;  alias, 1 drivers
v000001d60c4f0920_0 .net "ALUResult", 31 0, v000001d60c4dcbf0_0;  alias, 1 drivers
v000001d60c4f09c0_0 .net "ALUSrc", 0 0, L_000001d60c4f7cc0;  alias, 1 drivers
v000001d60c4f0a60_0 .net "ImmExt", 31 0, v000001d60c4dd550_0;  1 drivers
v000001d60c4f1500_0 .net "ImmSrc", 1 0, L_000001d60c4f6780;  alias, 1 drivers
v000001d60c4f13c0_0 .net "Instr", 31 0, L_000001d60c47fc10;  alias, 1 drivers
v000001d60c4f0c40_0 .net "PC", 31 0, v000001d60c4f1fa0_0;  alias, 1 drivers
v000001d60c4f0e20_0 .net "PCNext", 31 0, L_000001d60c4f9e10;  1 drivers
v000001d60c4f0f60_0 .net "PCPlus4", 31 0, L_000001d60c4f9550;  1 drivers
v000001d60c4f1320_0 .net "PCSrc", 0 0, L_000001d60c47fa50;  alias, 1 drivers
v000001d60c4f1460_0 .net "PCTarget", 31 0, L_000001d60c4f8150;  1 drivers
v000001d60c4f6dc0_0 .net "ReadData", 31 0, L_000001d60c434ac0;  alias, 1 drivers
v000001d60c4f7d60_0 .net "RegWrite", 0 0, L_000001d60c4f7c20;  alias, 1 drivers
v000001d60c4f7a40_0 .net "Result", 31 0, L_000001d60c4f9870;  1 drivers
v000001d60c4f6c80_0 .net "ResultSrc", 1 0, L_000001d60c4f72c0;  alias, 1 drivers
v000001d60c4f75e0_0 .net "SrcA", 31 0, L_000001d60c4f8330;  1 drivers
v000001d60c4f6aa0_0 .net "SrcB", 31 0, L_000001d60c4f8d30;  1 drivers
v000001d60c4f6960_0 .net "WriteData", 31 0, L_000001d60c4f9910;  alias, 1 drivers
v000001d60c4f7040_0 .net "Zero", 0 0, L_000001d60c4f97d0;  alias, 1 drivers
v000001d60c4f7e00_0 .net "clk", 0 0, v000001d60c4f6280_0;  alias, 1 drivers
v000001d60c4f7ea0_0 .net "reset", 0 0, v000001d60c4f7180_0;  alias, 1 drivers
L_000001d60c4f8bf0 .part L_000001d60c47fc10, 15, 5;
L_000001d60c4f8970 .part L_000001d60c47fc10, 20, 5;
L_000001d60c4f8ab0 .part L_000001d60c47fc10, 7, 5;
L_000001d60c4f9af0 .part L_000001d60c47fc10, 7, 25;
S_000001d60c456080 .scope module, "alu" "alu" 3 296, 3 393 0, S_000001d60c455ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001d60c480700 .functor NOT 32, L_000001d60c4f8d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d60c480770 .functor NOT 1, L_000001d60c4f9230, C4<0>, C4<0>, C4<0>;
L_000001d60c47ff20 .functor NOT 1, L_000001d60c4f85b0, C4<0>, C4<0>, C4<0>;
L_000001d60c47fac0 .functor AND 1, L_000001d60c480770, L_000001d60c47ff20, C4<1>, C4<1>;
L_000001d60c480310 .functor NOT 1, L_000001d60c4f83d0, C4<0>, C4<0>, C4<0>;
L_000001d60c47f900 .functor AND 1, L_000001d60c480310, L_000001d60c4f9a50, C4<1>, C4<1>;
L_000001d60c480380 .functor OR 1, L_000001d60c47fac0, L_000001d60c47f900, C4<0>, C4<0>;
L_000001d60c47fb30 .functor XOR 1, L_000001d60c4f9b90, L_000001d60c4f8470, C4<0>, C4<0>;
L_000001d60c4801c0 .functor XOR 1, L_000001d60c47fb30, L_000001d60c4f9d70, C4<0>, C4<0>;
L_000001d60c480230 .functor NOT 1, L_000001d60c4801c0, C4<0>, C4<0>, C4<0>;
L_000001d60c480000 .functor XOR 1, L_000001d60c4f9c30, L_000001d60c4f88d0, C4<0>, C4<0>;
L_000001d60c47f9e0 .functor AND 1, L_000001d60c480230, L_000001d60c480000, C4<1>, C4<1>;
L_000001d60c47fc80 .functor AND 1, L_000001d60c47f9e0, L_000001d60c480380, C4<1>, C4<1>;
v000001d60c4dd730_0 .net *"_ivl_1", 0 0, L_000001d60c4f8c90;  1 drivers
v000001d60c4dd370_0 .net *"_ivl_10", 31 0, L_000001d60c4f99b0;  1 drivers
L_000001d60c4fa3a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60c4dc8d0_0 .net *"_ivl_13", 30 0, L_000001d60c4fa3a0;  1 drivers
v000001d60c4dc6f0_0 .net *"_ivl_17", 0 0, L_000001d60c4f9230;  1 drivers
v000001d60c4dcf10_0 .net *"_ivl_18", 0 0, L_000001d60c480770;  1 drivers
v000001d60c4dd7d0_0 .net *"_ivl_2", 31 0, L_000001d60c480700;  1 drivers
v000001d60c4dd410_0 .net *"_ivl_21", 0 0, L_000001d60c4f85b0;  1 drivers
v000001d60c4dd870_0 .net *"_ivl_22", 0 0, L_000001d60c47ff20;  1 drivers
v000001d60c4dc790_0 .net *"_ivl_24", 0 0, L_000001d60c47fac0;  1 drivers
v000001d60c4de090_0 .net *"_ivl_27", 0 0, L_000001d60c4f83d0;  1 drivers
v000001d60c4dc650_0 .net *"_ivl_28", 0 0, L_000001d60c480310;  1 drivers
v000001d60c4dd2d0_0 .net *"_ivl_31", 0 0, L_000001d60c4f9a50;  1 drivers
v000001d60c4dcdd0_0 .net *"_ivl_32", 0 0, L_000001d60c47f900;  1 drivers
L_000001d60c4fa3e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60c4dc970_0 .net/2u *"_ivl_36", 31 0, L_000001d60c4fa3e8;  1 drivers
v000001d60c4dc5b0_0 .net *"_ivl_41", 0 0, L_000001d60c4f9b90;  1 drivers
v000001d60c4ddc30_0 .net *"_ivl_43", 0 0, L_000001d60c4f8470;  1 drivers
v000001d60c4dcc90_0 .net *"_ivl_44", 0 0, L_000001d60c47fb30;  1 drivers
v000001d60c4ddd70_0 .net *"_ivl_47", 0 0, L_000001d60c4f9d70;  1 drivers
v000001d60c4ddf50_0 .net *"_ivl_48", 0 0, L_000001d60c4801c0;  1 drivers
v000001d60c4dd4b0_0 .net *"_ivl_50", 0 0, L_000001d60c480230;  1 drivers
v000001d60c4dde10_0 .net *"_ivl_53", 0 0, L_000001d60c4f9c30;  1 drivers
v000001d60c4dd050_0 .net *"_ivl_55", 0 0, L_000001d60c4f88d0;  1 drivers
v000001d60c4dd910_0 .net *"_ivl_56", 0 0, L_000001d60c480000;  1 drivers
v000001d60c4dc830_0 .net *"_ivl_58", 0 0, L_000001d60c47f9e0;  1 drivers
v000001d60c4dda50_0 .net *"_ivl_6", 31 0, L_000001d60c4f8dd0;  1 drivers
v000001d60c4dca10_0 .net *"_ivl_9", 0 0, L_000001d60c4f9f50;  1 drivers
v000001d60c4dcab0_0 .net "a", 31 0, L_000001d60c4f8330;  alias, 1 drivers
v000001d60c4dcb50_0 .net "alucontrol", 4 0, v000001d60c4910b0_0;  alias, 1 drivers
v000001d60c4dd190_0 .net "b", 31 0, L_000001d60c4f8d30;  alias, 1 drivers
v000001d60c4dc3d0_0 .net "condinvb", 31 0, L_000001d60c4f8790;  1 drivers
v000001d60c4dd230_0 .net "isAddSub", 0 0, L_000001d60c480380;  1 drivers
v000001d60c4dcbf0_0 .var "result", 31 0;
v000001d60c4dd9b0_0 .net "sum", 31 0, L_000001d60c4f8f10;  1 drivers
v000001d60c4dcd30_0 .net "v", 0 0, L_000001d60c47fc80;  1 drivers
v000001d60c4dc470_0 .net "zero", 0 0, L_000001d60c4f97d0;  alias, 1 drivers
E_000001d60c4899e0/0 .event anyedge, v000001d60c4910b0_0, v000001d60c4dd9b0_0, v000001d60c4dcab0_0, v000001d60c4dd190_0;
E_000001d60c4899e0/1 .event anyedge, v000001d60c4dd9b0_0, v000001d60c4dcd30_0, v000001d60c4dd190_0, v000001d60c4dcab0_0;
E_000001d60c4899e0 .event/or E_000001d60c4899e0/0, E_000001d60c4899e0/1;
L_000001d60c4f8c90 .part v000001d60c4910b0_0, 0, 1;
L_000001d60c4f8790 .functor MUXZ 32, L_000001d60c4f8d30, L_000001d60c480700, L_000001d60c4f8c90, C4<>;
L_000001d60c4f8dd0 .arith/sum 32, L_000001d60c4f8330, L_000001d60c4f8790;
L_000001d60c4f9f50 .part v000001d60c4910b0_0, 0, 1;
L_000001d60c4f99b0 .concat [ 1 31 0 0], L_000001d60c4f9f50, L_000001d60c4fa3a0;
L_000001d60c4f8f10 .arith/sum 32, L_000001d60c4f8dd0, L_000001d60c4f99b0;
L_000001d60c4f9230 .part v000001d60c4910b0_0, 2, 1;
L_000001d60c4f85b0 .part v000001d60c4910b0_0, 1, 1;
L_000001d60c4f83d0 .part v000001d60c4910b0_0, 1, 1;
L_000001d60c4f9a50 .part v000001d60c4910b0_0, 0, 1;
L_000001d60c4f97d0 .cmp/eq 32, v000001d60c4dcbf0_0, L_000001d60c4fa3e8;
L_000001d60c4f9b90 .part v000001d60c4910b0_0, 0, 1;
L_000001d60c4f8470 .part L_000001d60c4f8330, 31, 1;
L_000001d60c4f9d70 .part L_000001d60c4f8d30, 31, 1;
L_000001d60c4f9c30 .part L_000001d60c4f8330, 31, 1;
L_000001d60c4f88d0 .part L_000001d60c4f8f10, 31, 1;
S_000001d60c456210 .scope module, "ext" "extend" 3 292, 3 326 0, S_000001d60c455ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001d60c4dd550_0 .var "immext", 31 0;
v000001d60c4dc510_0 .net "immsrc", 1 0, L_000001d60c4f6780;  alias, 1 drivers
v000001d60c4dce70_0 .net "instr", 31 7, L_000001d60c4f9af0;  1 drivers
E_000001d60c489560/0 .event anyedge, v000001d60c4907f0_0, v000001d60c4dce70_0, v000001d60c4dce70_0, v000001d60c4dce70_0;
E_000001d60c489560/1 .event anyedge, v000001d60c4dce70_0, v000001d60c4dce70_0, v000001d60c4dce70_0, v000001d60c4dce70_0;
E_000001d60c489560/2 .event anyedge, v000001d60c4dce70_0, v000001d60c4dce70_0, v000001d60c4dce70_0;
E_000001d60c489560 .event/or E_000001d60c489560/0, E_000001d60c489560/1, E_000001d60c489560/2;
S_000001d60c453b80 .scope module, "pcadd4" "adder" 3 285, 3 320 0, S_000001d60c455ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001d60c4dcfb0_0 .net "a", 31 0, v000001d60c4f1fa0_0;  alias, 1 drivers
L_000001d60c4fa118 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d60c4dd0f0_0 .net "b", 31 0, L_000001d60c4fa118;  1 drivers
v000001d60c4ddaf0_0 .net "y", 31 0, L_000001d60c4f9550;  alias, 1 drivers
L_000001d60c4f9550 .arith/sum 32, v000001d60c4f1fa0_0, L_000001d60c4fa118;
S_000001d60c435350 .scope module, "pcaddbranch" "adder" 3 286, 3 320 0, S_000001d60c455ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001d60c4ddb90_0 .net "a", 31 0, v000001d60c4f1fa0_0;  alias, 1 drivers
v000001d60c4dd5f0_0 .net "b", 31 0, v000001d60c4dd550_0;  alias, 1 drivers
v000001d60c4dd690_0 .net "y", 31 0, L_000001d60c4f8150;  alias, 1 drivers
L_000001d60c4f8150 .arith/sum 32, v000001d60c4f1fa0_0, v000001d60c4dd550_0;
S_000001d60c4354e0 .scope module, "pcmux" "mux2" 3 287, 3 354 0, S_000001d60c455ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001d60c489920 .param/l "WIDTH" 0 3 354, +C4<00000000000000000000000000100000>;
v000001d60c4ddeb0_0 .net "d0", 31 0, L_000001d60c4f9550;  alias, 1 drivers
v000001d60c4ddcd0_0 .net "d1", 31 0, L_000001d60c4f8150;  alias, 1 drivers
v000001d60c4ddff0_0 .net "s", 0 0, L_000001d60c47fa50;  alias, 1 drivers
v000001d60c4de130_0 .net "y", 31 0, L_000001d60c4f9e10;  alias, 1 drivers
L_000001d60c4f9e10 .functor MUXZ 32, L_000001d60c4f9550, L_000001d60c4f8150, L_000001d60c47fa50, C4<>;
S_000001d60c435670 .scope module, "pcreg" "flopr" 3 284, 3 344 0, S_000001d60c455ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001d60c489a20 .param/l "WIDTH" 0 3 344, +C4<00000000000000000000000000100000>;
v000001d60c4de1d0_0 .net "clk", 0 0, v000001d60c4f6280_0;  alias, 1 drivers
v000001d60c4dc330_0 .net "d", 31 0, L_000001d60c4f9e10;  alias, 1 drivers
v000001d60c4f1fa0_0 .var "q", 31 0;
v000001d60c4f07e0_0 .net "reset", 0 0, v000001d60c4f7180_0;  alias, 1 drivers
E_000001d60c489ca0 .event posedge, v000001d60c4f07e0_0, v000001d60c4913d0_0;
S_000001d60c452410 .scope module, "resultmux" "mux3" 3 297, 3 362 0, S_000001d60c455ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001d60c489720 .param/l "WIDTH" 0 3 362, +C4<00000000000000000000000000100000>;
v000001d60c4f1000_0 .net *"_ivl_1", 0 0, L_000001d60c4f8b50;  1 drivers
v000001d60c4f0b00_0 .net *"_ivl_3", 0 0, L_000001d60c4f8a10;  1 drivers
v000001d60c4f10a0_0 .net *"_ivl_4", 31 0, L_000001d60c4f81f0;  1 drivers
v000001d60c4f1d20_0 .net "d0", 31 0, v000001d60c4dcbf0_0;  alias, 1 drivers
v000001d60c4f1140_0 .net "d1", 31 0, L_000001d60c434ac0;  alias, 1 drivers
v000001d60c4f0ce0_0 .net "d2", 31 0, L_000001d60c4f9550;  alias, 1 drivers
v000001d60c4f1780_0 .net "s", 1 0, L_000001d60c4f72c0;  alias, 1 drivers
v000001d60c4f1aa0_0 .net "y", 31 0, L_000001d60c4f9870;  alias, 1 drivers
L_000001d60c4f8b50 .part L_000001d60c4f72c0, 1, 1;
L_000001d60c4f8a10 .part L_000001d60c4f72c0, 0, 1;
L_000001d60c4f81f0 .functor MUXZ 32, v000001d60c4dcbf0_0, L_000001d60c434ac0, L_000001d60c4f8a10, C4<>;
L_000001d60c4f9870 .functor MUXZ 32, L_000001d60c4f81f0, L_000001d60c4f9550, L_000001d60c4f8b50, C4<>;
S_000001d60c4f25c0 .scope module, "rf" "regfile" 3 290, 3 300 0, S_000001d60c455ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001d60c4f11e0_0 .net *"_ivl_0", 31 0, L_000001d60c4f9730;  1 drivers
v000001d60c4f15a0_0 .net *"_ivl_10", 6 0, L_000001d60c4f9eb0;  1 drivers
L_000001d60c4fa1f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d60c4f0100_0 .net *"_ivl_13", 1 0, L_000001d60c4fa1f0;  1 drivers
L_000001d60c4fa238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60c4f1640_0 .net/2u *"_ivl_14", 31 0, L_000001d60c4fa238;  1 drivers
v000001d60c4f0ba0_0 .net *"_ivl_18", 31 0, L_000001d60c4f9690;  1 drivers
L_000001d60c4fa280 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60c4f02e0_0 .net *"_ivl_21", 26 0, L_000001d60c4fa280;  1 drivers
L_000001d60c4fa2c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60c4f0240_0 .net/2u *"_ivl_22", 31 0, L_000001d60c4fa2c8;  1 drivers
v000001d60c4f1b40_0 .net *"_ivl_24", 0 0, L_000001d60c4f86f0;  1 drivers
v000001d60c4f18c0_0 .net *"_ivl_26", 31 0, L_000001d60c4f9050;  1 drivers
v000001d60c4f0380_0 .net *"_ivl_28", 6 0, L_000001d60c4f95f0;  1 drivers
L_000001d60c4fa160 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60c4f1280_0 .net *"_ivl_3", 26 0, L_000001d60c4fa160;  1 drivers
L_000001d60c4fa310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d60c4f1820_0 .net *"_ivl_31", 1 0, L_000001d60c4fa310;  1 drivers
L_000001d60c4fa358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60c4f01a0_0 .net/2u *"_ivl_32", 31 0, L_000001d60c4fa358;  1 drivers
L_000001d60c4fa1a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60c4f1960_0 .net/2u *"_ivl_4", 31 0, L_000001d60c4fa1a8;  1 drivers
v000001d60c4f0420_0 .net *"_ivl_6", 0 0, L_000001d60c4f9cd0;  1 drivers
v000001d60c4f1f00_0 .net *"_ivl_8", 31 0, L_000001d60c4f8830;  1 drivers
v000001d60c4f04c0_0 .net "a1", 4 0, L_000001d60c4f8bf0;  1 drivers
v000001d60c4f06a0_0 .net "a2", 4 0, L_000001d60c4f8970;  1 drivers
v000001d60c4f0560_0 .net "a3", 4 0, L_000001d60c4f8ab0;  1 drivers
v000001d60c4f1dc0_0 .net "clk", 0 0, v000001d60c4f6280_0;  alias, 1 drivers
v000001d60c4f1a00_0 .net "rd1", 31 0, L_000001d60c4f8330;  alias, 1 drivers
v000001d60c4f0740_0 .net "rd2", 31 0, L_000001d60c4f9910;  alias, 1 drivers
v000001d60c4f1be0 .array "rf", 0 31, 31 0;
v000001d60c4f0ec0_0 .net "wd3", 31 0, L_000001d60c4f9870;  alias, 1 drivers
v000001d60c4f1e60_0 .net "we3", 0 0, L_000001d60c4f7c20;  alias, 1 drivers
L_000001d60c4f9730 .concat [ 5 27 0 0], L_000001d60c4f8bf0, L_000001d60c4fa160;
L_000001d60c4f9cd0 .cmp/ne 32, L_000001d60c4f9730, L_000001d60c4fa1a8;
L_000001d60c4f8830 .array/port v000001d60c4f1be0, L_000001d60c4f9eb0;
L_000001d60c4f9eb0 .concat [ 5 2 0 0], L_000001d60c4f8bf0, L_000001d60c4fa1f0;
L_000001d60c4f8330 .functor MUXZ 32, L_000001d60c4fa238, L_000001d60c4f8830, L_000001d60c4f9cd0, C4<>;
L_000001d60c4f9690 .concat [ 5 27 0 0], L_000001d60c4f8970, L_000001d60c4fa280;
L_000001d60c4f86f0 .cmp/ne 32, L_000001d60c4f9690, L_000001d60c4fa2c8;
L_000001d60c4f9050 .array/port v000001d60c4f1be0, L_000001d60c4f95f0;
L_000001d60c4f95f0 .concat [ 5 2 0 0], L_000001d60c4f8970, L_000001d60c4fa310;
L_000001d60c4f9910 .functor MUXZ 32, L_000001d60c4fa358, L_000001d60c4f9050, L_000001d60c4f86f0, C4<>;
S_000001d60c4f2750 .scope module, "srcbmux" "mux2" 3 295, 3 354 0, S_000001d60c455ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001d60c4896a0 .param/l "WIDTH" 0 3 354, +C4<00000000000000000000000000100000>;
v000001d60c4f1c80_0 .net "d0", 31 0, L_000001d60c4f9910;  alias, 1 drivers
v000001d60c4f0600_0 .net "d1", 31 0, v000001d60c4dd550_0;  alias, 1 drivers
v000001d60c4f0d80_0 .net "s", 0 0, L_000001d60c4f7cc0;  alias, 1 drivers
v000001d60c4f0880_0 .net "y", 31 0, L_000001d60c4f8d30;  alias, 1 drivers
L_000001d60c4f8d30 .functor MUXZ 32, L_000001d60c4f9910, v000001d60c4dd550_0, L_000001d60c4f7cc0, C4<>;
    .scope S_000001d60c449d70;
T_0 ;
Ewait_0 .event/or E_000001d60c489de0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001d60c491010_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v000001d60c4918d0_0, 0, 11;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v000001d60c4918d0_0, 0, 11;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v000001d60c4918d0_0, 0, 11;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v000001d60c4918d0_0, 0, 11;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v000001d60c4918d0_0, 0, 11;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v000001d60c4918d0_0, 0, 11;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v000001d60c4918d0_0, 0, 11;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1798, 768, 11;
    %store/vec4 v000001d60c4918d0_0, 0, 11;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d60c449be0;
T_1 ;
Ewait_1 .event/or E_000001d60c4898a0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001d60c491150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %load/vec4 v000001d60c4911f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v000001d60c490ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
T_1.12 ;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001d60c490890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.18;
T_1.13 ;
    %load/vec4 v000001d60c4911f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.23;
T_1.19 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.23;
T_1.20 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.23;
T_1.21 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
    %jmp T_1.18;
T_1.14 ;
    %load/vec4 v000001d60c4911f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.29;
T_1.24 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.29;
T_1.25 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.29;
T_1.26 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.29;
T_1.27 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.29;
T_1.29 ;
    %pop/vec4 1;
    %jmp T_1.18;
T_1.15 ;
    %load/vec4 v000001d60c4911f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.33;
T_1.30 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.33;
T_1.31 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.33;
T_1.33 ;
    %pop/vec4 1;
    %jmp T_1.18;
T_1.16 ;
    %load/vec4 v000001d60c4911f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.36;
T_1.34 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001d60c4910b0_0, 0, 5;
    %jmp T_1.36;
T_1.36 ;
    %pop/vec4 1;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d60c435670;
T_2 ;
    %wait E_000001d60c489ca0;
    %load/vec4 v000001d60c4f07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d60c4f1fa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d60c4dc330_0;
    %assign/vec4 v000001d60c4f1fa0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d60c4f25c0;
T_3 ;
    %wait E_000001d60c489860;
    %load/vec4 v000001d60c4f1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001d60c4f0ec0_0;
    %load/vec4 v000001d60c4f0560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d60c4f1be0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d60c456210;
T_4 ;
Ewait_2 .event/or E_000001d60c489560, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001d60c4dc510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d60c4dd550_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d60c4dd550_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d60c4dd550_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d60c4dd550_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d60c4dce70_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d60c4dd550_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d60c456080;
T_5 ;
Ewait_3 .event/or E_000001d60c4899e0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001d60c4dcb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.0 ;
    %load/vec4 v000001d60c4dd9b0_0;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.1 ;
    %load/vec4 v000001d60c4dd9b0_0;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.2 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %and;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.3 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %or;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.4 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %xor;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.5 ;
    %load/vec4 v000001d60c4dd9b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v000001d60c4dcd30_0;
    %pad/u 32;
    %xor;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.6 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.7 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.8 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %inv;
    %and;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.9 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %inv;
    %or;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.10 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %xor;
    %inv;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.11 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.20, 8;
    %load/vec4 v000001d60c4dcab0_0;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %load/vec4 v000001d60c4dd190_0;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.12 ;
    %load/vec4 v000001d60c4dd190_0;
    %load/vec4 v000001d60c4dcab0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.22, 8;
    %load/vec4 v000001d60c4dcab0_0;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %load/vec4 v000001d60c4dd190_0;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.13 ;
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.24, 8;
    %load/vec4 v000001d60c4dcab0_0;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %load/vec4 v000001d60c4dd190_0;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.14 ;
    %load/vec4 v000001d60c4dd190_0;
    %load/vec4 v000001d60c4dcab0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.26, 8;
    %load/vec4 v000001d60c4dcab0_0;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %load/vec4 v000001d60c4dd190_0;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.15 ;
    %load/vec4 v000001d60c4dd190_0;
    %parti/s 5, 0, 2;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_5.28, 8;
    %load/vec4 v000001d60c4dcab0_0;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v000001d60c4dcab0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d60c4dd190_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.16 ;
    %load/vec4 v000001d60c4dd190_0;
    %parti/s 5, 0, 2;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_5.30, 8;
    %load/vec4 v000001d60c4dcab0_0;
    %jmp/1 T_5.31, 8;
T_5.30 ; End of true expr.
    %load/vec4 v000001d60c4dcab0_0;
    %load/vec4 v000001d60c4dd190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v000001d60c4dcab0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d60c4dd190_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/0 T_5.31, 8;
 ; End of false expr.
    %blend;
T_5.31;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.17 ;
    %load/vec4 v000001d60c4dcab0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.32, 8;
    %load/vec4 v000001d60c4dcab0_0;
    %jmp/1 T_5.33, 8;
T_5.32 ; End of true expr.
    %load/vec4 v000001d60c4dcab0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_5.33, 8;
 ; End of false expr.
    %blend;
T_5.33;
    %store/vec4 v000001d60c4dcbf0_0, 0, 32;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d60c4296e0;
T_6 ;
    %vpi_call/w 3 376 "$readmemh", "../tests/rvx10.hex", v000001d60c490bb0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001d60c429550;
T_7 ;
    %wait E_000001d60c489860;
    %load/vec4 v000001d60c48ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d60c491470_0;
    %load/vec4 v000001d60c48fdf0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d60c491970, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d60c3de570;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d60c4f7180_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d60c4f7180_0, 0;
    %end;
    .thread T_8;
    .scope S_000001d60c3de570;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d60c4f6280_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d60c4f6280_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d60c3de570;
T_10 ;
    %wait E_000001d60c489ba0;
    %load/vec4 v000001d60c4f7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001d60c4f61e0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001d60c4f6640_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 109 "$display", "PC=%0d  MemWrite=%b  DataAdr=%0d  WriteData=%0d", v000001d60c4f7540_0, v000001d60c4f7fe0_0, v000001d60c4f6b40_0, v000001d60c4f7860_0 {0 0 0};
    %vpi_call/w 3 111 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 112 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d60c4f61e0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call/w 3 114 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 115 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "riscvsingle.sv";
