//Copyright (C)2014-2025 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\Joe\dev\brus16\gowin\impl\gwsynthesis\gowin.vg
<Physical Constraints File>: C:\Users\Joe\dev\brus16\gowin\src\gowin.cst
<Timing Constraints File>: C:\Users\Joe\dev\brus16\gowin\src\gowin.sdc
<Tool Version>: V1.9.11.03 Education
<Part Number>: GW1NR-LV9QN88PC6/I5
<Device>: GW1NR-9
<Device Version>: C
<Created Time>: Fri Oct 31 23:39:46 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:9217
<Numbers of Endpoints Analyzed>:3248
<Numbers of Falling Endpoints>:0
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
  NO.                 Clock Name                    Type      Period   Frequency    Rise     Fall         Source        Master           Objects           
 ===== ========================================= =========== ======== ============ ======= ======== ================== ======== ========================== 
  1     clk                                       Base        37.037   27.000MHz    0.000   18.518                               clk                       
  2     vga_x5                                    Generated   7.937    126.000MHz   0.000   3.968    clk                clk      vga_x5                    
  3     system_clk                                Generated   39.683   25.200MHz    0.000   19.841   vga_x5             vga_x5   system_clk                
  4     rPLL/rpll_inst/CLKOUTP.default_gen_clk    Generated   7.936    126.000MHz   0.000   3.968    gowin_ibuf_clk/I   clk      rPLL/rpll_inst/CLKOUTP    
  5     rPLL/rpll_inst/CLKOUTD.default_gen_clk    Generated   15.873   63.000MHz    0.000   7.936    gowin_ibuf_clk/I   clk      rPLL/rpll_inst/CLKOUTD    
  6     rPLL/rpll_inst/CLKOUTD3.default_gen_clk   Generated   23.809   42.000MHz    0.000   11.905   gowin_ibuf_clk/I   clk      rPLL/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.   Clock Name   Constraint    Actual Fmax   Level                           Entity                           
 ===== ============ ============= ============= ======= ========================================================= 
  1     system_clk   25.200(MHz)   32.220(MHz)   13      TOP                                                      
  2     system_clk   25.200(MHz)   32.220(MHz)   13      cpu cpu/alu cpu/rstack cpu/stack memory program_memory   
No timing paths to get frequency of clk!
No timing paths to get frequency of vga_x5!
No timing paths to get frequency of rPLL/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  clk                                       setup           0.000           0                    
  clk                                       hold            0.000           0                    
  vga_x5                                    setup           0.000           0                    
  vga_x5                                    hold            0.000           0                    
  system_clk                                setup           0.000           0                    
  system_clk                                hold            0.000           0                    
  rPLL/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  rPLL/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  rPLL/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  rPLL/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  rPLL/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  rPLL/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack     From Node                     To Node                     From Clock        To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ================ ======================================== ================ ================ ========== ============ ============ 
  1             8.646        cpu/sp_0_s1/Q    cpu/stack/data_data_0_0_s0/DI[0]         system_clk:[R]   system_clk:[R]   39.683     0.000        30.993      
  2             8.841        was_reset_s4/Q   program_memory/pROM/prom_inst_0/AD[13]   system_clk:[R]   system_clk:[R]   39.683     0.000        30.798      
  3             8.969        cpu/sp_0_s1/Q    cpu/stack/data_data_1_3_s/DI[0]          system_clk:[R]   system_clk:[R]   39.683     0.000        30.670      
  4             9.131        cpu/sp_0_s1/Q    cpu/stack/data_data_1_0_s0/DI[0]         system_clk:[R]   system_clk:[R]   39.683     0.000        30.509      
  5             9.197        was_reset_s4/Q   program_memory/pROM/prom_inst_0/AD[10]   system_clk:[R]   system_clk:[R]   39.683     0.000        30.442      
  6             9.274        was_reset_s4/Q   program_memory/pROM/prom_inst_0/AD[11]   system_clk:[R]   system_clk:[R]   39.683     0.000        30.365      
  7             9.326        was_reset_s4/Q   program_memory/pROM/prom_inst_1/AD[13]   system_clk:[R]   system_clk:[R]   39.683     0.000        30.314      
  8             9.405        cpu/sp_0_s1/Q    cpu/stack/data_data_1_2_s/DI[1]          system_clk:[R]   system_clk:[R]   39.683     0.000        30.234      
  9             9.422        cpu/sp_0_s1/Q    cpu/stack/data_data_0_2_s/DI[1]          system_clk:[R]   system_clk:[R]   39.683     0.000        30.218      
  10            9.592        cpu/sp_0_s1/Q    cpu/stack/data_data_1_2_s0/DI[1]         system_clk:[R]   system_clk:[R]   39.683     0.000        30.047      
  11            9.620        cpu/sp_0_s1/Q    cpu/stack/data_data_1_0_s/DI[0]          system_clk:[R]   system_clk:[R]   39.683     0.000        30.020      
  12            9.736        cpu/sp_0_s1/Q    cpu/stack/data_data_0_2_s0/DI[1]         system_clk:[R]   system_clk:[R]   39.683     0.000        29.903      
  13            9.756        cpu/sp_0_s1/Q    program_memory/pROM/prom_inst_0/AD[3]    system_clk:[R]   system_clk:[R]   39.683     0.000        29.883      
  14            9.759        was_reset_s4/Q   program_memory/pROM/prom_inst_1/AD[11]   system_clk:[R]   system_clk:[R]   39.683     0.000        29.880      
  15            9.834        cpu/sp_0_s1/Q    cpu/stack/data_data_0_3_s/DI[2]          system_clk:[R]   system_clk:[R]   39.683     0.000        29.805      
  16            9.840        cpu/sp_0_s1/Q    program_memory/pROM/prom_inst_0/AD[12]   system_clk:[R]   system_clk:[R]   39.683     0.000        29.800      
  17            9.938        cpu/sp_0_s1/Q    cpu/stack/data_data_0_3_s0/DI[0]         system_clk:[R]   system_clk:[R]   39.683     0.000        29.701      
  18            9.943        cpu/sp_0_s1/Q    cpu/stack/data_data_1_3_s0/DI[0]         system_clk:[R]   system_clk:[R]   39.683     0.000        29.696      
  19            10.013       was_reset_s4/Q   program_memory/pROM/prom_inst_1/AD[10]   system_clk:[R]   system_clk:[R]   39.683     0.000        29.626      
  20            10.041       cpu/sp_0_s1/Q    program_memory/pROM/prom_inst_0/AD[8]    system_clk:[R]   system_clk:[R]   39.683     0.000        29.598      
  21            10.066       cpu/sp_0_s1/Q    cpu/stack/data_data_1_1_s/DI[0]          system_clk:[R]   system_clk:[R]   39.683     0.000        29.573      
  22            10.066       cpu/sp_0_s1/Q    cpu/stack/data_data_0_1_s/DI[0]          system_clk:[R]   system_clk:[R]   39.683     0.000        29.573      
  23            10.116       cpu/sp_0_s1/Q    program_memory/pROM/prom_inst_0/AD[9]    system_clk:[R]   system_clk:[R]   39.683     0.000        29.523      
  24            10.200       was_reset_s4/Q   cpu/stack/data_data_0_1_s0/DI[3]         system_clk:[R]   system_clk:[R]   39.683     0.000        29.439      
  25            10.270       cpu/sp_0_s1/Q    program_memory/pROM/prom_inst_0/AD[2]    system_clk:[R]   system_clk:[R]   39.683     0.000        29.369      

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack               From Node                                  To Node                        From Clock        To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ =================================== =============================================== ================ ================ ========== ============ ============ 
  1             0.486        gpu/gpu_receiver_fsm/dout_58_s0/Q   gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[10]   system_clk:[R]   system_clk:[R]   0.000      0.000        0.572       
  2             0.486        gpu/gpu_receiver_fsm/dout_56_s0/Q   gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[8]    system_clk:[R]   system_clk:[R]   0.000      0.000        0.572       
  3             0.486        gpu/gpu_receiver_fsm/dout_52_s0/Q   gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[4]    system_clk:[R]   system_clk:[R]   0.000      0.000        0.572       
  4             0.486        gpu/gpu_receiver_fsm/dout_59_s0/Q   gpu/xs_mem/collisions_bram/sdpb_inst_3/DI[11]   system_clk:[R]   system_clk:[R]   0.000      0.000        0.572       
  5             0.552        hdmi/encode_b/ctl1_0_s0/Q           hdmi/encode_b/ctl2_0_s10/DI[0]                  system_clk:[R]   system_clk:[R]   0.000      0.000        0.565       
  6             0.552        rgb_reg_11_s0/Q                     hdmi/rgb_p_3_s7/DI[3]                           system_clk:[R]   system_clk:[R]   0.000      0.000        0.565       
  7             0.552        rgb_reg_10_s0/Q                     hdmi/rgb_p_3_s7/DI[2]                           system_clk:[R]   system_clk:[R]   0.000      0.000        0.565       
  8             0.555        hdmi/encode_r/dat2_7_s0/Q           hdmi/encode_b/dat3_7_s9/DI[2]                   system_clk:[R]   system_clk:[R]   0.000      0.000        0.568       
  9             0.558        hdmi/encode_g/enc10_0_s0/Q          hdmi/encode_g/tpb11_0_s0/RESET                  system_clk:[R]   system_clk:[R]   0.000      0.000        0.571       
  10            0.558        hdmi/encode_g/dat4_4_s0/Q           hdmi/encode_g/par5_1_s0/SET                     system_clk:[R]   system_clk:[R]   0.000      0.000        0.571       
  11            0.559        hdmi/encode_b/ctl2_0_s8/Q           hdmi/encode_b/ctl2_0_s10/AD[3]                  system_clk:[R]   system_clk:[R]   0.000      0.000        0.571       
  12            0.570        hdmi/encode_r/dat3_3_s0/Q           hdmi/encode_r/par4_1_s0/SET                     system_clk:[R]   system_clk:[R]   0.000      0.000        0.582       
  13            0.570        hdmi/encode_r/dat3_3_s0/Q           hdmi/encode_r/par4_3_s0/RESET                   system_clk:[R]   system_clk:[R]   0.000      0.000        0.582       
  14            0.570        hdmi/encode_b/dat3_3_s0/Q           hdmi/encode_b/par4_1_s0/SET                     system_clk:[R]   system_clk:[R]   0.000      0.000        0.582       
  15            0.570        hdmi/encode_b/dat3_3_s0/Q           hdmi/encode_b/par4_3_s0/RESET                   system_clk:[R]   system_clk:[R]   0.000      0.000        0.582       
  16            0.586        gpu/state_0_s0/Q                    gpu/state_1_s1/CE                               system_clk:[R]   system_clk:[R]   0.000      0.000        0.598       
  17            0.586        hdmi/encode_b/enc10_2_s0/Q          hdmi/encode_b/tpb11_2_s0/RESET                  system_clk:[R]   system_clk:[R]   0.000      0.000        0.598       
  18            0.586        rgb_reg_14_s0/Q                     hdmi/rgb_p_3_s8/DI[2]                           system_clk:[R]   system_clk:[R]   0.000      0.000        0.598       
  19            0.586        rgb_reg_13_s0/Q                     hdmi/rgb_p_3_s8/DI[1]                           system_clk:[R]   system_clk:[R]   0.000      0.000        0.598       
  20            0.590        hdmi/encode_b/enc10_1_s0/Q          hdmi/encode_b/enc11_0_s7/DI[1]                  system_clk:[R]   system_clk:[R]   0.000      0.000        0.602       
  21            0.591        hdmi/encode_b/dat4_4_s0/Q           hdmi/encode_b/par5_1_s0/SET                     system_clk:[R]   system_clk:[R]   0.000      0.000        0.603       
  22            0.614        hdmi/encode_b/enc11_0_s4/Q          hdmi/encode_b/ctl2_0_s10/AD[1]                  system_clk:[R]   system_clk:[R]   0.000      0.000        0.627       
  23            0.673        gpu/rect_idx_5_s0/Q                 gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[9]   system_clk:[R]   system_clk:[R]   0.000      0.000        0.833       
  24            0.673        gpu/rect_idx_4_s0/Q                 gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[8]   system_clk:[R]   system_clk:[R]   0.000      0.000        0.833       
  25            0.702        gpu/rect_idx_2_s0/Q                 gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[6]   system_clk:[R]   system_clk:[R]   0.000      0.000        0.862       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack    Actual Width   Required Width        Type           Clock                         Objects                     
 ======== ======== ============== ================ ================= ============ =============================================== 
  1        18.517   19.767         1.250            Low Pulse Width   system_clk   reset_counter_3_s0                             
  2        18.517   19.767         1.250            Low Pulse Width   system_clk   reset_counter_1_s0                             
  3        18.517   19.767         1.250            Low Pulse Width   system_clk   rgb_reg_13_s0                                  
  4        18.517   19.767         1.250            Low Pulse Width   system_clk   rgb_reg_5_s0                                   
  5        18.517   19.767         1.250            Low Pulse Width   system_clk   dvh_delay[2]_1_s0                              
  6        18.517   19.767         1.250            Low Pulse Width   system_clk   vga_controller/hsync_s0                        
  7        18.517   19.767         1.250            Low Pulse Width   system_clk   copy_controller/dout_reg_6_s0                  
  8        18.517   19.767         1.250            Low Pulse Width   system_clk   gpu/collisions_buffer_19_s0                    
  9        18.517   19.767         1.250            Low Pulse Width   system_clk   gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0  
  10       18.517   19.767         1.250            Low Pulse Width   system_clk   hdmi/encode_g/tmds_neg18_5_s0                  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 8.646
Data Arrival Time : 31.235
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_0_0_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  27.203   2.922   tNET   FF   1        R16C9[0][B]    cpu/stack_top_new_0_s7/I0         
  28.302   1.099   tINS   FF   4        R16C9[0][B]    cpu/stack_top_new_0_s7/F          
  31.235   2.933   tNET   FF   1        R24C12         cpu/stack/data_data_0_0_s0/DI[0]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                    NODE               
 ======== ======== ====== ==== ======== ============ ================================ 
  39.683   39.683                                     active clock edge time          
  39.683   0.000                                      system_clk                      
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT       
  39.925   0.242    tNET   RR   1        R24C12       cpu/stack/data_data_0_0_s0/CLK  
  39.881   -0.043   tSu         1        R24C12       cpu/stack/data_data_0_0_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.647 27.899%, 
                    route: 21.888 70.622%, 
                    tC2Q: 0.458 1.479%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path2						
Path Summary:
Slack             : 8.841
Data Arrival Time : 31.040
Data Required Time: 39.881
From              : was_reset_s4
To                : program_memory/pROM/prom_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                         NODE                   
 ======== ======= ====== ==== ======== =============== ======================================== 
  0.000    0.000                                        active clock edge time                  
  0.000    0.000                                        system_clk                              
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT               
  0.242    0.242   tNET   RR   1        R6C33[2][A]     was_reset_s4/CLK                        
  0.700    0.458   tC2Q   RF   28       R6C33[2][A]     was_reset_s4/Q                          
  7.192    6.492   tNET   FF   1        R7C7[1][A]      reset_s0/I1                             
  8.224    1.032   tINS   FF   78       R7C7[1][A]      reset_s0/F                              
  11.486   3.261   tNET   FF   1        R11C8[3][B]     cpu/n685_s7/I3                          
  12.112   0.626   tINS   FF   26       R11C8[3][B]     cpu/n685_s7/F                           
  12.932   0.820   tNET   FF   1        R8C8[1][B]      cpu/n508_s6/I2                          
  14.031   1.099   tINS   FF   21       R8C8[1][B]      cpu/n508_s6/F                           
  16.324   2.294   tNET   FF   1        R7C12[3][A]     cpu/pc_new_11_s28/I3                    
  17.356   1.032   tINS   FF   13       R7C12[3][A]     cpu/pc_new_11_s28/F                     
  19.689   2.332   tNET   FF   1        R7C9[3][A]      cpu/pc_new_12_s18/I0                    
  20.788   1.099   tINS   FF   1        R7C9[3][A]      cpu/pc_new_12_s18/F                     
  20.793   0.005   tNET   FF   1        R7C9[0][A]      cpu/pc_new_12_s17/I2                    
  21.615   0.822   tINS   FF   2        R7C9[0][A]      cpu/pc_new_12_s17/F                     
  22.441   0.825   tNET   FF   1        R7C11[0][B]     cpu/program_memory_addr_bus_12_s/I2     
  23.263   0.822   tINS   FF   8        R7C11[0][B]     cpu/program_memory_addr_bus_12_s/F      
  31.040   7.777   tNET   FF   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/AD[13]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 8
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 6.532 21.209%, 
                    route: 23.808 77.303%, 
                    tC2Q: 0.458 1.488%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path3						
Path Summary:
Slack             : 8.969
Data Arrival Time : 30.912
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_1_3_s
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  27.203   2.922   tNET   FF   1        R16C9[3][A]    cpu/stack_top_new_12_s6/I0        
  27.829   0.626   tINS   FF   4        R16C9[3][A]    cpu/stack_top_new_12_s6/F         
  30.912   3.082   tNET   FF   1        R23C14         cpu/stack/data_data_1_3_s/DI[0]   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                   NODE               
 ======== ======== ====== ==== ======== ============ =============================== 
  39.683   39.683                                     active clock edge time         
  39.683   0.000                                      system_clk                     
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT      
  39.925   0.242    tNET   RR   1        R23C14       cpu/stack/data_data_1_3_s/CLK  
  39.881   -0.043   tSu         1        R23C14       cpu/stack/data_data_1_3_s      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.174 26.651%, 
                    route: 22.038 71.855%, 
                    tC2Q: 0.458 1.494%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path4						
Path Summary:
Slack             : 9.131
Data Arrival Time : 30.751
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_1_0_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  27.203   2.922   tNET   FF   1        R16C9[0][B]    cpu/stack_top_new_0_s7/I0         
  28.302   1.099   tINS   FF   4        R16C9[0][B]    cpu/stack_top_new_0_s7/F          
  30.751   2.448   tNET   FF   1        R23C12         cpu/stack/data_data_1_0_s0/DI[0]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                    NODE               
 ======== ======== ====== ==== ======== ============ ================================ 
  39.683   39.683                                     active clock edge time          
  39.683   0.000                                      system_clk                      
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT       
  39.925   0.242    tNET   RR   1        R23C12       cpu/stack/data_data_1_0_s0/CLK  
  39.881   -0.043   tSu         1        R23C12       cpu/stack/data_data_1_0_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.647 28.342%, 
                    route: 21.403 70.155%, 
                    tC2Q: 0.458 1.502%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path5						
Path Summary:
Slack             : 9.197
Data Arrival Time : 30.684
Data Required Time: 39.881
From              : was_reset_s4
To                : program_memory/pROM/prom_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                         NODE                   
 ======== ======= ====== ==== ======== =============== ======================================== 
  0.000    0.000                                        active clock edge time                  
  0.000    0.000                                        system_clk                              
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT               
  0.242    0.242   tNET   RR   1        R6C33[2][A]     was_reset_s4/CLK                        
  0.700    0.458   tC2Q   RF   28       R6C33[2][A]     was_reset_s4/Q                          
  7.192    6.492   tNET   FF   1        R7C7[1][A]      reset_s0/I1                             
  8.224    1.032   tINS   FF   78       R7C7[1][A]      reset_s0/F                              
  11.486   3.261   tNET   FF   1        R11C8[3][B]     cpu/n685_s7/I3                          
  12.112   0.626   tINS   FF   26       R11C8[3][B]     cpu/n685_s7/F                           
  12.932   0.820   tNET   FF   1        R8C8[1][B]      cpu/n508_s6/I2                          
  14.031   1.099   tINS   FF   21       R8C8[1][B]      cpu/n508_s6/F                           
  16.324   2.294   tNET   FF   1        R7C12[3][A]     cpu/pc_new_11_s28/I3                    
  17.356   1.032   tINS   FF   13       R7C12[3][A]     cpu/pc_new_11_s28/F                     
  19.689   2.332   tNET   FF   1        R7C9[1][B]      cpu/pc_new_9_s18/I3                     
  20.715   1.026   tINS   FR   1        R7C9[1][B]      cpu/pc_new_9_s18/F                      
  21.134   0.419   tNET   RR   1        R7C10[3][B]     cpu/pc_new_9_s17/I2                     
  22.166   1.032   tINS   RF   2        R7C10[3][B]     cpu/pc_new_9_s17/F                      
  22.177   0.011   tNET   FF   1        R7C10[3][A]     cpu/program_memory_addr_bus_9_s/I2      
  23.209   1.032   tINS   FF   8        R7C10[3][A]     cpu/program_memory_addr_bus_9_s/F       
  30.684   7.475   tNET   FF   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/AD[10]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 8
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 6.879 22.597%, 
                    route: 23.104 75.897%, 
                    tC2Q: 0.458 1.506%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path6						
Path Summary:
Slack             : 9.274
Data Arrival Time : 30.607
Data Required Time: 39.881
From              : was_reset_s4
To                : program_memory/pROM/prom_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                         NODE                   
 ======== ======= ====== ==== ======== =============== ======================================== 
  0.000    0.000                                        active clock edge time                  
  0.000    0.000                                        system_clk                              
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT               
  0.242    0.242   tNET   RR   1        R6C33[2][A]     was_reset_s4/CLK                        
  0.700    0.458   tC2Q   RF   28       R6C33[2][A]     was_reset_s4/Q                          
  7.192    6.492   tNET   FF   1        R7C7[1][A]      reset_s0/I1                             
  8.224    1.032   tINS   FF   78       R7C7[1][A]      reset_s0/F                              
  11.486   3.261   tNET   FF   1        R11C8[3][B]     cpu/n685_s7/I3                          
  12.112   0.626   tINS   FF   26       R11C8[3][B]     cpu/n685_s7/F                           
  12.932   0.820   tNET   FF   1        R8C8[1][B]      cpu/n508_s6/I2                          
  14.031   1.099   tINS   FF   21       R8C8[1][B]      cpu/n508_s6/F                           
  16.324   2.294   tNET   FF   1        R7C12[3][A]     cpu/pc_new_11_s28/I3                    
  17.356   1.032   tINS   FF   13       R7C12[3][A]     cpu/pc_new_11_s28/F                     
  19.689   2.332   tNET   FF   1        R7C9[3][B]      cpu/pc_new_10_s18/I3                    
  20.750   1.061   tINS   FR   1        R7C9[3][B]      cpu/pc_new_10_s18/F                     
  21.169   0.419   tNET   RR   1        R7C10[2][A]     cpu/pc_new_10_s19/I3                    
  21.991   0.822   tINS   RF   2        R7C10[2][A]     cpu/pc_new_10_s19/F                     
  22.002   0.011   tNET   FF   1        R7C10[1][A]     cpu/program_memory_addr_bus_10_s/I2     
  22.824   0.822   tINS   FF   8        R7C10[1][A]     cpu/program_memory_addr_bus_10_s/F      
  30.607   7.783   tNET   FF   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/AD[11]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 8
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 6.494 21.387%, 
                    route: 23.413 77.104%, 
                    tC2Q: 0.458 1.509%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path7						
Path Summary:
Slack             : 9.326
Data Arrival Time : 30.556
Data Required Time: 39.881
From              : was_reset_s4
To                : program_memory/pROM/prom_inst_1
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                         NODE                   
 ======== ======= ====== ==== ======== =============== ======================================== 
  0.000    0.000                                        active clock edge time                  
  0.000    0.000                                        system_clk                              
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT               
  0.242    0.242   tNET   RR   1        R6C33[2][A]     was_reset_s4/CLK                        
  0.700    0.458   tC2Q   RF   28       R6C33[2][A]     was_reset_s4/Q                          
  7.192    6.492   tNET   FF   1        R7C7[1][A]      reset_s0/I1                             
  8.224    1.032   tINS   FF   78       R7C7[1][A]      reset_s0/F                              
  11.486   3.261   tNET   FF   1        R11C8[3][B]     cpu/n685_s7/I3                          
  12.112   0.626   tINS   FF   26       R11C8[3][B]     cpu/n685_s7/F                           
  12.932   0.820   tNET   FF   1        R8C8[1][B]      cpu/n508_s6/I2                          
  14.031   1.099   tINS   FF   21       R8C8[1][B]      cpu/n508_s6/F                           
  16.324   2.294   tNET   FF   1        R7C12[3][A]     cpu/pc_new_11_s28/I3                    
  17.356   1.032   tINS   FF   13       R7C12[3][A]     cpu/pc_new_11_s28/F                     
  19.689   2.332   tNET   FF   1        R7C9[3][A]      cpu/pc_new_12_s18/I0                    
  20.788   1.099   tINS   FF   1        R7C9[3][A]      cpu/pc_new_12_s18/F                     
  20.793   0.005   tNET   FF   1        R7C9[0][A]      cpu/pc_new_12_s17/I2                    
  21.615   0.822   tINS   FF   2        R7C9[0][A]      cpu/pc_new_12_s17/F                     
  22.441   0.825   tNET   FF   1        R7C11[0][B]     cpu/program_memory_addr_bus_12_s/I2     
  23.263   0.822   tINS   FF   8        R7C11[0][B]     cpu/program_memory_addr_bus_12_s/F      
  30.556   7.293   tNET   FF   1        BSRAM_R28[12]   program_memory/pROM/prom_inst_1/AD[13]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[12]   program_memory/pROM/prom_inst_1/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[12]   program_memory/pROM/prom_inst_1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 8
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 6.532 21.548%, 
                    route: 23.323 76.940%, 
                    tC2Q: 0.458 1.512%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path8						
Path Summary:
Slack             : 9.405
Data Arrival Time : 30.476
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_1_2_s
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  28.173   3.891   tNET   FF   1        R15C8[0][B]    cpu/stack_top_new_9_s6/I0         
  28.995   0.822   tINS   FF   4        R15C8[0][B]    cpu/stack_top_new_9_s6/F          
  30.476   1.482   tNET   FF   1        R24C8          cpu/stack/data_data_1_2_s/DI[1]   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                   NODE               
 ======== ======== ====== ==== ======== ============ =============================== 
  39.683   39.683                                     active clock edge time         
  39.683   0.000                                      system_clk                     
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT      
  39.925   0.242    tNET   RR   1        R24C8        cpu/stack/data_data_1_2_s/CLK  
  39.881   -0.043   tSu         1        R24C8        cpu/stack/data_data_1_2_s      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.370 27.683%, 
                    route: 21.406 70.801%, 
                    tC2Q: 0.458 1.516%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path9						
Path Summary:
Slack             : 9.422
Data Arrival Time : 30.460
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_0_2_s
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  28.173   3.891   tNET   FF   1        R15C8[0][B]    cpu/stack_top_new_9_s6/I0         
  28.995   0.822   tINS   FF   4        R15C8[0][B]    cpu/stack_top_new_9_s6/F          
  30.460   1.465   tNET   FF   1        R24C9          cpu/stack/data_data_0_2_s/DI[1]   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                   NODE               
 ======== ======== ====== ==== ======== ============ =============================== 
  39.683   39.683                                     active clock edge time         
  39.683   0.000                                      system_clk                     
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT      
  39.925   0.242    tNET   RR   1        R24C9        cpu/stack/data_data_0_2_s/CLK  
  39.881   -0.043   tSu         1        R24C9        cpu/stack/data_data_0_2_s      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.370 27.699%, 
                    route: 21.389 70.785%, 
                    tC2Q: 0.458 1.517%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path10						
Path Summary:
Slack             : 9.592
Data Arrival Time : 30.289
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_1_2_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  28.173   3.891   tNET   FF   1        R15C8[0][B]    cpu/stack_top_new_9_s6/I0         
  28.995   0.822   tINS   FF   4        R15C8[0][B]    cpu/stack_top_new_9_s6/F          
  30.289   1.295   tNET   FF   1        R23C8          cpu/stack/data_data_1_2_s0/DI[1]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                    NODE               
 ======== ======== ====== ==== ======== ============ ================================ 
  39.683   39.683                                     active clock edge time          
  39.683   0.000                                      system_clk                      
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT       
  39.925   0.242    tNET   RR   1        R23C8        cpu/stack/data_data_1_2_s0/CLK  
  39.881   -0.043   tSu         1        R23C8        cpu/stack/data_data_1_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.370 27.855%, 
                    route: 21.219 70.619%, 
                    tC2Q: 0.458 1.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path11						
Path Summary:
Slack             : 9.620
Data Arrival Time : 30.262
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_1_0_s
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  27.203   2.922   tNET   FF   1        R16C9[0][B]    cpu/stack_top_new_0_s7/I0         
  28.302   1.099   tINS   FF   4        R16C9[0][B]    cpu/stack_top_new_0_s7/F          
  30.262   1.959   tNET   FF   1        R23C10         cpu/stack/data_data_1_0_s/DI[0]   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                   NODE               
 ======== ======== ====== ==== ======== ============ =============================== 
  39.683   39.683                                     active clock edge time         
  39.683   0.000                                      system_clk                     
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT      
  39.925   0.242    tNET   RR   1        R23C10       cpu/stack/data_data_1_0_s/CLK  
  39.881   -0.043   tSu         1        R23C10       cpu/stack/data_data_1_0_s      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.647 28.804%, 
                    route: 20.914 69.669%, 
                    tC2Q: 0.458 1.527%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path12						
Path Summary:
Slack             : 9.736
Data Arrival Time : 30.145
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_0_2_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  28.173   3.891   tNET   FF   1        R15C8[0][B]    cpu/stack_top_new_9_s6/I0         
  28.995   0.822   tINS   FF   4        R15C8[0][B]    cpu/stack_top_new_9_s6/F          
  30.145   1.151   tNET   FF   1        R23C7          cpu/stack/data_data_0_2_s0/DI[1]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                    NODE               
 ======== ======== ====== ==== ======== ============ ================================ 
  39.683   39.683                                     active clock edge time          
  39.683   0.000                                      system_clk                      
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT       
  39.925   0.242    tNET   RR   1        R23C7        cpu/stack/data_data_0_2_s0/CLK  
  39.881   -0.043   tSu         1        R23C7        cpu/stack/data_data_0_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.370 27.990%, 
                    route: 21.075 70.478%, 
                    tC2Q: 0.458 1.533%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path13						
Path Summary:
Slack             : 9.756
Data Arrival Time : 30.125
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : program_memory/pROM/prom_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                        NODE                   
 ======== ======= ====== ==== ======== =============== ======================================= 
  0.000    0.000                                        active clock edge time                 
  0.000    0.000                                        system_clk                             
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT              
  0.242    0.242   tNET   RR   1        R17C7[0][A]     cpu/sp_0_s1/CLK                        
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]     cpu/sp_0_s1/Q                          
  5.859    5.159   tNET   FF   4        R23C15          cpu/stack/data_data_1_1_s/RAD[0]       
  6.140    0.281   tINS   FR   1        R23C15          cpu/stack/data_data_1_1_s/DO[0]        
  6.559    0.419   tNET   RR   1        R24C15[3][A]    cpu/cpu_mem_dout_4_s0/I1               
  7.658    1.099   tINS   RF   10       R24C15[3][A]    cpu/cpu_mem_dout_4_s0/F                
  12.044   4.386   tNET   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/I3                   
  12.866   0.822   tINS   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/F                    
  13.202   0.336   tNET   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/I3                   
  14.301   1.099   tINS   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/F                    
  14.307   0.005   tNET   FF   1        R9C11[1][B]     cpu/pc_new_11_s24/I1                   
  15.368   1.061   tINS   FR   1        R9C11[1][B]     cpu/pc_new_11_s24/F                    
  15.786   0.419   tNET   RR   1        R8C11[3][B]     cpu/pc_new_11_s29/I0                   
  16.818   1.032   tINS   RF   14       R8C11[3][B]     cpu/pc_new_11_s29/F                    
  18.138   1.320   tNET   FF   1        R7C12[1][A]     cpu/pc_new_11_s30/I1                   
  18.960   0.822   tINS   FF   13       R7C12[1][A]     cpu/pc_new_11_s30/F                    
  19.821   0.860   tNET   FF   1        R7C14[3][B]     cpu/pc_new_2_s17/I0                    
  20.643   0.822   tINS   FF   2        R7C14[3][B]     cpu/pc_new_2_s17/F                     
  20.654   0.011   tNET   FF   1        R7C14[3][A]     cpu/program_memory_addr_bus_2_s/I2     
  21.686   1.032   tINS   FF   8        R7C14[3][A]     cpu/program_memory_addr_bus_2_s/F      
  30.125   8.440   tNET   FF   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/AD[3]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.070 27.004%, 
                    route: 21.355 71.462%, 
                    tC2Q: 0.458 1.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path14						
Path Summary:
Slack             : 9.759
Data Arrival Time : 30.122
Data Required Time: 39.881
From              : was_reset_s4
To                : program_memory/pROM/prom_inst_1
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                         NODE                   
 ======== ======= ====== ==== ======== =============== ======================================== 
  0.000    0.000                                        active clock edge time                  
  0.000    0.000                                        system_clk                              
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT               
  0.242    0.242   tNET   RR   1        R6C33[2][A]     was_reset_s4/CLK                        
  0.700    0.458   tC2Q   RF   28       R6C33[2][A]     was_reset_s4/Q                          
  7.192    6.492   tNET   FF   1        R7C7[1][A]      reset_s0/I1                             
  8.224    1.032   tINS   FF   78       R7C7[1][A]      reset_s0/F                              
  11.486   3.261   tNET   FF   1        R11C8[3][B]     cpu/n685_s7/I3                          
  12.112   0.626   tINS   FF   26       R11C8[3][B]     cpu/n685_s7/F                           
  12.932   0.820   tNET   FF   1        R8C8[1][B]      cpu/n508_s6/I2                          
  14.031   1.099   tINS   FF   21       R8C8[1][B]      cpu/n508_s6/F                           
  16.324   2.294   tNET   FF   1        R7C12[3][A]     cpu/pc_new_11_s28/I3                    
  17.356   1.032   tINS   FF   13       R7C12[3][A]     cpu/pc_new_11_s28/F                     
  19.689   2.332   tNET   FF   1        R7C9[3][B]      cpu/pc_new_10_s18/I3                    
  20.750   1.061   tINS   FR   1        R7C9[3][B]      cpu/pc_new_10_s18/F                     
  21.169   0.419   tNET   RR   1        R7C10[2][A]     cpu/pc_new_10_s19/I3                    
  21.991   0.822   tINS   RF   2        R7C10[2][A]     cpu/pc_new_10_s19/F                     
  22.002   0.011   tNET   FF   1        R7C10[1][A]     cpu/program_memory_addr_bus_10_s/I2     
  22.824   0.822   tINS   FF   8        R7C10[1][A]     cpu/program_memory_addr_bus_10_s/F      
  30.122   7.299   tNET   FF   1        BSRAM_R28[12]   program_memory/pROM/prom_inst_1/AD[11]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[12]   program_memory/pROM/prom_inst_1/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[12]   program_memory/pROM/prom_inst_1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 8
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 6.494 21.733%, 
                    route: 22.928 76.733%, 
                    tC2Q: 0.458 1.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path15						
Path Summary:
Slack             : 9.834
Data Arrival Time : 30.047
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_0_3_s
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  22.852   0.979   tNET   FF   1        R14C14[3][B]   cpu/stack_top_new_15_s8/I1        
  23.478   0.626   tINS   FF   9        R14C14[3][B]   cpu/stack_top_new_15_s8/F         
  25.615   2.137   tNET   FF   1        R13C11[2][B]   cpu/stack_top_new_14_s6/I0        
  26.647   1.032   tINS   FF   4        R13C11[2][B]   cpu/stack_top_new_14_s6/F         
  30.047   3.401   tNET   FF   1        R24C10         cpu/stack/data_data_0_3_s/DI[2]   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                   NODE               
 ======== ======== ====== ==== ======== ============ =============================== 
  39.683   39.683                                     active clock edge time         
  39.683   0.000                                      system_clk                     
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT      
  39.925   0.242    tNET   RR   1        R24C10       cpu/stack/data_data_0_3_s/CLK  
  39.881   -0.043   tSu         1        R24C10       cpu/stack/data_data_0_3_s      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.107 27.199%, 
                    route: 21.240 71.263%, 
                    tC2Q: 0.458 1.538%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path16						
Path Summary:
Slack             : 9.840
Data Arrival Time : 30.042
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : program_memory/pROM/prom_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                         NODE                   
 ======== ======= ====== ==== ======== =============== ======================================== 
  0.000    0.000                                        active clock edge time                  
  0.000    0.000                                        system_clk                              
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT               
  0.242    0.242   tNET   RR   1        R17C7[0][A]     cpu/sp_0_s1/CLK                         
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]     cpu/sp_0_s1/Q                           
  5.859    5.159   tNET   FF   4        R23C15          cpu/stack/data_data_1_1_s/RAD[0]        
  6.140    0.281   tINS   FR   1        R23C15          cpu/stack/data_data_1_1_s/DO[0]         
  6.559    0.419   tNET   RR   1        R24C15[3][A]    cpu/cpu_mem_dout_4_s0/I1                
  7.658    1.099   tINS   RF   10       R24C15[3][A]    cpu/cpu_mem_dout_4_s0/F                 
  12.044   4.386   tNET   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/I3                    
  12.866   0.822   tINS   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/F                     
  13.202   0.336   tNET   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/I3                    
  14.301   1.099   tINS   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/F                     
  14.307   0.005   tNET   FF   1        R9C11[1][B]     cpu/pc_new_11_s24/I1                    
  15.368   1.061   tINS   FR   1        R9C11[1][B]     cpu/pc_new_11_s24/F                     
  15.786   0.419   tNET   RR   1        R8C11[3][B]     cpu/pc_new_11_s29/I0                    
  16.818   1.032   tINS   RF   14       R8C11[3][B]     cpu/pc_new_11_s29/F                     
  18.138   1.320   tNET   FF   1        R7C12[1][A]     cpu/pc_new_11_s30/I1                    
  18.960   0.822   tINS   FF   13       R7C12[1][A]     cpu/pc_new_11_s30/F                     
  19.814   0.853   tNET   FF   1        R7C9[0][B]      cpu/pc_new_11_s18/I0                    
  20.875   1.061   tINS   FR   2        R7C9[0][B]      cpu/pc_new_11_s18/F                     
  21.298   0.423   tNET   RR   1        R7C10[2][B]     cpu/program_memory_addr_bus_11_s/I2     
  21.924   0.626   tINS   RF   8        R7C10[2][B]     cpu/program_memory_addr_bus_11_s/F      
  30.042   8.118   tNET   FF   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/AD[12]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 7.903 26.520%, 
                    route: 21.438 71.942%, 
                    tC2Q: 0.458 1.538%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path17						
Path Summary:
Slack             : 9.938
Data Arrival Time : 29.943
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_0_3_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  27.203   2.922   tNET   FF   1        R16C9[3][A]    cpu/stack_top_new_12_s6/I0        
  27.829   0.626   tINS   FF   4        R16C9[3][A]    cpu/stack_top_new_12_s6/F         
  29.943   2.113   tNET   FF   1        R24C13         cpu/stack/data_data_0_3_s0/DI[0]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                    NODE               
 ======== ======== ====== ==== ======== ============ ================================ 
  39.683   39.683                                     active clock edge time          
  39.683   0.000                                      system_clk                      
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT       
  39.925   0.242    tNET   RR   1        R24C13       cpu/stack/data_data_0_3_s0/CLK  
  39.881   -0.043   tSu         1        R24C13       cpu/stack/data_data_0_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.174 27.521%, 
                    route: 21.069 70.936%, 
                    tC2Q: 0.458 1.543%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path18						
Path Summary:
Slack             : 9.943
Data Arrival Time : 29.938
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_1_3_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  27.203   2.922   tNET   FF   1        R16C9[3][A]    cpu/stack_top_new_12_s6/I0        
  27.829   0.626   tINS   FF   4        R16C9[3][A]    cpu/stack_top_new_12_s6/F         
  29.938   2.109   tNET   FF   1        R23C13         cpu/stack/data_data_1_3_s0/DI[0]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                    NODE               
 ======== ======== ====== ==== ======== ============ ================================ 
  39.683   39.683                                     active clock edge time          
  39.683   0.000                                      system_clk                      
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT       
  39.925   0.242    tNET   RR   1        R23C13       cpu/stack/data_data_1_3_s0/CLK  
  39.881   -0.043   tSu         1        R23C13       cpu/stack/data_data_1_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.174 27.525%, 
                    route: 21.064 70.932%, 
                    tC2Q: 0.458 1.543%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path19						
Path Summary:
Slack             : 10.013
Data Arrival Time : 29.868
Data Required Time: 39.881
From              : was_reset_s4
To                : program_memory/pROM/prom_inst_1
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                         NODE                   
 ======== ======= ====== ==== ======== =============== ======================================== 
  0.000    0.000                                        active clock edge time                  
  0.000    0.000                                        system_clk                              
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT               
  0.242    0.242   tNET   RR   1        R6C33[2][A]     was_reset_s4/CLK                        
  0.700    0.458   tC2Q   RF   28       R6C33[2][A]     was_reset_s4/Q                          
  7.192    6.492   tNET   FF   1        R7C7[1][A]      reset_s0/I1                             
  8.224    1.032   tINS   FF   78       R7C7[1][A]      reset_s0/F                              
  11.486   3.261   tNET   FF   1        R11C8[3][B]     cpu/n685_s7/I3                          
  12.112   0.626   tINS   FF   26       R11C8[3][B]     cpu/n685_s7/F                           
  12.932   0.820   tNET   FF   1        R8C8[1][B]      cpu/n508_s6/I2                          
  14.031   1.099   tINS   FF   21       R8C8[1][B]      cpu/n508_s6/F                           
  16.324   2.294   tNET   FF   1        R7C12[3][A]     cpu/pc_new_11_s28/I3                    
  17.356   1.032   tINS   FF   13       R7C12[3][A]     cpu/pc_new_11_s28/F                     
  19.689   2.332   tNET   FF   1        R7C9[1][B]      cpu/pc_new_9_s18/I3                     
  20.715   1.026   tINS   FR   1        R7C9[1][B]      cpu/pc_new_9_s18/F                      
  21.134   0.419   tNET   RR   1        R7C10[3][B]     cpu/pc_new_9_s17/I2                     
  22.166   1.032   tINS   RF   2        R7C10[3][B]     cpu/pc_new_9_s17/F                      
  22.177   0.011   tNET   FF   1        R7C10[3][A]     cpu/program_memory_addr_bus_9_s/I2      
  23.209   1.032   tINS   FF   8        R7C10[3][A]     cpu/program_memory_addr_bus_9_s/F       
  29.868   6.660   tNET   FF   1        BSRAM_R28[12]   program_memory/pROM/prom_inst_1/AD[10]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[12]   program_memory/pROM/prom_inst_1/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[12]   program_memory/pROM/prom_inst_1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 8
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 6.879 23.219%, 
                    route: 22.289 75.234%, 
                    tC2Q: 0.458 1.547%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path20						
Path Summary:
Slack             : 10.041
Data Arrival Time : 29.840
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : program_memory/pROM/prom_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                        NODE                   
 ======== ======= ====== ==== ======== =============== ======================================= 
  0.000    0.000                                        active clock edge time                 
  0.000    0.000                                        system_clk                             
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT              
  0.242    0.242   tNET   RR   1        R17C7[0][A]     cpu/sp_0_s1/CLK                        
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]     cpu/sp_0_s1/Q                          
  5.859    5.159   tNET   FF   4        R23C15          cpu/stack/data_data_1_1_s/RAD[0]       
  6.140    0.281   tINS   FR   1        R23C15          cpu/stack/data_data_1_1_s/DO[0]        
  6.559    0.419   tNET   RR   1        R24C15[3][A]    cpu/cpu_mem_dout_4_s0/I1               
  7.658    1.099   tINS   RF   10       R24C15[3][A]    cpu/cpu_mem_dout_4_s0/F                
  12.044   4.386   tNET   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/I3                   
  12.866   0.822   tINS   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/F                    
  13.202   0.336   tNET   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/I3                   
  14.301   1.099   tINS   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/F                    
  14.307   0.005   tNET   FF   1        R9C11[1][B]     cpu/pc_new_11_s24/I1                   
  15.368   1.061   tINS   FR   1        R9C11[1][B]     cpu/pc_new_11_s24/F                    
  15.786   0.419   tNET   RR   1        R8C11[3][B]     cpu/pc_new_11_s29/I0                   
  16.818   1.032   tINS   RF   14       R8C11[3][B]     cpu/pc_new_11_s29/F                    
  18.138   1.320   tNET   FF   1        R7C12[1][A]     cpu/pc_new_11_s30/I1                   
  18.960   0.822   tINS   FF   13       R7C12[1][A]     cpu/pc_new_11_s30/F                    
  19.319   0.358   tNET   FF   1        R7C12[2][B]     cpu/pc_new_7_s19/I0                    
  20.345   1.026   tINS   FR   2        R7C12[2][B]     cpu/pc_new_7_s19/F                     
  20.768   0.423   tNET   RR   1        R8C12[1][A]     cpu/program_memory_addr_bus_7_s/I2     
  21.867   1.099   tINS   RF   8        R8C12[1][A]     cpu/program_memory_addr_bus_7_s/F      
  29.840   7.973   tNET   FF   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/AD[8]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.341 28.181%, 
                    route: 20.799 70.271%, 
                    tC2Q: 0.458 1.549%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path21						
Path Summary:
Slack             : 10.066
Data Arrival Time : 29.815
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_1_1_s
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  26.561   2.279   tNET   FF   1        R18C11[3][B]   cpu/stack_top_new_4_s7/I0         
  27.383   0.822   tINS   FF   4        R18C11[3][B]   cpu/stack_top_new_4_s7/F          
  29.815   2.433   tNET   FF   1        R23C15         cpu/stack/data_data_1_1_s/DI[0]   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                   NODE               
 ======== ======== ====== ==== ======== ============ =============================== 
  39.683   39.683                                     active clock edge time         
  39.683   0.000                                      system_clk                     
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT      
  39.925   0.242    tNET   RR   1        R23C15       cpu/stack/data_data_1_1_s/CLK  
  39.881   -0.043   tSu         1        R23C15       cpu/stack/data_data_1_1_s      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.370 28.302%, 
                    route: 20.745 70.148%, 
                    tC2Q: 0.458 1.550%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path22						
Path Summary:
Slack             : 10.066
Data Arrival Time : 29.815
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : cpu/stack/data_data_0_1_s
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R17C7[0][A]    cpu/sp_0_s1/CLK                   
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]    cpu/sp_0_s1/Q                     
  6.358    5.657   tNET   FF   4        R24C15         cpu/stack/data_data_0_1_s/RAD[0]  
  6.638    0.281   tINS   FR   1        R24C15         cpu/stack/data_data_0_1_s/DO[1]   
  7.057    0.419   tNET   RR   1        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/I0          
  7.879    0.822   tINS   RF   9        R23C15[3][B]   cpu/cpu_mem_dout_5_s0/F           
  10.979   3.099   tNET   FF   1        R20C11[1][A]   cpu/alu_y_5_s0/I0                 
  11.605   0.626   tINS   FF   7        R20C11[1][A]   cpu/alu_y_5_s0/F                  
  15.185   3.581   tNET   FF   2        R17C16[0][A]   cpu/alu/n123_s0/I1                
  16.230   1.045   tINS   FF   1        R17C16[0][A]   cpu/alu/n123_s0/COUT              
  16.230   0.000   tNET   FF   2        R17C16[0][B]   cpu/alu/n124_s0/CIN               
  16.287   0.057   tINS   FF   1        R17C16[0][B]   cpu/alu/n124_s0/COUT              
  16.287   0.000   tNET   FF   2        R17C16[1][A]   cpu/alu/n125_s0/CIN               
  16.344   0.057   tINS   FF   1        R17C16[1][A]   cpu/alu/n125_s0/COUT              
  16.344   0.000   tNET   FF   2        R17C16[1][B]   cpu/alu/n126_s0/CIN               
  16.401   0.057   tINS   FF   1        R17C16[1][B]   cpu/alu/n126_s0/COUT              
  16.401   0.000   tNET   FF   2        R17C16[2][A]   cpu/alu/n127_s0/CIN               
  16.458   0.057   tINS   FF   1        R17C16[2][A]   cpu/alu/n127_s0/COUT              
  16.458   0.000   tNET   FF   2        R17C16[2][B]   cpu/alu/n128_s0/CIN               
  16.515   0.057   tINS   FF   1        R17C16[2][B]   cpu/alu/n128_s0/COUT              
  16.515   0.000   tNET   FF   2        R17C17[0][A]   cpu/alu/n129_s0/CIN               
  16.572   0.057   tINS   FF   1        R17C17[0][A]   cpu/alu/n129_s0/COUT              
  16.572   0.000   tNET   FF   2        R17C17[0][B]   cpu/alu/n130_s0/CIN               
  16.629   0.057   tINS   FF   1        R17C17[0][B]   cpu/alu/n130_s0/COUT              
  16.629   0.000   tNET   FF   2        R17C17[1][A]   cpu/alu/n131_s0/CIN               
  16.686   0.057   tINS   FF   1        R17C17[1][A]   cpu/alu/n131_s0/COUT              
  16.686   0.000   tNET   FF   2        R17C17[1][B]   cpu/alu/n132_s0/CIN               
  16.743   0.057   tINS   FF   1        R17C17[1][B]   cpu/alu/n132_s0/COUT              
  16.743   0.000   tNET   FF   2        R17C17[2][A]   cpu/alu/n133_s0/CIN               
  16.800   0.057   tINS   FF   1        R17C17[2][A]   cpu/alu/n133_s0/COUT              
  18.338   1.538   tNET   FF   1        R17C14[3][A]   cpu/stack_top_new_15_s74/I0       
  18.963   0.625   tINS   FR   1        R17C14[3][A]   cpu/stack_top_new_15_s74/F        
  19.382   0.419   tNET   RR   1        R18C14[2][A]   cpu/stack_top_new_15_s53/I2       
  20.008   0.626   tINS   RF   1        R18C14[2][A]   cpu/stack_top_new_15_s53/F        
  20.013   0.005   tNET   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/I2       
  20.835   0.822   tINS   FF   1        R18C14[2][B]   cpu/stack_top_new_15_s34/F        
  20.841   0.005   tNET   FF   1        R18C14[3][A]   cpu/stack_top_new_15_s16/I1       
  21.873   1.032   tINS   FF   2        R18C14[3][A]   cpu/stack_top_new_15_s16/F        
  23.183   1.310   tNET   FF   1        R14C14[0][A]   cpu/stack_top_new_13_s8/I3        
  24.282   1.099   tINS   FF   7        R14C14[0][A]   cpu/stack_top_new_13_s8/F         
  26.561   2.279   tNET   FF   1        R18C11[3][B]   cpu/stack_top_new_4_s7/I0         
  27.383   0.822   tINS   FF   4        R18C11[3][B]   cpu/stack_top_new_4_s7/F          
  29.815   2.433   tNET   FF   1        R24C15         cpu/stack/data_data_0_1_s/DI[0]   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                   NODE               
 ======== ======== ====== ==== ======== ============ =============================== 
  39.683   39.683                                     active clock edge time         
  39.683   0.000                                      system_clk                     
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT      
  39.925   0.242    tNET   RR   1        R24C15       cpu/stack/data_data_0_1_s/CLK  
  39.881   -0.043   tSu         1        R24C15       cpu/stack/data_data_0_1_s      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 13
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 8.370 28.302%, 
                    route: 20.745 70.148%, 
                    tC2Q: 0.458 1.550%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path23						
Path Summary:
Slack             : 10.116
Data Arrival Time : 29.765
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : program_memory/pROM/prom_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                        NODE                   
 ======== ======= ====== ==== ======== =============== ======================================= 
  0.000    0.000                                        active clock edge time                 
  0.000    0.000                                        system_clk                             
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT              
  0.242    0.242   tNET   RR   1        R17C7[0][A]     cpu/sp_0_s1/CLK                        
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]     cpu/sp_0_s1/Q                          
  5.859    5.159   tNET   FF   4        R23C15          cpu/stack/data_data_1_1_s/RAD[0]       
  6.140    0.281   tINS   FR   1        R23C15          cpu/stack/data_data_1_1_s/DO[0]        
  6.559    0.419   tNET   RR   1        R24C15[3][A]    cpu/cpu_mem_dout_4_s0/I1               
  7.658    1.099   tINS   RF   10       R24C15[3][A]    cpu/cpu_mem_dout_4_s0/F                
  12.044   4.386   tNET   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/I3                   
  12.866   0.822   tINS   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/F                    
  13.202   0.336   tNET   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/I3                   
  14.301   1.099   tINS   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/F                    
  14.307   0.005   tNET   FF   1        R9C11[1][B]     cpu/pc_new_11_s24/I1                   
  15.368   1.061   tINS   FR   1        R9C11[1][B]     cpu/pc_new_11_s24/F                    
  15.786   0.419   tNET   RR   1        R8C11[3][B]     cpu/pc_new_11_s29/I0                   
  16.818   1.032   tINS   RF   14       R8C11[3][B]     cpu/pc_new_11_s29/F                    
  18.138   1.320   tNET   FF   1        R7C12[1][A]     cpu/pc_new_11_s30/I1                   
  18.940   0.802   tINS   FR   13       R7C12[1][A]     cpu/pc_new_11_s30/F                    
  19.375   0.435   tNET   RR   1        R7C11[2][A]     cpu/pc_new_8_s17/I0                    
  20.436   1.061   tINS   RR   2        R7C11[2][A]     cpu/pc_new_8_s17/F                     
  20.859   0.423   tNET   RR   1        R8C11[1][B]     cpu/program_memory_addr_bus_8_s/I2     
  21.485   0.626   tINS   RF   8        R8C11[1][B]     cpu/program_memory_addr_bus_8_s/F      
  29.765   8.280   tNET   FF   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/AD[9]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 7.883 26.701%, 
                    route: 21.182 71.747%, 
                    tC2Q: 0.458 1.552%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path24						
Path Summary:
Slack             : 10.200
Data Arrival Time : 29.681
Data Required Time: 39.881
From              : was_reset_s4
To                : cpu/stack/data_data_0_1_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======= ====== ==== ======== ============== ================================== 
  0.000    0.000                                       active clock edge time            
  0.000    0.000                                       system_clk                        
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT         
  0.242    0.242   tNET   RR   1        R6C33[2][A]    was_reset_s4/CLK                  
  0.700    0.458   tC2Q   RF   28       R6C33[2][A]    was_reset_s4/Q                    
  7.018    6.317   tNET   FF   1        R18C9[1][B]    cpu/cpu_mem_dout_15_s2/I1         
  7.840    0.822   tINS   FF   105      R18C9[1][B]    cpu/cpu_mem_dout_15_s2/F          
  9.855    2.015   tNET   FF   1        R22C13[3][A]   cpu/cpu_mem_dout_5_s/I2           
  10.887   1.032   tINS   FF   12       R22C13[3][A]   cpu/cpu_mem_dout_5_s/F            
  16.076   5.189   tNET   FF   2        R16C11[2][B]   cpu/alu/n15_s1/I0                 
  17.121   1.045   tINS   FF   1        R16C11[2][B]   cpu/alu/n15_s1/COUT               
  17.121   0.000   tNET   FF   2        R16C12[0][A]   cpu/alu/n14_s1/CIN                
  17.178   0.057   tINS   FF   1        R16C12[0][A]   cpu/alu/n14_s1/COUT               
  17.178   0.000   tNET   FF   2        R16C12[0][B]   cpu/alu/n13_s1/CIN                
  17.741   0.563   tINS   FF   1        R16C12[0][B]   cpu/alu/n13_s1/SUM                
  18.546   0.804   tNET   FF   1        R17C13[3][B]   cpu/stack_top_new_7_s18/I1        
  19.607   1.061   tINS   FR   1        R17C13[3][B]   cpu/stack_top_new_7_s18/F         
  20.025   0.419   tNET   RR   1        R18C13[2][A]   cpu/stack_top_new_7_s17/I3        
  21.124   1.099   tINS   RF   1        R18C13[2][A]   cpu/stack_top_new_7_s17/F         
  21.130   0.005   tNET   FF   1        R18C13[2][B]   cpu/stack_top_new_7_s13/I3        
  21.952   0.822   tINS   FF   1        R18C13[2][B]   cpu/stack_top_new_7_s13/F         
  23.241   1.289   tNET   FF   1        R13C13[1][A]   cpu/stack_top_new_7_s10/I3        
  24.063   0.822   tINS   FF   1        R13C13[1][A]   cpu/stack_top_new_7_s10/F         
  24.553   0.490   tNET   FF   1        R15C13[0][A]   cpu/stack_top_new_7_s8/I3         
  25.179   0.626   tINS   FF   1        R15C13[0][A]   cpu/stack_top_new_7_s8/F          
  26.153   0.975   tNET   FF   1        R18C13[0][B]   cpu/stack_top_new_7_s7/I0         
  27.252   1.099   tINS   FF   4        R18C13[0][B]   cpu/stack_top_new_7_s7/F          
  29.681   2.429   tNET   FF   1        R24C11         cpu/stack/data_data_0_1_s0/DI[3]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                    NODE               
 ======== ======== ====== ==== ======== ============ ================================ 
  39.683   39.683                                     active clock edge time          
  39.683   0.000                                      system_clk                      
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT       
  39.925   0.242    tNET   RR   1        R24C11       cpu/stack/data_data_0_1_s0/CLK  
  39.881   -0.043   tSu         1        R24C11       cpu/stack/data_data_0_1_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 9.048 30.735%, 
                    route: 19.933 67.709%, 
                    tC2Q: 0.458 1.557%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path25						
Path Summary:
Slack             : 10.270
Data Arrival Time : 29.611
Data Required Time: 39.881
From              : cpu/sp_0_s1
To                : program_memory/pROM/prom_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT        LOC                        NODE                   
 ======== ======= ====== ==== ======== =============== ======================================= 
  0.000    0.000                                        active clock edge time                 
  0.000    0.000                                        system_clk                             
  0.000    0.000   tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT              
  0.242    0.242   tNET   RR   1        R17C7[0][A]     cpu/sp_0_s1/CLK                        
  0.700    0.458   tC2Q   RF   25       R17C7[0][A]     cpu/sp_0_s1/Q                          
  5.859    5.159   tNET   FF   4        R23C15          cpu/stack/data_data_1_1_s/RAD[0]       
  6.140    0.281   tINS   FR   1        R23C15          cpu/stack/data_data_1_1_s/DO[0]        
  6.559    0.419   tNET   RR   1        R24C15[3][A]    cpu/cpu_mem_dout_4_s0/I1               
  7.658    1.099   tINS   RF   10       R24C15[3][A]    cpu/cpu_mem_dout_4_s0/F                
  12.044   4.386   tNET   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/I3                   
  12.866   0.822   tINS   FF   1        R9C11[1][A]     cpu/pc_new_11_s27/F                    
  13.202   0.336   tNET   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/I3                   
  14.301   1.099   tINS   FF   1        R9C11[0][B]     cpu/pc_new_11_s25/F                    
  14.307   0.005   tNET   FF   1        R9C11[1][B]     cpu/pc_new_11_s24/I1                   
  15.368   1.061   tINS   FR   1        R9C11[1][B]     cpu/pc_new_11_s24/F                    
  15.786   0.419   tNET   RR   1        R8C11[3][B]     cpu/pc_new_11_s29/I0                   
  16.818   1.032   tINS   RF   14       R8C11[3][B]     cpu/pc_new_11_s29/F                    
  18.138   1.320   tNET   FF   1        R7C12[1][A]     cpu/pc_new_11_s30/I1                   
  18.960   0.822   tINS   FF   13       R7C12[1][A]     cpu/pc_new_11_s30/F                    
  19.821   0.860   tNET   FF   1        R8C13[2][B]     cpu/pc_new_1_s19/I0                    
  20.447   0.626   tINS   FF   2        R8C13[2][B]     cpu/pc_new_1_s19/F                     
  20.458   0.011   tNET   FF   1        R8C13[2][A]     cpu/program_memory_addr_bus_1_s/I2     
  21.490   1.032   tINS   FF   8        R8C13[2][A]     cpu/program_memory_addr_bus_1_s/F      
  29.611   8.121   tNET   FF   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/AD[2]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT        LOC                       NODE                  
 ======== ======== ====== ==== ======== =============== ===================================== 
  39.683   39.683                                        active clock edge time               
  39.683   0.000                                         system_clk                           
  39.683   0.000    tCL    RR   1240     TOPSIDE[0]      clkDIV/clkdiv_inst/CLKOUT            
  39.925   0.242    tNET   RR   1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0/CLK  
  39.881   -0.043   tSu         1        BSRAM_R28[13]   program_memory/pROM/prom_inst_0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 39.683
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 7.874 26.810%, 
                    route: 21.037 71.629%, 
                    tC2Q: 0.458 1.561%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.486
Data Arrival Time : 0.755
Data Required Time: 0.269
From              : gpu/gpu_receiver_fsm/dout_58_s0
To                : gpu/ys_mem/collisions_bram/sdpb_inst_3
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       system_clk                                     
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                      
  0.183   0.183   tNET   RR   1        R11C21[2][A]   gpu/gpu_receiver_fsm/dout_58_s0/CLK            
  0.516   0.333   tC2Q   RF   2        R11C21[2][A]   gpu/gpu_receiver_fsm/dout_58_s0/Q              
  0.755   0.238   tNET   FF   1        BSRAM_R10[5]   gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[10]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       system_clk                                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                    
  0.183   0.183   tNET   RR   1        BSRAM_R10[5]   gpu/ys_mem/collisions_bram/sdpb_inst_3/CLKA  
  0.269   0.086   tHld        1        BSRAM_R10[5]   gpu/ys_mem/collisions_bram/sdpb_inst_3       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.685%, 
                    tC2Q: 0.333 58.315%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path2						
Path Summary:
Slack             : 0.486
Data Arrival Time : 0.755
Data Required Time: 0.269
From              : gpu/gpu_receiver_fsm/dout_56_s0
To                : gpu/ys_mem/collisions_bram/sdpb_inst_3
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                      
 ======= ======= ====== ==== ======== ============== ============================================== 
  0.000   0.000                                       active clock edge time                        
  0.000   0.000                                       system_clk                                    
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                     
  0.183   0.183   tNET   RR   1        R9C20[1][A]    gpu/gpu_receiver_fsm/dout_56_s0/CLK           
  0.516   0.333   tC2Q   RF   2        R9C20[1][A]    gpu/gpu_receiver_fsm/dout_56_s0/Q             
  0.755   0.238   tNET   FF   1        BSRAM_R10[5]   gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[8]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       system_clk                                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                    
  0.183   0.183   tNET   RR   1        BSRAM_R10[5]   gpu/ys_mem/collisions_bram/sdpb_inst_3/CLKA  
  0.269   0.086   tHld        1        BSRAM_R10[5]   gpu/ys_mem/collisions_bram/sdpb_inst_3       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.685%, 
                    tC2Q: 0.333 58.315%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path3						
Path Summary:
Slack             : 0.486
Data Arrival Time : 0.755
Data Required Time: 0.269
From              : gpu/gpu_receiver_fsm/dout_52_s0
To                : gpu/ys_mem/collisions_bram/sdpb_inst_3
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                      
 ======= ======= ====== ==== ======== ============== ============================================== 
  0.000   0.000                                       active clock edge time                        
  0.000   0.000                                       system_clk                                    
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                     
  0.183   0.183   tNET   RR   1        R11C20[1][A]   gpu/gpu_receiver_fsm/dout_52_s0/CLK           
  0.516   0.333   tC2Q   RF   2        R11C20[1][A]   gpu/gpu_receiver_fsm/dout_52_s0/Q             
  0.755   0.238   tNET   FF   1        BSRAM_R10[5]   gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[4]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       system_clk                                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                    
  0.183   0.183   tNET   RR   1        BSRAM_R10[5]   gpu/ys_mem/collisions_bram/sdpb_inst_3/CLKA  
  0.269   0.086   tHld        1        BSRAM_R10[5]   gpu/ys_mem/collisions_bram/sdpb_inst_3       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.685%, 
                    tC2Q: 0.333 58.315%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path4						
Path Summary:
Slack             : 0.486
Data Arrival Time : 0.755
Data Required Time: 0.269
From              : gpu/gpu_receiver_fsm/dout_59_s0
To                : gpu/xs_mem/collisions_bram/sdpb_inst_3
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       system_clk                                     
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                      
  0.183   0.183   tNET   RR   1        R11C18[1][A]   gpu/gpu_receiver_fsm/dout_59_s0/CLK            
  0.516   0.333   tC2Q   RF   2        R11C18[1][A]   gpu/gpu_receiver_fsm/dout_59_s0/Q              
  0.755   0.238   tNET   FF   1        BSRAM_R10[4]   gpu/xs_mem/collisions_bram/sdpb_inst_3/DI[11]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       system_clk                                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                    
  0.183   0.183   tNET   RR   1        BSRAM_R10[4]   gpu/xs_mem/collisions_bram/sdpb_inst_3/CLKA  
  0.269   0.086   tHld        1        BSRAM_R10[4]   gpu/xs_mem/collisions_bram/sdpb_inst_3       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.685%, 
                    tC2Q: 0.333 58.315%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path5						
Path Summary:
Slack             : 0.552
Data Arrival Time : 0.748
Data Required Time: 0.196
From              : hdmi/encode_b/ctl1_0_s0
To                : hdmi/encode_b/ctl2_0_s10
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       system_clk                      
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT       
  0.183   0.183   tNET   RR   1        R16C39[1][A]   hdmi/encode_b/ctl1_0_s0/CLK     
  0.516   0.333   tC2Q   RF   1        R16C39[1][A]   hdmi/encode_b/ctl1_0_s0/Q       
  0.748   0.231   tNET   FF   1        R15C39         hdmi/encode_b/ctl2_0_s10/DI[0]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                   NODE              
 ======= ======= ====== ==== ======== ============ ============================== 
  0.000   0.000                                     active clock edge time        
  0.000   0.000                                     system_clk                    
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT     
  0.183   0.183   tNET   RR   1        R15C39       hdmi/encode_b/ctl2_0_s10/CLK  
  0.196   0.012   tHld        1        R15C39       hdmi/encode_b/ctl2_0_s10      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.231 40.960%, 
                    tC2Q: 0.333 59.040%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path6						
Path Summary:
Slack             : 0.552
Data Arrival Time : 0.748
Data Required Time: 0.196
From              : rgb_reg_11_s0
To                : hdmi/rgb_p_3_s7
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                  NODE             
 ======= ======= ====== ==== ======== ============== =========================== 
  0.000   0.000                                       active clock edge time     
  0.000   0.000                                       system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R14C33[0][B]   rgb_reg_11_s0/CLK          
  0.516   0.333   tC2Q   RF   1        R14C33[0][B]   rgb_reg_11_s0/Q            
  0.748   0.231   tNET   FF   1        R14C34         hdmi/rgb_p_3_s7/DI[3]      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                 NODE             
 ======= ======= ====== ==== ======== ============ =========================== 
  0.000   0.000                                     active clock edge time     
  0.000   0.000                                     system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R14C34       hdmi/rgb_p_3_s7/CLK        
  0.196   0.012   tHld        1        R14C34       hdmi/rgb_p_3_s7            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.231 40.960%, 
                    tC2Q: 0.333 59.040%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path7						
Path Summary:
Slack             : 0.552
Data Arrival Time : 0.748
Data Required Time: 0.196
From              : rgb_reg_10_s0
To                : hdmi/rgb_p_3_s7
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                  NODE             
 ======= ======= ====== ==== ======== ============== =========================== 
  0.000   0.000                                       active clock edge time     
  0.000   0.000                                       system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R14C33[0][A]   rgb_reg_10_s0/CLK          
  0.516   0.333   tC2Q   RF   1        R14C33[0][A]   rgb_reg_10_s0/Q            
  0.748   0.231   tNET   FF   1        R14C34         hdmi/rgb_p_3_s7/DI[2]      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                 NODE             
 ======= ======= ====== ==== ======== ============ =========================== 
  0.000   0.000                                     active clock edge time     
  0.000   0.000                                     system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R14C34       hdmi/rgb_p_3_s7/CLK        
  0.196   0.012   tHld        1        R14C34       hdmi/rgb_p_3_s7            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.231 40.960%, 
                    tC2Q: 0.333 59.040%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path8						
Path Summary:
Slack             : 0.555
Data Arrival Time : 0.751
Data Required Time: 0.196
From              : hdmi/encode_r/dat2_7_s0
To                : hdmi/encode_b/dat3_7_s9
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       system_clk                     
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT      
  0.183   0.183   tNET   RR   1        R14C35[1][B]   hdmi/encode_r/dat2_7_s0/CLK    
  0.516   0.333   tC2Q   RF   5        R14C35[1][B]   hdmi/encode_r/dat2_7_s0/Q      
  0.751   0.234   tNET   FF   1        R14C36         hdmi/encode_b/dat3_7_s9/DI[2]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                  NODE              
 ======= ======= ====== ==== ======== ============ ============================= 
  0.000   0.000                                     active clock edge time       
  0.000   0.000                                     system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R14C36       hdmi/encode_b/dat3_7_s9/CLK  
  0.196   0.012   tHld        1        R14C36       hdmi/encode_b/dat3_7_s9      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path9						
Path Summary:
Slack             : 0.558
Data Arrival Time : 0.754
Data Required Time: 0.196
From              : hdmi/encode_g/enc10_0_s0
To                : hdmi/encode_g/tpb11_0_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       system_clk                      
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT       
  0.183   0.183   tNET   RR   1        R15C37[0][A]   hdmi/encode_g/enc10_0_s0/CLK    
  0.516   0.333   tC2Q   RR   2        R15C37[0][A]   hdmi/encode_g/enc10_0_s0/Q      
  0.754   0.238   tNET   RR   1        R15C37[1][A]   hdmi/encode_g/tpb11_0_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE              
 ======= ======= ====== ==== ======== ============== ============================== 
  0.000   0.000                                       active clock edge time        
  0.000   0.000                                       system_clk                    
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT     
  0.183   0.183   tNET   RR   1        R15C37[1][A]   hdmi/encode_g/tpb11_0_s0/CLK  
  0.196   0.012   tHld        1        R15C37[1][A]   hdmi/encode_g/tpb11_0_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path10						
Path Summary:
Slack             : 0.558
Data Arrival Time : 0.754
Data Required Time: 0.196
From              : hdmi/encode_g/dat4_4_s0
To                : hdmi/encode_g/par5_1_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE              
 ======= ======= ====== ==== ======== ============== ============================= 
  0.000   0.000                                       active clock edge time       
  0.000   0.000                                       system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R11C35[1][B]   hdmi/encode_g/dat4_4_s0/CLK  
  0.516   0.333   tC2Q   RR   4        R11C35[1][B]   hdmi/encode_g/dat4_4_s0/Q    
  0.754   0.238   tNET   RR   1        R11C35[0][A]   hdmi/encode_g/par5_1_s0/SET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE              
 ======= ======= ====== ==== ======== ============== ============================= 
  0.000   0.000                                       active clock edge time       
  0.000   0.000                                       system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R11C35[0][A]   hdmi/encode_g/par5_1_s0/CLK  
  0.196   0.012   tHld        1        R11C35[0][A]   hdmi/encode_g/par5_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path11						
Path Summary:
Slack             : 0.559
Data Arrival Time : 0.754
Data Required Time: 0.196
From              : hdmi/encode_b/ctl2_0_s8
To                : hdmi/encode_b/ctl2_0_s10
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       system_clk                      
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT       
  0.183   0.183   tNET   RR   1        R16C39[2][A]   hdmi/encode_b/ctl2_0_s8/CLK     
  0.516   0.333   tC2Q   RF   3        R16C39[2][A]   hdmi/encode_b/ctl2_0_s8/Q       
  0.754   0.238   tNET   FF   1        R15C39         hdmi/encode_b/ctl2_0_s10/AD[3]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                   NODE              
 ======= ======= ====== ==== ======== ============ ============================== 
  0.000   0.000                                     active clock edge time        
  0.000   0.000                                     system_clk                    
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT     
  0.183   0.183   tNET   RR   1        R15C39       hdmi/encode_b/ctl2_0_s10/CLK  
  0.196   0.012   tHld        1        R15C39       hdmi/encode_b/ctl2_0_s10      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.627%, 
                    tC2Q: 0.333 58.373%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path12						
Path Summary:
Slack             : 0.570
Data Arrival Time : 0.765
Data Required Time: 0.196
From              : hdmi/encode_r/dat3_3_s0
To                : hdmi/encode_r/par4_1_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                  NODE              
 ======= ======= ====== ==== ======== ============= ============================= 
  0.000   0.000                                      active clock edge time       
  0.000   0.000                                      system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]    clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R6C34[0][B]   hdmi/encode_r/dat3_3_s0/CLK  
  0.516   0.333   tC2Q   RR   3        R6C34[0][B]   hdmi/encode_r/dat3_3_s0/Q    
  0.765   0.249   tNET   RR   1        R6C34[1][A]   hdmi/encode_r/par4_1_s0/SET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                  NODE              
 ======= ======= ====== ==== ======== ============= ============================= 
  0.000   0.000                                      active clock edge time       
  0.000   0.000                                      system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]    clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R6C34[1][A]   hdmi/encode_r/par4_1_s0/CLK  
  0.196   0.012   tHld        1        R6C34[1][A]   hdmi/encode_r/par4_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path13						
Path Summary:
Slack             : 0.570
Data Arrival Time : 0.765
Data Required Time: 0.196
From              : hdmi/encode_r/dat3_3_s0
To                : hdmi/encode_r/par4_3_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE               
 ======= ======= ====== ==== ======== ============= =============================== 
  0.000   0.000                                      active clock edge time         
  0.000   0.000                                      system_clk                     
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]    clkDIV/clkdiv_inst/CLKOUT      
  0.183   0.183   tNET   RR   1        R6C34[0][B]   hdmi/encode_r/dat3_3_s0/CLK    
  0.516   0.333   tC2Q   RR   3        R6C34[0][B]   hdmi/encode_r/dat3_3_s0/Q      
  0.765   0.249   tNET   RR   1        R6C34[2][A]   hdmi/encode_r/par4_3_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                  NODE              
 ======= ======= ====== ==== ======== ============= ============================= 
  0.000   0.000                                      active clock edge time       
  0.000   0.000                                      system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]    clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R6C34[2][A]   hdmi/encode_r/par4_3_s0/CLK  
  0.196   0.012   tHld        1        R6C34[2][A]   hdmi/encode_r/par4_3_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path14						
Path Summary:
Slack             : 0.570
Data Arrival Time : 0.765
Data Required Time: 0.196
From              : hdmi/encode_b/dat3_3_s0
To                : hdmi/encode_b/par4_1_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE              
 ======= ======= ====== ==== ======== ============== ============================= 
  0.000   0.000                                       active clock edge time       
  0.000   0.000                                       system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R24C39[0][A]   hdmi/encode_b/dat3_3_s0/CLK  
  0.516   0.333   tC2Q   RR   3        R24C39[0][A]   hdmi/encode_b/dat3_3_s0/Q    
  0.765   0.249   tNET   RR   1        R24C39[1][A]   hdmi/encode_b/par4_1_s0/SET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE              
 ======= ======= ====== ==== ======== ============== ============================= 
  0.000   0.000                                       active clock edge time       
  0.000   0.000                                       system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R24C39[1][A]   hdmi/encode_b/par4_1_s0/CLK  
  0.196   0.012   tHld        1        R24C39[1][A]   hdmi/encode_b/par4_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path15						
Path Summary:
Slack             : 0.570
Data Arrival Time : 0.765
Data Required Time: 0.196
From              : hdmi/encode_b/dat3_3_s0
To                : hdmi/encode_b/par4_3_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       system_clk                     
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT      
  0.183   0.183   tNET   RR   1        R24C39[0][A]   hdmi/encode_b/dat3_3_s0/CLK    
  0.516   0.333   tC2Q   RR   3        R24C39[0][A]   hdmi/encode_b/dat3_3_s0/Q      
  0.765   0.249   tNET   RR   1        R24C39[2][A]   hdmi/encode_b/par4_3_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE              
 ======= ======= ====== ==== ======== ============== ============================= 
  0.000   0.000                                       active clock edge time       
  0.000   0.000                                       system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R24C39[2][A]   hdmi/encode_b/par4_3_s0/CLK  
  0.196   0.012   tHld        1        R24C39[2][A]   hdmi/encode_b/par4_3_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path16						
Path Summary:
Slack             : 0.586
Data Arrival Time : 0.781
Data Required Time: 0.196
From              : gpu/state_0_s0
To                : gpu/state_1_s1
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                  NODE             
 ======= ======= ====== ==== ======== ============== =========================== 
  0.000   0.000                                       active clock edge time     
  0.000   0.000                                       system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R12C20[0][A]   gpu/state_0_s0/CLK         
  0.516   0.333   tC2Q   RR   24       R12C20[0][A]   gpu/state_0_s0/Q           
  0.781   0.265   tNET   RR   1        R12C20[1][A]   gpu/state_1_s1/CE          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                  NODE             
 ======= ======= ====== ==== ======== ============== =========================== 
  0.000   0.000                                       active clock edge time     
  0.000   0.000                                       system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R12C20[1][A]   gpu/state_1_s1/CLK         
  0.196   0.012   tHld        1        R12C20[1][A]   gpu/state_1_s1             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.265 44.269%, 
                    tC2Q: 0.333 55.731%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path17						
Path Summary:
Slack             : 0.586
Data Arrival Time : 0.781
Data Required Time: 0.196
From              : hdmi/encode_b/enc10_2_s0
To                : hdmi/encode_b/tpb11_2_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       system_clk                      
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT       
  0.183   0.183   tNET   RR   1        R23C36[0][B]   hdmi/encode_b/enc10_2_s0/CLK    
  0.516   0.333   tC2Q   RR   2        R23C36[0][B]   hdmi/encode_b/enc10_2_s0/Q      
  0.781   0.265   tNET   RR   1        R23C37[2][A]   hdmi/encode_b/tpb11_2_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE              
 ======= ======= ====== ==== ======== ============== ============================== 
  0.000   0.000                                       active clock edge time        
  0.000   0.000                                       system_clk                    
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT     
  0.183   0.183   tNET   RR   1        R23C37[2][A]   hdmi/encode_b/tpb11_2_s0/CLK  
  0.196   0.012   tHld        1        R23C37[2][A]   hdmi/encode_b/tpb11_2_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.265 44.283%, 
                    tC2Q: 0.333 55.717%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path18						
Path Summary:
Slack             : 0.586
Data Arrival Time : 0.781
Data Required Time: 0.196
From              : rgb_reg_14_s0
To                : hdmi/rgb_p_3_s8
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                  NODE             
 ======= ======= ====== ==== ======== ============== =========================== 
  0.000   0.000                                       active clock edge time     
  0.000   0.000                                       system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R14C33[2][A]   rgb_reg_14_s0/CLK          
  0.516   0.333   tC2Q   RR   1        R14C33[2][A]   rgb_reg_14_s0/Q            
  0.781   0.265   tNET   RR   1        R14C35         hdmi/rgb_p_3_s8/DI[2]      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                 NODE             
 ======= ======= ====== ==== ======== ============ =========================== 
  0.000   0.000                                     active clock edge time     
  0.000   0.000                                     system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R14C35       hdmi/rgb_p_3_s8/CLK        
  0.196   0.012   tHld        1        R14C35       hdmi/rgb_p_3_s8            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.265 44.283%, 
                    tC2Q: 0.333 55.717%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path19						
Path Summary:
Slack             : 0.586
Data Arrival Time : 0.781
Data Required Time: 0.196
From              : rgb_reg_13_s0
To                : hdmi/rgb_p_3_s8
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                  NODE             
 ======= ======= ====== ==== ======== ============== =========================== 
  0.000   0.000                                       active clock edge time     
  0.000   0.000                                       system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R14C33[1][B]   rgb_reg_13_s0/CLK          
  0.516   0.333   tC2Q   RR   1        R14C33[1][B]   rgb_reg_13_s0/Q            
  0.781   0.265   tNET   RR   1        R14C35         hdmi/rgb_p_3_s8/DI[1]      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                 NODE             
 ======= ======= ====== ==== ======== ============ =========================== 
  0.000   0.000                                     active clock edge time     
  0.000   0.000                                     system_clk                 
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT  
  0.183   0.183   tNET   RR   1        R14C35       hdmi/rgb_p_3_s8/CLK        
  0.196   0.012   tHld        1        R14C35       hdmi/rgb_p_3_s8            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.265 44.283%, 
                    tC2Q: 0.333 55.717%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path20						
Path Summary:
Slack             : 0.590
Data Arrival Time : 0.785
Data Required Time: 0.196
From              : hdmi/encode_b/enc10_1_s0
To                : hdmi/encode_b/enc11_0_s7
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       system_clk                      
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT       
  0.183   0.183   tNET   RR   1        R23C41[0][B]   hdmi/encode_b/enc10_1_s0/CLK    
  0.516   0.333   tC2Q   RR   2        R23C41[0][B]   hdmi/encode_b/enc10_1_s0/Q      
  0.785   0.269   tNET   RR   1        R23C39         hdmi/encode_b/enc11_0_s7/DI[1]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                   NODE              
 ======= ======= ====== ==== ======== ============ ============================== 
  0.000   0.000                                     active clock edge time        
  0.000   0.000                                     system_clk                    
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT     
  0.183   0.183   tNET   RR   1        R23C39       hdmi/encode_b/enc11_0_s7/CLK  
  0.196   0.012   tHld        1        R23C39       hdmi/encode_b/enc11_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.269 44.630%, 
                    tC2Q: 0.333 55.370%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path21						
Path Summary:
Slack             : 0.591
Data Arrival Time : 0.786
Data Required Time: 0.196
From              : hdmi/encode_b/dat4_4_s0
To                : hdmi/encode_b/par5_1_s0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE              
 ======= ======= ====== ==== ======== ============== ============================= 
  0.000   0.000                                       active clock edge time       
  0.000   0.000                                       system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R24C40[0][B]   hdmi/encode_b/dat4_4_s0/CLK  
  0.516   0.333   tC2Q   RR   4        R24C40[0][B]   hdmi/encode_b/dat4_4_s0/Q    
  0.786   0.270   tNET   RR   1        R24C41[2][A]   hdmi/encode_b/par5_1_s0/SET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE              
 ======= ======= ====== ==== ======== ============== ============================= 
  0.000   0.000                                       active clock edge time       
  0.000   0.000                                       system_clk                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT    
  0.183   0.183   tNET   RR   1        R24C41[2][A]   hdmi/encode_b/par5_1_s0/CLK  
  0.196   0.012   tHld        1        R24C41[2][A]   hdmi/encode_b/par5_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.270 44.739%, 
                    tC2Q: 0.333 55.261%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path22						
Path Summary:
Slack             : 0.614
Data Arrival Time : 0.810
Data Required Time: 0.196
From              : hdmi/encode_b/enc11_0_s4
To                : hdmi/encode_b/ctl2_0_s10
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       system_clk                      
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT       
  0.183   0.183   tNET   RR   1        R15C38[2][A]   hdmi/encode_b/enc11_0_s4/CLK    
  0.516   0.333   tC2Q   RF   20       R15C38[2][A]   hdmi/encode_b/enc11_0_s4/Q      
  0.810   0.293   tNET   FF   1        R15C39         hdmi/encode_b/ctl2_0_s10/AD[1]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                   NODE              
 ======= ======= ====== ==== ======== ============ ============================== 
  0.000   0.000                                     active clock edge time        
  0.000   0.000                                     system_clk                    
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]   clkDIV/clkdiv_inst/CLKOUT     
  0.183   0.183   tNET   RR   1        R15C39       hdmi/encode_b/ctl2_0_s10/CLK  
  0.196   0.012   tHld        1        R15C39       hdmi/encode_b/ctl2_0_s10      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.293 46.809%, 
                    tC2Q: 0.333 53.191%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path23						
Path Summary:
Slack             : 0.673
Data Arrival Time : 1.016
Data Required Time: 0.343
From              : gpu/rect_idx_5_s0
To                : gpu/colors_mem/colors_bram/sdpb_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       system_clk                                     
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                      
  0.183   0.183   tNET   RR   1        R8C23[1][A]    gpu/rect_idx_5_s0/CLK                          
  0.516   0.333   tC2Q   RR   1        R8C23[1][A]    gpu/rect_idx_5_s0/Q                            
  1.016   0.500   tNET   RR   1        BSRAM_R10[6]   gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[9]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       system_clk                                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                    
  0.183   0.183   tNET   RR   1        BSRAM_R10[6]   gpu/colors_mem/colors_bram/sdpb_inst_0/CLKB  
  0.343   0.160   tHld        1        BSRAM_R10[6]   gpu/colors_mem/colors_bram/sdpb_inst_0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.500 60.007%, 
                    tC2Q: 0.333 39.993%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path24						
Path Summary:
Slack             : 0.673
Data Arrival Time : 1.016
Data Required Time: 0.343
From              : gpu/rect_idx_4_s0
To                : gpu/colors_mem/colors_bram/sdpb_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       system_clk                                     
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                      
  0.183   0.183   tNET   RR   1        R8C23[0][A]    gpu/rect_idx_4_s0/CLK                          
  0.516   0.333   tC2Q   RR   1        R8C23[0][A]    gpu/rect_idx_4_s0/Q                            
  1.016   0.500   tNET   RR   1        BSRAM_R10[6]   gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[8]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       system_clk                                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                    
  0.183   0.183   tNET   RR   1        BSRAM_R10[6]   gpu/colors_mem/colors_bram/sdpb_inst_0/CLKB  
  0.343   0.160   tHld        1        BSRAM_R10[6]   gpu/colors_mem/colors_bram/sdpb_inst_0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.500 60.007%, 
                    tC2Q: 0.333 39.993%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path25						
Path Summary:
Slack             : 0.702
Data Arrival Time : 1.045
Data Required Time: 0.343
From              : gpu/rect_idx_2_s0
To                : gpu/colors_mem/colors_bram/sdpb_inst_0
Launch Clk        : system_clk:[R]
Latch Clk         : system_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       system_clk                                     
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                      
  0.183   0.183   tNET   RR   1        R6C23[2][B]    gpu/rect_idx_2_s0/CLK                          
  0.516   0.333   tC2Q   RR   1        R6C23[2][B]    gpu/rect_idx_2_s0/Q                            
  1.045   0.529   tNET   RR   1        BSRAM_R10[6]   gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[6]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       system_clk                                   
  0.000   0.000   tCL    RR   1240     TOPSIDE[0]     clkDIV/clkdiv_inst/CLKOUT                    
  0.183   0.183   tNET   RR   1        BSRAM_R10[6]   gpu/colors_mem/colors_bram/sdpb_inst_0/CLKB  
  0.343   0.160   tHld        1        BSRAM_R10[6]   gpu/colors_mem/colors_bram/sdpb_inst_0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.529 61.331%, 
                    tC2Q: 0.333 38.669%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        reset_counter_3_s0

Late clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  19.841   0.000               active clock edge time     
  19.841   0.000               system_clk                 
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT  
  20.098   0.257   tNET   FF   reset_counter_3_s0/CLK     

Early clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  39.683   0.000               active clock edge time     
  39.683   0.000               system_clk                 
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT  
  39.866   0.183   tNET   RR   reset_counter_3_s0/CLK     

								MPW2
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        reset_counter_1_s0

Late clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  19.841   0.000               active clock edge time     
  19.841   0.000               system_clk                 
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT  
  20.098   0.257   tNET   FF   reset_counter_1_s0/CLK     

Early clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  39.683   0.000               active clock edge time     
  39.683   0.000               system_clk                 
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT  
  39.866   0.183   tNET   RR   reset_counter_1_s0/CLK     

								MPW3
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        rgb_reg_13_s0

Late clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  19.841   0.000               active clock edge time     
  19.841   0.000               system_clk                 
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT  
  20.098   0.257   tNET   FF   rgb_reg_13_s0/CLK          

Early clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  39.683   0.000               active clock edge time     
  39.683   0.000               system_clk                 
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT  
  39.866   0.183   tNET   RR   rgb_reg_13_s0/CLK          

								MPW4
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        rgb_reg_5_s0

Late clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  19.841   0.000               active clock edge time     
  19.841   0.000               system_clk                 
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT  
  20.098   0.257   tNET   FF   rgb_reg_5_s0/CLK           

Early clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  39.683   0.000               active clock edge time     
  39.683   0.000               system_clk                 
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT  
  39.866   0.183   tNET   RR   rgb_reg_5_s0/CLK           

								MPW5
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        dvh_delay[2]_1_s0

Late clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  19.841   0.000               active clock edge time     
  19.841   0.000               system_clk                 
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT  
  20.098   0.257   tNET   FF   dvh_delay[2]_1_s0/CLK      

Early clock Path:
    AT     DELAY   TYPE   RF             NODE             
 ======== ======= ====== ==== =========================== 
  39.683   0.000               active clock edge time     
  39.683   0.000               system_clk                 
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT  
  39.866   0.183   tNET   RR   dvh_delay[2]_1_s0/CLK      

								MPW6
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        vga_controller/hsync_s0

Late clock Path:
    AT     DELAY   TYPE   RF              NODE              
 ======== ======= ====== ==== ============================= 
  19.841   0.000               active clock edge time       
  19.841   0.000               system_clk                   
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT    
  20.098   0.257   tNET   FF   vga_controller/hsync_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF              NODE              
 ======== ======= ====== ==== ============================= 
  39.683   0.000               active clock edge time       
  39.683   0.000               system_clk                   
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT    
  39.866   0.183   tNET   RR   vga_controller/hsync_s0/CLK  

								MPW7
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        copy_controller/dout_reg_6_s0

Late clock Path:
    AT     DELAY   TYPE   RF                 NODE                 
 ======== ======= ====== ==== =================================== 
  19.841   0.000               active clock edge time             
  19.841   0.000               system_clk                         
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT          
  20.098   0.257   tNET   FF   copy_controller/dout_reg_6_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                 NODE                 
 ======== ======= ====== ==== =================================== 
  39.683   0.000               active clock edge time             
  39.683   0.000               system_clk                         
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT          
  39.866   0.183   tNET   RR   copy_controller/dout_reg_6_s0/CLK  

								MPW8
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        gpu/collisions_buffer_19_s0

Late clock Path:
    AT     DELAY   TYPE   RF                NODE                
 ======== ======= ====== ==== ================================= 
  19.841   0.000               active clock edge time           
  19.841   0.000               system_clk                       
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT        
  20.098   0.257   tNET   FF   gpu/collisions_buffer_19_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                NODE                
 ======== ======= ====== ==== ================================= 
  39.683   0.000               active clock edge time           
  39.683   0.000               system_clk                       
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT        
  39.866   0.183   tNET   RR   gpu/collisions_buffer_19_s0/CLK  

								MPW9
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0

Late clock Path:
    AT     DELAY   TYPE   RF                         NODE                         
 ======== ======= ====== ==== =================================================== 
  19.841   0.000               active clock edge time                             
  19.841   0.000               system_clk                                         
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT                          
  20.098   0.257   tNET   FF   gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                         NODE                         
 ======== ======= ====== ==== =================================================== 
  39.683   0.000               active clock edge time                             
  39.683   0.000               system_clk                                         
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT                          
  39.866   0.183   tNET   RR   gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0/CLK  

								MPW10
MPW Summary:
Slack:          18.517
Actual Width:   19.767
Required Width: 1.250
Type:           Low Pulse Width
Clock:          system_clk
Objects:        hdmi/encode_g/tmds_neg18_5_s0

Late clock Path:
    AT     DELAY   TYPE   RF                 NODE                 
 ======== ======= ====== ==== =================================== 
  19.841   0.000               active clock edge time             
  19.841   0.000               system_clk                         
  19.841   0.000   tCL    FF   clkDIV/clkdiv_inst/CLKOUT          
  20.098   0.257   tNET   FF   hdmi/encode_g/tmds_neg18_5_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                 NODE                 
 ======== ======= ====== ==== =================================== 
  39.683   0.000               active clock edge time             
  39.683   0.000               system_clk                         
  39.683   0.000   tCL    RR   clkDIV/clkdiv_inst/CLKOUT          
  39.866   0.183   tNET   RR   hdmi/encode_g/tmds_neg18_5_s0/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT                       NET NAME                       WORST SLACK   MAX DELAY  
 ======== ================================================== ============= =========== 
  1240     system_clk                                         8.646         0.257      
  129      gpu/gpu_receiver_fsm/coord_generator_delay[1][0]   30.775        4.053      
  129      copy_Z                                             21.138        3.614      
  105      cpu_mem_dout_15_5                                  9.184         3.640      
  94       gpu/n545_120                                       31.501        2.947      
  78       reset                                              8.841         3.592      
  75       gpu_reset_Z                                        28.553        4.068      
  68       gpu/gpu_receiver_fsm/batch_counter_delay[2][1]     28.689        3.315      
  67       gpu/gpu_receiver_fsm/batch_counter_delay[2][0]     28.579        3.806      
  65       gpu/gpu_receiver_fsm/coord_generator_delay[1][1]   31.712        3.303      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C2       1.000              
  R2C3       1.000              
  R2C4       1.000              
  R2C19      1.000              
  R2C20      1.000              
  R3C7       1.000              
  R4C26      1.000              
  R13C4      1.000              
  R13C5      1.000              
  R7C16      1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
     SDC Command Type        State                                                             Detail Command                                                           
 ========================= ========= ================================================================================================================================== 
  TC_CLOCK                  Actived   create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}]                                                      
  TC_GENERATED_CLOCK        Actived   create_generated_clock -name vga_x5 -source [get_ports {clk}] -master_clock clk -divide_by 3 -multiply_by 14 [get_nets {vga_x5}]  
  TC_GENERATED_CLOCK        Actived   create_generated_clock -name system_clk -source [get_nets {vga_x5}] -master_clock vga_x5 -divide_by 5 [get_nets {system_clk}]     
  TC_REPORT_MAX_FREQUENCY   Actived   report_max_frequency -mod_ins {cpu cpu/alu cpu/rstack cpu/stack memory program_memory}                                            

