Property                             Type    Read-only  Value
CONFIG.AUTO_PRIMITIVE                string  false      MMCM
CONFIG.AXI_DRP                       string  false      false
CONFIG.CALC_DONE                     string  false      empty
CONFIG.CDDCDONE_PORT                 string  false      cddcdone
CONFIG.CDDCREQ_PORT                  string  false      cddcreq
CONFIG.CLKFB_IN_N_PORT               string  false      clkfb_in_n
CONFIG.CLKFB_IN_PORT                 string  false      clkfb_in
CONFIG.CLKFB_IN_P_PORT               string  false      clkfb_in_p
CONFIG.CLKFB_IN_SIGNALING            string  false      SINGLE
CONFIG.CLKFB_OUT_N_PORT              string  false      clkfb_out_n
CONFIG.CLKFB_OUT_PORT                string  false      clkfb_out
CONFIG.CLKFB_OUT_P_PORT              string  false      clkfb_out_p
CONFIG.CLKFB_STOPPED_PORT            string  false      clkfb_stopped
CONFIG.CLKIN1_JITTER_PS              string  false      250.0
CONFIG.CLKIN1_UI_JITTER              string  false      0.010
CONFIG.CLKIN2_JITTER_PS              string  false      100.0
CONFIG.CLKIN2_UI_JITTER              string  false      0.010
CONFIG.CLKOUT1_DRIVES                string  false      BUFG
CONFIG.CLKOUT1_JITTER                string  false      151.082
CONFIG.CLKOUT1_MATCHED_ROUTING       string  false      false
CONFIG.CLKOUT1_PHASE_ERROR           string  false      196.976
CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE  string  false      50.000
CONFIG.CLKOUT1_REQUESTED_OUT_FREQ    string  false      320.000
CONFIG.CLKOUT1_REQUESTED_PHASE       string  false      0.000
CONFIG.CLKOUT1_SEQUENCE_NUMBER       string  false      1
CONFIG.CLKOUT1_USED                  string  false      true
CONFIG.CLKOUT2_DRIVES                string  false      BUFG
CONFIG.CLKOUT2_JITTER                string  false      0.0
CONFIG.CLKOUT2_MATCHED_ROUTING       string  false      false
CONFIG.CLKOUT2_PHASE_ERROR           string  false      0.0
CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE  string  false      50.000
CONFIG.CLKOUT2_REQUESTED_OUT_FREQ    string  false      100.000
CONFIG.CLKOUT2_REQUESTED_PHASE       string  false      0.000
CONFIG.CLKOUT2_SEQUENCE_NUMBER       string  false      1
CONFIG.CLKOUT2_USED                  string  false      false
CONFIG.CLKOUT3_DRIVES                string  false      BUFG
CONFIG.CLKOUT3_JITTER                string  false      0.0
CONFIG.CLKOUT3_MATCHED_ROUTING       string  false      false
CONFIG.CLKOUT3_PHASE_ERROR           string  false      0.0
CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE  string  false      50.000
CONFIG.CLKOUT3_REQUESTED_OUT_FREQ    string  false      100.000
CONFIG.CLKOUT3_REQUESTED_PHASE       string  false      0.000
CONFIG.CLKOUT3_SEQUENCE_NUMBER       string  false      1
CONFIG.CLKOUT3_USED                  string  false      false
CONFIG.CLKOUT4_DRIVES                string  false      BUFG
CONFIG.CLKOUT4_JITTER                string  false      0.0
CONFIG.CLKOUT4_MATCHED_ROUTING       string  false      false
CONFIG.CLKOUT4_PHASE_ERROR           string  false      0.0
CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE  string  false      50.000
CONFIG.CLKOUT4_REQUESTED_OUT_FREQ    string  false      100.000
CONFIG.CLKOUT4_REQUESTED_PHASE       string  false      0.000
CONFIG.CLKOUT4_SEQUENCE_NUMBER       string  false      1
CONFIG.CLKOUT4_USED                  string  false      false
CONFIG.CLKOUT5_DRIVES                string  false      BUFG
CONFIG.CLKOUT5_JITTER                string  false      0.0
CONFIG.CLKOUT5_MATCHED_ROUTING       string  false      false
CONFIG.CLKOUT5_PHASE_ERROR           string  false      0.0
CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE  string  false      50.000
CONFIG.CLKOUT5_REQUESTED_OUT_FREQ    string  false      100.000
CONFIG.CLKOUT5_REQUESTED_PHASE       string  false      0.000
CONFIG.CLKOUT5_SEQUENCE_NUMBER       string  false      1
CONFIG.CLKOUT5_USED                  string  false      false
CONFIG.CLKOUT6_DRIVES                string  false      BUFG
CONFIG.CLKOUT6_JITTER                string  false      0.0
CONFIG.CLKOUT6_MATCHED_ROUTING       string  false      false
CONFIG.CLKOUT6_PHASE_ERROR           string  false      0.0
CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE  string  false      50.000
CONFIG.CLKOUT6_REQUESTED_OUT_FREQ    string  false      100.000
CONFIG.CLKOUT6_REQUESTED_PHASE       string  false      0.000
CONFIG.CLKOUT6_SEQUENCE_NUMBER       string  false      1
CONFIG.CLKOUT6_USED                  string  false      false
CONFIG.CLKOUT7_DRIVES                string  false      BUFG
CONFIG.CLKOUT7_JITTER                string  false      0.0
CONFIG.CLKOUT7_MATCHED_ROUTING       string  false      false
CONFIG.CLKOUT7_PHASE_ERROR           string  false      0.0
CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE  string  false      50.000
CONFIG.CLKOUT7_REQUESTED_OUT_FREQ    string  false      100.000
CONFIG.CLKOUT7_REQUESTED_PHASE       string  false      0.000
CONFIG.CLKOUT7_SEQUENCE_NUMBER       string  false      1
CONFIG.CLKOUT7_USED                  string  false      false
CONFIG.CLKOUTPHY_REQUESTED_FREQ      string  false      600.000
CONFIG.CLK_IN1_BOARD_INTERFACE       string  false      Custom
CONFIG.CLK_IN2_BOARD_INTERFACE       string  false      Custom
CONFIG.CLK_IN_SEL_PORT               string  false      clk_in_sel
CONFIG.CLK_OUT1_PORT                 string  false      clk_out1
CONFIG.CLK_OUT1_USE_FINE_PS_GUI      string  false      false
CONFIG.CLK_OUT2_PORT                 string  false      clk_out2
CONFIG.CLK_OUT2_USE_FINE_PS_GUI      string  false      false
CONFIG.CLK_OUT3_PORT                 string  false      clk_out3
CONFIG.CLK_OUT3_USE_FINE_PS_GUI      string  false      false
CONFIG.CLK_OUT4_PORT                 string  false      clk_out4
CONFIG.CLK_OUT4_USE_FINE_PS_GUI      string  false      false
CONFIG.CLK_OUT5_PORT                 string  false      clk_out5
CONFIG.CLK_OUT5_USE_FINE_PS_GUI      string  false      false
CONFIG.CLK_OUT6_PORT                 string  false      clk_out6
CONFIG.CLK_OUT6_USE_FINE_PS_GUI      string  false      false
CONFIG.CLK_OUT7_PORT                 string  false      clk_out7
CONFIG.CLK_OUT7_USE_FINE_PS_GUI      string  false      false
CONFIG.CLK_VALID_PORT                string  false      CLK_VALID
CONFIG.CLOCK_MGR_TYPE                string  false      auto
CONFIG.Component_Name                string  false      TCM_PLL320
CONFIG.DADDR_PORT                    string  false      daddr
CONFIG.DCLK_PORT                     string  false      dclk
CONFIG.DEN_PORT                      string  false      den
CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE  string  false      Custom
CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE  string  false      Custom
CONFIG.DIN_PORT                      string  false      din
CONFIG.DOUT_PORT                     string  false      dout
CONFIG.DRDY_PORT                     string  false      drdy
CONFIG.DWE_PORT                      string  false      dwe
CONFIG.ENABLE_CDDC                   string  false      false
CONFIG.ENABLE_CLKOUTPHY              string  false      false
CONFIG.ENABLE_CLOCK_MONITOR          string  false      false
CONFIG.ENABLE_USER_CLOCK0            string  false      false
CONFIG.ENABLE_USER_CLOCK1            string  false      false
CONFIG.ENABLE_USER_CLOCK2            string  false      false
CONFIG.ENABLE_USER_CLOCK3            string  false      false
CONFIG.Enable_PLL0                   string  false      false
CONFIG.Enable_PLL1                   string  false      false
CONFIG.FEEDBACK_SOURCE               string  false      FDBK_AUTO
CONFIG.INPUT_CLK_STOPPED_PORT        string  false      input_clk_stopped
CONFIG.INPUT_MODE                    string  false      frequency
CONFIG.INTERFACE_SELECTION           string  false      Enable_AXI
CONFIG.IN_FREQ_UNITS                 string  false      Units_MHz
CONFIG.IN_JITTER_UNITS               string  false      Units_UI
CONFIG.JITTER_OPTIONS                string  false      UI
CONFIG.JITTER_SEL                    string  false      No_Jitter
CONFIG.LOCKED_PORT                   string  false      locked
CONFIG.MMCM_BANDWIDTH                string  false      OPTIMIZED
CONFIG.MMCM_CLKFBOUT_MULT_F          string  false      24
CONFIG.MMCM_CLKFBOUT_PHASE           string  false      0.000
CONFIG.MMCM_CLKFBOUT_USE_FINE_PS     string  false      false
CONFIG.MMCM_CLKIN1_PERIOD            string  false      25.000
CONFIG.MMCM_CLKIN2_PERIOD            string  false      10.0
CONFIG.MMCM_CLKOUT0_DIVIDE_F         string  false      3
CONFIG.MMCM_CLKOUT0_DUTY_CYCLE       string  false      0.500
CONFIG.MMCM_CLKOUT0_PHASE            string  false      0.000
CONFIG.MMCM_CLKOUT0_USE_FINE_PS      string  false      false
CONFIG.MMCM_CLKOUT1_DIVIDE           string  false      1
CONFIG.MMCM_CLKOUT1_DUTY_CYCLE       string  false      0.500
CONFIG.MMCM_CLKOUT1_PHASE            string  false      0.000
CONFIG.MMCM_CLKOUT1_USE_FINE_PS      string  false      false
CONFIG.MMCM_CLKOUT2_DIVIDE           string  false      1
CONFIG.MMCM_CLKOUT2_DUTY_CYCLE       string  false      0.500
CONFIG.MMCM_CLKOUT2_PHASE            string  false      0.000
CONFIG.MMCM_CLKOUT2_USE_FINE_PS      string  false      false
CONFIG.MMCM_CLKOUT3_DIVIDE           string  false      1
CONFIG.MMCM_CLKOUT3_DUTY_CYCLE       string  false      0.500
CONFIG.MMCM_CLKOUT3_PHASE            string  false      0.000
CONFIG.MMCM_CLKOUT3_USE_FINE_PS      string  false      false
CONFIG.MMCM_CLKOUT4_CASCADE          string  false      false
CONFIG.MMCM_CLKOUT4_DIVIDE           string  false      1
CONFIG.MMCM_CLKOUT4_DUTY_CYCLE       string  false      0.500
CONFIG.MMCM_CLKOUT4_PHASE            string  false      0.000
CONFIG.MMCM_CLKOUT4_USE_FINE_PS      string  false      false
CONFIG.MMCM_CLKOUT5_DIVIDE           string  false      1
CONFIG.MMCM_CLKOUT5_DUTY_CYCLE       string  false      0.500
CONFIG.MMCM_CLKOUT5_PHASE            string  false      0.000
CONFIG.MMCM_CLKOUT5_USE_FINE_PS      string  false      false
CONFIG.MMCM_CLKOUT6_DIVIDE           string  false      1
CONFIG.MMCM_CLKOUT6_DUTY_CYCLE       string  false      0.500
CONFIG.MMCM_CLKOUT6_PHASE            string  false      0.000
CONFIG.MMCM_CLKOUT6_USE_FINE_PS      string  false      false
CONFIG.MMCM_CLOCK_HOLD               string  false      false
CONFIG.MMCM_COMPENSATION             string  false      ZHOLD
CONFIG.MMCM_DIVCLK_DIVIDE            string  false      1
CONFIG.MMCM_NOTES                    string  false      None
CONFIG.MMCM_REF_JITTER1              string  false      0.010
CONFIG.MMCM_REF_JITTER2              string  false      0.010
CONFIG.MMCM_STARTUP_WAIT             string  false      false
CONFIG.NUM_OUT_CLKS                  string  false      1
CONFIG.OVERRIDE_MMCM                 string  false      false
CONFIG.OVERRIDE_PLL                  string  false      false
CONFIG.PHASESHIFT_MODE               string  false      WAVEFORM
CONFIG.PHASE_DUTY_CONFIG             string  false      false
CONFIG.PLATFORM                      string  false      UNKNOWN
CONFIG.PLL_BANDWIDTH                 string  false      OPTIMIZED
CONFIG.PLL_CLKFBOUT_MULT             string  false      4
CONFIG.PLL_CLKFBOUT_PHASE            string  false      0.000
CONFIG.PLL_CLKIN_PERIOD              string  false      10.000
CONFIG.PLL_CLKOUT0_DIVIDE            string  false      1
CONFIG.PLL_CLKOUT0_DUTY_CYCLE        string  false      0.500
CONFIG.PLL_CLKOUT0_PHASE             string  false      0.000
CONFIG.PLL_CLKOUT1_DIVIDE            string  false      1
CONFIG.PLL_CLKOUT1_DUTY_CYCLE        string  false      0.500
CONFIG.PLL_CLKOUT1_PHASE             string  false      0.000
CONFIG.PLL_CLKOUT2_DIVIDE            string  false      1
CONFIG.PLL_CLKOUT2_DUTY_CYCLE        string  false      0.500
CONFIG.PLL_CLKOUT2_PHASE             string  false      0.000
CONFIG.PLL_CLKOUT3_DIVIDE            string  false      1
CONFIG.PLL_CLKOUT3_DUTY_CYCLE        string  false      0.500
CONFIG.PLL_CLKOUT3_PHASE             string  false      0.000
CONFIG.PLL_CLKOUT4_DIVIDE            string  false      1
CONFIG.PLL_CLKOUT4_DUTY_CYCLE        string  false      0.500
CONFIG.PLL_CLKOUT4_PHASE             string  false      0.000
CONFIG.PLL_CLKOUT5_DIVIDE            string  false      1
CONFIG.PLL_CLKOUT5_DUTY_CYCLE        string  false      0.500
CONFIG.PLL_CLKOUT5_PHASE             string  false      0.000
CONFIG.PLL_CLK_FEEDBACK              string  false      CLKFBOUT
CONFIG.PLL_COMPENSATION              string  false      SYSTEM_SYNCHRONOUS
CONFIG.PLL_DIVCLK_DIVIDE             string  false      1
CONFIG.PLL_NOTES                     string  false      None
CONFIG.PLL_REF_JITTER                string  false      0.010
CONFIG.POWER_DOWN_PORT               string  false      power_down
CONFIG.PRECISION                     string  false      1
CONFIG.PRIMARY_PORT                  string  false      clk_in1
CONFIG.PRIMITIVE                     string  false      PLL
CONFIG.PRIMTYPE_SEL                  string  false      mmcm_adv
CONFIG.PRIM_IN_FREQ                  string  false      40.000
CONFIG.PRIM_IN_JITTER                string  false      0.010
CONFIG.PRIM_IN_TIMEPERIOD            string  false      10.000
CONFIG.PRIM_SOURCE                   string  false      No_buffer
CONFIG.PSCLK_PORT                    string  false      psclk
CONFIG.PSDONE_PORT                   string  false      psdone
CONFIG.PSEN_PORT                     string  false      psen
CONFIG.PSINCDEC_PORT                 string  false      psincdec
CONFIG.REF_CLK_FREQ                  string  false      100.0
CONFIG.RELATIVE_INCLK                string  false      REL_PRIMARY
CONFIG.RESET_BOARD_INTERFACE         string  false      Custom
CONFIG.RESET_PORT                    string  false      reset
CONFIG.RESET_TYPE                    string  false      ACTIVE_HIGH
CONFIG.SECONDARY_IN_FREQ             string  false      100.000
CONFIG.SECONDARY_IN_JITTER           string  false      0.010
CONFIG.SECONDARY_IN_TIMEPERIOD       string  false      10.000
CONFIG.SECONDARY_PORT                string  false      clk_in2
CONFIG.SECONDARY_SOURCE              string  false      Single_ended_clock_capable_pin
CONFIG.SS_MODE                       string  false      CENTER_HIGH
CONFIG.SS_MOD_FREQ                   string  false      250
CONFIG.SS_MOD_TIME                   string  false      0.004
CONFIG.STATUS_PORT                   string  false      STATUS
CONFIG.SUMMARY_STRINGS               string  false      empty
CONFIG.USER_CLK_FREQ0                string  false      100.0
CONFIG.USER_CLK_FREQ1                string  false      100.0
CONFIG.USER_CLK_FREQ2                string  false      100.0
CONFIG.USER_CLK_FREQ3                string  false      100.0
CONFIG.USE_BOARD_FLOW                string  false      false
CONFIG.USE_CLKFB_STOPPED             string  false      false
CONFIG.USE_CLK_VALID                 string  false      false
CONFIG.USE_CLOCK_SEQUENCING          string  false      false
CONFIG.USE_DYN_PHASE_SHIFT           string  false      false
CONFIG.USE_DYN_RECONFIG              string  false      false
CONFIG.USE_FREEZE                    string  false      false
CONFIG.USE_FREQ_SYNTH                string  false      true
CONFIG.USE_INCLK_STOPPED             string  false      false
CONFIG.USE_INCLK_SWITCHOVER          string  false      false
CONFIG.USE_LOCKED                    string  false      true
CONFIG.USE_MAX_I_JITTER              string  false      false
CONFIG.USE_MIN_O_JITTER              string  false      false
CONFIG.USE_MIN_POWER                 string  false      false
CONFIG.USE_PHASE_ALIGNMENT           string  false      true
CONFIG.USE_POWER_DOWN                string  false      false
CONFIG.USE_RESET                     string  false      true
CONFIG.USE_SAFE_CLOCK_STARTUP        string  false      false
CONFIG.USE_SPREAD_SPECTRUM           string  false      false
CONFIG.USE_STATUS                    string  false      false
IPDEF                                string  true       xilinx.com:ip:clk_wiz:6.0
