Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id E9F227E4311
	for <lists+amd-gfx@lfdr.de>; Tue,  7 Nov 2023 16:14:30 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 7342C10E09D;
	Tue,  7 Nov 2023 15:14:29 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-oa1-x35.google.com (mail-oa1-x35.google.com
 [IPv6:2001:4860:4864:20::35])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 1D14D10E09D
 for <amd-gfx@lists.freedesktop.org>; Tue,  7 Nov 2023 15:14:27 +0000 (UTC)
Received: by mail-oa1-x35.google.com with SMTP id
 586e51a60fabf-1dd71c0a41fso3509081fac.2
 for <amd-gfx@lists.freedesktop.org>; Tue, 07 Nov 2023 07:14:27 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1699370066; x=1699974866; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=nYTIGG1PUuKRDFD7f65oD9YdgN2cPm6im6NqcZDSEVg=;
 b=eybve/wwUw3fZdRqiMAAd9reG9IoPUG5DFT0rSeiotFQRD7/gWkB3QGaE6il9C9RkG
 kfqCen6G5xT3CTG1+S0tzxsz+w1d4Bee/Wllbbynyn3ynk+vLhMhai1zoa/OIO+EafnX
 HF5Y9n/0yMcCbND+G/dH7WB1uu/dBzgTM7Jv+T1Z2e2FJLG+PGG4ehFcGJXY8WuK1L3h
 QyqJiN0r2vDa82i6EWys3WzuvuYbIpM4BcHs91B6nYp+wtVmdTm97N2qAHDPeX961w3G
 H2IhW7D8lrYRAwGhuM7wbOg6LqH+aAqqXr6Rps/1GWUkV6uSdsnH9qYIUm5X9WZH1UQx
 brhg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1699370066; x=1699974866;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=nYTIGG1PUuKRDFD7f65oD9YdgN2cPm6im6NqcZDSEVg=;
 b=evSeJPo7ZZdAw6vSR341kcnAOzB83Z3NB4birOAqE88XjYZ+sE6BKPUUdJSZAVMaXb
 fhEx2PNvGHaOC2QDDz5kHSlENhNmprnaByrzBkPMG2GPAh5840amOjYlTiRiqLA3BAzg
 w19TXIOa8Brvfp/KcJ3XnfocaJ6U4sunPmeVNf1aV9LSuCQKo/CesF14cH+/Z5yHo1w7
 Q38WQYNfGC1c1dNxsGBKOmmGClVQs92tX/RfSSQQFlfvNwG2b2HH4URhS4pc9yjYjUhv
 484TnQKFUjMA4RwTndrENEqLATkZGjLA1IFy2taHKb5gvfksIPr5YvWOdEC6gJD3F8JP
 8KPw==
X-Gm-Message-State: AOJu0YwHcMuOMou+9VNHDV0GyF7ODpdV/959IM2H1gbid2QVt1xIgD/B
 ay+M9YG9Qy6D47Gv+boeplxgPKPkzmv5ZzkDUugiog88
X-Google-Smtp-Source: AGHT+IH4/7esJ47iffMNgNmqmNTxRvPnuiKOhT3x8MHX/GPnqd/uhF+Ncj7LejwjgT9uepjLwrc0QQxI96YKEkYatws=
X-Received: by 2002:a05:6870:a3cd:b0:1ea:2506:3e90 with SMTP id
 h13-20020a056870a3cd00b001ea25063e90mr3566183oak.35.1699370066081; Tue, 07
 Nov 2023 07:14:26 -0800 (PST)
MIME-Version: 1.0
References: <20231025171928.3318505-1-alexander.deucher@amd.com>
 <96db9e3d-4636-4da4-b4d1-ca3f5fd8d887@gmail.com>
 <CADnq5_ORyv9MDfUd3NPDw+APUunDjkTW4Bx4z0FoCiK+s_i+uw@mail.gmail.com>
 <04db543c-7aec-4550-878f-a9753142130e@gmail.com>
 <a8a0eb47-3aca-4c87-b5f7-dc54e5667944@gmail.com>
 <CADnq5_PS64jYS_Y3kGW27m-kuWP+FQFiaVcOaZiB=JLSgPnXBQ@mail.gmail.com>
 <CADnq5_MBgNQPzZmvBagzUdi94X=rr-h=aaE334RzVozgOHU64g@mail.gmail.com>
 <bfb3d504-61c9-43e8-b3b3-2d8193e54d81@gmail.com>
 <CADnq5_OB0OvtqJf5nue-XsTZxOcnfN0Sy6pyryW_GF_Y+S6eYg@mail.gmail.com>
 <CADnq5_OkTuEJ+i+MpfZprSjkGcG99OVSndwyZYWiYEDMEvatgw@mail.gmail.com>
 <63770cb6-e042-4acc-8731-35b187551ca7@gmail.com>
In-Reply-To: <63770cb6-e042-4acc-8731-35b187551ca7@gmail.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Tue, 7 Nov 2023 10:14:14 -0500
Message-ID: <CADnq5_NC_OOhYw2iyY1uH+BY4tTjfi43PokuFPqFNwPp6Az1vw@mail.gmail.com>
Subject: Re: [PATCH] drm/amdgpu: move buffer funcs setting up a level
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <ckoenig.leichtzumerken@gmail.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Alex Deucher <alexander.deucher@amd.com>,
 Luben Tuikov <luben.tuikov@amd.com>, Leo Liu <leo.liu@amd.com>,
 amd-gfx@lists.freedesktop.org, Luben Tuikov <ltuikov89@gmail.com>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Tue, Nov 7, 2023 at 9:52=E2=80=AFAM Christian K=C3=B6nig
<ckoenig.leichtzumerken@gmail.com> wrote:
>
> This is only needed for certain UVD/VCE hardware/firmware versions.

We currently enable it for all UVD and VCE versions.

>
> Leo needs to decide that, but I would rather like to keep the call to
> create the entity in the HW IP specific files.

That will complicate things.  The problem is sw_init() is called too
early and we don't have any other one time init IP callbacks.  We
could move it to late_init, but then we'd need to also track whether
or not the entity has been initialized.  I think this is cleaner.

Alex

>
> Regards,
> Christian.
>
> Am 07.11.23 um 15:47 schrieb Alex Deucher:
> > On Tue, Nov 7, 2023 at 9:19=E2=80=AFAM Alex Deucher <alexdeucher@gmail.=
com> wrote:
> >> On Tue, Nov 7, 2023 at 5:52=E2=80=AFAM Christian K=C3=B6nig
> >> <ckoenig.leichtzumerken@gmail.com> wrote:
> >>> Am 03.11.23 um 23:10 schrieb Alex Deucher:
> >>>> On Fri, Nov 3, 2023 at 4:17=E2=80=AFPM Alex Deucher <alexdeucher@gma=
il.com> wrote:
> >>>>> On Thu, Oct 26, 2023 at 4:17=E2=80=AFPM Luben Tuikov <ltuikov89@gma=
il.com> wrote:
> >>>>>> Pushed to drm-misc-next.
> >>>>> BTW, I'm seeing the following on older GPUs with VCE and UVD even w=
ith
> >>>>> this patch:
> >>>>> [   11.886024] amdgpu 0000:0a:00.0: [drm] *ERROR* drm_sched_job_ini=
t:
> >>>>> entity has no rq!
> >>>>> [   11.886028] amdgpu 0000:0a:00.0: [drm:amdgpu_ib_ring_tests
> >>>>> [amdgpu]] *ERROR* IB test failed on uvd (-2).
> >>>>> [   11.889927] amdgpu 0000:0a:00.0: [drm] *ERROR* drm_sched_job_ini=
t:
> >>>>> entity has no rq!
> >>>>> [   11.889930] amdgpu 0000:0a:00.0: [drm:amdgpu_ib_ring_tests
> >>>>> [amdgpu]] *ERROR* IB test failed on vce0 (-2).
> >>>>> [   11.890172] [drm:process_one_work] *ERROR* ib ring test failed (=
-2).
> >>>>> Seems to be specific to UVD and VCE, I don't see anything similar w=
ith
> >>>>> VCN, but the flows for both are pretty similar.  Not sure why we ar=
e
> >>>>> not seeing it for VCN.  Just a heads up if you have any ideas.  Wil=
l
> >>>>> take a closer look next week.
> >>>> + Leo
> >>>>
> >>>> I found the problem.  We set up scheduling entities for UVD and VCE
> >>>> specifically and not for any other engines.  I don't remember why
> >>>> offhand.  I'm guessing maybe to deal with the session limits on UVD
> >>>> and VCE?  If so I'm not sure of a clean way to fix this.
> >>> I haven't looked through all my mails yet so could be that Leo has
> >>> already answered this.
> >>>
> >>> The UVD/VCE entities are used for the older chips where applications
> >>> have to use create/destroy messages to the firmware.
> >>>
> >>> If an application exits without cleaning up their handles the kernel
> >>> sends the appropriate destroy messages itself. For an example see
> >>> amdgpu_uvd_free_handles().
> >>>
> >>> We used to initialize those entities with separate calls after the
> >>> scheduler had been brought up, see amdgpu_uvd_entity_init() for an ex=
ample.
> >>>
> >>> But this was somehow messed up and we now do the call to
> >>> amdgpu_uvd_entity_init() at the end of *_sw_init() instead of _late_i=
nit().
> >>>
> >>> I suggest to just come up with a function which can be used for the
> >>> late_init() callback of the UVD/VCE blocks.
> >> I guess the issue is that we only need to initialize the entity once
> >> so sw_init makes sense.  All of the other functions get called at
> >> resume time, etc.  I think we could probably put it into
> >> amdgpu_device_init_schedulers() somehow.
> > I think something like this might do the trick.
> >
> > Alex
> >
> >> Alex
> >>
> >>> Christian.
> >>>
> >>>> Alex
> >>>>
> >>>>> Alex
> >>>>>
> >>>>>> Regards,
> >>>>>> Luben
> >>>>>>
> >>>>>> On 2023-10-26 15:52, Luben Tuikov wrote:
> >>>>>>> On 2023-10-26 15:32, Alex Deucher wrote:
> >>>>>>>> On Thu, Oct 26, 2023 at 2:22=E2=80=AFAM Christian K=C3=B6nig
> >>>>>>>> <ckoenig.leichtzumerken@gmail.com> wrote:
> >>>>>>>>> Am 25.10.23 um 19:19 schrieb Alex Deucher:
> >>>>>>>>>> Rather than doing this in the IP code for the SDMA paging
> >>>>>>>>>> engine, move it up to the core device level init level.
> >>>>>>>>>> This should fix the scheduler init ordering.
> >>>>>>>>>>
> >>>>>>>>>> v2: drop extra parens
> >>>>>>>>>> v3: drop SDMA helpers
> >>>>>>>>>>
> >>>>>>>>>> Tested-by: Luben Tuikov <luben.tuikov@amd.com>
> >>>>>>>>>> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
> >>>>>>>>> I don't know of hand if the high level function really cover ev=
erything,
> >>>>>>>>> so only Acked-by: Christian K=C3=B6nig <christian.koenig@amd.co=
m> for now.
> >>>>>>>>>
> >>>>>>>> Luben,
> >>>>>>>>
> >>>>>>>> Was this needed for some of the scheduler stuff that is pending?=
  If
> >>>>>>>> you would rather take it via drm-misc to align with the schedule=
r
> >>>>>>>> changes, that works for me, otherwise I can take it via the amdg=
pu
> >>>>>>>> tree.
> >>>>>>> Hi Alex,
> >>>>>>>
> >>>>>>> Yes, it does.
> >>>>>>>
> >>>>>>> I can take it via drm-misc-next as that where the scheduler chang=
es landed.
> >>>>>>>
> >>>>>>> I'll add Christian's Acked-by.
> >>>>>>>
> >>>>>>> I'll add a Fixes tag because ideally it should've gone before the=
 dynamic
> >>>>>>> sched_rq commit.
> >>>>>>>
> >>>>>>> Thanks for the heads-up!
> >>>>>>>
> >>>>>>> Regards,
> >>>>>>> Luben
> >>>>>>>
> >>>>>>>
> >>>>>>>
> >>>>>>>> Thanks,
> >>>>>>>>
> >>>>>>>> Alex
> >>>>>>>>
> >>>>>>>>
> >>>>>>>>> Christian.
> >>>>>>>>>
> >>>>>>>>>> ---
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 15 ++++++++++=
+++++
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c   | 21 ----------=
-----------
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h   |  1 -
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/cik_sdma.c      |  5 -----
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c     |  5 -----
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c     |  5 -----
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c     | 16 +---------=
------
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c     | 10 +---------
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c     | 10 +---------
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v6_0.c     | 10 +---------
> >>>>>>>>>>     drivers/gpu/drm/amd/amdgpu/si_dma.c        |  5 -----
> >>>>>>>>>>     11 files changed, 19 insertions(+), 84 deletions(-)
> >>>>>>>>>>
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c b/driv=
ers/gpu/drm/amd/amdgpu/amdgpu_device.c
> >>>>>>>>>> index 2031a467b721..5c90080e93ba 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> >>>>>>>>>> @@ -2662,6 +2662,9 @@ static int amdgpu_device_ip_init(struct =
amdgpu_device *adev)
> >>>>>>>>>>         if (r)
> >>>>>>>>>>                 goto init_failed;
> >>>>>>>>>>
> >>>>>>>>>> +     if (adev->mman.buffer_funcs_ring->sched.ready)
> >>>>>>>>>> +             amdgpu_ttm_set_buffer_funcs_status(adev, true);
> >>>>>>>>>> +
> >>>>>>>>>>         /* Don't init kfd if whole hive need to be reset durin=
g init */
> >>>>>>>>>>         if (!adev->gmc.xgmi.pending_reset) {
> >>>>>>>>>>                 kgd2kfd_init_zone_device(adev);
> >>>>>>>>>> @@ -3260,6 +3263,8 @@ int amdgpu_device_ip_suspend(struct amdg=
pu_device *adev)
> >>>>>>>>>>                 amdgpu_virt_request_full_gpu(adev, false);
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>> +     amdgpu_ttm_set_buffer_funcs_status(adev, false);
> >>>>>>>>>> +
> >>>>>>>>>>         r =3D amdgpu_device_ip_suspend_phase1(adev);
> >>>>>>>>>>         if (r)
> >>>>>>>>>>                 return r;
> >>>>>>>>>> @@ -3449,6 +3454,9 @@ static int amdgpu_device_ip_resume(struc=
t amdgpu_device *adev)
> >>>>>>>>>>
> >>>>>>>>>>         r =3D amdgpu_device_ip_resume_phase2(adev);
> >>>>>>>>>>
> >>>>>>>>>> +     if (adev->mman.buffer_funcs_ring->sched.ready)
> >>>>>>>>>> +             amdgpu_ttm_set_buffer_funcs_status(adev, true);
> >>>>>>>>>> +
> >>>>>>>>>>         return r;
> >>>>>>>>>>     }
> >>>>>>>>>>
> >>>>>>>>>> @@ -4236,6 +4244,8 @@ void amdgpu_device_fini_hw(struct amdgpu=
_device *adev)
> >>>>>>>>>>         /* disable ras feature must before hw fini */
> >>>>>>>>>>         amdgpu_ras_pre_fini(adev);
> >>>>>>>>>>
> >>>>>>>>>> +     amdgpu_ttm_set_buffer_funcs_status(adev, false);
> >>>>>>>>>> +
> >>>>>>>>>>         amdgpu_device_ip_fini_early(adev);
> >>>>>>>>>>
> >>>>>>>>>>         amdgpu_irq_fini_hw(adev);
> >>>>>>>>>> @@ -4407,6 +4417,8 @@ int amdgpu_device_suspend(struct drm_dev=
ice *dev, bool fbcon)
> >>>>>>>>>>
> >>>>>>>>>>         amdgpu_ras_suspend(adev);
> >>>>>>>>>>
> >>>>>>>>>> +     amdgpu_ttm_set_buffer_funcs_status(adev, false);
> >>>>>>>>>> +
> >>>>>>>>>>         amdgpu_device_ip_suspend_phase1(adev);
> >>>>>>>>>>
> >>>>>>>>>>         if (!adev->in_s0ix)
> >>>>>>>>>> @@ -5178,6 +5190,9 @@ int amdgpu_do_asic_reset(struct list_hea=
d *device_list_handle,
> >>>>>>>>>>                                 if (r)
> >>>>>>>>>>                                         goto out;
> >>>>>>>>>>
> >>>>>>>>>> +                             if (tmp_adev->mman.buffer_funcs_=
ring->sched.ready)
> >>>>>>>>>> +                                     amdgpu_ttm_set_buffer_fu=
ncs_status(tmp_adev, true);
> >>>>>>>>>> +
> >>>>>>>>>>                                 if (vram_lost)
> >>>>>>>>>>                                         amdgpu_device_fill_res=
et_magic(tmp_adev);
> >>>>>>>>>>
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c b/driver=
s/gpu/drm/amd/amdgpu/amdgpu_sdma.c
> >>>>>>>>>> index e8cbc4142d80..1d9d187de6ee 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c
> >>>>>>>>>> @@ -292,27 +292,6 @@ int amdgpu_sdma_init_microcode(struct amd=
gpu_device *adev,
> >>>>>>>>>>         return err;
> >>>>>>>>>>     }
> >>>>>>>>>>
> >>>>>>>>>> -void amdgpu_sdma_unset_buffer_funcs_helper(struct amdgpu_devi=
ce *adev)
> >>>>>>>>>> -{
> >>>>>>>>>> -     struct amdgpu_ring *sdma;
> >>>>>>>>>> -     int i;
> >>>>>>>>>> -
> >>>>>>>>>> -     for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>> -             if (adev->sdma.has_page_queue) {
> >>>>>>>>>> -                     sdma =3D &adev->sdma.instance[i].page;
> >>>>>>>>>> -                     if (adev->mman.buffer_funcs_ring =3D=3D =
sdma) {
> >>>>>>>>>> -                             amdgpu_ttm_set_buffer_funcs_stat=
us(adev, false);
> >>>>>>>>>> -                             break;
> >>>>>>>>>> -                     }
> >>>>>>>>>> -             }
> >>>>>>>>>> -             sdma =3D &adev->sdma.instance[i].ring;
> >>>>>>>>>> -             if (adev->mman.buffer_funcs_ring =3D=3D sdma) {
> >>>>>>>>>> -                     amdgpu_ttm_set_buffer_funcs_status(adev,=
 false);
> >>>>>>>>>> -                     break;
> >>>>>>>>>> -             }
> >>>>>>>>>> -     }
> >>>>>>>>>> -}
> >>>>>>>>>> -
> >>>>>>>>>>     int amdgpu_sdma_ras_sw_init(struct amdgpu_device *adev)
> >>>>>>>>>>     {
> >>>>>>>>>>         int err =3D 0;
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h b/driver=
s/gpu/drm/amd/amdgpu/amdgpu_sdma.h
> >>>>>>>>>> index 513ac22120c1..173a2a308078 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h
> >>>>>>>>>> @@ -169,7 +169,6 @@ int amdgpu_sdma_init_microcode(struct amdg=
pu_device *adev, u32 instance,
> >>>>>>>>>>                                bool duplicate);
> >>>>>>>>>>     void amdgpu_sdma_destroy_inst_ctx(struct amdgpu_device *ad=
ev,
> >>>>>>>>>>             bool duplicate);
> >>>>>>>>>> -void amdgpu_sdma_unset_buffer_funcs_helper(struct amdgpu_devi=
ce *adev);
> >>>>>>>>>>     int amdgpu_sdma_ras_sw_init(struct amdgpu_device *adev);
> >>>>>>>>>>
> >>>>>>>>>>     #endif
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c b/drivers/g=
pu/drm/amd/amdgpu/cik_sdma.c
> >>>>>>>>>> index ee5dce6f6043..a3fccc4c1f43 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>>>>>>>>> @@ -308,8 +308,6 @@ static void cik_sdma_gfx_stop(struct amdgp=
u_device *adev)
> >>>>>>>>>>         u32 rb_cntl;
> >>>>>>>>>>         int i;
> >>>>>>>>>>
> >>>>>>>>>> -     amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> -
> >>>>>>>>>>         for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>>                 rb_cntl =3D RREG32(mmSDMA0_GFX_RB_CNTL + sdma_=
offsets[i]);
> >>>>>>>>>>                 rb_cntl &=3D ~SDMA0_GFX_RB_CNTL__RB_ENABLE_MAS=
K;
> >>>>>>>>>> @@ -498,9 +496,6 @@ static int cik_sdma_gfx_resume(struct amdg=
pu_device *adev)
> >>>>>>>>>>                 r =3D amdgpu_ring_test_helper(ring);
> >>>>>>>>>>                 if (r)
> >>>>>>>>>>                         return r;
> >>>>>>>>>> -
> >>>>>>>>>> -             if (adev->mman.buffer_funcs_ring =3D=3D ring)
> >>>>>>>>>> -                     amdgpu_ttm_set_buffer_funcs_status(adev,=
 true);
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>>         return 0;
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c b/drivers/=
gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>>>>>>>>> index b58a13bd75db..45377a175250 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>>>>>>>>> @@ -339,8 +339,6 @@ static void sdma_v2_4_gfx_stop(struct amdg=
pu_device *adev)
> >>>>>>>>>>         u32 rb_cntl, ib_cntl;
> >>>>>>>>>>         int i;
> >>>>>>>>>>
> >>>>>>>>>> -     amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> -
> >>>>>>>>>>         for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>>                 rb_cntl =3D RREG32(mmSDMA0_GFX_RB_CNTL + sdma_=
offsets[i]);
> >>>>>>>>>>                 rb_cntl =3D REG_SET_FIELD(rb_cntl, SDMA0_GFX_R=
B_CNTL, RB_ENABLE, 0);
> >>>>>>>>>> @@ -474,9 +472,6 @@ static int sdma_v2_4_gfx_resume(struct amd=
gpu_device *adev)
> >>>>>>>>>>                 r =3D amdgpu_ring_test_helper(ring);
> >>>>>>>>>>                 if (r)
> >>>>>>>>>>                         return r;
> >>>>>>>>>> -
> >>>>>>>>>> -             if (adev->mman.buffer_funcs_ring =3D=3D ring)
> >>>>>>>>>> -                     amdgpu_ttm_set_buffer_funcs_status(adev,=
 true);
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>>         return 0;
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c b/drivers/=
gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>>>>>>>>> index c5ea32687eb5..2ad615be4bb3 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>>>>>>>>> @@ -513,8 +513,6 @@ static void sdma_v3_0_gfx_stop(struct amdg=
pu_device *adev)
> >>>>>>>>>>         u32 rb_cntl, ib_cntl;
> >>>>>>>>>>         int i;
> >>>>>>>>>>
> >>>>>>>>>> -     amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> -
> >>>>>>>>>>         for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>>                 rb_cntl =3D RREG32(mmSDMA0_GFX_RB_CNTL + sdma_=
offsets[i]);
> >>>>>>>>>>                 rb_cntl =3D REG_SET_FIELD(rb_cntl, SDMA0_GFX_R=
B_CNTL, RB_ENABLE, 0);
> >>>>>>>>>> @@ -746,9 +744,6 @@ static int sdma_v3_0_gfx_resume(struct amd=
gpu_device *adev)
> >>>>>>>>>>                 r =3D amdgpu_ring_test_helper(ring);
> >>>>>>>>>>                 if (r)
> >>>>>>>>>>                         return r;
> >>>>>>>>>> -
> >>>>>>>>>> -             if (adev->mman.buffer_funcs_ring =3D=3D ring)
> >>>>>>>>>> -                     amdgpu_ttm_set_buffer_funcs_status(adev,=
 true);
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>>         return 0;
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c b/drivers/=
gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>>>>>>>> index 683d51ae4bf1..3d68dd5523c6 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>>>>>>>> @@ -877,8 +877,6 @@ static void sdma_v4_0_gfx_enable(struct am=
dgpu_device *adev, bool enable)
> >>>>>>>>>>         u32 rb_cntl, ib_cntl;
> >>>>>>>>>>         int i;
> >>>>>>>>>>
> >>>>>>>>>> -     amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> -
> >>>>>>>>>>         for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>>                 rb_cntl =3D RREG32_SDMA(i, mmSDMA0_GFX_RB_CNTL=
);
> >>>>>>>>>>                 rb_cntl =3D REG_SET_FIELD(rb_cntl, SDMA0_GFX_R=
B_CNTL, RB_ENABLE, enable ? 1 : 0);
> >>>>>>>>>> @@ -913,8 +911,6 @@ static void sdma_v4_0_page_stop(struct amd=
gpu_device *adev)
> >>>>>>>>>>         u32 rb_cntl, ib_cntl;
> >>>>>>>>>>         int i;
> >>>>>>>>>>
> >>>>>>>>>> -     amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> -
> >>>>>>>>>>         for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>>                 rb_cntl =3D RREG32_SDMA(i, mmSDMA0_PAGE_RB_CNT=
L);
> >>>>>>>>>>                 rb_cntl =3D REG_SET_FIELD(rb_cntl, SDMA0_PAGE_=
RB_CNTL,
> >>>>>>>>>> @@ -1402,13 +1398,7 @@ static int sdma_v4_0_start(struct amdgp=
u_device *adev)
> >>>>>>>>>>                         r =3D amdgpu_ring_test_helper(page);
> >>>>>>>>>>                         if (r)
> >>>>>>>>>>                                 return r;
> >>>>>>>>>> -
> >>>>>>>>>> -                     if (adev->mman.buffer_funcs_ring =3D=3D =
page)
> >>>>>>>>>> -                             amdgpu_ttm_set_buffer_funcs_stat=
us(adev, true);
> >>>>>>>>>>                 }
> >>>>>>>>>> -
> >>>>>>>>>> -             if (adev->mman.buffer_funcs_ring =3D=3D ring)
> >>>>>>>>>> -                     amdgpu_ttm_set_buffer_funcs_status(adev,=
 true);
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>>         return r;
> >>>>>>>>>> @@ -1921,11 +1911,8 @@ static int sdma_v4_0_hw_fini(void *hand=
le)
> >>>>>>>>>>         struct amdgpu_device *adev =3D (struct amdgpu_device *=
)handle;
> >>>>>>>>>>         int i;
> >>>>>>>>>>
> >>>>>>>>>> -     if (amdgpu_sriov_vf(adev)) {
> >>>>>>>>>> -             /* disable the scheduler for SDMA */
> >>>>>>>>>> -             amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> +     if (amdgpu_sriov_vf(adev))
> >>>>>>>>>>                 return 0;
> >>>>>>>>>> -     }
> >>>>>>>>>>
> >>>>>>>>>>         if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SD=
MA)) {
> >>>>>>>>>>                 for (i =3D 0; i < adev->sdma.num_instances; i+=
+) {
> >>>>>>>>>> @@ -1964,7 +1951,6 @@ static int sdma_v4_0_resume(void *handle=
)
> >>>>>>>>>>         if (adev->in_s0ix) {
> >>>>>>>>>>                 sdma_v4_0_enable(adev, true);
> >>>>>>>>>>                 sdma_v4_0_gfx_enable(adev, true);
> >>>>>>>>>> -             amdgpu_ttm_set_buffer_funcs_status(adev, true);
> >>>>>>>>>>                 return 0;
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c b/drivers/=
gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>>>>>>>> index be5d099c9898..c78027ebdcb9 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>>>>>>>> @@ -559,8 +559,6 @@ static void sdma_v5_0_gfx_stop(struct amdg=
pu_device *adev)
> >>>>>>>>>>         u32 rb_cntl, ib_cntl;
> >>>>>>>>>>         int i;
> >>>>>>>>>>
> >>>>>>>>>> -     amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> -
> >>>>>>>>>>         for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>>                 rb_cntl =3D RREG32_SOC15_IP(GC, sdma_v5_0_get_=
reg_offset(adev, i, mmSDMA0_GFX_RB_CNTL));
> >>>>>>>>>>                 rb_cntl =3D REG_SET_FIELD(rb_cntl, SDMA0_GFX_R=
B_CNTL, RB_ENABLE, 0);
> >>>>>>>>>> @@ -825,9 +823,6 @@ static int sdma_v5_0_gfx_resume(struct amd=
gpu_device *adev)
> >>>>>>>>>>                 r =3D amdgpu_ring_test_helper(ring);
> >>>>>>>>>>                 if (r)
> >>>>>>>>>>                         return r;
> >>>>>>>>>> -
> >>>>>>>>>> -             if (adev->mman.buffer_funcs_ring =3D=3D ring)
> >>>>>>>>>> -                     amdgpu_ttm_set_buffer_funcs_status(adev,=
 true);
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>>         return 0;
> >>>>>>>>>> @@ -1426,11 +1421,8 @@ static int sdma_v5_0_hw_fini(void *hand=
le)
> >>>>>>>>>>     {
> >>>>>>>>>>         struct amdgpu_device *adev =3D (struct amdgpu_device *=
)handle;
> >>>>>>>>>>
> >>>>>>>>>> -     if (amdgpu_sriov_vf(adev)) {
> >>>>>>>>>> -             /* disable the scheduler for SDMA */
> >>>>>>>>>> -             amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> +     if (amdgpu_sriov_vf(adev))
> >>>>>>>>>>                 return 0;
> >>>>>>>>>> -     }
> >>>>>>>>>>
> >>>>>>>>>>         sdma_v5_0_ctx_switch_enable(adev, false);
> >>>>>>>>>>         sdma_v5_0_enable(adev, false);
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c b/drivers/=
gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>>>>>>>> index a3e8b10c071c..2e35f3571774 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>>>>>>>> @@ -364,8 +364,6 @@ static void sdma_v5_2_gfx_stop(struct amdg=
pu_device *adev)
> >>>>>>>>>>         u32 rb_cntl, ib_cntl;
> >>>>>>>>>>         int i;
> >>>>>>>>>>
> >>>>>>>>>> -     amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> -
> >>>>>>>>>>         for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>>                 rb_cntl =3D RREG32_SOC15_IP(GC, sdma_v5_2_get_=
reg_offset(adev, i, mmSDMA0_GFX_RB_CNTL));
> >>>>>>>>>>                 rb_cntl =3D REG_SET_FIELD(rb_cntl, SDMA0_GFX_R=
B_CNTL, RB_ENABLE, 0);
> >>>>>>>>>> @@ -625,9 +623,6 @@ static int sdma_v5_2_gfx_resume(struct amd=
gpu_device *adev)
> >>>>>>>>>>                 r =3D amdgpu_ring_test_helper(ring);
> >>>>>>>>>>                 if (r)
> >>>>>>>>>>                         return r;
> >>>>>>>>>> -
> >>>>>>>>>> -             if (adev->mman.buffer_funcs_ring =3D=3D ring)
> >>>>>>>>>> -                     amdgpu_ttm_set_buffer_funcs_status(adev,=
 true);
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>>         return 0;
> >>>>>>>>>> @@ -1284,11 +1279,8 @@ static int sdma_v5_2_hw_fini(void *hand=
le)
> >>>>>>>>>>     {
> >>>>>>>>>>         struct amdgpu_device *adev =3D (struct amdgpu_device *=
)handle;
> >>>>>>>>>>
> >>>>>>>>>> -     if (amdgpu_sriov_vf(adev)) {
> >>>>>>>>>> -             /* disable the scheduler for SDMA */
> >>>>>>>>>> -             amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> +     if (amdgpu_sriov_vf(adev))
> >>>>>>>>>>                 return 0;
> >>>>>>>>>> -     }
> >>>>>>>>>>
> >>>>>>>>>>         sdma_v5_2_ctx_switch_enable(adev, false);
> >>>>>>>>>>         sdma_v5_2_enable(adev, false);
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v6_0.c b/drivers/=
gpu/drm/amd/amdgpu/sdma_v6_0.c
> >>>>>>>>>> index 445a34549d2c..1c6ff511f501 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v6_0.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v6_0.c
> >>>>>>>>>> @@ -348,8 +348,6 @@ static void sdma_v6_0_gfx_stop(struct amdg=
pu_device *adev)
> >>>>>>>>>>         u32 rb_cntl, ib_cntl;
> >>>>>>>>>>         int i;
> >>>>>>>>>>
> >>>>>>>>>> -     amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> -
> >>>>>>>>>>         for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>>                 rb_cntl =3D RREG32_SOC15_IP(GC, sdma_v6_0_get_=
reg_offset(adev, i, regSDMA0_QUEUE0_RB_CNTL));
> >>>>>>>>>>                 rb_cntl =3D REG_SET_FIELD(rb_cntl, SDMA0_QUEUE=
0_RB_CNTL, RB_ENABLE, 0);
> >>>>>>>>>> @@ -561,9 +559,6 @@ static int sdma_v6_0_gfx_resume(struct amd=
gpu_device *adev)
> >>>>>>>>>>                 r =3D amdgpu_ring_test_helper(ring);
> >>>>>>>>>>                 if (r)
> >>>>>>>>>>                         return r;
> >>>>>>>>>> -
> >>>>>>>>>> -             if (adev->mman.buffer_funcs_ring =3D=3D ring)
> >>>>>>>>>> -                     amdgpu_ttm_set_buffer_funcs_status(adev,=
 true);
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>>         return 0;
> >>>>>>>>>> @@ -1308,11 +1303,8 @@ static int sdma_v6_0_hw_fini(void *hand=
le)
> >>>>>>>>>>     {
> >>>>>>>>>>         struct amdgpu_device *adev =3D (struct amdgpu_device *=
)handle;
> >>>>>>>>>>
> >>>>>>>>>> -     if (amdgpu_sriov_vf(adev)) {
> >>>>>>>>>> -             /* disable the scheduler for SDMA */
> >>>>>>>>>> -             amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> +     if (amdgpu_sriov_vf(adev))
> >>>>>>>>>>                 return 0;
> >>>>>>>>>> -     }
> >>>>>>>>>>
> >>>>>>>>>>         sdma_v6_0_ctxempty_int_enable(adev, false);
> >>>>>>>>>>         sdma_v6_0_enable(adev, false);
> >>>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/si_dma.c b/drivers/gpu=
/drm/amd/amdgpu/si_dma.c
> >>>>>>>>>> index 42c4547f32ec..9aa0e11ee673 100644
> >>>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>>>>>>>>> @@ -115,8 +115,6 @@ static void si_dma_stop(struct amdgpu_devi=
ce *adev)
> >>>>>>>>>>         u32 rb_cntl;
> >>>>>>>>>>         unsigned i;
> >>>>>>>>>>
> >>>>>>>>>> -     amdgpu_sdma_unset_buffer_funcs_helper(adev);
> >>>>>>>>>> -
> >>>>>>>>>>         for (i =3D 0; i < adev->sdma.num_instances; i++) {
> >>>>>>>>>>                 /* dma0 */
> >>>>>>>>>>                 rb_cntl =3D RREG32(DMA_RB_CNTL + sdma_offsets[=
i]);
> >>>>>>>>>> @@ -177,9 +175,6 @@ static int si_dma_start(struct amdgpu_devi=
ce *adev)
> >>>>>>>>>>                 r =3D amdgpu_ring_test_helper(ring);
> >>>>>>>>>>                 if (r)
> >>>>>>>>>>                         return r;
> >>>>>>>>>> -
> >>>>>>>>>> -             if (adev->mman.buffer_funcs_ring =3D=3D ring)
> >>>>>>>>>> -                     amdgpu_ttm_set_buffer_funcs_status(adev,=
 true);
> >>>>>>>>>>         }
> >>>>>>>>>>
> >>>>>>>>>>         return 0;
>
