module INToRecFN( 
  input         io_signedIn, 
  input  [63:0] io_in, 
  input  [2:0]  io_roundingMode, 
  output [32:0] io_out, 
  output [4:0]  io_exceptionFlags 
);
  wire  roundAnyRawFNToRecFN_io_in_isZero; 
  wire  roundAnyRawFNToRecFN_io_in_sign; 
  wire [7:0] roundAnyRawFNToRecFN_io_in_sExp; 
  wire [64:0] roundAnyRawFNToRecFN_io_in_sig; 
  wire [2:0] roundAnyRawFNToRecFN_io_roundingMode; 
  wire [32:0] roundAnyRawFNToRecFN_io_out; 
  wire [4:0] roundAnyRawFNToRecFN_io_exceptionFlags; 
  wire  _T_10; 
  wire  intAsRawFloat_sign; 
  wire [64:0] _T_12; 
  wire [64:0] _T_13; 
  wire [63:0] _T_14; 
  wire [63:0] _T_15; 
  wire [127:0] _T_16; 
  wire [63:0] _T_17; 
  wire [31:0] _T_20; 
  wire [63:0] _T_21; 
  wire [31:0] _T_22; 
  wire [63:0] _GEN_0; 
  wire [63:0] _T_23; 
  wire [63:0] _T_25; 
  wire [63:0] _T_26; 
  wire [47:0] _T_30; 
  wire [63:0] _GEN_1; 
  wire [63:0] _T_31; 
  wire [47:0] _T_32; 
  wire [63:0] _GEN_2; 
  wire [63:0] _T_33; 
  wire [63:0] _T_35; 
  wire [63:0] _T_36; 
  wire [55:0] _T_40; 
  wire [63:0] _GEN_3; 
  wire [63:0] _T_41; 
  wire [55:0] _T_42; 
  wire [63:0] _GEN_4; 
  wire [63:0] _T_43; 
  wire [63:0] _T_45; 
  wire [63:0] _T_46; 
  wire [59:0] _T_50; 
  wire [63:0] _GEN_5; 
  wire [63:0] _T_51; 
  wire [59:0] _T_52; 
  wire [63:0] _GEN_6; 
  wire [63:0] _T_53; 
  wire [63:0] _T_55; 
  wire [63:0] _T_56; 
  wire [61:0] _T_60; 
  wire [63:0] _GEN_7; 
  wire [63:0] _T_61; 
  wire [61:0] _T_62; 
  wire [63:0] _GEN_8; 
  wire [63:0] _T_63; 
  wire [63:0] _T_65; 
  wire [63:0] _T_66; 
  wire [62:0] _T_70; 
  wire [63:0] _GEN_9; 
  wire [63:0] _T_71; 
  wire [62:0] _T_72; 
  wire [63:0] _GEN_10; 
  wire [63:0] _T_73; 
  wire [63:0] _T_75; 
  wire [63:0] _T_76; 
  wire  _T_77; 
  wire  _T_78; 
  wire  _T_79; 
  wire  _T_80; 
  wire  _T_81; 
  wire  _T_82; 
  wire  _T_83; 
  wire  _T_84; 
  wire  _T_85; 
  wire  _T_86; 
  wire  _T_87; 
  wire  _T_88; 
  wire  _T_89; 
  wire  _T_90; 
  wire  _T_91; 
  wire  _T_92; 
  wire  _T_93; 
  wire  _T_94; 
  wire  _T_95; 
  wire  _T_96; 
  wire  _T_97; 
  wire  _T_98; 
  wire  _T_99; 
  wire  _T_100; 
  wire  _T_101; 
  wire  _T_102; 
  wire  _T_103; 
  wire  _T_104; 
  wire  _T_105; 
  wire  _T_106; 
  wire  _T_107; 
  wire  _T_108; 
  wire  _T_109; 
  wire  _T_110; 
  wire  _T_111; 
  wire  _T_112; 
  wire  _T_113; 
  wire  _T_114; 
  wire  _T_115; 
  wire  _T_116; 
  wire  _T_117; 
  wire  _T_118; 
  wire  _T_119; 
  wire  _T_120; 
  wire  _T_121; 
  wire  _T_122; 
  wire  _T_123; 
  wire  _T_124; 
  wire  _T_125; 
  wire  _T_126; 
  wire  _T_127; 
  wire  _T_128; 
  wire  _T_129; 
  wire  _T_130; 
  wire  _T_131; 
  wire  _T_132; 
  wire  _T_133; 
  wire  _T_134; 
  wire  _T_135; 
  wire  _T_136; 
  wire  _T_137; 
  wire  _T_138; 
  wire  _T_139; 
  wire [5:0] _T_141; 
  wire [5:0] _T_142; 
  wire [5:0] _T_143; 
  wire [5:0] _T_144; 
  wire [5:0] _T_145; 
  wire [5:0] _T_146; 
  wire [5:0] _T_147; 
  wire [5:0] _T_148; 
  wire [5:0] _T_149; 
  wire [5:0] _T_150; 
  wire [5:0] _T_151; 
  wire [5:0] _T_152; 
  wire [5:0] _T_153; 
  wire [5:0] _T_154; 
  wire [5:0] _T_155; 
  wire [5:0] _T_156; 
  wire [5:0] _T_157; 
  wire [5:0] _T_158; 
  wire [5:0] _T_159; 
  wire [5:0] _T_160; 
  wire [5:0] _T_161; 
  wire [5:0] _T_162; 
  wire [5:0] _T_163; 
  wire [5:0] _T_164; 
  wire [5:0] _T_165; 
  wire [5:0] _T_166; 
  wire [5:0] _T_167; 
  wire [5:0] _T_168; 
  wire [5:0] _T_169; 
  wire [5:0] _T_170; 
  wire [5:0] _T_171; 
  wire [5:0] _T_172; 
  wire [5:0] _T_173; 
  wire [5:0] _T_174; 
  wire [5:0] _T_175; 
  wire [5:0] _T_176; 
  wire [5:0] _T_177; 
  wire [5:0] _T_178; 
  wire [5:0] _T_179; 
  wire [5:0] _T_180; 
  wire [5:0] _T_181; 
  wire [5:0] _T_182; 
  wire [5:0] _T_183; 
  wire [5:0] _T_184; 
  wire [5:0] _T_185; 
  wire [5:0] _T_186; 
  wire [5:0] _T_187; 
  wire [5:0] _T_188; 
  wire [5:0] _T_189; 
  wire [5:0] _T_190; 
  wire [5:0] _T_191; 
  wire [5:0] _T_192; 
  wire [5:0] _T_193; 
  wire [5:0] _T_194; 
  wire [5:0] _T_195; 
  wire [5:0] _T_196; 
  wire [5:0] _T_197; 
  wire [5:0] _T_198; 
  wire [5:0] _T_199; 
  wire [5:0] _T_200; 
  wire [5:0] _T_201; 
  wire [5:0] _T_202; 
  wire [5:0] _T_203; 
  wire [126:0] _GEN_11; 
  wire [126:0] _T_204; 
  wire [63:0] _T_205; 
  wire  _T_207; 
  wire [5:0] _T_210; 
  wire [6:0] _T_211; 
  RoundAnyRawFNToRecFN_1 roundAnyRawFNToRecFN ( 
    .io_in_isZero(roundAnyRawFNToRecFN_io_in_isZero),
    .io_in_sign(roundAnyRawFNToRecFN_io_in_sign),
    .io_in_sExp(roundAnyRawFNToRecFN_io_in_sExp),
    .io_in_sig(roundAnyRawFNToRecFN_io_in_sig),
    .io_roundingMode(roundAnyRawFNToRecFN_io_roundingMode),
    .io_out(roundAnyRawFNToRecFN_io_out),
    .io_exceptionFlags(roundAnyRawFNToRecFN_io_exceptionFlags)
  );
  assign _T_10 = io_in[63]; 
  assign intAsRawFloat_sign = io_signedIn & _T_10; 
  assign _T_12 = 64'h0 - io_in; 
  assign _T_13 = $unsigned(_T_12); 
  assign _T_14 = _T_13[63:0]; 
  assign _T_15 = intAsRawFloat_sign ? _T_14 : io_in; 
  assign _T_16 = {64'h0,_T_15}; 
  assign _T_17 = _T_16[63:0]; 
  assign _T_20 = _T_17[63:32]; 
  assign _T_21 = {{32'd0}, _T_20}; 
  assign _T_22 = _T_17[31:0]; 
  assign _GEN_0 = {{32'd0}, _T_22}; 
  assign _T_23 = _GEN_0 << 32; 
  assign _T_25 = _T_23 & 64'hffffffff00000000; 
  assign _T_26 = _T_21 | _T_25; 
  assign _T_30 = _T_26[63:16]; 
  assign _GEN_1 = {{16'd0}, _T_30}; 
  assign _T_31 = _GEN_1 & 64'hffff0000ffff; 
  assign _T_32 = _T_26[47:0]; 
  assign _GEN_2 = {{16'd0}, _T_32}; 
  assign _T_33 = _GEN_2 << 16; 
  assign _T_35 = _T_33 & 64'hffff0000ffff0000; 
  assign _T_36 = _T_31 | _T_35; 
  assign _T_40 = _T_36[63:8]; 
  assign _GEN_3 = {{8'd0}, _T_40}; 
  assign _T_41 = _GEN_3 & 64'hff00ff00ff00ff; 
  assign _T_42 = _T_36[55:0]; 
  assign _GEN_4 = {{8'd0}, _T_42}; 
  assign _T_43 = _GEN_4 << 8; 
  assign _T_45 = _T_43 & 64'hff00ff00ff00ff00; 
  assign _T_46 = _T_41 | _T_45; 
  assign _T_50 = _T_46[63:4]; 
  assign _GEN_5 = {{4'd0}, _T_50}; 
  assign _T_51 = _GEN_5 & 64'hf0f0f0f0f0f0f0f; 
  assign _T_52 = _T_46[59:0]; 
  assign _GEN_6 = {{4'd0}, _T_52}; 
  assign _T_53 = _GEN_6 << 4; 
  assign _T_55 = _T_53 & 64'hf0f0f0f0f0f0f0f0; 
  assign _T_56 = _T_51 | _T_55; 
  assign _T_60 = _T_56[63:2]; 
  assign _GEN_7 = {{2'd0}, _T_60}; 
  assign _T_61 = _GEN_7 & 64'h3333333333333333; 
  assign _T_62 = _T_56[61:0]; 
  assign _GEN_8 = {{2'd0}, _T_62}; 
  assign _T_63 = _GEN_8 << 2; 
  assign _T_65 = _T_63 & 64'hcccccccccccccccc; 
  assign _T_66 = _T_61 | _T_65; 
  assign _T_70 = _T_66[63:1]; 
  assign _GEN_9 = {{1'd0}, _T_70}; 
  assign _T_71 = _GEN_9 & 64'h5555555555555555; 
  assign _T_72 = _T_66[62:0]; 
  assign _GEN_10 = {{1'd0}, _T_72}; 
  assign _T_73 = _GEN_10 << 1; 
  assign _T_75 = _T_73 & 64'haaaaaaaaaaaaaaaa; 
  assign _T_76 = _T_71 | _T_75; 
  assign _T_77 = _T_76[0]; 
  assign _T_78 = _T_76[1]; 
  assign _T_79 = _T_76[2]; 
  assign _T_80 = _T_76[3]; 
  assign _T_81 = _T_76[4]; 
  assign _T_82 = _T_76[5]; 
  assign _T_83 = _T_76[6]; 
  assign _T_84 = _T_76[7]; 
  assign _T_85 = _T_76[8]; 
  assign _T_86 = _T_76[9]; 
  assign _T_87 = _T_76[10]; 
  assign _T_88 = _T_76[11]; 
  assign _T_89 = _T_76[12]; 
  assign _T_90 = _T_76[13]; 
  assign _T_91 = _T_76[14]; 
  assign _T_92 = _T_76[15]; 
  assign _T_93 = _T_76[16]; 
  assign _T_94 = _T_76[17]; 
  assign _T_95 = _T_76[18]; 
  assign _T_96 = _T_76[19]; 
  assign _T_97 = _T_76[20]; 
  assign _T_98 = _T_76[21]; 
  assign _T_99 = _T_76[22]; 
  assign _T_100 = _T_76[23]; 
  assign _T_101 = _T_76[24]; 
  assign _T_102 = _T_76[25]; 
  assign _T_103 = _T_76[26]; 
  assign _T_104 = _T_76[27]; 
  assign _T_105 = _T_76[28]; 
  assign _T_106 = _T_76[29]; 
  assign _T_107 = _T_76[30]; 
  assign _T_108 = _T_76[31]; 
  assign _T_109 = _T_76[32]; 
  assign _T_110 = _T_76[33]; 
  assign _T_111 = _T_76[34]; 
  assign _T_112 = _T_76[35]; 
  assign _T_113 = _T_76[36]; 
  assign _T_114 = _T_76[37]; 
  assign _T_115 = _T_76[38]; 
  assign _T_116 = _T_76[39]; 
  assign _T_117 = _T_76[40]; 
  assign _T_118 = _T_76[41]; 
  assign _T_119 = _T_76[42]; 
  assign _T_120 = _T_76[43]; 
  assign _T_121 = _T_76[44]; 
  assign _T_122 = _T_76[45]; 
  assign _T_123 = _T_76[46]; 
  assign _T_124 = _T_76[47]; 
  assign _T_125 = _T_76[48]; 
  assign _T_126 = _T_76[49]; 
  assign _T_127 = _T_76[50]; 
  assign _T_128 = _T_76[51]; 
  assign _T_129 = _T_76[52]; 
  assign _T_130 = _T_76[53]; 
  assign _T_131 = _T_76[54]; 
  assign _T_132 = _T_76[55]; 
  assign _T_133 = _T_76[56]; 
  assign _T_134 = _T_76[57]; 
  assign _T_135 = _T_76[58]; 
  assign _T_136 = _T_76[59]; 
  assign _T_137 = _T_76[60]; 
  assign _T_138 = _T_76[61]; 
  assign _T_139 = _T_76[62]; 
  assign _T_141 = _T_139 ? 6'h3e : 6'h3f; 
  assign _T_142 = _T_138 ? 6'h3d : _T_141; 
  assign _T_143 = _T_137 ? 6'h3c : _T_142; 
  assign _T_144 = _T_136 ? 6'h3b : _T_143; 
  assign _T_145 = _T_135 ? 6'h3a : _T_144; 
  assign _T_146 = _T_134 ? 6'h39 : _T_145; 
  assign _T_147 = _T_133 ? 6'h38 : _T_146; 
  assign _T_148 = _T_132 ? 6'h37 : _T_147; 
  assign _T_149 = _T_131 ? 6'h36 : _T_148; 
  assign _T_150 = _T_130 ? 6'h35 : _T_149; 
  assign _T_151 = _T_129 ? 6'h34 : _T_150; 
  assign _T_152 = _T_128 ? 6'h33 : _T_151; 
  assign _T_153 = _T_127 ? 6'h32 : _T_152; 
  assign _T_154 = _T_126 ? 6'h31 : _T_153; 
  assign _T_155 = _T_125 ? 6'h30 : _T_154; 
  assign _T_156 = _T_124 ? 6'h2f : _T_155; 
  assign _T_157 = _T_123 ? 6'h2e : _T_156; 
  assign _T_158 = _T_122 ? 6'h2d : _T_157; 
  assign _T_159 = _T_121 ? 6'h2c : _T_158; 
  assign _T_160 = _T_120 ? 6'h2b : _T_159; 
  assign _T_161 = _T_119 ? 6'h2a : _T_160; 
  assign _T_162 = _T_118 ? 6'h29 : _T_161; 
  assign _T_163 = _T_117 ? 6'h28 : _T_162; 
  assign _T_164 = _T_116 ? 6'h27 : _T_163; 
  assign _T_165 = _T_115 ? 6'h26 : _T_164; 
  assign _T_166 = _T_114 ? 6'h25 : _T_165; 
  assign _T_167 = _T_113 ? 6'h24 : _T_166; 
  assign _T_168 = _T_112 ? 6'h23 : _T_167; 
  assign _T_169 = _T_111 ? 6'h22 : _T_168; 
  assign _T_170 = _T_110 ? 6'h21 : _T_169; 
  assign _T_171 = _T_109 ? 6'h20 : _T_170; 
  assign _T_172 = _T_108 ? 6'h1f : _T_171; 
  assign _T_173 = _T_107 ? 6'h1e : _T_172; 
  assign _T_174 = _T_106 ? 6'h1d : _T_173; 
  assign _T_175 = _T_105 ? 6'h1c : _T_174; 
  assign _T_176 = _T_104 ? 6'h1b : _T_175; 
  assign _T_177 = _T_103 ? 6'h1a : _T_176; 
  assign _T_178 = _T_102 ? 6'h19 : _T_177; 
  assign _T_179 = _T_101 ? 6'h18 : _T_178; 
  assign _T_180 = _T_100 ? 6'h17 : _T_179; 
  assign _T_181 = _T_99 ? 6'h16 : _T_180; 
  assign _T_182 = _T_98 ? 6'h15 : _T_181; 
  assign _T_183 = _T_97 ? 6'h14 : _T_182; 
  assign _T_184 = _T_96 ? 6'h13 : _T_183; 
  assign _T_185 = _T_95 ? 6'h12 : _T_184; 
  assign _T_186 = _T_94 ? 6'h11 : _T_185; 
  assign _T_187 = _T_93 ? 6'h10 : _T_186; 
  assign _T_188 = _T_92 ? 6'hf : _T_187; 
  assign _T_189 = _T_91 ? 6'he : _T_188; 
  assign _T_190 = _T_90 ? 6'hd : _T_189; 
  assign _T_191 = _T_89 ? 6'hc : _T_190; 
  assign _T_192 = _T_88 ? 6'hb : _T_191; 
  assign _T_193 = _T_87 ? 6'ha : _T_192; 
  assign _T_194 = _T_86 ? 6'h9 : _T_193; 
  assign _T_195 = _T_85 ? 6'h8 : _T_194; 
  assign _T_196 = _T_84 ? 6'h7 : _T_195; 
  assign _T_197 = _T_83 ? 6'h6 : _T_196; 
  assign _T_198 = _T_82 ? 6'h5 : _T_197; 
  assign _T_199 = _T_81 ? 6'h4 : _T_198; 
  assign _T_200 = _T_80 ? 6'h3 : _T_199; 
  assign _T_201 = _T_79 ? 6'h2 : _T_200; 
  assign _T_202 = _T_78 ? 6'h1 : _T_201; 
  assign _T_203 = _T_77 ? 6'h0 : _T_202; 
  assign _GEN_11 = {{63'd0}, _T_17}; 
  assign _T_204 = _GEN_11 << _T_203; 
  assign _T_205 = _T_204[63:0]; 
  assign _T_207 = _T_205[63]; 
  assign _T_210 = ~ _T_203; 
  assign _T_211 = {1'h1,_T_210}; 
  assign io_out = roundAnyRawFNToRecFN_io_out; 
  assign io_exceptionFlags = roundAnyRawFNToRecFN_io_exceptionFlags; 
  assign roundAnyRawFNToRecFN_io_in_isZero = _T_207 == 1'h0; 
  assign roundAnyRawFNToRecFN_io_in_sign = io_signedIn & _T_10; 
  assign roundAnyRawFNToRecFN_io_in_sExp = {1'b0,$signed(_T_211)}; 
  assign roundAnyRawFNToRecFN_io_in_sig = {{1'd0}, _T_205}; 
  assign roundAnyRawFNToRecFN_io_roundingMode = io_roundingMode; 
endmodule
