ResetHalt

;Set VBR at address 40000000 
writecontrolreg 0x0801 0x40000000

;Turn on RAMBAR1 at address 80000000 
writecontrolreg 0x0C05 0x80000021

;Init CS0
writemem.l 0xFC008000 0x00000000;
writemem.l 0xFC008008 0x00001FA0;
writemem.l 0xFC008004 0x00FF0001;

;SDRAM Initialization

delay 100

writemem.l 0xFC0B8110	0x40000019  ; SDCS0 

writemem.l 0xFC0B8008	0x43711630  ; SDCFG1
writemem.l 0xFC0B800C	0x56670000  ; SDCFG2

; Issue PALL
writemem.l 0xFC0B8004	0xE1092002  ; SDCR


; Issue LEMR
writemem.l 0xFC0B8000	0x81810000  ; SDMR

; Write mode register
writemem.l 0xFC0B8000	0x00CD0000  ; SDMR


; Wait a bit
delay 1000

; Issue PALL
writemem.l 0xFC0B8004	0xE1092002  ; SDCR


; Perform two refresh cycles
writemem.l 0xFC0B8004	0xE1092004  ; SDCR
writemem.l 0xFC0B8004	0xE1092004  ; SDCR

;writemem.l 0xFC0B8000	0x018D0000  ; SDMR


writemem.l 0xFC0B8004	0x71092C00  ; SDCR


; Wait a bit
delay 100

