

================================================================
== Vitis HLS Report for 'merge_1'
================================================================
* Date:           Wed May  7 15:15:09 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.265 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |       14|     6155|  70.000 ns|  30.775 us|   14|  6155|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_merge_1_Pipeline_merge_label1_fu_56  |merge_1_Pipeline_merge_label1  |        3|     2050|  15.000 ns|  10.250 us|    3|  2050|       no|
        |grp_merge_1_Pipeline_merge_label2_fu_67  |merge_1_Pipeline_merge_label2  |        3|     2050|  15.000 ns|  10.250 us|    3|  2050|       no|
        |grp_merge_1_Pipeline_merge_label3_fu_77  |merge_1_Pipeline_merge_label3  |        3|     2050|  15.000 ns|  10.250 us|    3|  2050|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      152|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      481|      539|    -|
|Memory               |        4|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      163|    -|
|Register             |        -|     -|      128|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      609|      854|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |grp_merge_1_Pipeline_merge_label1_fu_56  |merge_1_Pipeline_merge_label1  |        0|   0|   67|   97|    0|
    |grp_merge_1_Pipeline_merge_label2_fu_67  |merge_1_Pipeline_merge_label2  |        0|   0|  143|  156|    0|
    |grp_merge_1_Pipeline_merge_label3_fu_77  |merge_1_Pipeline_merge_label3  |        0|   0|  271|  286|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                               |        0|   0|  481|  539|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U  |merge_1_temp_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                            |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add9_fu_118_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln12_fu_125_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln5_fu_113_p2   |         +|   0|  0|  17|          11|           1|
    |add_ln7_fu_92_p2    |         +|   0|  0|  40|          33|           1|
    |j_fu_107_p2         |         +|   0|  0|  39|          32|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 152|         119|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |a_address0     |  20|          4|   11|         44|
    |a_ce0          |  20|          4|    1|          4|
    |a_we0          |   9|          2|    1|          2|
    |ap_NS_fsm      |  37|          7|    1|          7|
    |temp_address0  |  20|          4|   11|         44|
    |temp_ce0       |  20|          4|    1|          4|
    |temp_ce1       |   9|          2|    1|          2|
    |temp_d0        |  14|          3|   32|         96|
    |temp_we0       |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 163|         33|   60|        206|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add9_reg_164                                          |  11|   0|   11|          0|
    |add_ln12_reg_169                                      |  32|   0|   32|          0|
    |add_ln7_reg_144                                       |  33|   0|   33|          0|
    |ap_CS_fsm                                             |   6|   0|    6|          0|
    |grp_merge_1_Pipeline_merge_label1_fu_56_ap_start_reg  |   1|   0|    1|          0|
    |grp_merge_1_Pipeline_merge_label2_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |grp_merge_1_Pipeline_merge_label3_fu_77_ap_start_reg  |   1|   0|    1|          0|
    |j_reg_159                                             |  32|   0|   32|          0|
    |trunc_ln12_reg_149                                    |  11|   0|   11|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 128|   0|  128|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       merge.1|  return value|
|a_address0  |  out|   11|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_we0       |  out|    1|   ap_memory|             a|         array|
|a_d0        |  out|   32|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|start_r     |   in|   32|     ap_none|       start_r|        scalar|
|m           |   in|   32|     ap_none|             m|        scalar|
|stop        |   in|   32|     ap_none|          stop|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m"   --->   Operation 7 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%start_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %start_r"   --->   Operation 8 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.20ns)   --->   "%temp = alloca i64 1" [sort.c:4]   --->   Operation 9 'alloca' 'temp' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i32 %m_read" [sort.c:7]   --->   Operation 10 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.88ns)   --->   "%add_ln7 = add i33 %sext_ln7, i33 1" [sort.c:7]   --->   Operation 11 'add' 'add_ln7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [2/2] (1.65ns)   --->   "%call_ln7 = call void @merge.1_Pipeline_merge_label1, i32 %start_read, i33 %add_ln7, i32 %a, i32 %temp" [sort.c:7]   --->   Operation 12 'call' 'call_ln7' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %m_read" [sort.c:12]   --->   Operation 13 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln7 = call void @merge.1_Pipeline_merge_label1, i32 %start_read, i33 %add_ln7, i32 %a, i32 %temp" [sort.c:7]   --->   Operation 14 'call' 'call_ln7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.26>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%stop_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stop"   --->   Operation 15 'read' 'stop_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i32 %stop_read"   --->   Operation 16 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.88ns)   --->   "%j = add i32 %m_read, i32 1" [sort.c:12]   --->   Operation 17 'add' 'j' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln5 = add i11 %trunc_ln12, i11 1" [sort.c:5]   --->   Operation 18 'add' 'add_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 19 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add9 = add i11 %add_ln5, i11 %empty" [sort.c:5]   --->   Operation 19 'add' 'add9' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 20 [1/1] (0.88ns)   --->   "%add_ln12 = add i32 %stop_read, i32 1" [sort.c:12]   --->   Operation 20 'add' 'add_ln12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [2/2] (0.38ns)   --->   "%call_ln12 = call void @merge.1_Pipeline_merge_label2, i32 %j, i32 %add_ln12, i32 %a, i11 %add9, i32 %temp" [sort.c:12]   --->   Operation 21 'call' 'call_ln12' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln12 = call void @merge.1_Pipeline_merge_label2, i32 %j, i32 %add_ln12, i32 %a, i11 %add9, i32 %temp" [sort.c:12]   --->   Operation 22 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 23 [2/2] (0.38ns)   --->   "%call_ln12 = call void @merge.1_Pipeline_merge_label3, i32 %start_read, i32 %stop_read, i32 %start_read, i32 %add_ln12, i32 %temp, i32 %a" [sort.c:12]   --->   Operation 23 'call' 'call_ln12' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln12 = call void @merge.1_Pipeline_merge_label3, i32 %start_read, i32 %stop_read, i32 %start_read, i32 %add_ln12, i32 %temp, i32 %a" [sort.c:12]   --->   Operation 25 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [sort.c:32]   --->   Operation 26 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_read            (read         ) [ 0011000]
start_read        (read         ) [ 0011111]
temp              (alloca       ) [ 0011111]
sext_ln7          (sext         ) [ 0000000]
add_ln7           (add          ) [ 0010000]
trunc_ln12        (trunc        ) [ 0011000]
call_ln7          (call         ) [ 0000000]
stop_read         (read         ) [ 0000111]
empty             (trunc        ) [ 0000000]
j                 (add          ) [ 0000100]
add_ln5           (add          ) [ 0000000]
add9              (add          ) [ 0000100]
add_ln12          (add          ) [ 0000111]
call_ln12         (call         ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln12         (call         ) [ 0000000]
ret_ln32          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="start_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stop">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stop"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge.1_Pipeline_merge_label1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge.1_Pipeline_merge_label2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge.1_Pipeline_merge_label3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="temp_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="m_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="start_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="stop_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stop_read/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_merge_1_Pipeline_merge_label1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="33" slack="0"/>
<pin id="60" dir="0" index="3" bw="32" slack="0"/>
<pin id="61" dir="0" index="4" bw="32" slack="0"/>
<pin id="62" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln7/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_merge_1_Pipeline_merge_label2_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="0" index="3" bw="32" slack="0"/>
<pin id="72" dir="0" index="4" bw="11" slack="0"/>
<pin id="73" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_merge_1_Pipeline_merge_label3_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="4"/>
<pin id="80" dir="0" index="2" bw="32" slack="2"/>
<pin id="81" dir="0" index="3" bw="32" slack="4"/>
<pin id="82" dir="0" index="4" bw="32" slack="2"/>
<pin id="83" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="32" slack="0"/>
<pin id="85" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln7_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln7_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="trunc_ln12_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="empty_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln5_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="2"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add9_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add9/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln12_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="m_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2"/>
<pin id="134" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="137" class="1005" name="start_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_read "/>
</bind>
</comp>

<comp id="144" class="1005" name="add_ln7_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="33" slack="1"/>
<pin id="146" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="trunc_ln12_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="2"/>
<pin id="151" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="154" class="1005" name="stop_read_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2"/>
<pin id="156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="stop_read "/>
</bind>
</comp>

<comp id="159" class="1005" name="j_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="164" class="1005" name="add9_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="1"/>
<pin id="166" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add9 "/>
</bind>
</comp>

<comp id="169" class="1005" name="add_ln12_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="44" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="66"><net_src comp="34" pin="1"/><net_sink comp="56" pin=4"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="77" pin=6"/></net>

<net id="91"><net_src comp="38" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="92" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="102"><net_src comp="38" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="50" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="112"><net_src comp="107" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="113" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="103" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="2"/><net_sink comp="67" pin=4"/></net>

<net id="129"><net_src comp="50" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="2"/><net_sink comp="67" pin=2"/></net>

<net id="135"><net_src comp="38" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="140"><net_src comp="44" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="77" pin=3"/></net>

<net id="147"><net_src comp="92" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="152"><net_src comp="99" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="157"><net_src comp="50" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="162"><net_src comp="107" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="167"><net_src comp="118" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="67" pin=4"/></net>

<net id="172"><net_src comp="125" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="77" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {5 6 }
 - Input state : 
	Port: merge.1 : a | {1 2 3 4 }
	Port: merge.1 : start_r | {1 }
	Port: merge.1 : m | {1 }
	Port: merge.1 : stop | {3 }
  - Chain level:
	State 1
		add_ln7 : 1
		call_ln7 : 2
	State 2
	State 3
		add9 : 1
		call_ln12 : 2
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          | grp_merge_1_Pipeline_merge_label1_fu_56 |  0.387  |    75   |    68   |
|   call   | grp_merge_1_Pipeline_merge_label2_fu_67 |  0.387  |   161   |   127   |
|          | grp_merge_1_Pipeline_merge_label3_fu_77 |  1.161  |   289   |   225   |
|----------|-----------------------------------------|---------|---------|---------|
|          |              add_ln7_fu_92              |    0    |    0    |    39   |
|          |                 j_fu_107                |    0    |    0    |    39   |
|    add   |              add_ln5_fu_113             |    0    |    0    |    17   |
|          |               add9_fu_118               |    0    |    0    |    17   |
|          |             add_ln12_fu_125             |    0    |    0    |    39   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            m_read_read_fu_38            |    0    |    0    |    0    |
|   read   |          start_read_read_fu_44          |    0    |    0    |    0    |
|          |           stop_read_read_fu_50          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   sext   |              sext_ln7_fu_88             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |             trunc_ln12_fu_99            |    0    |    0    |    0    |
|          |               empty_fu_103              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |  1.935  |   525   |   571   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|temp|    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   add9_reg_164   |   11   |
| add_ln12_reg_169 |   32   |
|  add_ln7_reg_144 |   33   |
|     j_reg_159    |   32   |
|  m_read_reg_132  |   32   |
|start_read_reg_137|   32   |
| stop_read_reg_154|   32   |
|trunc_ln12_reg_149|   11   |
+------------------+--------+
|       Total      |   215  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
| grp_merge_1_Pipeline_merge_label1_fu_56 |  p1  |   2  |  32  |   64   ||    9    |
| grp_merge_1_Pipeline_merge_label1_fu_56 |  p2  |   2  |  33  |   66   ||    9    |
| grp_merge_1_Pipeline_merge_label2_fu_67 |  p1  |   2  |  32  |   64   ||    9    |
| grp_merge_1_Pipeline_merge_label2_fu_67 |  p2  |   2  |  32  |   64   ||    9    |
| grp_merge_1_Pipeline_merge_label2_fu_67 |  p4  |   2  |  11  |   22   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   280  ||  1.935  ||    45   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   525  |   571  |    -   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   45   |    -   |
|  Register |    -   |    -   |   215  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   740  |   616  |    0   |
+-----------+--------+--------+--------+--------+--------+
