#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cbfead3ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001cbfeb473e0_0 .net "PC", 31 0, v000001cbfeb3dab0_0;  1 drivers
v000001cbfeb489c0_0 .var "clk", 0 0;
v000001cbfeb487e0_0 .net "clkout", 0 0, L_000001cbfeac4bb0;  1 drivers
v000001cbfeb47f20_0 .net "cycles_consumed", 31 0, v000001cbfeb46cd0_0;  1 drivers
v000001cbfeb47700_0 .net "regs0", 31 0, L_000001cbfeac5240;  1 drivers
v000001cbfeb48c40_0 .net "regs1", 31 0, L_000001cbfeac58d0;  1 drivers
v000001cbfeb48f60_0 .net "regs2", 31 0, L_000001cbfeac5940;  1 drivers
v000001cbfeb47ac0_0 .net "regs3", 31 0, L_000001cbfeac4de0;  1 drivers
v000001cbfeb470c0_0 .net "regs4", 31 0, L_000001cbfeac5630;  1 drivers
v000001cbfeb475c0_0 .net "regs5", 31 0, L_000001cbfeac52b0;  1 drivers
v000001cbfeb48380_0 .var "rst", 0 0;
S_000001cbfead6c60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001cbfead3ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001cbfead6df0 .param/l "RType" 0 4 2, C4<000000>;
P_000001cbfead6e28 .param/l "add" 0 4 5, C4<100000>;
P_000001cbfead6e60 .param/l "addi" 0 4 8, C4<001000>;
P_000001cbfead6e98 .param/l "addu" 0 4 5, C4<100001>;
P_000001cbfead6ed0 .param/l "and_" 0 4 5, C4<100100>;
P_000001cbfead6f08 .param/l "andi" 0 4 8, C4<001100>;
P_000001cbfead6f40 .param/l "beq" 0 4 10, C4<000100>;
P_000001cbfead6f78 .param/l "bne" 0 4 10, C4<000101>;
P_000001cbfead6fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001cbfead6fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cbfead7020 .param/l "j" 0 4 12, C4<000010>;
P_000001cbfead7058 .param/l "jal" 0 4 12, C4<000011>;
P_000001cbfead7090 .param/l "jr" 0 4 6, C4<001000>;
P_000001cbfead70c8 .param/l "lw" 0 4 8, C4<100011>;
P_000001cbfead7100 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cbfead7138 .param/l "or_" 0 4 5, C4<100101>;
P_000001cbfead7170 .param/l "ori" 0 4 8, C4<001101>;
P_000001cbfead71a8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cbfead71e0 .param/l "sll" 0 4 6, C4<000000>;
P_000001cbfead7218 .param/l "slt" 0 4 5, C4<101010>;
P_000001cbfead7250 .param/l "slti" 0 4 8, C4<101010>;
P_000001cbfead7288 .param/l "srl" 0 4 6, C4<000010>;
P_000001cbfead72c0 .param/l "sub" 0 4 5, C4<100010>;
P_000001cbfead72f8 .param/l "subu" 0 4 5, C4<100011>;
P_000001cbfead7330 .param/l "sw" 0 4 8, C4<101011>;
P_000001cbfead7368 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cbfead73a0 .param/l "xori" 0 4 8, C4<001110>;
L_000001cbfeac5550 .functor NOT 1, v000001cbfeb48380_0, C4<0>, C4<0>, C4<0>;
L_000001cbfeac5320 .functor NOT 1, v000001cbfeb48380_0, C4<0>, C4<0>, C4<0>;
L_000001cbfeac51d0 .functor NOT 1, v000001cbfeb48380_0, C4<0>, C4<0>, C4<0>;
L_000001cbfeac5780 .functor NOT 1, v000001cbfeb48380_0, C4<0>, C4<0>, C4<0>;
L_000001cbfeac4e50 .functor NOT 1, v000001cbfeb48380_0, C4<0>, C4<0>, C4<0>;
L_000001cbfeac5a90 .functor NOT 1, v000001cbfeb48380_0, C4<0>, C4<0>, C4<0>;
L_000001cbfeac5080 .functor NOT 1, v000001cbfeb48380_0, C4<0>, C4<0>, C4<0>;
L_000001cbfeac5470 .functor NOT 1, v000001cbfeb48380_0, C4<0>, C4<0>, C4<0>;
L_000001cbfeac4bb0 .functor OR 1, v000001cbfeb489c0_0, v000001cbfeabc5b0_0, C4<0>, C4<0>;
L_000001cbfeac57f0 .functor OR 1, L_000001cbfeb48a60, L_000001cbfeb48b00, C4<0>, C4<0>;
L_000001cbfeac5860 .functor AND 1, L_000001cbfeba2950, L_000001cbfeba2090, C4<1>, C4<1>;
L_000001cbfeac55c0 .functor NOT 1, v000001cbfeb48380_0, C4<0>, C4<0>, C4<0>;
L_000001cbfeac59b0 .functor OR 1, L_000001cbfeba17d0, L_000001cbfeba1190, C4<0>, C4<0>;
L_000001cbfeac4c90 .functor OR 1, L_000001cbfeac59b0, L_000001cbfeba1cd0, C4<0>, C4<0>;
L_000001cbfeac4c20 .functor OR 1, L_000001cbfeba12d0, L_000001cbfeba1690, C4<0>, C4<0>;
L_000001cbfeac4d00 .functor AND 1, L_000001cbfeba2630, L_000001cbfeac4c20, C4<1>, C4<1>;
L_000001cbfeac4ec0 .functor OR 1, L_000001cbfeba2d10, L_000001cbfeba1c30, C4<0>, C4<0>;
L_000001cbfeac4fa0 .functor AND 1, L_000001cbfeba1af0, L_000001cbfeac4ec0, C4<1>, C4<1>;
v000001cbfeb3ced0_0 .net "ALUOp", 3 0, v000001cbfeabb4d0_0;  1 drivers
v000001cbfeb3d3d0_0 .net "ALUResult", 31 0, v000001cbfeaed180_0;  1 drivers
v000001cbfeb3c890_0 .net "ALUSrc", 0 0, v000001cbfeabc010_0;  1 drivers
v000001cbfeb3c750_0 .net "ALUin2", 31 0, L_000001cbfeba1d70;  1 drivers
v000001cbfeb3db50_0 .net "MemReadEn", 0 0, v000001cbfeabb750_0;  1 drivers
v000001cbfeb3d830_0 .net "MemWriteEn", 0 0, v000001cbfeabc0b0_0;  1 drivers
v000001cbfeb3d290_0 .net "MemtoReg", 0 0, v000001cbfeabb930_0;  1 drivers
v000001cbfeb3c930_0 .net "PC", 31 0, v000001cbfeb3dab0_0;  alias, 1 drivers
v000001cbfeb3c110_0 .net "PCPlus1", 31 0, L_000001cbfeb48920;  1 drivers
v000001cbfeb3c570_0 .net "PCsrc", 1 0, v000001cbfeaed360_0;  1 drivers
v000001cbfeb3dbf0_0 .net "RegDst", 0 0, v000001cbfeabc150_0;  1 drivers
v000001cbfeb3c9d0_0 .net "RegWriteEn", 0 0, v000001cbfeabc470_0;  1 drivers
v000001cbfeb3c250_0 .net "WriteRegister", 4 0, L_000001cbfeba2f90;  1 drivers
v000001cbfeb3da10_0 .net *"_ivl_0", 0 0, L_000001cbfeac5550;  1 drivers
L_000001cbfeb490d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3d5b0_0 .net/2u *"_ivl_10", 4 0, L_000001cbfeb490d0;  1 drivers
L_000001cbfeb494c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3ca70_0 .net *"_ivl_101", 15 0, L_000001cbfeb494c0;  1 drivers
v000001cbfeb3d8d0_0 .net *"_ivl_102", 31 0, L_000001cbfeba2db0;  1 drivers
L_000001cbfeb49508 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3c1b0_0 .net *"_ivl_105", 25 0, L_000001cbfeb49508;  1 drivers
L_000001cbfeb49550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3cb10_0 .net/2u *"_ivl_106", 31 0, L_000001cbfeb49550;  1 drivers
v000001cbfeb3cf70_0 .net *"_ivl_108", 0 0, L_000001cbfeba2950;  1 drivers
L_000001cbfeb49598 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3c390_0 .net/2u *"_ivl_110", 5 0, L_000001cbfeb49598;  1 drivers
v000001cbfeb3cd90_0 .net *"_ivl_112", 0 0, L_000001cbfeba2090;  1 drivers
v000001cbfeb3c430_0 .net *"_ivl_115", 0 0, L_000001cbfeac5860;  1 drivers
v000001cbfeb3d1f0_0 .net *"_ivl_116", 47 0, L_000001cbfeba15f0;  1 drivers
L_000001cbfeb495e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3c610_0 .net *"_ivl_119", 15 0, L_000001cbfeb495e0;  1 drivers
L_000001cbfeb49118 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3c4d0_0 .net/2u *"_ivl_12", 5 0, L_000001cbfeb49118;  1 drivers
v000001cbfeb3d510_0 .net *"_ivl_120", 47 0, L_000001cbfeba10f0;  1 drivers
L_000001cbfeb49628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3cbb0_0 .net *"_ivl_123", 15 0, L_000001cbfeb49628;  1 drivers
v000001cbfeb3cc50_0 .net *"_ivl_125", 0 0, L_000001cbfeba1b90;  1 drivers
v000001cbfeb3d650_0 .net *"_ivl_126", 31 0, L_000001cbfeba1f50;  1 drivers
v000001cbfeb3df10_0 .net *"_ivl_128", 47 0, L_000001cbfeba2130;  1 drivers
v000001cbfeb3ccf0_0 .net *"_ivl_130", 47 0, L_000001cbfeba2e50;  1 drivers
v000001cbfeb3c6b0_0 .net *"_ivl_132", 47 0, L_000001cbfeba2ef0;  1 drivers
v000001cbfeb3d010_0 .net *"_ivl_134", 47 0, L_000001cbfeba1870;  1 drivers
L_000001cbfeb49670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3d0b0_0 .net/2u *"_ivl_138", 1 0, L_000001cbfeb49670;  1 drivers
v000001cbfeb3d150_0 .net *"_ivl_14", 0 0, L_000001cbfeb48420;  1 drivers
v000001cbfeb3dc90_0 .net *"_ivl_140", 0 0, L_000001cbfeba24f0;  1 drivers
L_000001cbfeb496b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3d6f0_0 .net/2u *"_ivl_142", 1 0, L_000001cbfeb496b8;  1 drivers
v000001cbfeb3d970_0 .net *"_ivl_144", 0 0, L_000001cbfeba2c70;  1 drivers
L_000001cbfeb49700 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3dd30_0 .net/2u *"_ivl_146", 1 0, L_000001cbfeb49700;  1 drivers
v000001cbfeb3ddd0_0 .net *"_ivl_148", 0 0, L_000001cbfeba1230;  1 drivers
L_000001cbfeb49748 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3de70_0 .net/2u *"_ivl_150", 31 0, L_000001cbfeb49748;  1 drivers
L_000001cbfeb49790 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb3c070_0 .net/2u *"_ivl_152", 31 0, L_000001cbfeb49790;  1 drivers
v000001cbfeb430a0_0 .net *"_ivl_154", 31 0, L_000001cbfeba1910;  1 drivers
v000001cbfeb44220_0 .net *"_ivl_156", 31 0, L_000001cbfeba2590;  1 drivers
L_000001cbfeb49160 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cbfeb433c0_0 .net/2u *"_ivl_16", 4 0, L_000001cbfeb49160;  1 drivers
v000001cbfeb43e60_0 .net *"_ivl_160", 0 0, L_000001cbfeac55c0;  1 drivers
L_000001cbfeb49820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb440e0_0 .net/2u *"_ivl_162", 31 0, L_000001cbfeb49820;  1 drivers
L_000001cbfeb498f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cbfeb44e00_0 .net/2u *"_ivl_166", 5 0, L_000001cbfeb498f8;  1 drivers
v000001cbfeb44720_0 .net *"_ivl_168", 0 0, L_000001cbfeba17d0;  1 drivers
L_000001cbfeb49940 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cbfeb43280_0 .net/2u *"_ivl_170", 5 0, L_000001cbfeb49940;  1 drivers
v000001cbfeb43f00_0 .net *"_ivl_172", 0 0, L_000001cbfeba1190;  1 drivers
v000001cbfeb431e0_0 .net *"_ivl_175", 0 0, L_000001cbfeac59b0;  1 drivers
L_000001cbfeb49988 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cbfeb44f40_0 .net/2u *"_ivl_176", 5 0, L_000001cbfeb49988;  1 drivers
v000001cbfeb43fa0_0 .net *"_ivl_178", 0 0, L_000001cbfeba1cd0;  1 drivers
v000001cbfeb43320_0 .net *"_ivl_181", 0 0, L_000001cbfeac4c90;  1 drivers
L_000001cbfeb499d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb44180_0 .net/2u *"_ivl_182", 15 0, L_000001cbfeb499d0;  1 drivers
v000001cbfeb43460_0 .net *"_ivl_184", 31 0, L_000001cbfeba2310;  1 drivers
v000001cbfeb44d60_0 .net *"_ivl_187", 0 0, L_000001cbfeba1ff0;  1 drivers
v000001cbfeb44ea0_0 .net *"_ivl_188", 15 0, L_000001cbfeba23b0;  1 drivers
v000001cbfeb44040_0 .net *"_ivl_19", 4 0, L_000001cbfeb486a0;  1 drivers
v000001cbfeb43820_0 .net *"_ivl_190", 31 0, L_000001cbfeba1550;  1 drivers
v000001cbfeb43500_0 .net *"_ivl_194", 31 0, L_000001cbfeba2bd0;  1 drivers
L_000001cbfeb49a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb449a0_0 .net *"_ivl_197", 25 0, L_000001cbfeb49a18;  1 drivers
L_000001cbfeb49a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb43be0_0 .net/2u *"_ivl_198", 31 0, L_000001cbfeb49a60;  1 drivers
L_000001cbfeb49088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb435a0_0 .net/2u *"_ivl_2", 5 0, L_000001cbfeb49088;  1 drivers
v000001cbfeb44400_0 .net *"_ivl_20", 4 0, L_000001cbfeb47160;  1 drivers
v000001cbfeb44540_0 .net *"_ivl_200", 0 0, L_000001cbfeba2630;  1 drivers
L_000001cbfeb49aa8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb442c0_0 .net/2u *"_ivl_202", 5 0, L_000001cbfeb49aa8;  1 drivers
v000001cbfeb43780_0 .net *"_ivl_204", 0 0, L_000001cbfeba12d0;  1 drivers
L_000001cbfeb49af0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cbfeb444a0_0 .net/2u *"_ivl_206", 5 0, L_000001cbfeb49af0;  1 drivers
v000001cbfeb44360_0 .net *"_ivl_208", 0 0, L_000001cbfeba1690;  1 drivers
v000001cbfeb43140_0 .net *"_ivl_211", 0 0, L_000001cbfeac4c20;  1 drivers
v000001cbfeb43c80_0 .net *"_ivl_213", 0 0, L_000001cbfeac4d00;  1 drivers
L_000001cbfeb49b38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cbfeb43d20_0 .net/2u *"_ivl_214", 5 0, L_000001cbfeb49b38;  1 drivers
v000001cbfeb44ae0_0 .net *"_ivl_216", 0 0, L_000001cbfeba28b0;  1 drivers
L_000001cbfeb49b80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cbfeb43640_0 .net/2u *"_ivl_218", 31 0, L_000001cbfeb49b80;  1 drivers
v000001cbfeb436e0_0 .net *"_ivl_220", 31 0, L_000001cbfeba2a90;  1 drivers
v000001cbfeb438c0_0 .net *"_ivl_224", 31 0, L_000001cbfeba1e10;  1 drivers
L_000001cbfeb49bc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb43960_0 .net *"_ivl_227", 25 0, L_000001cbfeb49bc8;  1 drivers
L_000001cbfeb49c10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb43a00_0 .net/2u *"_ivl_228", 31 0, L_000001cbfeb49c10;  1 drivers
v000001cbfeb43aa0_0 .net *"_ivl_230", 0 0, L_000001cbfeba1af0;  1 drivers
L_000001cbfeb49c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb43b40_0 .net/2u *"_ivl_232", 5 0, L_000001cbfeb49c58;  1 drivers
v000001cbfeb44cc0_0 .net *"_ivl_234", 0 0, L_000001cbfeba2d10;  1 drivers
L_000001cbfeb49ca0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cbfeb445e0_0 .net/2u *"_ivl_236", 5 0, L_000001cbfeb49ca0;  1 drivers
v000001cbfeb44a40_0 .net *"_ivl_238", 0 0, L_000001cbfeba1c30;  1 drivers
v000001cbfeb44b80_0 .net *"_ivl_24", 0 0, L_000001cbfeac51d0;  1 drivers
v000001cbfeb43dc0_0 .net *"_ivl_241", 0 0, L_000001cbfeac4ec0;  1 drivers
v000001cbfeb44680_0 .net *"_ivl_243", 0 0, L_000001cbfeac4fa0;  1 drivers
L_000001cbfeb49ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cbfeb447c0_0 .net/2u *"_ivl_244", 5 0, L_000001cbfeb49ce8;  1 drivers
v000001cbfeb44860_0 .net *"_ivl_246", 0 0, L_000001cbfeba14b0;  1 drivers
v000001cbfeb44900_0 .net *"_ivl_248", 31 0, L_000001cbfeba1730;  1 drivers
L_000001cbfeb491a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb44c20_0 .net/2u *"_ivl_26", 4 0, L_000001cbfeb491a8;  1 drivers
v000001cbfeb45f10_0 .net *"_ivl_29", 4 0, L_000001cbfeb48560;  1 drivers
v000001cbfeb45c90_0 .net *"_ivl_32", 0 0, L_000001cbfeac5780;  1 drivers
L_000001cbfeb491f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb450b0_0 .net/2u *"_ivl_34", 4 0, L_000001cbfeb491f0;  1 drivers
v000001cbfeb45d30_0 .net *"_ivl_37", 4 0, L_000001cbfeb48600;  1 drivers
v000001cbfeb45470_0 .net *"_ivl_40", 0 0, L_000001cbfeac4e50;  1 drivers
L_000001cbfeb49238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb46410_0 .net/2u *"_ivl_42", 15 0, L_000001cbfeb49238;  1 drivers
v000001cbfeb46d70_0 .net *"_ivl_45", 15 0, L_000001cbfeb47fc0;  1 drivers
v000001cbfeb45650_0 .net *"_ivl_48", 0 0, L_000001cbfeac5a90;  1 drivers
v000001cbfeb469b0_0 .net *"_ivl_5", 5 0, L_000001cbfeb48880;  1 drivers
L_000001cbfeb49280 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb45fb0_0 .net/2u *"_ivl_50", 36 0, L_000001cbfeb49280;  1 drivers
L_000001cbfeb492c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb46f50_0 .net/2u *"_ivl_52", 31 0, L_000001cbfeb492c8;  1 drivers
v000001cbfeb46870_0 .net *"_ivl_55", 4 0, L_000001cbfeb482e0;  1 drivers
v000001cbfeb458d0_0 .net *"_ivl_56", 36 0, L_000001cbfeb47b60;  1 drivers
v000001cbfeb456f0_0 .net *"_ivl_58", 36 0, L_000001cbfeb47840;  1 drivers
v000001cbfeb464b0_0 .net *"_ivl_62", 0 0, L_000001cbfeac5080;  1 drivers
L_000001cbfeb49310 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb45790_0 .net/2u *"_ivl_64", 5 0, L_000001cbfeb49310;  1 drivers
v000001cbfeb45ab0_0 .net *"_ivl_67", 5 0, L_000001cbfeb48240;  1 drivers
v000001cbfeb46e10_0 .net *"_ivl_70", 0 0, L_000001cbfeac5470;  1 drivers
L_000001cbfeb49358 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb45830_0 .net/2u *"_ivl_72", 57 0, L_000001cbfeb49358;  1 drivers
L_000001cbfeb493a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeb46050_0 .net/2u *"_ivl_74", 31 0, L_000001cbfeb493a0;  1 drivers
v000001cbfeb46550_0 .net *"_ivl_77", 25 0, L_000001cbfeb47d40;  1 drivers
v000001cbfeb453d0_0 .net *"_ivl_78", 57 0, L_000001cbfeb47ca0;  1 drivers
v000001cbfeb460f0_0 .net *"_ivl_8", 0 0, L_000001cbfeac5320;  1 drivers
v000001cbfeb465f0_0 .net *"_ivl_80", 57 0, L_000001cbfeb48100;  1 drivers
L_000001cbfeb493e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cbfeb45510_0 .net/2u *"_ivl_84", 31 0, L_000001cbfeb493e8;  1 drivers
L_000001cbfeb49430 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cbfeb46eb0_0 .net/2u *"_ivl_88", 5 0, L_000001cbfeb49430;  1 drivers
v000001cbfeb46190_0 .net *"_ivl_90", 0 0, L_000001cbfeb48a60;  1 drivers
L_000001cbfeb49478 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cbfeb455b0_0 .net/2u *"_ivl_92", 5 0, L_000001cbfeb49478;  1 drivers
v000001cbfeb46690_0 .net *"_ivl_94", 0 0, L_000001cbfeb48b00;  1 drivers
v000001cbfeb46af0_0 .net *"_ivl_97", 0 0, L_000001cbfeac57f0;  1 drivers
v000001cbfeb46730_0 .net *"_ivl_98", 47 0, L_000001cbfeb48ba0;  1 drivers
v000001cbfeb45150_0 .net "adderResult", 31 0, L_000001cbfeba21d0;  1 drivers
v000001cbfeb467d0_0 .net "address", 31 0, L_000001cbfeb48740;  1 drivers
v000001cbfeb46910_0 .net "clk", 0 0, L_000001cbfeac4bb0;  alias, 1 drivers
v000001cbfeb46cd0_0 .var "cycles_consumed", 31 0;
o000001cbfeaf1888 .functor BUFZ 1, C4<z>; HiZ drive
v000001cbfeb46a50_0 .net "excep_flag", 0 0, o000001cbfeaf1888;  0 drivers
v000001cbfeb46b90_0 .net "extImm", 31 0, L_000001cbfeba2450;  1 drivers
v000001cbfeb45970_0 .net "funct", 5 0, L_000001cbfeb47c00;  1 drivers
v000001cbfeb46c30_0 .net "hlt", 0 0, v000001cbfeabc5b0_0;  1 drivers
v000001cbfeb45a10_0 .net "imm", 15 0, L_000001cbfeb481a0;  1 drivers
v000001cbfeb451f0_0 .net "immediate", 31 0, L_000001cbfeba2b30;  1 drivers
v000001cbfeb45290_0 .net "input_clk", 0 0, v000001cbfeb489c0_0;  1 drivers
v000001cbfeb45b50_0 .net "instruction", 31 0, L_000001cbfeba2770;  1 drivers
v000001cbfeb46370_0 .net "memoryReadData", 31 0, v000001cbfeb3d330_0;  1 drivers
v000001cbfeb45bf0_0 .net "nextPC", 31 0, L_000001cbfeba26d0;  1 drivers
v000001cbfeb45e70_0 .net "opcode", 5 0, L_000001cbfeb48ec0;  1 drivers
v000001cbfeb45330_0 .net "rd", 4 0, L_000001cbfeb484c0;  1 drivers
v000001cbfeb45dd0_0 .net "readData1", 31 0, L_000001cbfeac5390;  1 drivers
v000001cbfeb46230_0 .net "readData1_w", 31 0, L_000001cbfeba4e70;  1 drivers
v000001cbfeb462d0_0 .net "readData2", 31 0, L_000001cbfeac5400;  1 drivers
v000001cbfeb477a0_0 .net "regs0", 31 0, L_000001cbfeac5240;  alias, 1 drivers
v000001cbfeb47a20_0 .net "regs1", 31 0, L_000001cbfeac58d0;  alias, 1 drivers
v000001cbfeb47980_0 .net "regs2", 31 0, L_000001cbfeac5940;  alias, 1 drivers
v000001cbfeb47200_0 .net "regs3", 31 0, L_000001cbfeac4de0;  alias, 1 drivers
v000001cbfeb47de0_0 .net "regs4", 31 0, L_000001cbfeac5630;  alias, 1 drivers
v000001cbfeb48d80_0 .net "regs5", 31 0, L_000001cbfeac52b0;  alias, 1 drivers
v000001cbfeb47480_0 .net "rs", 4 0, L_000001cbfeb47520;  1 drivers
v000001cbfeb472a0_0 .net "rst", 0 0, v000001cbfeb48380_0;  1 drivers
v000001cbfeb48060_0 .net "rt", 4 0, L_000001cbfeb47660;  1 drivers
v000001cbfeb47340_0 .net "shamt", 31 0, L_000001cbfeb478e0;  1 drivers
v000001cbfeb48ce0_0 .net "wire_instruction", 31 0, L_000001cbfeac50f0;  1 drivers
v000001cbfeb48e20_0 .net "writeData", 31 0, L_000001cbfeba3430;  1 drivers
v000001cbfeb47e80_0 .net "zero", 0 0, L_000001cbfeba52d0;  1 drivers
L_000001cbfeb48880 .part L_000001cbfeba2770, 26, 6;
L_000001cbfeb48ec0 .functor MUXZ 6, L_000001cbfeb48880, L_000001cbfeb49088, L_000001cbfeac5550, C4<>;
L_000001cbfeb48420 .cmp/eq 6, L_000001cbfeb48ec0, L_000001cbfeb49118;
L_000001cbfeb486a0 .part L_000001cbfeba2770, 11, 5;
L_000001cbfeb47160 .functor MUXZ 5, L_000001cbfeb486a0, L_000001cbfeb49160, L_000001cbfeb48420, C4<>;
L_000001cbfeb484c0 .functor MUXZ 5, L_000001cbfeb47160, L_000001cbfeb490d0, L_000001cbfeac5320, C4<>;
L_000001cbfeb48560 .part L_000001cbfeba2770, 21, 5;
L_000001cbfeb47520 .functor MUXZ 5, L_000001cbfeb48560, L_000001cbfeb491a8, L_000001cbfeac51d0, C4<>;
L_000001cbfeb48600 .part L_000001cbfeba2770, 16, 5;
L_000001cbfeb47660 .functor MUXZ 5, L_000001cbfeb48600, L_000001cbfeb491f0, L_000001cbfeac5780, C4<>;
L_000001cbfeb47fc0 .part L_000001cbfeba2770, 0, 16;
L_000001cbfeb481a0 .functor MUXZ 16, L_000001cbfeb47fc0, L_000001cbfeb49238, L_000001cbfeac4e50, C4<>;
L_000001cbfeb482e0 .part L_000001cbfeba2770, 6, 5;
L_000001cbfeb47b60 .concat [ 5 32 0 0], L_000001cbfeb482e0, L_000001cbfeb492c8;
L_000001cbfeb47840 .functor MUXZ 37, L_000001cbfeb47b60, L_000001cbfeb49280, L_000001cbfeac5a90, C4<>;
L_000001cbfeb478e0 .part L_000001cbfeb47840, 0, 32;
L_000001cbfeb48240 .part L_000001cbfeba2770, 0, 6;
L_000001cbfeb47c00 .functor MUXZ 6, L_000001cbfeb48240, L_000001cbfeb49310, L_000001cbfeac5080, C4<>;
L_000001cbfeb47d40 .part L_000001cbfeba2770, 0, 26;
L_000001cbfeb47ca0 .concat [ 26 32 0 0], L_000001cbfeb47d40, L_000001cbfeb493a0;
L_000001cbfeb48100 .functor MUXZ 58, L_000001cbfeb47ca0, L_000001cbfeb49358, L_000001cbfeac5470, C4<>;
L_000001cbfeb48740 .part L_000001cbfeb48100, 0, 32;
L_000001cbfeb48920 .arith/sum 32, v000001cbfeb3dab0_0, L_000001cbfeb493e8;
L_000001cbfeb48a60 .cmp/eq 6, L_000001cbfeb48ec0, L_000001cbfeb49430;
L_000001cbfeb48b00 .cmp/eq 6, L_000001cbfeb48ec0, L_000001cbfeb49478;
L_000001cbfeb48ba0 .concat [ 32 16 0 0], L_000001cbfeb48740, L_000001cbfeb494c0;
L_000001cbfeba2db0 .concat [ 6 26 0 0], L_000001cbfeb48ec0, L_000001cbfeb49508;
L_000001cbfeba2950 .cmp/eq 32, L_000001cbfeba2db0, L_000001cbfeb49550;
L_000001cbfeba2090 .cmp/eq 6, L_000001cbfeb47c00, L_000001cbfeb49598;
L_000001cbfeba15f0 .concat [ 32 16 0 0], L_000001cbfeac5390, L_000001cbfeb495e0;
L_000001cbfeba10f0 .concat [ 32 16 0 0], v000001cbfeb3dab0_0, L_000001cbfeb49628;
L_000001cbfeba1b90 .part L_000001cbfeb481a0, 15, 1;
LS_000001cbfeba1f50_0_0 .concat [ 1 1 1 1], L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90;
LS_000001cbfeba1f50_0_4 .concat [ 1 1 1 1], L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90;
LS_000001cbfeba1f50_0_8 .concat [ 1 1 1 1], L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90;
LS_000001cbfeba1f50_0_12 .concat [ 1 1 1 1], L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90;
LS_000001cbfeba1f50_0_16 .concat [ 1 1 1 1], L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90;
LS_000001cbfeba1f50_0_20 .concat [ 1 1 1 1], L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90;
LS_000001cbfeba1f50_0_24 .concat [ 1 1 1 1], L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90;
LS_000001cbfeba1f50_0_28 .concat [ 1 1 1 1], L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90, L_000001cbfeba1b90;
LS_000001cbfeba1f50_1_0 .concat [ 4 4 4 4], LS_000001cbfeba1f50_0_0, LS_000001cbfeba1f50_0_4, LS_000001cbfeba1f50_0_8, LS_000001cbfeba1f50_0_12;
LS_000001cbfeba1f50_1_4 .concat [ 4 4 4 4], LS_000001cbfeba1f50_0_16, LS_000001cbfeba1f50_0_20, LS_000001cbfeba1f50_0_24, LS_000001cbfeba1f50_0_28;
L_000001cbfeba1f50 .concat [ 16 16 0 0], LS_000001cbfeba1f50_1_0, LS_000001cbfeba1f50_1_4;
L_000001cbfeba2130 .concat [ 16 32 0 0], L_000001cbfeb481a0, L_000001cbfeba1f50;
L_000001cbfeba2e50 .arith/sum 48, L_000001cbfeba10f0, L_000001cbfeba2130;
L_000001cbfeba2ef0 .functor MUXZ 48, L_000001cbfeba2e50, L_000001cbfeba15f0, L_000001cbfeac5860, C4<>;
L_000001cbfeba1870 .functor MUXZ 48, L_000001cbfeba2ef0, L_000001cbfeb48ba0, L_000001cbfeac57f0, C4<>;
L_000001cbfeba21d0 .part L_000001cbfeba1870, 0, 32;
L_000001cbfeba24f0 .cmp/eq 2, v000001cbfeaed360_0, L_000001cbfeb49670;
L_000001cbfeba2c70 .cmp/eq 2, v000001cbfeaed360_0, L_000001cbfeb496b8;
L_000001cbfeba1230 .cmp/eq 2, v000001cbfeaed360_0, L_000001cbfeb49700;
L_000001cbfeba1910 .functor MUXZ 32, L_000001cbfeb49790, L_000001cbfeb49748, L_000001cbfeba1230, C4<>;
L_000001cbfeba2590 .functor MUXZ 32, L_000001cbfeba1910, L_000001cbfeba21d0, L_000001cbfeba2c70, C4<>;
L_000001cbfeba26d0 .functor MUXZ 32, L_000001cbfeba2590, L_000001cbfeb48920, L_000001cbfeba24f0, C4<>;
L_000001cbfeba2770 .functor MUXZ 32, L_000001cbfeac50f0, L_000001cbfeb49820, L_000001cbfeac55c0, C4<>;
L_000001cbfeba17d0 .cmp/eq 6, L_000001cbfeb48ec0, L_000001cbfeb498f8;
L_000001cbfeba1190 .cmp/eq 6, L_000001cbfeb48ec0, L_000001cbfeb49940;
L_000001cbfeba1cd0 .cmp/eq 6, L_000001cbfeb48ec0, L_000001cbfeb49988;
L_000001cbfeba2310 .concat [ 16 16 0 0], L_000001cbfeb481a0, L_000001cbfeb499d0;
L_000001cbfeba1ff0 .part L_000001cbfeb481a0, 15, 1;
LS_000001cbfeba23b0_0_0 .concat [ 1 1 1 1], L_000001cbfeba1ff0, L_000001cbfeba1ff0, L_000001cbfeba1ff0, L_000001cbfeba1ff0;
LS_000001cbfeba23b0_0_4 .concat [ 1 1 1 1], L_000001cbfeba1ff0, L_000001cbfeba1ff0, L_000001cbfeba1ff0, L_000001cbfeba1ff0;
LS_000001cbfeba23b0_0_8 .concat [ 1 1 1 1], L_000001cbfeba1ff0, L_000001cbfeba1ff0, L_000001cbfeba1ff0, L_000001cbfeba1ff0;
LS_000001cbfeba23b0_0_12 .concat [ 1 1 1 1], L_000001cbfeba1ff0, L_000001cbfeba1ff0, L_000001cbfeba1ff0, L_000001cbfeba1ff0;
L_000001cbfeba23b0 .concat [ 4 4 4 4], LS_000001cbfeba23b0_0_0, LS_000001cbfeba23b0_0_4, LS_000001cbfeba23b0_0_8, LS_000001cbfeba23b0_0_12;
L_000001cbfeba1550 .concat [ 16 16 0 0], L_000001cbfeb481a0, L_000001cbfeba23b0;
L_000001cbfeba2450 .functor MUXZ 32, L_000001cbfeba1550, L_000001cbfeba2310, L_000001cbfeac4c90, C4<>;
L_000001cbfeba2bd0 .concat [ 6 26 0 0], L_000001cbfeb48ec0, L_000001cbfeb49a18;
L_000001cbfeba2630 .cmp/eq 32, L_000001cbfeba2bd0, L_000001cbfeb49a60;
L_000001cbfeba12d0 .cmp/eq 6, L_000001cbfeb47c00, L_000001cbfeb49aa8;
L_000001cbfeba1690 .cmp/eq 6, L_000001cbfeb47c00, L_000001cbfeb49af0;
L_000001cbfeba28b0 .cmp/eq 6, L_000001cbfeb48ec0, L_000001cbfeb49b38;
L_000001cbfeba2a90 .functor MUXZ 32, L_000001cbfeba2450, L_000001cbfeb49b80, L_000001cbfeba28b0, C4<>;
L_000001cbfeba2b30 .functor MUXZ 32, L_000001cbfeba2a90, L_000001cbfeb478e0, L_000001cbfeac4d00, C4<>;
L_000001cbfeba1e10 .concat [ 6 26 0 0], L_000001cbfeb48ec0, L_000001cbfeb49bc8;
L_000001cbfeba1af0 .cmp/eq 32, L_000001cbfeba1e10, L_000001cbfeb49c10;
L_000001cbfeba2d10 .cmp/eq 6, L_000001cbfeb47c00, L_000001cbfeb49c58;
L_000001cbfeba1c30 .cmp/eq 6, L_000001cbfeb47c00, L_000001cbfeb49ca0;
L_000001cbfeba14b0 .cmp/eq 6, L_000001cbfeb48ec0, L_000001cbfeb49ce8;
L_000001cbfeba1730 .functor MUXZ 32, L_000001cbfeac5390, v000001cbfeb3dab0_0, L_000001cbfeba14b0, C4<>;
L_000001cbfeba4e70 .functor MUXZ 32, L_000001cbfeba1730, L_000001cbfeac5400, L_000001cbfeac4fa0, C4<>;
S_000001cbfea50b80 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cbfeac8310 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cbfeac4d70 .functor NOT 1, v000001cbfeabc010_0, C4<0>, C4<0>, C4<0>;
v000001cbfeabbd90_0 .net *"_ivl_0", 0 0, L_000001cbfeac4d70;  1 drivers
v000001cbfeabae90_0 .net "in1", 31 0, L_000001cbfeac5400;  alias, 1 drivers
v000001cbfeabadf0_0 .net "in2", 31 0, L_000001cbfeba2b30;  alias, 1 drivers
v000001cbfeabafd0_0 .net "out", 31 0, L_000001cbfeba1d70;  alias, 1 drivers
v000001cbfeabc510_0 .net "s", 0 0, v000001cbfeabc010_0;  alias, 1 drivers
L_000001cbfeba1d70 .functor MUXZ 32, L_000001cbfeba2b30, L_000001cbfeac5400, L_000001cbfeac4d70, C4<>;
S_000001cbfea50d10 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001cbfeaeb450 .param/l "RType" 0 4 2, C4<000000>;
P_000001cbfeaeb488 .param/l "add" 0 4 5, C4<100000>;
P_000001cbfeaeb4c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cbfeaeb4f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cbfeaeb530 .param/l "and_" 0 4 5, C4<100100>;
P_000001cbfeaeb568 .param/l "andi" 0 4 8, C4<001100>;
P_000001cbfeaeb5a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cbfeaeb5d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cbfeaeb610 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cbfeaeb648 .param/l "j" 0 4 12, C4<000010>;
P_000001cbfeaeb680 .param/l "jal" 0 4 12, C4<000011>;
P_000001cbfeaeb6b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cbfeaeb6f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001cbfeaeb728 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cbfeaeb760 .param/l "or_" 0 4 5, C4<100101>;
P_000001cbfeaeb798 .param/l "ori" 0 4 8, C4<001101>;
P_000001cbfeaeb7d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cbfeaeb808 .param/l "sll" 0 4 6, C4<000000>;
P_000001cbfeaeb840 .param/l "slt" 0 4 5, C4<101010>;
P_000001cbfeaeb878 .param/l "slti" 0 4 8, C4<101010>;
P_000001cbfeaeb8b0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cbfeaeb8e8 .param/l "sub" 0 4 5, C4<100010>;
P_000001cbfeaeb920 .param/l "subu" 0 4 5, C4<100011>;
P_000001cbfeaeb958 .param/l "sw" 0 4 8, C4<101011>;
P_000001cbfeaeb990 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cbfeaeb9c8 .param/l "xori" 0 4 8, C4<001110>;
v000001cbfeabb4d0_0 .var "ALUOp", 3 0;
v000001cbfeabc010_0 .var "ALUSrc", 0 0;
v000001cbfeabb750_0 .var "MemReadEn", 0 0;
v000001cbfeabc0b0_0 .var "MemWriteEn", 0 0;
v000001cbfeabb930_0 .var "MemtoReg", 0 0;
v000001cbfeabc150_0 .var "RegDst", 0 0;
v000001cbfeabc470_0 .var "RegWriteEn", 0 0;
v000001cbfeabac10_0 .net "funct", 5 0, L_000001cbfeb47c00;  alias, 1 drivers
v000001cbfeabc5b0_0 .var "hlt", 0 0;
v000001cbfeabacb0_0 .net "opcode", 5 0, L_000001cbfeb48ec0;  alias, 1 drivers
v000001cbfeabb7f0_0 .net "rst", 0 0, v000001cbfeb48380_0;  alias, 1 drivers
E_000001cbfeac8a90 .event anyedge, v000001cbfeabb7f0_0, v000001cbfeabacb0_0, v000001cbfeabac10_0;
S_000001cbfea6a350 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001cbfeac50f0 .functor BUFZ 32, L_000001cbfeba29f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cbfeabad50 .array "InstMem", 0 1023, 31 0;
v000001cbfeabc1f0_0 .net *"_ivl_0", 31 0, L_000001cbfeba29f0;  1 drivers
v000001cbfeabb890_0 .net *"_ivl_3", 9 0, L_000001cbfeba19b0;  1 drivers
v000001cbfeabb6b0_0 .net *"_ivl_4", 11 0, L_000001cbfeba2270;  1 drivers
L_000001cbfeb497d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cbfeabbbb0_0 .net *"_ivl_7", 1 0, L_000001cbfeb497d8;  1 drivers
v000001cbfeabbe30_0 .net "address", 31 0, v000001cbfeb3dab0_0;  alias, 1 drivers
v000001cbfeabbed0_0 .var/i "i", 31 0;
v000001cbfeabc330_0 .net "q", 31 0, L_000001cbfeac50f0;  alias, 1 drivers
L_000001cbfeba29f0 .array/port v000001cbfeabad50, L_000001cbfeba2270;
L_000001cbfeba19b0 .part v000001cbfeb3dab0_0, 0, 10;
L_000001cbfeba2270 .concat [ 10 2 0 0], L_000001cbfeba19b0, L_000001cbfeb497d8;
S_000001cbfea6a4e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001cbfeac5390 .functor BUFZ 32, L_000001cbfeba2810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cbfeac5400 .functor BUFZ 32, L_000001cbfeba1eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cbfeaed4a0_1 .array/port v000001cbfeaed4a0, 1;
L_000001cbfeac5240 .functor BUFZ 32, v000001cbfeaed4a0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cbfeaed4a0_2 .array/port v000001cbfeaed4a0, 2;
L_000001cbfeac58d0 .functor BUFZ 32, v000001cbfeaed4a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cbfeaed4a0_3 .array/port v000001cbfeaed4a0, 3;
L_000001cbfeac5940 .functor BUFZ 32, v000001cbfeaed4a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cbfeaed4a0_4 .array/port v000001cbfeaed4a0, 4;
L_000001cbfeac4de0 .functor BUFZ 32, v000001cbfeaed4a0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cbfeaed4a0_5 .array/port v000001cbfeaed4a0, 5;
L_000001cbfeac5630 .functor BUFZ 32, v000001cbfeaed4a0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cbfeaed4a0_6 .array/port v000001cbfeaed4a0, 6;
L_000001cbfeac52b0 .functor BUFZ 32, v000001cbfeaed4a0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cbfea96db0_0 .net *"_ivl_0", 31 0, L_000001cbfeba2810;  1 drivers
v000001cbfeaebd80_0 .net *"_ivl_10", 6 0, L_000001cbfeba1410;  1 drivers
L_000001cbfeb498b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cbfeaed720_0 .net *"_ivl_13", 1 0, L_000001cbfeb498b0;  1 drivers
v000001cbfeaec6e0_0 .net *"_ivl_2", 6 0, L_000001cbfeba1a50;  1 drivers
L_000001cbfeb49868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cbfeaed040_0 .net *"_ivl_5", 1 0, L_000001cbfeb49868;  1 drivers
v000001cbfeaed7c0_0 .net *"_ivl_8", 31 0, L_000001cbfeba1eb0;  1 drivers
v000001cbfeaebe20_0 .net "clk", 0 0, L_000001cbfeac4bb0;  alias, 1 drivers
v000001cbfeaed0e0_0 .var/i "i", 31 0;
v000001cbfeaeca00_0 .net "readData1", 31 0, L_000001cbfeac5390;  alias, 1 drivers
v000001cbfeaec780_0 .net "readData2", 31 0, L_000001cbfeac5400;  alias, 1 drivers
v000001cbfeaecaa0_0 .net "readRegister1", 4 0, L_000001cbfeb47520;  alias, 1 drivers
v000001cbfeaecdc0_0 .net "readRegister2", 4 0, L_000001cbfeb47660;  alias, 1 drivers
v000001cbfeaed4a0 .array "registers", 31 0, 31 0;
v000001cbfeaec3c0_0 .net "regs0", 31 0, L_000001cbfeac5240;  alias, 1 drivers
v000001cbfeaed900_0 .net "regs1", 31 0, L_000001cbfeac58d0;  alias, 1 drivers
v000001cbfeaed860_0 .net "regs2", 31 0, L_000001cbfeac5940;  alias, 1 drivers
v000001cbfeaed540_0 .net "regs3", 31 0, L_000001cbfeac4de0;  alias, 1 drivers
v000001cbfeaeba60_0 .net "regs4", 31 0, L_000001cbfeac5630;  alias, 1 drivers
v000001cbfeaec500_0 .net "regs5", 31 0, L_000001cbfeac52b0;  alias, 1 drivers
v000001cbfeaec820_0 .net "rst", 0 0, v000001cbfeb48380_0;  alias, 1 drivers
v000001cbfeaebb00_0 .net "we", 0 0, v000001cbfeabc470_0;  alias, 1 drivers
v000001cbfeaebba0_0 .net "writeData", 31 0, L_000001cbfeba3430;  alias, 1 drivers
v000001cbfeaec8c0_0 .net "writeRegister", 4 0, L_000001cbfeba2f90;  alias, 1 drivers
E_000001cbfeac7cd0/0 .event negedge, v000001cbfeabb7f0_0;
E_000001cbfeac7cd0/1 .event posedge, v000001cbfeaebe20_0;
E_000001cbfeac7cd0 .event/or E_000001cbfeac7cd0/0, E_000001cbfeac7cd0/1;
L_000001cbfeba2810 .array/port v000001cbfeaed4a0, L_000001cbfeba1a50;
L_000001cbfeba1a50 .concat [ 5 2 0 0], L_000001cbfeb47520, L_000001cbfeb49868;
L_000001cbfeba1eb0 .array/port v000001cbfeaed4a0, L_000001cbfeba1410;
L_000001cbfeba1410 .concat [ 5 2 0 0], L_000001cbfeb47660, L_000001cbfeb498b0;
S_000001cbfea50240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001cbfea6a4e0;
 .timescale 0 0;
v000001cbfea97a30_0 .var/i "i", 31 0;
S_000001cbfea503d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001cbfeac8810 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001cbfeac56a0 .functor NOT 1, v000001cbfeabc150_0, C4<0>, C4<0>, C4<0>;
v000001cbfeaec460_0 .net *"_ivl_0", 0 0, L_000001cbfeac56a0;  1 drivers
v000001cbfeaebc40_0 .net "in1", 4 0, L_000001cbfeb47660;  alias, 1 drivers
v000001cbfeaec960_0 .net "in2", 4 0, L_000001cbfeb484c0;  alias, 1 drivers
v000001cbfeaecbe0_0 .net "out", 4 0, L_000001cbfeba2f90;  alias, 1 drivers
v000001cbfeaebce0_0 .net "s", 0 0, v000001cbfeabc150_0;  alias, 1 drivers
L_000001cbfeba2f90 .functor MUXZ 5, L_000001cbfeb484c0, L_000001cbfeb47660, L_000001cbfeac56a0, C4<>;
S_000001cbfea82980 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cbfeac7d10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cbfea863e0 .functor NOT 1, v000001cbfeabb930_0, C4<0>, C4<0>, C4<0>;
v000001cbfeaecd20_0 .net *"_ivl_0", 0 0, L_000001cbfea863e0;  1 drivers
v000001cbfeaed220_0 .net "in1", 31 0, v000001cbfeaed180_0;  alias, 1 drivers
v000001cbfeaebec0_0 .net "in2", 31 0, v000001cbfeb3d330_0;  alias, 1 drivers
v000001cbfeaebf60_0 .net "out", 31 0, L_000001cbfeba3430;  alias, 1 drivers
v000001cbfeaec280_0 .net "s", 0 0, v000001cbfeabb930_0;  alias, 1 drivers
L_000001cbfeba3430 .functor MUXZ 32, v000001cbfeb3d330_0, v000001cbfeaed180_0, L_000001cbfea863e0, C4<>;
S_000001cbfea82b10 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cbfea36af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001cbfea36b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001cbfea36b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001cbfea36b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001cbfea36bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001cbfea36c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001cbfea36c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001cbfea36c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001cbfea36cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001cbfea36ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001cbfea36d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001cbfea36d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001cbfeb49d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cbfeaecc80_0 .net/2u *"_ivl_0", 31 0, L_000001cbfeb49d30;  1 drivers
v000001cbfeaecb40_0 .net "opSel", 3 0, v000001cbfeabb4d0_0;  alias, 1 drivers
v000001cbfeaed2c0_0 .net "operand1", 31 0, L_000001cbfeba4e70;  alias, 1 drivers
v000001cbfeaec000_0 .net "operand2", 31 0, L_000001cbfeba1d70;  alias, 1 drivers
v000001cbfeaed180_0 .var "result", 31 0;
v000001cbfeaece60_0 .net "zero", 0 0, L_000001cbfeba52d0;  alias, 1 drivers
E_000001cbfeac80d0 .event anyedge, v000001cbfeabb4d0_0, v000001cbfeaed2c0_0, v000001cbfeabafd0_0;
L_000001cbfeba52d0 .cmp/eq 32, v000001cbfeaed180_0, L_000001cbfeb49d30;
S_000001cbfea36da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001cbfeaeda20 .param/l "RType" 0 4 2, C4<000000>;
P_000001cbfeaeda58 .param/l "add" 0 4 5, C4<100000>;
P_000001cbfeaeda90 .param/l "addi" 0 4 8, C4<001000>;
P_000001cbfeaedac8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cbfeaedb00 .param/l "and_" 0 4 5, C4<100100>;
P_000001cbfeaedb38 .param/l "andi" 0 4 8, C4<001100>;
P_000001cbfeaedb70 .param/l "beq" 0 4 10, C4<000100>;
P_000001cbfeaedba8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cbfeaedbe0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cbfeaedc18 .param/l "j" 0 4 12, C4<000010>;
P_000001cbfeaedc50 .param/l "jal" 0 4 12, C4<000011>;
P_000001cbfeaedc88 .param/l "jr" 0 4 6, C4<001000>;
P_000001cbfeaedcc0 .param/l "lw" 0 4 8, C4<100011>;
P_000001cbfeaedcf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cbfeaedd30 .param/l "or_" 0 4 5, C4<100101>;
P_000001cbfeaedd68 .param/l "ori" 0 4 8, C4<001101>;
P_000001cbfeaedda0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cbfeaeddd8 .param/l "sll" 0 4 6, C4<000000>;
P_000001cbfeaede10 .param/l "slt" 0 4 5, C4<101010>;
P_000001cbfeaede48 .param/l "slti" 0 4 8, C4<101010>;
P_000001cbfeaede80 .param/l "srl" 0 4 6, C4<000010>;
P_000001cbfeaedeb8 .param/l "sub" 0 4 5, C4<100010>;
P_000001cbfeaedef0 .param/l "subu" 0 4 5, C4<100011>;
P_000001cbfeaedf28 .param/l "sw" 0 4 8, C4<101011>;
P_000001cbfeaedf60 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cbfeaedf98 .param/l "xori" 0 4 8, C4<001110>;
v000001cbfeaed360_0 .var "PCsrc", 1 0;
v000001cbfeaecf00_0 .net "excep_flag", 0 0, o000001cbfeaf1888;  alias, 0 drivers
v000001cbfeaecfa0_0 .net "funct", 5 0, L_000001cbfeb47c00;  alias, 1 drivers
v000001cbfeaed400_0 .net "opcode", 5 0, L_000001cbfeb48ec0;  alias, 1 drivers
v000001cbfeaed5e0_0 .net "operand1", 31 0, L_000001cbfeac5390;  alias, 1 drivers
v000001cbfeaec0a0_0 .net "operand2", 31 0, L_000001cbfeba1d70;  alias, 1 drivers
v000001cbfeaec140_0 .net "rst", 0 0, v000001cbfeb48380_0;  alias, 1 drivers
E_000001cbfeac8050/0 .event anyedge, v000001cbfeabb7f0_0, v000001cbfeaecf00_0, v000001cbfeabacb0_0, v000001cbfeaeca00_0;
E_000001cbfeac8050/1 .event anyedge, v000001cbfeabafd0_0, v000001cbfeabac10_0;
E_000001cbfeac8050 .event/or E_000001cbfeac8050/0, E_000001cbfeac8050/1;
S_000001cbfea695c0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001cbfeaec1e0 .array "DataMem", 0 1023, 31 0;
v000001cbfeaec320_0 .net "address", 31 0, v000001cbfeaed180_0;  alias, 1 drivers
v000001cbfeaec5a0_0 .net "clock", 0 0, L_000001cbfeac4bb0;  alias, 1 drivers
v000001cbfeaed680_0 .net "data", 31 0, L_000001cbfeac5400;  alias, 1 drivers
v000001cbfeaec640_0 .var/i "i", 31 0;
v000001cbfeb3d330_0 .var "q", 31 0;
v000001cbfeb3d790_0 .net "rden", 0 0, v000001cbfeabb750_0;  alias, 1 drivers
v000001cbfeb3c7f0_0 .net "wren", 0 0, v000001cbfeabc0b0_0;  alias, 1 drivers
E_000001cbfeac8190 .event negedge, v000001cbfeaebe20_0;
S_000001cbfea69750 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001cbfead6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001cbfeac8b90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001cbfeb3ce30_0 .net "PCin", 31 0, L_000001cbfeba26d0;  alias, 1 drivers
v000001cbfeb3dab0_0 .var "PCout", 31 0;
v000001cbfeb3d470_0 .net "clk", 0 0, L_000001cbfeac4bb0;  alias, 1 drivers
v000001cbfeb3c2f0_0 .net "rst", 0 0, v000001cbfeb48380_0;  alias, 1 drivers
    .scope S_000001cbfea36da0;
T_0 ;
    %wait E_000001cbfeac8050;
    %load/vec4 v000001cbfeaec140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cbfeaed360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cbfeaecf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cbfeaed360_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001cbfeaed400_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001cbfeaed5e0_0;
    %load/vec4 v000001cbfeaec0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001cbfeaed400_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001cbfeaed5e0_0;
    %load/vec4 v000001cbfeaec0a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001cbfeaed400_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001cbfeaed400_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001cbfeaed400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001cbfeaecfa0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cbfeaed360_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cbfeaed360_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cbfea69750;
T_1 ;
    %wait E_000001cbfeac7cd0;
    %load/vec4 v000001cbfeb3c2f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cbfeb3dab0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cbfeb3ce30_0;
    %assign/vec4 v000001cbfeb3dab0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cbfea6a350;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cbfeabbed0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001cbfeabbed0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cbfeabbed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %load/vec4 v000001cbfeabbed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cbfeabbed0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeabad50, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001cbfea50d10;
T_3 ;
    %wait E_000001cbfeac8a90;
    %load/vec4 v000001cbfeabb7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001cbfeabc5b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cbfeabc470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cbfeabc0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cbfeabb930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cbfeabb750_0, 0;
    %assign/vec4 v000001cbfeabc150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001cbfeabc5b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001cbfeabb4d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001cbfeabc010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cbfeabc470_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cbfeabc0b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cbfeabb930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cbfeabb750_0, 0, 1;
    %store/vec4 v000001cbfeabc150_0, 0, 1;
    %load/vec4 v000001cbfeabacb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc5b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc470_0, 0;
    %load/vec4 v000001cbfeabac10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cbfeabc150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabb750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabb930_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cbfeabc010_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cbfeabb4d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cbfea6a4e0;
T_4 ;
    %wait E_000001cbfeac7cd0;
    %fork t_1, S_000001cbfea50240;
    %jmp t_0;
    .scope S_000001cbfea50240;
t_1 ;
    %load/vec4 v000001cbfeaec820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cbfea97a30_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cbfea97a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cbfea97a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeaed4a0, 0, 4;
    %load/vec4 v000001cbfea97a30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cbfea97a30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cbfeaebb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001cbfeaebba0_0;
    %load/vec4 v000001cbfeaec8c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeaed4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeaed4a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001cbfea6a4e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cbfea6a4e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cbfeaed0e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cbfeaed0e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001cbfeaed0e0_0;
    %ix/getv/s 4, v000001cbfeaed0e0_0;
    %load/vec4a v000001cbfeaed4a0, 4;
    %ix/getv/s 4, v000001cbfeaed0e0_0;
    %load/vec4a v000001cbfeaed4a0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cbfeaed0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cbfeaed0e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cbfea82b10;
T_6 ;
    %wait E_000001cbfeac80d0;
    %load/vec4 v000001cbfeaecb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001cbfeaed2c0_0;
    %load/vec4 v000001cbfeaec000_0;
    %add;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001cbfeaed2c0_0;
    %load/vec4 v000001cbfeaec000_0;
    %sub;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001cbfeaed2c0_0;
    %load/vec4 v000001cbfeaec000_0;
    %and;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001cbfeaed2c0_0;
    %load/vec4 v000001cbfeaec000_0;
    %or;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001cbfeaed2c0_0;
    %load/vec4 v000001cbfeaec000_0;
    %xor;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001cbfeaed2c0_0;
    %load/vec4 v000001cbfeaec000_0;
    %or;
    %inv;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001cbfeaed2c0_0;
    %load/vec4 v000001cbfeaec000_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001cbfeaec000_0;
    %load/vec4 v000001cbfeaed2c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001cbfeaed2c0_0;
    %ix/getv 4, v000001cbfeaec000_0;
    %shiftl 4;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001cbfeaed2c0_0;
    %ix/getv 4, v000001cbfeaec000_0;
    %shiftr 4;
    %assign/vec4 v000001cbfeaed180_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cbfea695c0;
T_7 ;
    %wait E_000001cbfeac8190;
    %load/vec4 v000001cbfeb3d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cbfeaec320_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cbfeaec1e0, 4;
    %assign/vec4 v000001cbfeb3d330_0, 0;
T_7.0 ;
    %load/vec4 v000001cbfeb3c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cbfeaed680_0;
    %ix/getv 3, v000001cbfeaec320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cbfeaec1e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cbfea695c0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001cbfea695c0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cbfeaec640_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001cbfeaec640_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001cbfeaec640_0;
    %load/vec4a v000001cbfeaec1e0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001cbfeaec640_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cbfeaec640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cbfeaec640_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001cbfead6c60;
T_10 ;
    %wait E_000001cbfeac7cd0;
    %load/vec4 v000001cbfeb472a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cbfeb46cd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cbfeb46cd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cbfeb46cd0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cbfead3ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cbfeb489c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cbfeb48380_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001cbfead3ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001cbfeb489c0_0;
    %inv;
    %assign/vec4 v000001cbfeb489c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cbfead3ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cbfeb48380_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cbfeb48380_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001cbfeb47f20_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
