// Seed: 2029871527
module module_0;
  assign id_1 = 1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    output wor id_5
);
  assign id_3 = 1'b0;
  module_0();
  always @(1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
