Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 30 23:35:21 2023
| Host         : DESKTOP-UERN9I1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     15          
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (5)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DBBC/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBBD/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBBL/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBBR/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBBU/u1/slow_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: G1/current_mode_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: G1/current_mode_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.617        0.000                      0                  260        0.147        0.000                      0                  260        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.617        0.000                      0                  260        0.147        0.000                      0                  260        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 DBBU/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.980ns (20.912%)  route 3.706ns (79.088%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.153    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  DBBU/u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.963     6.572    DBBU/u1/counter_reg[6]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  DBBU/u1/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.646    DBBU/u1/counter[0]_i_6__2_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.770 r  DBBU/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.154     7.924    DBBU/u1/counter[0]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  DBBU/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.688    DBBU/u1/counter[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.152     8.840 r  DBBU/u1/counter[0]_i_1/O
                         net (fo=18, routed)          1.000     9.840    DBBU/u1/counter[0]_i_1_n_0
    SLICE_X58Y12         FDRE                                         r  DBBU/u1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.514    14.855    DBBU/u1/CLK
    SLICE_X58Y12         FDRE                                         r  DBBU/u1/counter_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDRE (Setup_fdre_C_R)       -0.637    14.457    DBBU/u1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 DBBU/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.980ns (20.912%)  route 3.706ns (79.088%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.153    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  DBBU/u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.963     6.572    DBBU/u1/counter_reg[6]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  DBBU/u1/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.646    DBBU/u1/counter[0]_i_6__2_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.770 r  DBBU/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.154     7.924    DBBU/u1/counter[0]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  DBBU/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.688    DBBU/u1/counter[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.152     8.840 r  DBBU/u1/counter[0]_i_1/O
                         net (fo=18, routed)          1.000     9.840    DBBU/u1/counter[0]_i_1_n_0
    SLICE_X58Y12         FDRE                                         r  DBBU/u1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.514    14.855    DBBU/u1/CLK
    SLICE_X58Y12         FDRE                                         r  DBBU/u1/counter_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDRE (Setup_fdre_C_R)       -0.637    14.457    DBBU/u1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 DBBU/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.980ns (20.912%)  route 3.706ns (79.088%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.153    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  DBBU/u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.963     6.572    DBBU/u1/counter_reg[6]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  DBBU/u1/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.646    DBBU/u1/counter[0]_i_6__2_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.770 r  DBBU/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.154     7.924    DBBU/u1/counter[0]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  DBBU/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.688    DBBU/u1/counter[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.152     8.840 r  DBBU/u1/counter[0]_i_1/O
                         net (fo=18, routed)          1.000     9.840    DBBU/u1/counter[0]_i_1_n_0
    SLICE_X58Y12         FDRE                                         r  DBBU/u1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.514    14.855    DBBU/u1/CLK
    SLICE_X58Y12         FDRE                                         r  DBBU/u1/counter_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDRE (Setup_fdre_C_R)       -0.637    14.457    DBBU/u1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 DBBU/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.980ns (20.912%)  route 3.706ns (79.088%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.153    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  DBBU/u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.963     6.572    DBBU/u1/counter_reg[6]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  DBBU/u1/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.646    DBBU/u1/counter[0]_i_6__2_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.770 r  DBBU/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.154     7.924    DBBU/u1/counter[0]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  DBBU/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.688    DBBU/u1/counter[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.152     8.840 r  DBBU/u1/counter[0]_i_1/O
                         net (fo=18, routed)          1.000     9.840    DBBU/u1/counter[0]_i_1_n_0
    SLICE_X58Y12         FDRE                                         r  DBBU/u1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.514    14.855    DBBU/u1/CLK
    SLICE_X58Y12         FDRE                                         r  DBBU/u1/counter_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDRE (Setup_fdre_C_R)       -0.637    14.457    DBBU/u1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/is_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.164ns (23.439%)  route 3.802ns (76.561%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.633     5.154    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.897     6.570    T1/state_reg_n_0_[15]
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  T1/state[27]_i_6/O
                         net (fo=1, routed)           0.639     7.333    T1/state[27]_i_6_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.457 f  T1/state[27]_i_4/O
                         net (fo=2, routed)           0.307     7.764    T1/state[27]_i_4_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.888 r  T1/state[27]_i_1/O
                         net (fo=40, routed)          0.762     8.651    T1/second25_in
    SLICE_X60Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.775 f  T1/is_timeout_i_2/O
                         net (fo=1, routed)           0.680     9.455    T1/is_timeout_i_2_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I1_O)        0.150     9.605 r  T1/is_timeout_i_1/O
                         net (fo=1, routed)           0.516    10.120    T1/is_timeout_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  T1/is_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.508    14.849    T1/CLK
    SLICE_X59Y18         FDRE                                         r  T1/is_timeout_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDRE (Setup_fdre_C_D)       -0.271    14.817    T1/is_timeout_reg
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 DBBU/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.980ns (21.556%)  route 3.566ns (78.444%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.153    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  DBBU/u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.963     6.572    DBBU/u1/counter_reg[6]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  DBBU/u1/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.646    DBBU/u1/counter[0]_i_6__2_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.770 r  DBBU/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.154     7.924    DBBU/u1/counter[0]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  DBBU/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.688    DBBU/u1/counter[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.152     8.840 r  DBBU/u1/counter[0]_i_1/O
                         net (fo=18, routed)          0.860     9.700    DBBU/u1/counter[0]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.513    14.854    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[4]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.637    14.481    DBBU/u1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 DBBU/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.980ns (21.556%)  route 3.566ns (78.444%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.153    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  DBBU/u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.963     6.572    DBBU/u1/counter_reg[6]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  DBBU/u1/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.646    DBBU/u1/counter[0]_i_6__2_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.770 r  DBBU/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.154     7.924    DBBU/u1/counter[0]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  DBBU/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.688    DBBU/u1/counter[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.152     8.840 r  DBBU/u1/counter[0]_i_1/O
                         net (fo=18, routed)          0.860     9.700    DBBU/u1/counter[0]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.513    14.854    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[5]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.637    14.481    DBBU/u1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 DBBU/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.980ns (21.556%)  route 3.566ns (78.444%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.153    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  DBBU/u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.963     6.572    DBBU/u1/counter_reg[6]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  DBBU/u1/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.646    DBBU/u1/counter[0]_i_6__2_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.770 r  DBBU/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.154     7.924    DBBU/u1/counter[0]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  DBBU/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.688    DBBU/u1/counter[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.152     8.840 r  DBBU/u1/counter[0]_i_1/O
                         net (fo=18, routed)          0.860     9.700    DBBU/u1/counter[0]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.513    14.854    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.637    14.481    DBBU/u1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 DBBU/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.980ns (21.556%)  route 3.566ns (78.444%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.153    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  DBBU/u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.963     6.572    DBBU/u1/counter_reg[6]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  DBBU/u1/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.646    DBBU/u1/counter[0]_i_6__2_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.770 r  DBBU/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.154     7.924    DBBU/u1/counter[0]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  DBBU/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.688    DBBU/u1/counter[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.152     8.840 r  DBBU/u1/counter[0]_i_1/O
                         net (fo=18, routed)          0.860     9.700    DBBU/u1/counter[0]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.513    14.854    DBBU/u1/CLK
    SLICE_X58Y13         FDRE                                         r  DBBU/u1/counter_reg[7]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.637    14.481    DBBU/u1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 DBBR/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.046ns (24.395%)  route 3.242ns (75.605%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.567     5.088    DBBR/u1/CLK
    SLICE_X54Y12         FDRE                                         r  DBBR/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  DBBR/u1/counter_reg[6]/Q
                         net (fo=3, routed)           1.103     6.709    DBBR/u1/counter_reg[6]
    SLICE_X56Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.833 r  DBBR/u1/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.313     7.146    DBBR/u1/counter[0]_i_6__0_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I3_O)        0.124     7.270 r  DBBR/u1/counter[0]_i_5__3/O
                         net (fo=1, routed)           0.303     7.573    DBBR/u1/counter[0]_i_5__3_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.697 r  DBBR/u1/counter[0]_i_3__3/O
                         net (fo=1, routed)           0.829     8.526    DBBR/u1/counter[0]_i_3__3_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I2_O)        0.156     8.682 r  DBBR/u1/counter[0]_i_1__3/O
                         net (fo=18, routed)          0.694     9.376    DBBR/u1/counter[0]_i_1__3_n_0
    SLICE_X54Y11         FDRE                                         r  DBBR/u1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.449    14.790    DBBR/u1/CLK
    SLICE_X54Y11         FDRE                                         r  DBBR/u1/counter_reg[0]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y11         FDRE (Setup_fdre_C_R)       -0.755    14.274    DBBR/u1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DBBD/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBD/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.588     1.471    DBBD/u1/CLK
    SLICE_X62Y18         FDRE                                         r  DBBD/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  DBBD/u1/counter_reg[14]/Q
                         net (fo=3, routed)           0.065     1.677    DBBD/u1/counter_reg[14]
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.722 r  DBBD/u1/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.722    DBBD/u1/slow_clk_i_1__0_n_0
    SLICE_X63Y18         FDRE                                         r  DBBD/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     1.984    DBBD/u1/CLK
    SLICE_X63Y18         FDRE                                         r  DBBD/u1/slow_clk_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.091     1.575    DBBD/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DBBC/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBC/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.592     1.475    DBBC/u1/CLK
    SLICE_X63Y12         FDRE                                         r  DBBC/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DBBC/u1/counter_reg[14]/Q
                         net (fo=3, routed)           0.069     1.686    DBBC/u1/counter_reg[14]
    SLICE_X62Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.731 r  DBBC/u1/slow_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.731    DBBC/u1/slow_clk_i_1__1_n_0
    SLICE_X62Y12         FDRE                                         r  DBBC/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     1.989    DBBC/u1/CLK
    SLICE_X62Y12         FDRE                                         r  DBBC/u1/slow_clk_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X62Y12         FDRE (Hold_fdre_C_D)         0.091     1.579    DBBC/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.215%)  route 0.138ns (39.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.562     1.445    DBBR/u1/CLK
    SLICE_X54Y14         FDRE                                         r  DBBR/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  DBBR/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.138     1.747    DBBR/u1/counter_reg[12]
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  DBBR/u1/slow_clk_i_1__3/O
                         net (fo=1, routed)           0.000     1.792    DBBR/u1/slow_clk_i_1__3_n_0
    SLICE_X56Y14         FDRE                                         r  DBBR/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    DBBR/u1/CLK
    SLICE_X56Y14         FDRE                                         r  DBBR/u1/slow_clk_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.121     1.602    DBBR/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DBBL/u1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBL/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.473%)  route 0.168ns (47.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.562     1.445    DBBL/u1/CLK
    SLICE_X55Y14         FDRE                                         r  DBBL/u1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DBBL/u1/counter_reg[13]/Q
                         net (fo=3, routed)           0.168     1.755    DBBL/u1/counter_reg[13]
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  DBBL/u1/slow_clk_i_1__2/O
                         net (fo=1, routed)           0.000     1.800    DBBL/u1/slow_clk_i_1__2_n_0
    SLICE_X56Y14         FDRE                                         r  DBBL/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    DBBL/u1/CLK
    SLICE_X56Y14         FDRE                                         r  DBBL/u1/slow_clk_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.120     1.601    DBBL/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DBBU/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.440%)  route 0.162ns (46.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.473    DBBU/u1/CLK
    SLICE_X58Y15         FDRE                                         r  DBBU/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DBBU/u1/counter_reg[14]/Q
                         net (fo=3, routed)           0.162     1.776    DBBU/u1/counter_reg[14]
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  DBBU/u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.821    DBBU/u1/slow_clk_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  DBBU/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     1.984    DBBU/u1/CLK
    SLICE_X59Y16         FDRE                                         r  DBBU/u1/slow_clk_reg/C
                         clock pessimism             -0.498     1.486    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.091     1.577    DBBU/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 T1/first_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (49.019%)  route 0.197ns (50.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    T1/CLK
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  T1/first_reg[3]/Q
                         net (fo=8, routed)           0.197     1.810    T1/first_reg[3]
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.048     1.858 r  T1/first[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    T1/p_0_in[2]
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     1.982    T1/CLK
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.107     1.611    T1/first_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 T1/first_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.878%)  route 0.195ns (51.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.470    T1/CLK
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  T1/first_reg[1]/Q
                         net (fo=8, routed)           0.195     1.806    T1/first_reg[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  T1/first[3]_i_2/O
                         net (fo=1, routed)           0.000     1.851    T1/p_0_in[3]
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     1.985    T1/CLK
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[3]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.092     1.599    T1/first_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.250ns (61.599%)  route 0.156ns (38.401%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    T1/CLK
    SLICE_X61Y16         FDRE                                         r  T1/second_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  T1/second_reg[2]/Q
                         net (fo=15, routed)          0.156     1.769    T1/second_reg_n_0_[2]
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  T1/second[3]_i_9/O
                         net (fo=1, routed)           0.000     1.814    T1/second[3]_i_9_n_0
    SLICE_X60Y16         MUXF7 (Prop_muxf7_I1_O)      0.064     1.878 r  T1/second_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.878    T1/second_reg[3]_i_2_n_0
    SLICE_X60Y16         FDRE                                         r  T1/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     1.984    T1/CLK
    SLICE_X60Y16         FDRE                                         r  T1/second_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.619    T1/second_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 T1/first_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.619%)  route 0.197ns (51.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    T1/CLK
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  T1/first_reg[3]/Q
                         net (fo=8, routed)           0.197     1.810    T1/first_reg[3]
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.855 r  T1/first[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    T1/p_0_in[1]
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     1.982    T1/CLK
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.091     1.595    T1/first_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DBBL/u1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBL/u1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.563     1.446    DBBL/u1/CLK
    SLICE_X55Y12         FDRE                                         r  DBBL/u1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DBBL/u1/counter_reg[7]/Q
                         net (fo=3, routed)           0.118     1.705    DBBL/u1/counter_reg[7]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  DBBL/u1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    DBBL/u1/counter_reg[4]_i_1_n_4
    SLICE_X55Y12         FDRE                                         r  DBBL/u1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.833     1.960    DBBL/u1/CLK
    SLICE_X55Y12         FDRE                                         r  DBBL/u1/counter_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    DBBL/u1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y9    DBBC/u1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   DBBC/u1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   DBBC/u1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   DBBC/u1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   DBBC/u1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   DBBC/u1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   DBBC/u1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   DBBC/u1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   DBBC/u1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    DBBC/u1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    DBBC/u1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   DBBC/u1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   DBBC/u1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   DBBC/u1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   DBBC/u1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   DBBC/u1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   DBBC/u1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   DBBC/u1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   DBBC/u1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    DBBC/u1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    DBBC/u1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   DBBC/u1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   DBBC/u1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   DBBC/u1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   DBBC/u1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   DBBC/u1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   DBBC/u1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   DBBC/u1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   DBBC/u1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LC1/led_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.669ns  (logic 4.291ns (49.495%)  route 4.378ns (50.505%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         LDPE                         0.000     0.000 r  LC1/led_reg[5]/G
    SLICE_X58Y17         LDPE (EnToQ_ldpe_G_Q)        0.761     0.761 r  LC1/led_reg[5]/Q
                         net (fo=3, routed)           4.378     5.139    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.669 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.669    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.267ns (49.568%)  route 4.342ns (50.432%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         LDCE                         0.000     0.000 r  LC1/led_reg[10]/G
    SLICE_X58Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LC1/led_reg[10]/Q
                         net (fo=3, routed)           4.342     5.103    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.609 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.609    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 4.275ns (50.229%)  route 4.236ns (49.771%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         LDPE                         0.000     0.000 r  LC1/led_reg[5]/G
    SLICE_X58Y17         LDPE (EnToQ_ldpe_G_Q)        0.761     0.761 r  LC1/led_reg[5]/Q
                         net (fo=3, routed)           4.236     4.997    led_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.512 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.512    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.265ns (51.284%)  route 4.051ns (48.716%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         LDCE                         0.000     0.000 r  LC1/led_reg[10]/G
    SLICE_X58Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LC1/led_reg[10]/Q
                         net (fo=3, routed)           4.051     4.812    led_OBUF[6]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.317 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.317    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 4.266ns (51.399%)  route 4.034ns (48.601%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         LDCE                         0.000     0.000 r  LC1/led_reg[4]/G
    SLICE_X58Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LC1/led_reg[4]/Q
                         net (fo=3, routed)           4.034     4.795    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.299 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.299    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.345ns (53.512%)  route 3.775ns (46.488%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         LDCE                         0.000     0.000 r  LC1/led_reg[14]/G
    SLICE_X60Y17         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  LC1/led_reg[14]/Q
                         net (fo=2, routed)           3.775     4.602    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.120 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.120    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 4.262ns (52.969%)  route 3.784ns (47.031%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         LDPE                         0.000     0.000 r  LC1/led_reg[9]/G
    SLICE_X58Y17         LDPE (EnToQ_ldpe_G_Q)        0.761     0.761 r  LC1/led_reg[9]/Q
                         net (fo=2, routed)           3.784     4.545    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.046 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.046    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.910ns  (logic 4.262ns (53.881%)  route 3.648ns (46.119%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         LDCE                         0.000     0.000 r  LC1/led_reg[4]/G
    SLICE_X58Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LC1/led_reg[4]/Q
                         net (fo=3, routed)           3.648     4.409    led_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.910 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.910    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.270ns (54.652%)  route 3.543ns (45.348%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         LDPE                         0.000     0.000 r  LC1/led_reg[5]/G
    SLICE_X58Y17         LDPE (EnToQ_ldpe_G_Q)        0.761     0.761 r  LC1/led_reg[5]/Q
                         net (fo=3, routed)           3.543     4.304    led_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.813 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.813    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.776ns  (logic 4.270ns (54.905%)  route 3.507ns (45.095%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         LDCE                         0.000     0.000 r  LC1/led_reg[4]/G
    SLICE_X58Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LC1/led_reg[4]/Q
                         net (fo=3, routed)           3.507     4.268    led_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.776 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.776    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DBBU/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBU/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d0/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBU/d0/Q_reg/Q
                         net (fo=1, routed)           0.174     0.315    DBBU/d1/Q_reg_0
    SLICE_X58Y18         FDRE                                         r  DBBU/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBU/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBU/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d1/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBU/d1/Q_reg/Q
                         net (fo=2, routed)           0.183     0.324    DBBU/d2/Q1
    SLICE_X58Y18         FDRE                                         r  DBBU/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBL/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBL/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  DBBL/d0/Q_reg/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DBBL/d0/Q_reg/Q
                         net (fo=1, routed)           0.170     0.334    DBBL/d1/Q_reg_0
    SLICE_X56Y17         FDRE                                         r  DBBL/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBC/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBC/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d0/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d0/Q_reg/Q
                         net (fo=1, routed)           0.201     0.342    DBBC/d1/Q_reg_1
    SLICE_X61Y13         FDRE                                         r  DBBC/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBL/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBL/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.295%)  route 0.190ns (53.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  DBBL/d1/Q_reg/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DBBL/d1/Q_reg/Q
                         net (fo=3, routed)           0.190     0.354    DBBL/d2/Q1
    SLICE_X56Y17         FDRE                                         r  DBBL/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBD/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBD/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.600%)  route 0.224ns (61.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  DBBD/d1/Q_reg/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBD/d1/Q_reg/Q
                         net (fo=5, routed)           0.224     0.365    DBBD/d2/Q1
    SLICE_X63Y16         FDRE                                         r  DBBD/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBR/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBR/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE                         0.000     0.000 r  DBBR/d0/Q_reg/C
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBR/d0/Q_reg/Q
                         net (fo=1, routed)           0.228     0.369    DBBR/d1/Q_reg_0
    SLICE_X59Y15         FDRE                                         r  DBBR/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBD/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBD/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.782%)  route 0.232ns (62.218%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  DBBD/d0/Q_reg/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBD/d0/Q_reg/Q
                         net (fo=1, routed)           0.232     0.373    DBBD/d1/Q_reg_1
    SLICE_X63Y16         FDRE                                         r  DBBD/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBC/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.141ns (36.785%)  route 0.242ns (63.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.242     0.383    DBBC/d2/Q1
    SLICE_X61Y13         FDRE                                         r  DBBC/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBR/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBR/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.141ns (35.788%)  route 0.253ns (64.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE                         0.000     0.000 r  DBBR/d1/Q_reg/C
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBR/d1/Q_reg/Q
                         net (fo=3, routed)           0.253     0.394    DBBR/d2/Q1
    SLICE_X57Y15         FDRE                                         r  DBBR/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.783ns  (logic 4.788ns (54.509%)  route 3.996ns (45.491%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.633     5.154    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.243     6.915    T1/state_reg_n_0_[16]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.152     7.067 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.848     7.915    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.358     8.273 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.905    10.178    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.937 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.937    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 4.827ns (55.082%)  route 3.936ns (44.918%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    T1/CLK
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  T1/first_reg[2]/Q
                         net (fo=8, routed)           1.043     6.609    T1/first_reg[2]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.327     6.936 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.028     7.965    T1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.348     8.313 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865    10.178    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    13.911 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.911    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.653ns  (logic 4.742ns (54.809%)  route 3.910ns (45.191%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.633     5.154    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.243     6.915    T1/state_reg_n_0_[16]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.152     7.067 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.999     8.066    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.361     8.427 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669    10.095    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    13.807 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.807    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.651ns  (logic 4.533ns (52.402%)  route 4.118ns (47.598%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.633     5.154    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.243     6.915    T1/state_reg_n_0_[16]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.152     7.067 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.018     8.085    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.332     8.417 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.857    10.274    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.805 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.805    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.537ns  (logic 4.583ns (53.683%)  route 3.954ns (46.317%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    T1/CLK
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  T1/first_reg[2]/Q
                         net (fo=8, routed)           1.043     6.609    T1/first_reg[2]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.327     6.936 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.028     7.965    T1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.326     8.291 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.883    10.173    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.684 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.684    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.433ns  (logic 4.522ns (53.620%)  route 3.911ns (46.380%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.633     5.154    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.243     6.915    T1/state_reg_n_0_[16]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.152     7.067 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.999     8.066    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.332     8.398 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.670    10.068    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.588 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.588    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 4.537ns (54.396%)  route 3.804ns (45.604%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.633     5.154    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.243     6.915    T1/state_reg_n_0_[16]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.152     7.067 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.848     7.915    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.332     8.247 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     9.960    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.495 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.495    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.812ns  (logic 4.375ns (56.002%)  route 3.437ns (43.998%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.633     5.154    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.116     6.788    T1/state_reg_n_0_[16]
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.152     6.940 r  T1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.321     9.261    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.966 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.966    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.309ns  (logic 4.141ns (56.655%)  route 3.168ns (43.345%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.633     5.154    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.058     6.731    T1/state_reg_n_0_[15]
    SLICE_X61Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.855 r  T1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.110     8.964    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.464 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.464    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 4.152ns (56.829%)  route 3.154ns (43.171%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.633     5.154    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.243     6.915    T1/state_reg_n_0_[16]
    SLICE_X61Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.039 r  T1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.911     8.951    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.461 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.461    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G1/current_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.141ns (31.564%)  route 0.306ns (68.436%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.562     1.445    G1/CLK
    SLICE_X57Y17         FDRE                                         r  G1/current_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  G1/current_mode_reg[1]/Q
                         net (fo=6, routed)           0.306     1.892    LC1/D[1]
    SLICE_X58Y17         LDPE                                         r  LC1/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.141ns (31.359%)  route 0.309ns (68.641%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.562     1.445    G1/CLK
    SLICE_X57Y17         FDRE                                         r  G1/current_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  G1/current_mode_reg[1]/Q
                         net (fo=6, routed)           0.309     1.895    LC1/D[1]
    SLICE_X58Y17         LDCE                                         r  LC1/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.186ns (32.776%)  route 0.381ns (67.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.562     1.445    G1/CLK
    SLICE_X57Y17         FDRE                                         r  G1/current_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  G1/current_mode_reg[0]/Q
                         net (fo=4, routed)           0.262     1.848    G1/current_mode[0]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.893 r  G1/led_reg[5]_i_1/O
                         net (fo=2, routed)           0.119     2.013    LC1/D[0]
    SLICE_X58Y17         LDPE                                         r  LC1/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.186ns (29.284%)  route 0.449ns (70.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.562     1.445    G1/CLK
    SLICE_X57Y17         FDRE                                         r  G1/current_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  G1/current_mode_reg[0]/Q
                         net (fo=4, routed)           0.262     1.848    G1/current_mode[0]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.893 r  G1/led_reg[5]_i_1/O
                         net (fo=2, routed)           0.187     2.080    LC1/D[0]
    SLICE_X58Y17         LDCE                                         r  LC1/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/is_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.186ns (26.703%)  route 0.511ns (73.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.470    T1/CLK
    SLICE_X59Y18         FDRE                                         r  T1/is_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  T1/is_timeout_reg/Q
                         net (fo=5, routed)           0.292     1.903    T1/is_timeout
    SLICE_X60Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.948 f  T1/led_reg[14]_i_2/O
                         net (fo=5, routed)           0.219     2.167    LC1/AS[0]
    SLICE_X60Y17         LDCE                                         f  LC1/led_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/is_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.186ns (20.064%)  route 0.741ns (79.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.470    T1/CLK
    SLICE_X59Y18         FDRE                                         r  T1/is_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  T1/is_timeout_reg/Q
                         net (fo=5, routed)           0.292     1.903    T1/is_timeout
    SLICE_X60Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.948 f  T1/led_reg[14]_i_2/O
                         net (fo=5, routed)           0.449     2.397    LC1/AS[0]
    SLICE_X58Y17         LDCE                                         f  LC1/led_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/is_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.186ns (20.064%)  route 0.741ns (79.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.470    T1/CLK
    SLICE_X59Y18         FDRE                                         r  T1/is_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  T1/is_timeout_reg/Q
                         net (fo=5, routed)           0.292     1.903    T1/is_timeout
    SLICE_X60Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.948 f  T1/led_reg[14]_i_2/O
                         net (fo=5, routed)           0.449     2.397    LC1/AS[0]
    SLICE_X58Y17         LDCE                                         f  LC1/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/is_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.186ns (20.064%)  route 0.741ns (79.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.470    T1/CLK
    SLICE_X59Y18         FDRE                                         r  T1/is_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  T1/is_timeout_reg/Q
                         net (fo=5, routed)           0.292     1.903    T1/is_timeout
    SLICE_X60Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.948 f  T1/led_reg[14]_i_2/O
                         net (fo=5, routed)           0.449     2.397    LC1/AS[0]
    SLICE_X58Y17         LDPE                                         f  LC1/led_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/is_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[9]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.186ns (20.064%)  route 0.741ns (79.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.470    T1/CLK
    SLICE_X59Y18         FDRE                                         r  T1/is_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  T1/is_timeout_reg/Q
                         net (fo=5, routed)           0.292     1.903    T1/is_timeout
    SLICE_X60Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.948 f  T1/led_reg[14]_i_2/O
                         net (fo=5, routed)           0.449     2.397    LC1/AS[0]
    SLICE_X58Y17         LDPE                                         f  LC1/led_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.433ns (66.124%)  route 0.734ns (33.876%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.474    T1/CLK
    SLICE_X60Y12         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.255     1.894    T1/state_reg_n_0_[16]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.939 r  T1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.417    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.641 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.641    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.433ns  (logic 0.937ns (27.292%)  route 2.496ns (72.708%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           1.338     1.794    DBBC/d1/Q_reg_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.154     1.948 r  DBBC/d1/second[3]_i_3/O
                         net (fo=1, routed)           0.662     2.610    T1/second_reg[0]_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.327     2.937 r  T1/second[3]_i_1/O
                         net (fo=4, routed)           0.497     3.433    T1/second
    SLICE_X61Y17         FDRE                                         r  T1/second_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.510     4.851    T1/CLK
    SLICE_X61Y17         FDRE                                         r  T1/second_reg[0]/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.340ns  (logic 0.937ns (28.058%)  route 2.403ns (71.942%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           1.338     1.794    DBBC/d1/Q_reg_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.154     1.948 r  DBBC/d1/second[3]_i_3/O
                         net (fo=1, routed)           0.662     2.610    T1/second_reg[0]_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.327     2.937 r  T1/second[3]_i_1/O
                         net (fo=4, routed)           0.403     3.340    T1/second
    SLICE_X61Y16         FDRE                                         r  T1/second_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.511     4.852    T1/CLK
    SLICE_X61Y16         FDRE                                         r  T1/second_reg[2]/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 0.937ns (28.460%)  route 2.355ns (71.540%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           1.338     1.794    DBBC/d1/Q_reg_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.154     1.948 r  DBBC/d1/second[3]_i_3/O
                         net (fo=1, routed)           0.662     2.610    T1/second_reg[0]_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.327     2.937 r  T1/second[3]_i_1/O
                         net (fo=4, routed)           0.356     3.292    T1/second
    SLICE_X60Y18         FDRE                                         r  T1/second_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.508     4.849    T1/CLK
    SLICE_X60Y18         FDRE                                         r  T1/second_reg[1]/C

Slack:                    inf
  Source:                 DBBU/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/is_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 0.850ns (25.887%)  route 2.434ns (74.113%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d1/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DBBU/d1/Q_reg/Q
                         net (fo=2, routed)           0.670     1.126    DBBU/d1/Q1
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.250 f  DBBU/d1/second[3]_i_6/O
                         net (fo=7, routed)           0.587     1.837    DBBC/d2/pressedU
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.961 r  DBBC/d2/is_timeout_i_4/O
                         net (fo=1, routed)           0.661     2.622    T1/is_timeout_reg_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.146     2.768 r  T1/is_timeout_i_1/O
                         net (fo=1, routed)           0.516     3.284    T1/is_timeout_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  T1/is_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.508     4.849    T1/CLK
    SLICE_X59Y18         FDRE                                         r  T1/is_timeout_reg/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 0.937ns (29.743%)  route 2.213ns (70.257%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           1.338     1.794    DBBC/d1/Q_reg_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.154     1.948 r  DBBC/d1/second[3]_i_3/O
                         net (fo=1, routed)           0.662     2.610    T1/second_reg[0]_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.327     2.937 r  T1/second[3]_i_1/O
                         net (fo=4, routed)           0.214     3.150    T1/second
    SLICE_X60Y16         FDRE                                         r  T1/second_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.511     4.852    T1/CLK
    SLICE_X60Y16         FDRE                                         r  T1/second_reg[3]/C

Slack:                    inf
  Source:                 DBBU/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.752%)  route 2.030ns (74.248%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d1/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DBBU/d1/Q_reg/Q
                         net (fo=2, routed)           0.670     1.126    DBBU/d1/Q1
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.250 f  DBBU/d1/second[3]_i_6/O
                         net (fo=7, routed)           0.577     1.827    DBBD/d1/pressedU
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  DBBD/d1/first[3]_i_1/O
                         net (fo=4, routed)           0.783     2.734    T1/E[0]
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.511     4.852    T1/CLK
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[0]/C

Slack:                    inf
  Source:                 DBBU/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.752%)  route 2.030ns (74.248%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d1/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DBBU/d1/Q_reg/Q
                         net (fo=2, routed)           0.670     1.126    DBBU/d1/Q1
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.250 f  DBBU/d1/second[3]_i_6/O
                         net (fo=7, routed)           0.577     1.827    DBBD/d1/pressedU
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  DBBD/d1/first[3]_i_1/O
                         net (fo=4, routed)           0.783     2.734    T1/E[0]
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.511     4.852    T1/CLK
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[3]/C

Slack:                    inf
  Source:                 DBBU/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.573ns  (logic 0.704ns (27.361%)  route 1.869ns (72.639%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d1/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DBBU/d1/Q_reg/Q
                         net (fo=2, routed)           0.670     1.126    DBBU/d1/Q1
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.250 f  DBBU/d1/second[3]_i_6/O
                         net (fo=7, routed)           0.577     1.827    DBBD/d1/pressedU
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  DBBD/d1/first[3]_i_1/O
                         net (fo=4, routed)           0.622     2.573    T1/E[0]
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.508     4.849    T1/CLK
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[1]/C

Slack:                    inf
  Source:                 DBBU/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.573ns  (logic 0.704ns (27.361%)  route 1.869ns (72.639%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d1/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DBBU/d1/Q_reg/Q
                         net (fo=2, routed)           0.670     1.126    DBBU/d1/Q1
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.250 f  DBBU/d1/second[3]_i_6/O
                         net (fo=7, routed)           0.577     1.827    DBBD/d1/pressedU
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  DBBD/d1/first[3]_i_1/O
                         net (fo=4, routed)           0.622     2.573    T1/E[0]
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.508     4.849    T1/CLK
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[2]/C

Slack:                    inf
  Source:                 DBBU/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.358ns  (logic 0.704ns (29.858%)  route 1.654ns (70.142%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d1/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DBBU/d1/Q_reg/Q
                         net (fo=2, routed)           0.670     1.126    DBBU/d1/Q1
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.250 r  DBBU/d1/second[3]_i_6/O
                         net (fo=7, routed)           0.984     2.234    T1/pressedU
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124     2.358 r  T1/second[1]_i_1/O
                         net (fo=1, routed)           0.000     2.358    T1/second[1]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.508     4.849    T1/CLK
    SLICE_X60Y18         FDRE                                         r  T1/second_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DBBL/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G1/current_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  DBBL/d2/Q_reg/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DBBL/d2/Q_reg/Q
                         net (fo=2, routed)           0.061     0.225    G1/Q2
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  G1/current_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.270    G1/current_mode[1]_i_1_n_0
    SLICE_X57Y17         FDRE                                         r  G1/current_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.829     1.956    G1/CLK
    SLICE_X57Y17         FDRE                                         r  G1/current_mode_reg[1]/C

Slack:                    inf
  Source:                 DBBL/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G1/current_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  DBBL/d2/Q_reg/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DBBL/d2/Q_reg/Q
                         net (fo=2, routed)           0.062     0.226    G1/Q2
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.271 r  G1/current_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.271    G1/current_mode[0]_i_1_n_0
    SLICE_X57Y17         FDRE                                         r  G1/current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.829     1.956    G1/CLK
    SLICE_X57Y17         FDRE                                         r  G1/current_mode_reg[0]/C

Slack:                    inf
  Source:                 DBBD/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.293ns (48.920%)  route 0.306ns (51.080%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  DBBD/d1/Q_reg/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBD/d1/Q_reg/Q
                         net (fo=5, routed)           0.221     0.362    DBBD/d1/Q_reg_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.407 r  DBBD/d1/second[3]_i_4/O
                         net (fo=5, routed)           0.085     0.492    T1/pressedD
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.537 r  T1/second[2]_i_2/O
                         net (fo=1, routed)           0.000     0.537    T1/second[2]_i_2_n_0
    SLICE_X61Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     0.599 r  T1/second_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.599    T1/second_reg[2]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  T1/second_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     1.984    T1/CLK
    SLICE_X61Y16         FDRE                                         r  T1/second_reg[2]/C

Slack:                    inf
  Source:                 DBBU/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.563%)  route 0.368ns (61.437%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d2/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DBBU/d2/Q_reg/Q
                         net (fo=1, routed)           0.209     0.350    DBBU/d1/Q2
    SLICE_X58Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  DBBU/d1/second[3]_i_6/O
                         net (fo=7, routed)           0.159     0.554    T1/pressedU
    SLICE_X61Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.599 r  T1/second[0]_i_1/O
                         net (fo=1, routed)           0.000     0.599    T1/second[0]_i_1_n_0
    SLICE_X61Y17         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.856     1.983    T1/CLK
    SLICE_X61Y17         FDRE                                         r  T1/second_reg[0]/C

Slack:                    inf
  Source:                 DBBC/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.246%)  route 0.450ns (70.754%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d2/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DBBC/d2/Q_reg/Q
                         net (fo=3, routed)           0.242     0.383    DBBD/d1/Q2_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.428 r  DBBD/d1/first[3]_i_1/O
                         net (fo=4, routed)           0.208     0.636    T1/E[0]
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     1.982    T1/CLK
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[1]/C

Slack:                    inf
  Source:                 DBBC/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.246%)  route 0.450ns (70.754%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d2/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DBBC/d2/Q_reg/Q
                         net (fo=3, routed)           0.242     0.383    DBBD/d1/Q2_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.428 r  DBBD/d1/first[3]_i_1/O
                         net (fo=4, routed)           0.208     0.636    T1/E[0]
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     1.982    T1/CLK
    SLICE_X61Y18         FDRE                                         r  T1/first_reg[2]/C

Slack:                    inf
  Source:                 DBBU/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.276ns (40.687%)  route 0.402ns (59.313%))
  Logic Levels:           3  (FDRE=1 LUT2=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  DBBU/d2/Q_reg/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DBBU/d2/Q_reg/Q
                         net (fo=1, routed)           0.209     0.350    DBBU/d1/Q2
    SLICE_X58Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  DBBU/d1/second[3]_i_6/O
                         net (fo=7, routed)           0.193     0.588    T1/pressedU
    SLICE_X60Y16         MUXF7 (Prop_muxf7_S_O)       0.090     0.678 r  T1/second_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.678    T1/second_reg[3]_i_2_n_0
    SLICE_X60Y16         FDRE                                         r  T1/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     1.984    T1/CLK
    SLICE_X60Y16         FDRE                                         r  T1/second_reg[3]/C

Slack:                    inf
  Source:                 DBBC/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.888%)  route 0.506ns (73.112%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d2/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DBBC/d2/Q_reg/Q
                         net (fo=3, routed)           0.242     0.383    DBBD/d1/Q2_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.428 r  DBBD/d1/first[3]_i_1/O
                         net (fo=4, routed)           0.264     0.692    T1/E[0]
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     1.985    T1/CLK
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[0]/C

Slack:                    inf
  Source:                 DBBC/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.888%)  route 0.506ns (73.112%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  DBBC/d2/Q_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DBBC/d2/Q_reg/Q
                         net (fo=3, routed)           0.242     0.383    DBBD/d1/Q2_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.428 r  DBBD/d1/first[3]_i_1/O
                         net (fo=4, routed)           0.264     0.692    T1/E[0]
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     1.985    T1/CLK
    SLICE_X63Y17         FDRE                                         r  T1/first_reg[3]/C

Slack:                    inf
  Source:                 DBBD/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.231ns (31.053%)  route 0.513ns (68.947%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  DBBD/d1/Q_reg/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBD/d1/Q_reg/Q
                         net (fo=5, routed)           0.221     0.362    DBBD/d1/Q_reg_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.407 r  DBBD/d1/second[3]_i_4/O
                         net (fo=5, routed)           0.292     0.699    T1/pressedD
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.744 r  T1/second[1]_i_1/O
                         net (fo=1, routed)           0.000     0.744    T1/second[1]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     1.982    T1/CLK
    SLICE_X60Y18         FDRE                                         r  T1/second_reg[1]/C





