xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Apr 20, 2025 at 01:30:11 +07
xrun
	-sv
	-f brcomp_tb.list
		../1.src/brcomp.sv
		../2.tb/brcomp_tb.sv
Recompiling... reason: file '../2.tb/brcomp_tb.sv' is newer than expected.
	expected: Sun Apr 20 01:28:32 2025
	actual:   Sun Apr 20 01:30:09 2025
file: ../2.tb/brcomp_tb.sv
	module worklib.brcomp_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		brcomp_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.brcomp_tb:sv <0x272b0b78>
			streams:   6, words:  9009
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           14      14
		Scalar wires:         5       -
		Vectored wires:       2       -
		Always blocks:        1       1
		Initial blocks:       1       1
		Pseudo assignments:   5       5
	Writing initial simulation snapshot: worklib.brcomp_tb:sv
Loading snapshot worklib.brcomp_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/installs/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
Testcase # 1 PASSED:
| rs1 = 00000001 | rs2 = 00000000 | br_unsign = 1
| less = 0 | equal = 0
Testcase # 2 PASSED:
| rs1 = 00000002 | rs2 = 00000002 | br_unsign = 1
| less = 0 | equal = 1
Testcase # 3 FAILED:
| rs1 = ffffffff | rs2 = 00000001 | br_unsign = 0
| less_expected = 1 | less_got = 0
| equal_expected = 0 | equal_got = 0
Testcase # 4 FAILED:
| rs1 = 80000000 | rs2 = 00000001 | br_unsign = 0
| less_expected = 1 | less_got = 0
| equal_expected = 0 | equal_got = 0
Testcase # 5 PASSED:
| rs1 = 00000000 | rs2 = 00000001 | br_unsign = 1
| less = 1 | equal = 0
Testcase # 6 PASSED:
| rs1 = 12345678 | rs2 = 12345678 | br_unsign = 1
| less = 0 | equal = 1
Testcase # 7 PASSED:
| rs1 = 11111111 | rs2 = 22222222 | br_unsign = 1
| less = 1 | equal = 0
Testcase # 8 PASSED:
| rs1 = aaaaaaaa | rs2 = 55555555 | br_unsign = 1
| less = 0 | equal = 0
Simulation complete via $finish(1) at time 80 NS + 0
../2.tb/brcomp_tb.sv:50   $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Apr 20, 2025 at 01:30:11 +07  (total: 00:00:00)
