Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Aug 19 20:28:08 2020
| Host         : Campo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (20)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (20)
-------------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.783        0.000                      0                   30        0.091        0.000                      0                   30        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25MHz    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25MHz    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25MHz_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25MHz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_25MHz         36.783        0.000                      0                   30        0.189        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_25MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_25MHz_1       36.786        0.000                      0                   30        0.189        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_25MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_25MHz_1  clk_out1_clk_25MHz         36.783        0.000                      0                   30        0.091        0.000                      0                   30  
clk_out1_clk_25MHz    clk_out1_clk_25MHz_1       36.783        0.000                      0                   30        0.091        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz
  To Clock:  clk_out1_clk_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       36.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.783ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_Sync/vert_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.783    

Slack (MET) :             36.783ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_Sync/vert_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.783    

Slack (MET) :             36.783ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[4]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_Sync/vert_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.783    

Slack (MET) :             36.923ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.704ns (25.609%)  route 2.045ns (74.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.663     1.869    vga_Sync/vert_count
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.792    vga_Sync/vert_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 36.923    

Slack (MET) :             36.923ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.704ns (25.609%)  route 2.045ns (74.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.663     1.869    vga_Sync/vert_count
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.792    vga_Sync/vert_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 36.923    

Slack (MET) :             37.008ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.077%)  route 1.996ns (73.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.613     1.819    vga_Sync/vert_count
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga_Sync/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 37.008    

Slack (MET) :             37.008ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.077%)  route 1.996ns (73.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.613     1.819    vga_Sync/vert_count
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga_Sync/vert_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 37.008    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[6]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_Sync/vert_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_Sync/vert_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_Sync/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_Sync/vert_count_reg[2]/Q
                         net (fo=8, routed)           0.137    -0.315    vga_Sync/vert_count_reg_n_0_[2]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  vga_Sync/vert_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    vga_Sync/vert_count[5]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.458    vga_Sync/vert_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_Sync/horiz_count_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.292    vga_Sync/horiz_count_reg_n_0_[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  vga_Sync/horiz_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_Sync/horiz_count[9]
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092    -0.498    vga_Sync/horiz_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_Sync/horiz_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.251    vga_Sync/horiz_count_reg_n_0_[6]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.043    -0.208 r  vga_Sync/horiz_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    vga_Sync/horiz_count[7]
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[7]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.459    vga_Sync/horiz_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga_Sync/horiz_count_reg[9]/Q
                         net (fo=6, routed)           0.158    -0.291    vga_Sync/horiz_count_reg_n_0_[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  vga_Sync/horiz_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    vga_Sync/horiz_count[8]
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[8]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091    -0.499    vga_Sync/horiz_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.734%)  route 0.204ns (52.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  vga_Sync/vert_count_reg[9]/Q
                         net (fo=7, routed)           0.204    -0.247    vga_Sync/vert_count_reg_n_0_[9]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  vga_Sync/vert_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_Sync/vert_count[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.458    vga_Sync/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_Sync/vert_count_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.241    vga_Sync/vert_count_reg_n_0_[7]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.043    -0.198 r  vga_Sync/vert_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_Sync/vert_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.460    vga_Sync/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_Sync/horiz_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.251    vga_Sync/horiz_count_reg_n_0_[6]
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.045    -0.206 r  vga_Sync/horiz_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_Sync/horiz_count[6]
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.470    vga_Sync/horiz_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.214%)  route 0.184ns (49.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_Sync/vert_count_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.266    vga_Sync/vert_count_reg_n_0_[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  vga_Sync/vert_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vga_Sync/vert_count[1]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092    -0.486    vga_Sync/vert_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_Sync/horiz_count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.254    vga_Sync/horiz_count_reg_n_0_[1]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.042    -0.212 r  vga_Sync/horiz_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_Sync/horiz_count[2]
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.107    -0.483    vga_Sync/horiz_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_Sync/vert_count_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.241    vga_Sync/vert_count_reg_n_0_[7]
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  vga_Sync/vert_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_Sync/vert_count[7]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.471    vga_Sync/vert_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    vga_Clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y34      vga_Sync/horiz_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y34      vga_Sync/horiz_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y34      vga_Sync/horiz_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y34      vga_Sync/horiz_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y34      vga_Sync/horiz_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y34      vga_Sync/horiz_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y34      vga_Sync/horiz_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y34      vga_Sync/horiz_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      vga_Sync/horiz_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      vga_Sync/horiz_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      vga_Sync/horiz_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      vga_Sync/horiz_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25MHz
  To Clock:  clkfbout_clk_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    vga_Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz_1
  To Clock:  clk_out1_clk_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       36.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.786ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.794    vga_Sync/vert_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.786    

Slack (MET) :             36.786ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.794    vga_Sync/vert_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.786    

Slack (MET) :             36.786ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[4]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.794    vga_Sync/vert_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.786    

Slack (MET) :             36.926ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.704ns (25.609%)  route 2.045ns (74.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.663     1.869    vga_Sync/vert_count
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.795    vga_Sync/vert_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 36.926    

Slack (MET) :             36.926ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.704ns (25.609%)  route 2.045ns (74.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.663     1.869    vga_Sync/vert_count
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.795    vga_Sync/vert_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 36.926    

Slack (MET) :             37.011ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.077%)  route 1.996ns (73.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.613     1.819    vga_Sync/vert_count
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.830    vga_Sync/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 37.011    

Slack (MET) :             37.011ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.077%)  route 1.996ns (73.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.613     1.819    vga_Sync/vert_count
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.830    vga_Sync/vert_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 37.011    

Slack (MET) :             37.152ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[6]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.831    vga_Sync/vert_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.152    

Slack (MET) :             37.152ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.831    vga_Sync/vert_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.152    

Slack (MET) :             37.152ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.831    vga_Sync/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_Sync/vert_count_reg[2]/Q
                         net (fo=8, routed)           0.137    -0.315    vga_Sync/vert_count_reg_n_0_[2]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  vga_Sync/vert_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    vga_Sync/vert_count[5]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.458    vga_Sync/vert_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_Sync/horiz_count_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.292    vga_Sync/horiz_count_reg_n_0_[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  vga_Sync/horiz_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_Sync/horiz_count[9]
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092    -0.498    vga_Sync/horiz_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_Sync/horiz_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.251    vga_Sync/horiz_count_reg_n_0_[6]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.043    -0.208 r  vga_Sync/horiz_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    vga_Sync/horiz_count[7]
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[7]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.459    vga_Sync/horiz_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga_Sync/horiz_count_reg[9]/Q
                         net (fo=6, routed)           0.158    -0.291    vga_Sync/horiz_count_reg_n_0_[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  vga_Sync/horiz_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    vga_Sync/horiz_count[8]
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[8]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091    -0.499    vga_Sync/horiz_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.734%)  route 0.204ns (52.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  vga_Sync/vert_count_reg[9]/Q
                         net (fo=7, routed)           0.204    -0.247    vga_Sync/vert_count_reg_n_0_[9]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  vga_Sync/vert_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_Sync/vert_count[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.458    vga_Sync/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_Sync/vert_count_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.241    vga_Sync/vert_count_reg_n_0_[7]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.043    -0.198 r  vga_Sync/vert_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_Sync/vert_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.460    vga_Sync/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_Sync/horiz_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.251    vga_Sync/horiz_count_reg_n_0_[6]
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.045    -0.206 r  vga_Sync/horiz_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_Sync/horiz_count[6]
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.470    vga_Sync/horiz_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.214%)  route 0.184ns (49.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_Sync/vert_count_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.266    vga_Sync/vert_count_reg_n_0_[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  vga_Sync/vert_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vga_Sync/vert_count[1]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092    -0.486    vga_Sync/vert_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_Sync/horiz_count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.254    vga_Sync/horiz_count_reg_n_0_[1]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.042    -0.212 r  vga_Sync/horiz_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_Sync/horiz_count[2]
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.107    -0.483    vga_Sync/horiz_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_Sync/vert_count_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.241    vga_Sync/vert_count_reg_n_0_[7]
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  vga_Sync/vert_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_Sync/vert_count[7]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.471    vga_Sync/vert_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25MHz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    vga_Clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y34      vga_Sync/horiz_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y34      vga_Sync/horiz_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y34      vga_Sync/horiz_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y34      vga_Sync/horiz_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y34      vga_Sync/horiz_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y34      vga_Sync/horiz_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y34      vga_Sync/horiz_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y34      vga_Sync/horiz_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      vga_Sync/horiz_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      vga_Sync/horiz_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_Sync/horiz_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      vga_Sync/horiz_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      vga_Sync/horiz_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      vga_Sync/horiz_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25MHz_1
  To Clock:  clkfbout_clk_25MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    vga_Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz_1
  To Clock:  clk_out1_clk_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       36.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.783ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_Sync/vert_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.783    

Slack (MET) :             36.783ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_Sync/vert_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.783    

Slack (MET) :             36.783ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[4]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_Sync/vert_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.783    

Slack (MET) :             36.923ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.704ns (25.609%)  route 2.045ns (74.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.663     1.869    vga_Sync/vert_count
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.792    vga_Sync/vert_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 36.923    

Slack (MET) :             36.923ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.704ns (25.609%)  route 2.045ns (74.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.663     1.869    vga_Sync/vert_count
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.792    vga_Sync/vert_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 36.923    

Slack (MET) :             37.008ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.077%)  route 1.996ns (73.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.613     1.819    vga_Sync/vert_count
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga_Sync/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 37.008    

Slack (MET) :             37.008ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.077%)  route 1.996ns (73.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.613     1.819    vga_Sync/vert_count
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga_Sync/vert_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 37.008    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[6]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_Sync/vert_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_Sync/vert_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_Sync/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_Sync/vert_count_reg[2]/Q
                         net (fo=8, routed)           0.137    -0.315    vga_Sync/vert_count_reg_n_0_[2]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  vga_Sync/vert_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    vga_Sync/vert_count[5]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.361    vga_Sync/vert_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_Sync/horiz_count_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.292    vga_Sync/horiz_count_reg_n_0_[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  vga_Sync/horiz_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_Sync/horiz_count[9]
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092    -0.401    vga_Sync/horiz_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_Sync/horiz_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.251    vga_Sync/horiz_count_reg_n_0_[6]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.043    -0.208 r  vga_Sync/horiz_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    vga_Sync/horiz_count[7]
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[7]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.362    vga_Sync/horiz_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga_Sync/horiz_count_reg[9]/Q
                         net (fo=6, routed)           0.158    -0.291    vga_Sync/horiz_count_reg_n_0_[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  vga_Sync/horiz_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    vga_Sync/horiz_count[8]
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[8]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091    -0.402    vga_Sync/horiz_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.734%)  route 0.204ns (52.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  vga_Sync/vert_count_reg[9]/Q
                         net (fo=7, routed)           0.204    -0.247    vga_Sync/vert_count_reg_n_0_[9]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  vga_Sync/vert_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_Sync/vert_count[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.361    vga_Sync/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_Sync/vert_count_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.241    vga_Sync/vert_count_reg_n_0_[7]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.043    -0.198 r  vga_Sync/vert_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_Sync/vert_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.363    vga_Sync/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_Sync/horiz_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.251    vga_Sync/horiz_count_reg_n_0_[6]
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.045    -0.206 r  vga_Sync/horiz_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_Sync/horiz_count[6]
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.373    vga_Sync/horiz_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.214%)  route 0.184ns (49.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_Sync/vert_count_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.266    vga_Sync/vert_count_reg_n_0_[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  vga_Sync/vert_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vga_Sync/vert_count[1]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092    -0.389    vga_Sync/vert_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_Sync/horiz_count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.254    vga_Sync/horiz_count_reg_n_0_[1]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.042    -0.212 r  vga_Sync/horiz_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_Sync/horiz_count[2]
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.107    -0.386    vga_Sync/horiz_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_Sync/vert_count_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.241    vga_Sync/vert_count_reg_n_0_[7]
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  vga_Sync/vert_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_Sync/vert_count[7]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.374    vga_Sync/vert_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz
  To Clock:  clk_out1_clk_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       36.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.783ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_Sync/vert_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.783    

Slack (MET) :             36.783ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_Sync/vert_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.783    

Slack (MET) :             36.783ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.369%)  route 2.185ns (75.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.803     2.008    vga_Sync/vert_count
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[4]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_Sync/vert_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 36.783    

Slack (MET) :             36.923ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.704ns (25.609%)  route 2.045ns (74.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.663     1.869    vga_Sync/vert_count
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.792    vga_Sync/vert_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 36.923    

Slack (MET) :             36.923ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.704ns (25.609%)  route 2.045ns (74.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.663     1.869    vga_Sync/vert_count
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.792    vga_Sync/vert_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 36.923    

Slack (MET) :             37.008ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.077%)  route 1.996ns (73.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.613     1.819    vga_Sync/vert_count
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga_Sync/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 37.008    

Slack (MET) :             37.008ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.077%)  route 1.996ns (73.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.613     1.819    vga_Sync/vert_count
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga_Sync/vert_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 37.008    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[6]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_Sync/vert_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_Sync/vert_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 vga_Sync/horiz_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.502%)  route 1.856ns (72.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.631    -0.881    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_Sync/horiz_count_reg[4]/Q
                         net (fo=4, routed)           0.884     0.459    vga_Sync/horiz_count_reg_n_0_[4]
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     0.583 f  vga_Sync/horiz_count[9]_i_2/O
                         net (fo=6, routed)           0.498     1.082    vga_Sync/horiz_count[9]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  vga_Sync/vert_count[9]_i_1/O
                         net (fo=10, routed)          0.474     1.679    vga_Sync/vert_count
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_Sync/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 37.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_Sync/vert_count_reg[2]/Q
                         net (fo=8, routed)           0.137    -0.315    vga_Sync/vert_count_reg_n_0_[2]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  vga_Sync/vert_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    vga_Sync/vert_count[5]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.361    vga_Sync/vert_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_Sync/horiz_count_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.292    vga_Sync/horiz_count_reg_n_0_[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  vga_Sync/horiz_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_Sync/horiz_count[9]
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092    -0.401    vga_Sync/horiz_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_Sync/horiz_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.251    vga_Sync/horiz_count_reg_n_0_[6]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.043    -0.208 r  vga_Sync/horiz_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    vga_Sync/horiz_count[7]
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[7]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.362    vga_Sync/horiz_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga_Sync/horiz_count_reg[9]/Q
                         net (fo=6, routed)           0.158    -0.291    vga_Sync/horiz_count_reg_n_0_[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  vga_Sync/horiz_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    vga_Sync/horiz_count[8]
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X1Y34          FDRE                                         r  vga_Sync/horiz_count_reg[8]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091    -0.402    vga_Sync/horiz_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.734%)  route 0.204ns (52.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  vga_Sync/vert_count_reg[9]/Q
                         net (fo=7, routed)           0.204    -0.247    vga_Sync/vert_count_reg_n_0_[9]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  vga_Sync/vert_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_Sync/vert_count[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X2Y32          FDRE                                         r  vga_Sync/vert_count_reg[3]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.361    vga_Sync/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_Sync/vert_count_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.241    vga_Sync/vert_count_reg_n_0_[7]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.043    -0.198 r  vga_Sync/vert_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_Sync/vert_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[8]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.363    vga_Sync/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_Sync/horiz_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.251    vga_Sync/horiz_count_reg_n_0_[6]
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.045    -0.206 r  vga_Sync/horiz_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_Sync/horiz_count[6]
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X2Y34          FDRE                                         r  vga_Sync/horiz_count_reg[6]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.373    vga_Sync/horiz_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.214%)  route 0.184ns (49.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X3Y33          FDRE                                         r  vga_Sync/vert_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_Sync/vert_count_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.266    vga_Sync/vert_count_reg_n_0_[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  vga_Sync/vert_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vga_Sync/vert_count[1]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/vert_count_reg[1]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092    -0.389    vga_Sync/vert_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_Sync/horiz_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/horiz_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_Sync/horiz_count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.254    vga_Sync/horiz_count_reg_n_0_[1]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.042    -0.212 r  vga_Sync/horiz_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_Sync/horiz_count[2]
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.830    vga_Sync/CLK
    SLICE_X0Y34          FDRE                                         r  vga_Sync/horiz_count_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.107    -0.386    vga_Sync/horiz_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_Sync/vert_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_Sync/vert_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_Sync/vert_count_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.241    vga_Sync/vert_count_reg_n_0_[7]
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  vga_Sync/vert_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_Sync/vert_count[7]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_clk_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    vga_Sync/CLK
    SLICE_X2Y33          FDRE                                         r  vga_Sync/vert_count_reg[7]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.374    vga_Sync/vert_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.178    





