// Seed: 3050973417
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  assign id_1 = 'h0 ? 1 : id_2 - 1;
  logic id_4;
  logic id_5;
  assign id_5 = 1 ? 1 < 1 : 1'b0;
endmodule
