{"vcs1":{"timestamp_begin":1684261165.869472149, "rt":1.50, "ut":0.37, "st":0.20}}
{"vcselab":{"timestamp_begin":1684261167.455123950, "rt":1.22, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684261168.747505904, "rt":0.43, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261165.217181222}
{"VCS_COMP_START_TIME": 1684261165.217181222}
{"VCS_COMP_END_TIME": 1684261170.726152520}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211948}}
