[globcfg]
base_address = 0
data_width = 8
address_width = 8
register_reset = async_neg
address_increment = none
address_alignment = data_width
address_duplicate = none
force_name_case = none
regmap_path = Uchip_regmap0.yaml

[sv_module]
path = hw/Uchip_regmap0.sv
read_filler = 0
interface = lb
template_path =
generator = SystemVerilog

[sv_wrapper]
path = hw/Uchip_regmap0_wrapper.sv
module_name = Uchip_regmap0
interface = lb
template_path =
generator = SystemVerilogWrapper

[spi2lb_module]
path = hw/spi2lb_bridge.sv
bridge_type = spi
template_path = 
generator = LbBridgeSystemVerilog

[sv_header]
path = hw/Uchip_regmap0.svh
prefix = 
template_path = 
generator = SystemVerilogHeader

[sv_pkg]
path = hw/Uchip_regmap0_pkg.sv
prefix = 
template_path = 
generator = SystemVerilogPackage

[py]
path = sw/Uchip_regmap0.py
template_path = 
generator = Python

[c_header]
path = sw/Uchip_regmap0.h
prefix = 
template_path = 
generator = CHeader

[cmsis_svd]
path = sw/Uchip_regmap0.svd
peripheral_name = CSR
description = No description
version = 1.0.0
template_path = 
generator = CmsisSvd

[ipxact_xml]
path = sw/Uchip_regmap0.xml
vendor = NM-Tech
library = bcd130_ptv
component_name = U-chip
version = A0
memorymap_name = MemMap
addressblock_name = regmap0
description = U-chip Register Map (page0)
template_path = 
generator = IpxactXml

[md_doc]
path = doc/Uchip_regmap0.md
title = Register map
print_images = True
image_dir = md_img
print_conventions = True
template_path =
generator = Markdown

[asciidoc_doc]
path = doc/Uchip_regmap0.adoc
title = Register map
print_images = True
image_dir = adoc_img
print_conventions = True
template_path =
generator = Asciidoc

[rst_doc]
path = doc/Uchip_regmap0.rst
title = Register map
print_images = True
image_dir = rst_img
print_conventions = True
template_path = 
generator = Rst

[docx_doc]
path = doc/Uchip_regmap0.docx
input_md = Uchip_regmap0.md
pandoc_args = --lua-filter=pagebreak.lua --reference-doc=ref.docx
generator = Docx

[xls_yaml]
path = Uchip_regmap0.yaml
input_xls = Uchip_regmap0.xlsx
generator = Xls2Yaml