Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/tlong/Documents/CENG450/controlUnit/controlUnit_tb_isim_beh.exe -prj C:/Users/tlong/Documents/CENG450/controlUnit/controlUnit_tb_beh.prj work.controlUnit_tb 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/controlUnit/ROM_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/controlUnit/controlUnit_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/controlUnit/controlUnit_TopLevel.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/controlUnit/controlUnit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling architecture behavioral of entity controlUnit_file [controlunit_file_default]
Compiling architecture bhv of entity ROM_VHDL [rom_vhdl_default]
Compiling architecture structure of entity controlUnit_TopLevel [controlunit_toplevel_default]
Compiling architecture behavior of entity controlunit_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/tlong/Documents/CENG450/controlUnit/controlUnit_tb_isim_beh.exe
Fuse Memory Usage: 36748 KB
Fuse CPU Usage: 390 ms
