abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 3671291713
maxLevel = 2
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 8090495 us
--------------- round 2 ---------------
seed = 1456265902
maxLevel = 2
n1083 is replaced by n534 with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 14194377 us
--------------- round 3 ---------------
seed = 2358703932
maxLevel = 2
n755 is replaced by n485 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 19971462 us
--------------- round 4 ---------------
seed = 1759160752
maxLevel = 2
n728 is replaced by n727 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 25611774 us
--------------- round 5 ---------------
seed = 471319390
maxLevel = 2
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 31414638 us
--------------- round 6 ---------------
seed = 4006338572
maxLevel = 2
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 37170252 us
--------------- round 7 ---------------
seed = 3942677403
maxLevel = 2
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 43394478 us
--------------- round 8 ---------------
seed = 1861275437
maxLevel = 2
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 49765736 us
--------------- round 9 ---------------
seed = 1939130165
maxLevel = 2
n379 is replaced by 308 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 55569186 us
--------------- round 10 ---------------
seed = 3532157389
maxLevel = 2
n389 is replaced by 341 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 61181600 us
--------------- round 11 ---------------
seed = 525360518
maxLevel = 2
n396 is replaced by 324 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 66788734 us
--------------- round 12 ---------------
seed = 728191093
maxLevel = 2
n413 is replaced by 316 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 72931109 us
--------------- round 13 ---------------
seed = 257966342
maxLevel = 2
n477 is replaced by 218 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2407_47.5.blif
time = 78841354 us
--------------- round 14 ---------------
seed = 2287730453
maxLevel = 2
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2405_47.5.blif
time = 84866929 us
--------------- round 15 ---------------
seed = 520030746
maxLevel = 2
n463 is replaced by 210 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2403_47.5.blif
time = 90566417 us
--------------- round 16 ---------------
seed = 3388336286
maxLevel = 2
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2402
delay = 47.5
#gates = 950
output circuit appNtk/c5315_16_0_2402_47.5.blif
time = 97634538 us
--------------- round 17 ---------------
seed = 1378813855
maxLevel = 2
n799 is replaced by n534 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit appNtk/c5315_17_0_2401_47.5.blif
time = 104993973 us
--------------- round 18 ---------------
seed = 2394072421
maxLevel = 2
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 948
output circuit appNtk/c5315_18_0_2400_47.5.blif
time = 112894838 us
--------------- round 19 ---------------
seed = 1279903795
maxLevel = 2
n470 is replaced by 234 with estimated error 0
error = 0
area = 2398
delay = 47.5
#gates = 947
output circuit appNtk/c5315_19_0_2398_47.5.blif
time = 119770282 us
--------------- round 20 ---------------
seed = 2690251431
maxLevel = 2
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2397
delay = 47.4
#gates = 947
output circuit appNtk/c5315_20_0_2397_47.4.blif
time = 127021174 us
--------------- round 21 ---------------
seed = 1633924735
maxLevel = 2
n366 is replaced by 351 with estimated error 0
error = 0
area = 2395
delay = 47.4
#gates = 946
output circuit appNtk/c5315_21_0_2395_47.4.blif
time = 134703009 us
--------------- round 22 ---------------
seed = 1353579332
maxLevel = 2
n422 is replaced by 206 with estimated error 0
error = 0
area = 2393
delay = 47.4
#gates = 945
output circuit appNtk/c5315_22_0_2393_47.4.blif
time = 142497197 us
--------------- round 23 ---------------
seed = 2655668377
maxLevel = 2
n426 is replaced by 257 with estimated error 0
error = 0
area = 2391
delay = 47.4
#gates = 944
output circuit appNtk/c5315_23_0_2391_47.4.blif
time = 149545283 us
--------------- round 24 ---------------
seed = 2102004147
maxLevel = 2
n434 is replaced by 226 with estimated error 0
error = 0
area = 2389
delay = 47.4
#gates = 943
output circuit appNtk/c5315_24_0_2389_47.4.blif
time = 156675891 us
--------------- round 25 ---------------
seed = 3794435937
maxLevel = 2
n441 is replaced by 281 with estimated error 0
error = 0
area = 2387
delay = 47.4
#gates = 942
output circuit appNtk/c5315_25_0_2387_47.4.blif
time = 163872468 us
--------------- round 26 ---------------
seed = 621892826
maxLevel = 2
n448 is replaced by 265 with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 941
output circuit appNtk/c5315_26_0_2385_47.4.blif
time = 171686730 us
--------------- round 27 ---------------
seed = 562172236
maxLevel = 2
n455 is replaced by 273 with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 178842269 us
--------------- round 28 ---------------
seed = 3662778808
maxLevel = 2
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 185081408 us
--------------- round 29 ---------------
seed = 1087126763
maxLevel = 2
n784 is replaced by n520 with estimated error 0.00085
error = 0.00085
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00085_2371_47.4.blif
time = 190806084 us
--------------- round 30 ---------------
seed = 3406218852
maxLevel = 2
n809 is replaced by n554 with estimated error 0.00216
error = 0.00216
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00216_2362_47.4.blif
time = 196439786 us
--------------- round 31 ---------------
seed = 2460633601
maxLevel = 2
n938 is replaced by zero with estimated error 0.00386
error = 0.00386
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00386_2351_47.4.blif
time = 202031738 us
--------------- round 32 ---------------
seed = 3904926579
maxLevel = 2
exceed error bound
