<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mem_cntl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_mem_cntl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mem_cntl')">mem_cntl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.11</td>
<td class="s8 cl rt"><a href="mod2488.html#Line" > 89.26</a></td>
<td class="s8 cl rt"><a href="mod2488.html#Cond" > 85.56</a></td>
<td class="s9 cl rt"><a href="mod2488.html#Toggle" > 91.12</a></td>
<td class="s8 cl rt"><a href="mod2488.html#FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod2488.html#Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/mem_ss/sram_ss/mem_cntl.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/mem_ss/sram_ss/mem_cntl.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2488.html#inst_tag_214901"  onclick="showContent('inst_tag_214901')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></td>
<td class="s8 cl rt"> 84.94</td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_Line" > 86.78</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_Cond" > 85.56</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_Toggle" > 89.05</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2488.html#inst_tag_214900"  onclick="showContent('inst_tag_214900')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></td>
<td class="s8 cl rt"> 85.15</td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214900_Line" > 86.78</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214900_Cond" > 85.56</a></td>
<td class="s9 cl rt"><a href="mod2488.html#inst_tag_214900_Toggle" > 90.08</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214900_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214900_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2488.html#inst_tag_214903"  onclick="showContent('inst_tag_214903')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></td>
<td class="s8 cl rt"> 85.61</td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_Line" > 89.26</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_Cond" > 85.56</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_Toggle" > 88.64</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2488.html#inst_tag_214902"  onclick="showContent('inst_tag_214902')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></td>
<td class="s8 cl rt"> 85.65</td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_Line" > 89.26</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_Cond" > 85.56</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_Toggle" > 88.84</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_214901'>
<hr>
<a name="inst_tag_214901"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy51.html#tag_urg_inst_214901" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.94</td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_Line" > 86.78</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_Cond" > 85.56</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_Toggle" > 89.05</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214901_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.53</td>
<td class="s8 cl rt"> 85.62</td>
<td class="s7 cl rt"> 75.86</td>
<td class="s8 cl rt"> 89.16</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s8 cl rt"> 82.02</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1669.html#inst_tag_132433" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2896.html#inst_tag_258727" id="tag_urg_inst_258727">arbiter</a></td>
<td class="s7 cl rt"> 72.29</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s4 cl rt"> 42.31</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_214900'>
<hr>
<a name="inst_tag_214900"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy51.html#tag_urg_inst_214900" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.15</td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214900_Line" > 86.78</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214900_Cond" > 85.56</a></td>
<td class="s9 cl rt"><a href="mod2488.html#inst_tag_214900_Toggle" > 90.08</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214900_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214900_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.73</td>
<td class="s8 cl rt"> 85.62</td>
<td class="s7 cl rt"> 75.86</td>
<td class="s9 cl rt"> 90.16</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s8 cl rt"> 82.02</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1669.html#inst_tag_132432" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2896.html#inst_tag_258726" id="tag_urg_inst_258726">arbiter</a></td>
<td class="s7 cl rt"> 72.29</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s4 cl rt"> 42.31</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_214903'>
<hr>
<a name="inst_tag_214903"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy51.html#tag_urg_inst_214903" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.61</td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_Line" > 89.26</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_Cond" > 85.56</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_Toggle" > 88.64</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214903_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.08</td>
<td class="s9 cl rt"> 90.20</td>
<td class="s8 cl rt"> 81.03</td>
<td class="s8 cl rt"> 88.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1669.html#inst_tag_132435" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2896.html#inst_tag_258729" id="tag_urg_inst_258729">arbiter</a></td>
<td class="s8 cl rt"> 85.73</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s6 cl rt"> 65.38</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_214902'>
<hr>
<a name="inst_tag_214902"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy51.html#tag_urg_inst_214902" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.65</td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_Line" > 89.26</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_Cond" > 85.56</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_Toggle" > 88.84</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod2488.html#inst_tag_214902_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.77</td>
<td class="s9 cl rt"> 90.20</td>
<td class="s7 cl rt"> 79.31</td>
<td class="s8 cl rt"> 88.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1669.html#inst_tag_132434" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2896.html#inst_tag_258728" id="tag_urg_inst_258728">arbiter</a></td>
<td class="s8 cl rt"> 83.80</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s5 cl rt"> 57.69</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mem_cntl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2488.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>121</td><td>108</td><td>89.26</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>149</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>161</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>60</td><td>47</td><td>78.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>315</td><td>15</td><td>15</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
93                      	always@(posedge clk, negedge resetn) begin
94         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
95         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
96                      	end
97                      
98                      	always@(posedge clk, negedge resetn) begin
99         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
100                     		else begin
101        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
102        1/1          				if(wr_granted)
103        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
104        1/1          				else if(rd_granted)
105        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
106                     				else
107        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
108                     			end	
                        MISSING_ELSE
109                     		end
110                     	end
111                     
112                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     	assign rresp		 = (error ? 2'h0 : 2'h0);
118                     	assign rdata		 = mem_rdata;
119                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
120                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
121                     		
122                     	//// Latch AXI Read Response Info
123                     	//always@(resetn, axi_r_data_wr_req, error) begin
124                     	//	if(!resetn) rresp &lt;= 2'h0;
125                     	//	else if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
126                     	//	
127                     	//end
128                     
129                     	//// Latch AXI Read Data Info
130                     	//always@(resetn, axi_r_data_wr_req, mem_rdata) begin
131                     	//	if(!resetn) rdata &lt;= 32'h0;
132                     	//	else if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
133                     	//end
134                     
135                     	always@(posedge clk, negedge resetn) begin
136        1/1          		if(!resetn) begin
137        1/1          			rlast			&lt;= 1'b0;
138        1/1          			rid			&lt;= 1'b0;
139                     		end
140                     		else begin
141        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
142        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
143                     		end
144                     		
145                     	end
146                     	
147                     	// Burst Access Counter
148                     	always@(posedge clk, negedge resetn) begin
149        1/1          		if(!resetn) 		
150        1/1          			access_cnt &lt;= 7'h0;
151        1/1          		else if(xaction_done) 	
152        1/1          			access_cnt 	&lt;= 7'h0;
153        1/1          		else if(data_avail) 
154        1/1          			access_cnt &lt;= access_cnt + 1;	
155                     		else 	
156        1/1          			access_cnt &lt;= access_cnt;
157                     	end
158                     
159                     	// Read Logic
160                     	always@(posedge clk, negedge resetn) begin
161        1/1          		if(!resetn) begin
162        1/1          			rd_avail_cnt &lt;= 4'h0;
163        1/1          			rd_serv_cnt &lt;= 4'h0;
164                     		end 
165                     		else begin	
166        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
167        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
168                     			
169        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
170        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
171                     		end
172                     	end
173                     	// Address Calculation
174                     	always@(posedge clk, negedge resetn) begin
175        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
176                     		else begin
177        1/1          			if(data_avail) begin
178        1/1          				if(burst_type == 1) begin
179        1/1          					axaddr_mod &lt;= ((axaddr_base) + ((access_cnt+1) * (axsize)));
180                     				end
181        1/1          				else if(burst_type == 2) begin
182        1/1          					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) &gt;= axaddr_thresh)
183        1/1          						axaddr_mod &lt;= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
184                     					else	
185        1/1          						axaddr_mod &lt;=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
186                     				end
187                     				else begin	// Fixed Burst
188        1/1          					axaddr_mod &lt;= axaddr_base;
189                     				end
190                     			end
191        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
192                     		end
193                     	end	
194                     
195                     	assign axaddr_base	= axi_cntl_word[15:0];
196                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(axsize))) *  ((axlen+1)*(axsize))) + ((axlen+1)*(axsize));
197                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
198                     	assign burst_type 	= axi_cntl_word[24:23];
199                     	assign axlen	   	= axi_cntl_word[19:16];
200                     	assign axsize	   	= (1 &lt;&lt; axi_cntl_word[22:20]);
201                     	assign axid	   	= axi_cntl_word[28:25];
202                     	assign error	   	= axi_cntl_word[29];
203                     	assign mem_we	   	= axi_cntl_word[30];
204                     	
205                     	// Memory Access State Machine
206                     	always@(posedge clk, negedge resetn) begin
207        1/1          		if(~resetn) begin
208        1/1          			mem_cs &lt;= 2'd0;
209                     		end
210                     		else begin
211        1/1          			mem_cs &lt;= mem_ns;
212                     		end
213                     	end		
214                     
215                     
216                     	// Memory Access State Machine Combo Logic
217                     	always@(*) begin
218        1/1          		case(mem_cs)
219                     			IDLE : begin
220                     				// Set Memory Interface Out
221        1/1          				mem_ce 		&lt;= 1'b0;
222        1/1          				axi_w_data_rd_req &lt;= 1'b0;
223        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
224        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
225        1/1          				gen_response 	&lt;= 1'b0;
226        1/1          				if(xaction_avail_q) begin
227        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
228        1/1          					mem_addr &lt;= axaddr[15:2];
229                     				end 
230                     				else begin	
231        1/1          					mem_ns &lt;= IDLE;
232        1/1          					mem_addr &lt;= 16'h0;
233                     				end
234                     
235                     			end
236                     			FIRST_ACCESS: begin
237        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
238        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
239        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
240        1/1          				if(data_avail) begin
241                     					// Set Memory Interface Out
242        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
243        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
244                     					// State Transition
245        1/1          					if(!xaction_done) begin
246        1/1          						mem_ns 		&lt;= BURST_ACCESS;
247        1/1          						gen_response 	&lt;= 1'b0;
248                     					end
249        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
250        1/1          						mem_ns 		&lt;= IDLE;
251        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
252                     					end 
253                     					else begin
254        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
255        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
256                     					end
257                     				end 
258                     				else begin
259        1/1          					mem_ce	&lt;= 1'b0;
260        1/1          					mem_ns &lt;= FIRST_ACCESS;
261        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
262        1/1          					gen_response 	&lt;= 1'b0;
263                     				end
264                     				
265                     			end
266                     			BURST_ACCESS: begin
267        1/1          				mem_addr 	&lt;= axaddr[15:2];
268        1/1          				if(data_avail) begin
269                     					// Set Memory Interface Out
270        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
271        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
272                     					// State Transition
273        1/1          					if(!xaction_done) begin
274        1/1          						mem_ns &lt;= BURST_ACCESS;
275        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
276        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
277        1/1          						gen_response &lt;= 1'b0;
278                     					end
279        1/1          					else if(xaction_avail_q) begin
280        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
281        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
283        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
284                     					end
285                     					else begin
286        1/1          						mem_ns 		&lt;= IDLE;
287        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
288        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
289        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
290                     					end
291                     				end
292                     				else begin
293        1/1          					mem_ce &lt;= 1'b0;
294        1/1          					mem_ns &lt;= BURST_ACCESS;
295        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
296        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
297        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
298        1/1          					gen_response &lt;= 1'b0;
299                     				end
300                     			end
301                     			default: begin
302        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
303        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
304        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
305        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
306        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
307        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
308        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
309                     			end
310                     		endcase
311                     	end
312                     
313                     	// Response Generation Block
314                     	always@(posedge clk, negedge resetn) begin
315        1/1          		if(!resetn) begin
316        1/1          			bvalid 	&lt;= 1'b0;
317        1/1          			bid	&lt;= 4'h0;
318        1/1          			bresp	&lt;= 2'h0;
319                     		end
320                     		else begin	
321                     			// Latch Response Info
322        1/1          			if(gen_response) begin
323        1/1          				bid	&lt;= axid;
324        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
325        1/1          				bvalid	&lt;= 1'b1;
326                     			end
327        1/1          			else if(!bready) begin
328        1/1          				bid	&lt;= bid;
329        1/1          				bresp 	&lt;= bresp;
330        1/1          				bvalid	&lt;= bvalid;
331                     			end
332                     			else begin
333        1/1          				bid	&lt;= 4'h0;
334        1/1          				bresp 	&lt;= 2'h0;
335        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2488.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (error ? 2'b0 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       166
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       224
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       251
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       281
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       324
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2488.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">17</td>
<td class="rt">70.83 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">441</td>
<td class="rt">91.12 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">221</td>
<td class="rt">91.32 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">220</td>
<td class="rt">90.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">17</td>
<td class="rt">70.83 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">441</td>
<td class="rt">91.12 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">221</td>
<td class="rt">91.32 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">220</td>
<td class="rt">90.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[20:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[24:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[19:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[22:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod2488.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">231</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">280</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2488.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">78</td>
<td class="rt">66</td>
<td class="rt">84.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">99</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">218</td>
<td class="rt">30</td>
<td class="rt">20</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">315</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign rresp		 = (error ? 2'h0 : 2'h0);
           	            		          <font color = "red">-1-</font>  
           	            		          <font color = "red">==></font>  
           	            		          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
95         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
100        		else begin
101        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
102        				if(wr_granted)
           				<font color = "green">-3-</font>  
103        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
104        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
105        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
106        				else
107        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
108        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136        		if(!resetn) begin
           		<font color = "green">-1-</font>  
137        			rlast			<= 1'b0;
           <font color = "green">			==></font>
138        			rid			<= 1'b0;
139        		end
140        		else begin
141        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
142        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149        		if(!resetn) 		
           		<font color = "green">-1-</font>  
150        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
151        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
152        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
153        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
154        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
155        		else 	
156        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161        		if(!resetn) begin
           		<font color = "green">-1-</font>  
162        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
163        			rd_serv_cnt <= 4'h0;
164        		end 
165        		else begin	
166        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
167        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
168        			
169        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
170        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
176        		else begin
177        			if(data_avail) begin
           			<font color = "green">-2-</font>  
178        				if(burst_type == 1) begin
           				<font color = "green">-3-</font>  
179        					axaddr_mod <= ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">					==></font>
180        				end
181        				else if(burst_type == 2) begin
           				     <font color = "green">-4-</font>  
182        					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) >= axaddr_thresh)
           					<font color = "green">-5-</font>  
183        						axaddr_mod <= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
           <font color = "green">						==></font>
184        					else	
185        						axaddr_mod <=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">						==></font>
186        				end
187        				else begin	// Fixed Burst
188        					axaddr_mod <= axaddr_base;
           <font color = "green">					==></font>
189        				end
190        			end
191        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		if(~resetn) begin
           		<font color = "green">-1-</font>  
208        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
209        		end
210        		else begin
211        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218        		case(mem_cs)
           		<font color = "red">-1-</font>  
219        			IDLE : begin
220        				// Set Memory Interface Out
221        				mem_ce 		<= 1'b0;
222        				axi_w_data_rd_req <= 1'b0;
223        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
224        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
225        				gen_response 	<= 1'b0;
226        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
227        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
228        					mem_addr <= axaddr[15:2];
229        				end 
230        				else begin	
231        					mem_ns <= IDLE;
           <font color = "green">					==></font>
232        					mem_addr <= 16'h0;
233        				end
234        
235        			end
236        			FIRST_ACCESS: begin
237        				axi_aw_cntl_rd_req	<= 1'b0;
238        				axi_ar_cntl_rd_req	<= 1'b0;
239        				mem_addr 	<= axaddr[15:2]; 
240        				if(data_avail) begin
           				<font color = "green">-5-</font>  
241        					// Set Memory Interface Out
242        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-6-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
243        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
244        					// State Transition
245        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
246        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
247        						gen_response 	<= 1'b0;
248        					end
249        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
250        						mem_ns 		<= IDLE;
251        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
252        					end 
253        					else begin
254        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
255        						gen_response 	<= 1'b0;
256        					end
257        				end 
258        				else begin
259        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
260        					mem_ns <= FIRST_ACCESS;
261        					axi_w_data_rd_req 	<= 1'b0;
262        					gen_response 	<= 1'b0;
263        				end
264        				
265        			end
266        			BURST_ACCESS: begin
267        				mem_addr 	<= axaddr[15:2];
268        				if(data_avail) begin
           				<font color = "green">-11-</font>  
269        					// Set Memory Interface Out
270        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
271        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-13-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
272        					// State Transition
273        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
274        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
275        						axi_aw_cntl_rd_req	<= 1'b0;
276        						axi_ar_cntl_rd_req	<= 1'b0;
277        						gen_response <= 1'b0;
278        					end
279        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
280        						mem_ns <= FIRST_ACCESS;
281        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
282        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
283        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
284        					end
285        					else begin
286        						mem_ns 		<= IDLE;
287        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-19-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
288        						axi_aw_cntl_rd_req	<= 1'b0;
289        						axi_ar_cntl_rd_req	<= 1'b0;
290        					end
291        				end
292        				else begin
293        					mem_ce <= 1'b0;
           <font color = "green">					==></font>
294        					mem_ns <= BURST_ACCESS;
295        					axi_w_data_rd_req 	<= 1'b0;
296        					axi_aw_cntl_rd_req	<= 1'b0;
297        					axi_ar_cntl_rd_req	<= 1'b0;
298        					gen_response <= 1'b0;
299        				end
300        			end
301        			default: begin
302        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
315        		if(!resetn) begin
           		<font color = "green">-1-</font>  
316        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
317        			bid	<= 4'h0;
318        			bresp	<= 2'h0;
319        		end
320        		else begin	
321        			// Latch Response Info
322        			if(gen_response) begin
           			<font color = "green">-2-</font>  
323        				bid	<= axid;
324        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
325        				bvalid	<= 1'b1;
326        			end
327        			else if(!bready) begin
           			     <font color = "green">-4-</font>  
328        				bid	<= bid;
           <font color = "green">				==></font>
329        				bresp 	<= bresp;
330        				bvalid	<= bvalid;
331        			end
332        			else begin
333        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_214901'>
<a name="inst_tag_214901_Line"></a>
<b>Line Coverage for Instance : <a href="mod2488.html#inst_tag_214901" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>121</td><td>105</td><td>86.78</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>149</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>161</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>60</td><td>47</td><td>78.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>315</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
93                      	always@(posedge clk, negedge resetn) begin
94         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
95         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
96                      	end
97                      
98                      	always@(posedge clk, negedge resetn) begin
99         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
100                     		else begin
101        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
102        1/1          				if(wr_granted)
103        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
104        1/1          				else if(rd_granted)
105        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
106                     				else
107        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
108                     			end	
                        MISSING_ELSE
109                     		end
110                     	end
111                     
112                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     	assign rresp		 = (error ? 2'h0 : 2'h0);
118                     	assign rdata		 = mem_rdata;
119                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
120                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
121                     		
122                     	//// Latch AXI Read Response Info
123                     	//always@(resetn, axi_r_data_wr_req, error) begin
124                     	//	if(!resetn) rresp &lt;= 2'h0;
125                     	//	else if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
126                     	//	
127                     	//end
128                     
129                     	//// Latch AXI Read Data Info
130                     	//always@(resetn, axi_r_data_wr_req, mem_rdata) begin
131                     	//	if(!resetn) rdata &lt;= 32'h0;
132                     	//	else if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
133                     	//end
134                     
135                     	always@(posedge clk, negedge resetn) begin
136        1/1          		if(!resetn) begin
137        1/1          			rlast			&lt;= 1'b0;
138        1/1          			rid			&lt;= 1'b0;
139                     		end
140                     		else begin
141        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
142        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
143                     		end
144                     		
145                     	end
146                     	
147                     	// Burst Access Counter
148                     	always@(posedge clk, negedge resetn) begin
149        1/1          		if(!resetn) 		
150        1/1          			access_cnt &lt;= 7'h0;
151        1/1          		else if(xaction_done) 	
152        1/1          			access_cnt 	&lt;= 7'h0;
153        1/1          		else if(data_avail) 
154        1/1          			access_cnt &lt;= access_cnt + 1;	
155                     		else 	
156        1/1          			access_cnt &lt;= access_cnt;
157                     	end
158                     
159                     	// Read Logic
160                     	always@(posedge clk, negedge resetn) begin
161        1/1          		if(!resetn) begin
162        1/1          			rd_avail_cnt &lt;= 4'h0;
163        1/1          			rd_serv_cnt &lt;= 4'h0;
164                     		end 
165                     		else begin	
166        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
167        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
168                     			
169        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
170        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
171                     		end
172                     	end
173                     	// Address Calculation
174                     	always@(posedge clk, negedge resetn) begin
175        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
176                     		else begin
177        1/1          			if(data_avail) begin
178        1/1          				if(burst_type == 1) begin
179        1/1          					axaddr_mod &lt;= ((axaddr_base) + ((access_cnt+1) * (axsize)));
180                     				end
181        1/1          				else if(burst_type == 2) begin
182        1/1          					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) &gt;= axaddr_thresh)
183        1/1          						axaddr_mod &lt;= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
184                     					else	
185        1/1          						axaddr_mod &lt;=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
186                     				end
187                     				else begin	// Fixed Burst
188        1/1          					axaddr_mod &lt;= axaddr_base;
189                     				end
190                     			end
191        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
192                     		end
193                     	end	
194                     
195                     	assign axaddr_base	= axi_cntl_word[15:0];
196                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(axsize))) *  ((axlen+1)*(axsize))) + ((axlen+1)*(axsize));
197                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
198                     	assign burst_type 	= axi_cntl_word[24:23];
199                     	assign axlen	   	= axi_cntl_word[19:16];
200                     	assign axsize	   	= (1 &lt;&lt; axi_cntl_word[22:20]);
201                     	assign axid	   	= axi_cntl_word[28:25];
202                     	assign error	   	= axi_cntl_word[29];
203                     	assign mem_we	   	= axi_cntl_word[30];
204                     	
205                     	// Memory Access State Machine
206                     	always@(posedge clk, negedge resetn) begin
207        1/1          		if(~resetn) begin
208        1/1          			mem_cs &lt;= 2'd0;
209                     		end
210                     		else begin
211        1/1          			mem_cs &lt;= mem_ns;
212                     		end
213                     	end		
214                     
215                     
216                     	// Memory Access State Machine Combo Logic
217                     	always@(*) begin
218        1/1          		case(mem_cs)
219                     			IDLE : begin
220                     				// Set Memory Interface Out
221        1/1          				mem_ce 		&lt;= 1'b0;
222        1/1          				axi_w_data_rd_req &lt;= 1'b0;
223        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
224        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
225        1/1          				gen_response 	&lt;= 1'b0;
226        1/1          				if(xaction_avail_q) begin
227        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
228        1/1          					mem_addr &lt;= axaddr[15:2];
229                     				end 
230                     				else begin	
231        1/1          					mem_ns &lt;= IDLE;
232        1/1          					mem_addr &lt;= 16'h0;
233                     				end
234                     
235                     			end
236                     			FIRST_ACCESS: begin
237        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
238        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
239        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
240        1/1          				if(data_avail) begin
241                     					// Set Memory Interface Out
242        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
243        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
244                     					// State Transition
245        1/1          					if(!xaction_done) begin
246        1/1          						mem_ns 		&lt;= BURST_ACCESS;
247        1/1          						gen_response 	&lt;= 1'b0;
248                     					end
249        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
250        1/1          						mem_ns 		&lt;= IDLE;
251        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
252                     					end 
253                     					else begin
254        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
255        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
256                     					end
257                     				end 
258                     				else begin
259        1/1          					mem_ce	&lt;= 1'b0;
260        1/1          					mem_ns &lt;= FIRST_ACCESS;
261        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
262        1/1          					gen_response 	&lt;= 1'b0;
263                     				end
264                     				
265                     			end
266                     			BURST_ACCESS: begin
267        1/1          				mem_addr 	&lt;= axaddr[15:2];
268        1/1          				if(data_avail) begin
269                     					// Set Memory Interface Out
270        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
271        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
272                     					// State Transition
273        1/1          					if(!xaction_done) begin
274        1/1          						mem_ns &lt;= BURST_ACCESS;
275        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
276        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
277        1/1          						gen_response &lt;= 1'b0;
278                     					end
279        1/1          					else if(xaction_avail_q) begin
280        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
281        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
283        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
284                     					end
285                     					else begin
286        1/1          						mem_ns 		&lt;= IDLE;
287        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
288        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
289        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
290                     					end
291                     				end
292                     				else begin
293        1/1          					mem_ce &lt;= 1'b0;
294        1/1          					mem_ns &lt;= BURST_ACCESS;
295        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
296        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
297        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
298        1/1          					gen_response &lt;= 1'b0;
299                     				end
300                     			end
301                     			default: begin
302        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
303        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
304        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
305        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
306        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
307        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
308        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
309                     			end
310                     		endcase
311                     	end
312                     
313                     	// Response Generation Block
314                     	always@(posedge clk, negedge resetn) begin
315        1/1          		if(!resetn) begin
316        1/1          			bvalid 	&lt;= 1'b0;
317        1/1          			bid	&lt;= 4'h0;
318        1/1          			bresp	&lt;= 2'h0;
319                     		end
320                     		else begin	
321                     			// Latch Response Info
322        1/1          			if(gen_response) begin
323        1/1          				bid	&lt;= axid;
324        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
325        1/1          				bvalid	&lt;= 1'b1;
326                     			end
327        1/1          			else if(!bready) begin
328        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
329        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
330        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
331                     			end
332                     			else begin
333        1/1          				bid	&lt;= 4'h0;
334        1/1          				bresp 	&lt;= 2'h0;
335        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_214901_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2488.html#inst_tag_214901" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (error ? 2'b0 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       166
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       224
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       251
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       281
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       324
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_214901_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2488.html#inst_tag_214901" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">431</td>
<td class="rt">89.05 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">215</td>
<td class="rt">88.84 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">216</td>
<td class="rt">89.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">431</td>
<td class="rt">89.05 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">215</td>
<td class="rt">88.84 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">216</td>
<td class="rt">89.26 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[19]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[24:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[19:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[24:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_214901_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2488.html#inst_tag_214901" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">231</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">280</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_214901_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2488.html#inst_tag_214901" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">78</td>
<td class="rt">65</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">99</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">218</td>
<td class="rt">30</td>
<td class="rt">20</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">315</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign rresp		 = (error ? 2'h0 : 2'h0);
           	            		          <font color = "red">-1-</font>  
           	            		          <font color = "red">==></font>  
           	            		          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
95         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
100        		else begin
101        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
102        				if(wr_granted)
           				<font color = "green">-3-</font>  
103        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
104        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
105        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
106        				else
107        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
108        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136        		if(!resetn) begin
           		<font color = "green">-1-</font>  
137        			rlast			<= 1'b0;
           <font color = "green">			==></font>
138        			rid			<= 1'b0;
139        		end
140        		else begin
141        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
142        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149        		if(!resetn) 		
           		<font color = "green">-1-</font>  
150        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
151        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
152        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
153        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
154        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
155        		else 	
156        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161        		if(!resetn) begin
           		<font color = "green">-1-</font>  
162        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
163        			rd_serv_cnt <= 4'h0;
164        		end 
165        		else begin	
166        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
167        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
168        			
169        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
170        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
176        		else begin
177        			if(data_avail) begin
           			<font color = "green">-2-</font>  
178        				if(burst_type == 1) begin
           				<font color = "green">-3-</font>  
179        					axaddr_mod <= ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">					==></font>
180        				end
181        				else if(burst_type == 2) begin
           				     <font color = "green">-4-</font>  
182        					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) >= axaddr_thresh)
           					<font color = "green">-5-</font>  
183        						axaddr_mod <= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
           <font color = "green">						==></font>
184        					else	
185        						axaddr_mod <=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">						==></font>
186        				end
187        				else begin	// Fixed Burst
188        					axaddr_mod <= axaddr_base;
           <font color = "green">					==></font>
189        				end
190        			end
191        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		if(~resetn) begin
           		<font color = "green">-1-</font>  
208        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
209        		end
210        		else begin
211        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218        		case(mem_cs)
           		<font color = "red">-1-</font>  
219        			IDLE : begin
220        				// Set Memory Interface Out
221        				mem_ce 		<= 1'b0;
222        				axi_w_data_rd_req <= 1'b0;
223        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
224        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
225        				gen_response 	<= 1'b0;
226        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
227        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
228        					mem_addr <= axaddr[15:2];
229        				end 
230        				else begin	
231        					mem_ns <= IDLE;
           <font color = "green">					==></font>
232        					mem_addr <= 16'h0;
233        				end
234        
235        			end
236        			FIRST_ACCESS: begin
237        				axi_aw_cntl_rd_req	<= 1'b0;
238        				axi_ar_cntl_rd_req	<= 1'b0;
239        				mem_addr 	<= axaddr[15:2]; 
240        				if(data_avail) begin
           				<font color = "green">-5-</font>  
241        					// Set Memory Interface Out
242        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-6-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
243        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
244        					// State Transition
245        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
246        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
247        						gen_response 	<= 1'b0;
248        					end
249        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
250        						mem_ns 		<= IDLE;
251        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
252        					end 
253        					else begin
254        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
255        						gen_response 	<= 1'b0;
256        					end
257        				end 
258        				else begin
259        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
260        					mem_ns <= FIRST_ACCESS;
261        					axi_w_data_rd_req 	<= 1'b0;
262        					gen_response 	<= 1'b0;
263        				end
264        				
265        			end
266        			BURST_ACCESS: begin
267        				mem_addr 	<= axaddr[15:2];
268        				if(data_avail) begin
           				<font color = "green">-11-</font>  
269        					// Set Memory Interface Out
270        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
271        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-13-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
272        					// State Transition
273        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
274        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
275        						axi_aw_cntl_rd_req	<= 1'b0;
276        						axi_ar_cntl_rd_req	<= 1'b0;
277        						gen_response <= 1'b0;
278        					end
279        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
280        						mem_ns <= FIRST_ACCESS;
281        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
282        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
283        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
284        					end
285        					else begin
286        						mem_ns 		<= IDLE;
287        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-19-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
288        						axi_aw_cntl_rd_req	<= 1'b0;
289        						axi_ar_cntl_rd_req	<= 1'b0;
290        					end
291        				end
292        				else begin
293        					mem_ce <= 1'b0;
           <font color = "green">					==></font>
294        					mem_ns <= BURST_ACCESS;
295        					axi_w_data_rd_req 	<= 1'b0;
296        					axi_aw_cntl_rd_req	<= 1'b0;
297        					axi_ar_cntl_rd_req	<= 1'b0;
298        					gen_response <= 1'b0;
299        				end
300        			end
301        			default: begin
302        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
315        		if(!resetn) begin
           		<font color = "green">-1-</font>  
316        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
317        			bid	<= 4'h0;
318        			bresp	<= 2'h0;
319        		end
320        		else begin	
321        			// Latch Response Info
322        			if(gen_response) begin
           			<font color = "green">-2-</font>  
323        				bid	<= axid;
324        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
325        				bvalid	<= 1'b1;
326        			end
327        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
328        				bid	<= bid;
           <font color = "red">				==></font>
329        				bresp 	<= bresp;
330        				bvalid	<= bvalid;
331        			end
332        			else begin
333        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_214900'>
<a name="inst_tag_214900_Line"></a>
<b>Line Coverage for Instance : <a href="mod2488.html#inst_tag_214900" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>121</td><td>105</td><td>86.78</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>149</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>161</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>60</td><td>47</td><td>78.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>315</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
93                      	always@(posedge clk, negedge resetn) begin
94         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
95         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
96                      	end
97                      
98                      	always@(posedge clk, negedge resetn) begin
99         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
100                     		else begin
101        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
102        1/1          				if(wr_granted)
103        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
104        1/1          				else if(rd_granted)
105        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
106                     				else
107        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
108                     			end	
                        MISSING_ELSE
109                     		end
110                     	end
111                     
112                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     	assign rresp		 = (error ? 2'h0 : 2'h0);
118                     	assign rdata		 = mem_rdata;
119                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
120                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
121                     		
122                     	//// Latch AXI Read Response Info
123                     	//always@(resetn, axi_r_data_wr_req, error) begin
124                     	//	if(!resetn) rresp &lt;= 2'h0;
125                     	//	else if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
126                     	//	
127                     	//end
128                     
129                     	//// Latch AXI Read Data Info
130                     	//always@(resetn, axi_r_data_wr_req, mem_rdata) begin
131                     	//	if(!resetn) rdata &lt;= 32'h0;
132                     	//	else if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
133                     	//end
134                     
135                     	always@(posedge clk, negedge resetn) begin
136        1/1          		if(!resetn) begin
137        1/1          			rlast			&lt;= 1'b0;
138        1/1          			rid			&lt;= 1'b0;
139                     		end
140                     		else begin
141        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
142        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
143                     		end
144                     		
145                     	end
146                     	
147                     	// Burst Access Counter
148                     	always@(posedge clk, negedge resetn) begin
149        1/1          		if(!resetn) 		
150        1/1          			access_cnt &lt;= 7'h0;
151        1/1          		else if(xaction_done) 	
152        1/1          			access_cnt 	&lt;= 7'h0;
153        1/1          		else if(data_avail) 
154        1/1          			access_cnt &lt;= access_cnt + 1;	
155                     		else 	
156        1/1          			access_cnt &lt;= access_cnt;
157                     	end
158                     
159                     	// Read Logic
160                     	always@(posedge clk, negedge resetn) begin
161        1/1          		if(!resetn) begin
162        1/1          			rd_avail_cnt &lt;= 4'h0;
163        1/1          			rd_serv_cnt &lt;= 4'h0;
164                     		end 
165                     		else begin	
166        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
167        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
168                     			
169        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
170        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
171                     		end
172                     	end
173                     	// Address Calculation
174                     	always@(posedge clk, negedge resetn) begin
175        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
176                     		else begin
177        1/1          			if(data_avail) begin
178        1/1          				if(burst_type == 1) begin
179        1/1          					axaddr_mod &lt;= ((axaddr_base) + ((access_cnt+1) * (axsize)));
180                     				end
181        1/1          				else if(burst_type == 2) begin
182        1/1          					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) &gt;= axaddr_thresh)
183        1/1          						axaddr_mod &lt;= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
184                     					else	
185        1/1          						axaddr_mod &lt;=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
186                     				end
187                     				else begin	// Fixed Burst
188        1/1          					axaddr_mod &lt;= axaddr_base;
189                     				end
190                     			end
191        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
192                     		end
193                     	end	
194                     
195                     	assign axaddr_base	= axi_cntl_word[15:0];
196                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(axsize))) *  ((axlen+1)*(axsize))) + ((axlen+1)*(axsize));
197                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
198                     	assign burst_type 	= axi_cntl_word[24:23];
199                     	assign axlen	   	= axi_cntl_word[19:16];
200                     	assign axsize	   	= (1 &lt;&lt; axi_cntl_word[22:20]);
201                     	assign axid	   	= axi_cntl_word[28:25];
202                     	assign error	   	= axi_cntl_word[29];
203                     	assign mem_we	   	= axi_cntl_word[30];
204                     	
205                     	// Memory Access State Machine
206                     	always@(posedge clk, negedge resetn) begin
207        1/1          		if(~resetn) begin
208        1/1          			mem_cs &lt;= 2'd0;
209                     		end
210                     		else begin
211        1/1          			mem_cs &lt;= mem_ns;
212                     		end
213                     	end		
214                     
215                     
216                     	// Memory Access State Machine Combo Logic
217                     	always@(*) begin
218        1/1          		case(mem_cs)
219                     			IDLE : begin
220                     				// Set Memory Interface Out
221        1/1          				mem_ce 		&lt;= 1'b0;
222        1/1          				axi_w_data_rd_req &lt;= 1'b0;
223        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
224        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
225        1/1          				gen_response 	&lt;= 1'b0;
226        1/1          				if(xaction_avail_q) begin
227        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
228        1/1          					mem_addr &lt;= axaddr[15:2];
229                     				end 
230                     				else begin	
231        1/1          					mem_ns &lt;= IDLE;
232        1/1          					mem_addr &lt;= 16'h0;
233                     				end
234                     
235                     			end
236                     			FIRST_ACCESS: begin
237        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
238        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
239        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
240        1/1          				if(data_avail) begin
241                     					// Set Memory Interface Out
242        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
243        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
244                     					// State Transition
245        1/1          					if(!xaction_done) begin
246        1/1          						mem_ns 		&lt;= BURST_ACCESS;
247        1/1          						gen_response 	&lt;= 1'b0;
248                     					end
249        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
250        1/1          						mem_ns 		&lt;= IDLE;
251        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
252                     					end 
253                     					else begin
254        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
255        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
256                     					end
257                     				end 
258                     				else begin
259        1/1          					mem_ce	&lt;= 1'b0;
260        1/1          					mem_ns &lt;= FIRST_ACCESS;
261        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
262        1/1          					gen_response 	&lt;= 1'b0;
263                     				end
264                     				
265                     			end
266                     			BURST_ACCESS: begin
267        1/1          				mem_addr 	&lt;= axaddr[15:2];
268        1/1          				if(data_avail) begin
269                     					// Set Memory Interface Out
270        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
271        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
272                     					// State Transition
273        1/1          					if(!xaction_done) begin
274        1/1          						mem_ns &lt;= BURST_ACCESS;
275        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
276        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
277        1/1          						gen_response &lt;= 1'b0;
278                     					end
279        1/1          					else if(xaction_avail_q) begin
280        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
281        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
283        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
284                     					end
285                     					else begin
286        1/1          						mem_ns 		&lt;= IDLE;
287        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
288        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
289        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
290                     					end
291                     				end
292                     				else begin
293        1/1          					mem_ce &lt;= 1'b0;
294        1/1          					mem_ns &lt;= BURST_ACCESS;
295        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
296        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
297        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
298        1/1          					gen_response &lt;= 1'b0;
299                     				end
300                     			end
301                     			default: begin
302        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
303        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
304        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
305        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
306        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
307        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
308        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
309                     			end
310                     		endcase
311                     	end
312                     
313                     	// Response Generation Block
314                     	always@(posedge clk, negedge resetn) begin
315        1/1          		if(!resetn) begin
316        1/1          			bvalid 	&lt;= 1'b0;
317        1/1          			bid	&lt;= 4'h0;
318        1/1          			bresp	&lt;= 2'h0;
319                     		end
320                     		else begin	
321                     			// Latch Response Info
322        1/1          			if(gen_response) begin
323        1/1          				bid	&lt;= axid;
324        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
325        1/1          				bvalid	&lt;= 1'b1;
326                     			end
327        1/1          			else if(!bready) begin
328        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
329        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
330        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
331                     			end
332                     			else begin
333        1/1          				bid	&lt;= 4'h0;
334        1/1          				bresp 	&lt;= 2'h0;
335        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_214900_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2488.html#inst_tag_214900" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (error ? 2'b0 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       166
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       224
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       251
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       281
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       324
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_214900_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2488.html#inst_tag_214900" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">436</td>
<td class="rt">90.08 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">218</td>
<td class="rt">90.08 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">218</td>
<td class="rt">90.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">436</td>
<td class="rt">90.08 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">218</td>
<td class="rt">90.08 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">218</td>
<td class="rt">90.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[24:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[19:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[22:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_214900_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2488.html#inst_tag_214900" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">231</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">280</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_214900_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2488.html#inst_tag_214900" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">78</td>
<td class="rt">65</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">99</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">218</td>
<td class="rt">30</td>
<td class="rt">20</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">315</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign rresp		 = (error ? 2'h0 : 2'h0);
           	            		          <font color = "red">-1-</font>  
           	            		          <font color = "red">==></font>  
           	            		          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
95         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
100        		else begin
101        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
102        				if(wr_granted)
           				<font color = "green">-3-</font>  
103        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
104        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
105        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
106        				else
107        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
108        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136        		if(!resetn) begin
           		<font color = "green">-1-</font>  
137        			rlast			<= 1'b0;
           <font color = "green">			==></font>
138        			rid			<= 1'b0;
139        		end
140        		else begin
141        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
142        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149        		if(!resetn) 		
           		<font color = "green">-1-</font>  
150        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
151        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
152        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
153        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
154        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
155        		else 	
156        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161        		if(!resetn) begin
           		<font color = "green">-1-</font>  
162        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
163        			rd_serv_cnt <= 4'h0;
164        		end 
165        		else begin	
166        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
167        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
168        			
169        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
170        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
176        		else begin
177        			if(data_avail) begin
           			<font color = "green">-2-</font>  
178        				if(burst_type == 1) begin
           				<font color = "green">-3-</font>  
179        					axaddr_mod <= ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">					==></font>
180        				end
181        				else if(burst_type == 2) begin
           				     <font color = "green">-4-</font>  
182        					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) >= axaddr_thresh)
           					<font color = "green">-5-</font>  
183        						axaddr_mod <= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
           <font color = "green">						==></font>
184        					else	
185        						axaddr_mod <=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">						==></font>
186        				end
187        				else begin	// Fixed Burst
188        					axaddr_mod <= axaddr_base;
           <font color = "green">					==></font>
189        				end
190        			end
191        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		if(~resetn) begin
           		<font color = "green">-1-</font>  
208        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
209        		end
210        		else begin
211        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218        		case(mem_cs)
           		<font color = "red">-1-</font>  
219        			IDLE : begin
220        				// Set Memory Interface Out
221        				mem_ce 		<= 1'b0;
222        				axi_w_data_rd_req <= 1'b0;
223        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
224        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
225        				gen_response 	<= 1'b0;
226        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
227        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
228        					mem_addr <= axaddr[15:2];
229        				end 
230        				else begin	
231        					mem_ns <= IDLE;
           <font color = "green">					==></font>
232        					mem_addr <= 16'h0;
233        				end
234        
235        			end
236        			FIRST_ACCESS: begin
237        				axi_aw_cntl_rd_req	<= 1'b0;
238        				axi_ar_cntl_rd_req	<= 1'b0;
239        				mem_addr 	<= axaddr[15:2]; 
240        				if(data_avail) begin
           				<font color = "green">-5-</font>  
241        					// Set Memory Interface Out
242        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-6-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
243        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
244        					// State Transition
245        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
246        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
247        						gen_response 	<= 1'b0;
248        					end
249        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
250        						mem_ns 		<= IDLE;
251        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
252        					end 
253        					else begin
254        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
255        						gen_response 	<= 1'b0;
256        					end
257        				end 
258        				else begin
259        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
260        					mem_ns <= FIRST_ACCESS;
261        					axi_w_data_rd_req 	<= 1'b0;
262        					gen_response 	<= 1'b0;
263        				end
264        				
265        			end
266        			BURST_ACCESS: begin
267        				mem_addr 	<= axaddr[15:2];
268        				if(data_avail) begin
           				<font color = "green">-11-</font>  
269        					// Set Memory Interface Out
270        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
271        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-13-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
272        					// State Transition
273        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
274        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
275        						axi_aw_cntl_rd_req	<= 1'b0;
276        						axi_ar_cntl_rd_req	<= 1'b0;
277        						gen_response <= 1'b0;
278        					end
279        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
280        						mem_ns <= FIRST_ACCESS;
281        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
282        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
283        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
284        					end
285        					else begin
286        						mem_ns 		<= IDLE;
287        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-19-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
288        						axi_aw_cntl_rd_req	<= 1'b0;
289        						axi_ar_cntl_rd_req	<= 1'b0;
290        					end
291        				end
292        				else begin
293        					mem_ce <= 1'b0;
           <font color = "green">					==></font>
294        					mem_ns <= BURST_ACCESS;
295        					axi_w_data_rd_req 	<= 1'b0;
296        					axi_aw_cntl_rd_req	<= 1'b0;
297        					axi_ar_cntl_rd_req	<= 1'b0;
298        					gen_response <= 1'b0;
299        				end
300        			end
301        			default: begin
302        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
315        		if(!resetn) begin
           		<font color = "green">-1-</font>  
316        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
317        			bid	<= 4'h0;
318        			bresp	<= 2'h0;
319        		end
320        		else begin	
321        			// Latch Response Info
322        			if(gen_response) begin
           			<font color = "green">-2-</font>  
323        				bid	<= axid;
324        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
325        				bvalid	<= 1'b1;
326        			end
327        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
328        				bid	<= bid;
           <font color = "red">				==></font>
329        				bresp 	<= bresp;
330        				bvalid	<= bvalid;
331        			end
332        			else begin
333        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_214903'>
<a name="inst_tag_214903_Line"></a>
<b>Line Coverage for Instance : <a href="mod2488.html#inst_tag_214903" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>121</td><td>108</td><td>89.26</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>149</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>161</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>60</td><td>47</td><td>78.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>315</td><td>15</td><td>15</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
93                      	always@(posedge clk, negedge resetn) begin
94         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
95         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
96                      	end
97                      
98                      	always@(posedge clk, negedge resetn) begin
99         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
100                     		else begin
101        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
102        1/1          				if(wr_granted)
103        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
104        1/1          				else if(rd_granted)
105        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
106                     				else
107        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
108                     			end	
                        MISSING_ELSE
109                     		end
110                     	end
111                     
112                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     	assign rresp		 = (error ? 2'h0 : 2'h0);
118                     	assign rdata		 = mem_rdata;
119                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
120                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
121                     		
122                     	//// Latch AXI Read Response Info
123                     	//always@(resetn, axi_r_data_wr_req, error) begin
124                     	//	if(!resetn) rresp &lt;= 2'h0;
125                     	//	else if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
126                     	//	
127                     	//end
128                     
129                     	//// Latch AXI Read Data Info
130                     	//always@(resetn, axi_r_data_wr_req, mem_rdata) begin
131                     	//	if(!resetn) rdata &lt;= 32'h0;
132                     	//	else if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
133                     	//end
134                     
135                     	always@(posedge clk, negedge resetn) begin
136        1/1          		if(!resetn) begin
137        1/1          			rlast			&lt;= 1'b0;
138        1/1          			rid			&lt;= 1'b0;
139                     		end
140                     		else begin
141        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
142        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
143                     		end
144                     		
145                     	end
146                     	
147                     	// Burst Access Counter
148                     	always@(posedge clk, negedge resetn) begin
149        1/1          		if(!resetn) 		
150        1/1          			access_cnt &lt;= 7'h0;
151        1/1          		else if(xaction_done) 	
152        1/1          			access_cnt 	&lt;= 7'h0;
153        1/1          		else if(data_avail) 
154        1/1          			access_cnt &lt;= access_cnt + 1;	
155                     		else 	
156        1/1          			access_cnt &lt;= access_cnt;
157                     	end
158                     
159                     	// Read Logic
160                     	always@(posedge clk, negedge resetn) begin
161        1/1          		if(!resetn) begin
162        1/1          			rd_avail_cnt &lt;= 4'h0;
163        1/1          			rd_serv_cnt &lt;= 4'h0;
164                     		end 
165                     		else begin	
166        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
167        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
168                     			
169        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
170        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
171                     		end
172                     	end
173                     	// Address Calculation
174                     	always@(posedge clk, negedge resetn) begin
175        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
176                     		else begin
177        1/1          			if(data_avail) begin
178        1/1          				if(burst_type == 1) begin
179        1/1          					axaddr_mod &lt;= ((axaddr_base) + ((access_cnt+1) * (axsize)));
180                     				end
181        1/1          				else if(burst_type == 2) begin
182        1/1          					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) &gt;= axaddr_thresh)
183        1/1          						axaddr_mod &lt;= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
184                     					else	
185        1/1          						axaddr_mod &lt;=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
186                     				end
187                     				else begin	// Fixed Burst
188        1/1          					axaddr_mod &lt;= axaddr_base;
189                     				end
190                     			end
191        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
192                     		end
193                     	end	
194                     
195                     	assign axaddr_base	= axi_cntl_word[15:0];
196                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(axsize))) *  ((axlen+1)*(axsize))) + ((axlen+1)*(axsize));
197                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
198                     	assign burst_type 	= axi_cntl_word[24:23];
199                     	assign axlen	   	= axi_cntl_word[19:16];
200                     	assign axsize	   	= (1 &lt;&lt; axi_cntl_word[22:20]);
201                     	assign axid	   	= axi_cntl_word[28:25];
202                     	assign error	   	= axi_cntl_word[29];
203                     	assign mem_we	   	= axi_cntl_word[30];
204                     	
205                     	// Memory Access State Machine
206                     	always@(posedge clk, negedge resetn) begin
207        1/1          		if(~resetn) begin
208        1/1          			mem_cs &lt;= 2'd0;
209                     		end
210                     		else begin
211        1/1          			mem_cs &lt;= mem_ns;
212                     		end
213                     	end		
214                     
215                     
216                     	// Memory Access State Machine Combo Logic
217                     	always@(*) begin
218        1/1          		case(mem_cs)
219                     			IDLE : begin
220                     				// Set Memory Interface Out
221        1/1          				mem_ce 		&lt;= 1'b0;
222        1/1          				axi_w_data_rd_req &lt;= 1'b0;
223        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
224        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
225        1/1          				gen_response 	&lt;= 1'b0;
226        1/1          				if(xaction_avail_q) begin
227        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
228        1/1          					mem_addr &lt;= axaddr[15:2];
229                     				end 
230                     				else begin	
231        1/1          					mem_ns &lt;= IDLE;
232        1/1          					mem_addr &lt;= 16'h0;
233                     				end
234                     
235                     			end
236                     			FIRST_ACCESS: begin
237        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
238        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
239        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
240        1/1          				if(data_avail) begin
241                     					// Set Memory Interface Out
242        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
243        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
244                     					// State Transition
245        1/1          					if(!xaction_done) begin
246        1/1          						mem_ns 		&lt;= BURST_ACCESS;
247        1/1          						gen_response 	&lt;= 1'b0;
248                     					end
249        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
250        1/1          						mem_ns 		&lt;= IDLE;
251        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
252                     					end 
253                     					else begin
254        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
255        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
256                     					end
257                     				end 
258                     				else begin
259        1/1          					mem_ce	&lt;= 1'b0;
260        1/1          					mem_ns &lt;= FIRST_ACCESS;
261        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
262        1/1          					gen_response 	&lt;= 1'b0;
263                     				end
264                     				
265                     			end
266                     			BURST_ACCESS: begin
267        1/1          				mem_addr 	&lt;= axaddr[15:2];
268        1/1          				if(data_avail) begin
269                     					// Set Memory Interface Out
270        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
271        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
272                     					// State Transition
273        1/1          					if(!xaction_done) begin
274        1/1          						mem_ns &lt;= BURST_ACCESS;
275        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
276        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
277        1/1          						gen_response &lt;= 1'b0;
278                     					end
279        1/1          					else if(xaction_avail_q) begin
280        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
281        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
283        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
284                     					end
285                     					else begin
286        1/1          						mem_ns 		&lt;= IDLE;
287        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
288        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
289        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
290                     					end
291                     				end
292                     				else begin
293        1/1          					mem_ce &lt;= 1'b0;
294        1/1          					mem_ns &lt;= BURST_ACCESS;
295        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
296        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
297        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
298        1/1          					gen_response &lt;= 1'b0;
299                     				end
300                     			end
301                     			default: begin
302        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
303        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
304        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
305        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
306        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
307        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
308        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
309                     			end
310                     		endcase
311                     	end
312                     
313                     	// Response Generation Block
314                     	always@(posedge clk, negedge resetn) begin
315        1/1          		if(!resetn) begin
316        1/1          			bvalid 	&lt;= 1'b0;
317        1/1          			bid	&lt;= 4'h0;
318        1/1          			bresp	&lt;= 2'h0;
319                     		end
320                     		else begin	
321                     			// Latch Response Info
322        1/1          			if(gen_response) begin
323        1/1          				bid	&lt;= axid;
324        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
325        1/1          				bvalid	&lt;= 1'b1;
326                     			end
327        1/1          			else if(!bready) begin
328        1/1          				bid	&lt;= bid;
329        1/1          				bresp 	&lt;= bresp;
330        1/1          				bvalid	&lt;= bvalid;
331                     			end
332                     			else begin
333        1/1          				bid	&lt;= 4'h0;
334        1/1          				bresp 	&lt;= 2'h0;
335        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_214903_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2488.html#inst_tag_214903" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (error ? 2'b0 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       166
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       224
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       251
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       281
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       324
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_214903_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2488.html#inst_tag_214903" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">17</td>
<td class="rt">70.83 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">429</td>
<td class="rt">88.64 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">215</td>
<td class="rt">88.84 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">214</td>
<td class="rt">88.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">17</td>
<td class="rt">70.83 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">429</td>
<td class="rt">88.64 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">215</td>
<td class="rt">88.84 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">214</td>
<td class="rt">88.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[20:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[24:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[24:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_214903_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2488.html#inst_tag_214903" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">231</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">280</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_214903_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2488.html#inst_tag_214903" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">78</td>
<td class="rt">66</td>
<td class="rt">84.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">99</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">218</td>
<td class="rt">30</td>
<td class="rt">20</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">315</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign rresp		 = (error ? 2'h0 : 2'h0);
           	            		          <font color = "red">-1-</font>  
           	            		          <font color = "red">==></font>  
           	            		          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
95         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
100        		else begin
101        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
102        				if(wr_granted)
           				<font color = "green">-3-</font>  
103        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
104        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
105        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
106        				else
107        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
108        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136        		if(!resetn) begin
           		<font color = "green">-1-</font>  
137        			rlast			<= 1'b0;
           <font color = "green">			==></font>
138        			rid			<= 1'b0;
139        		end
140        		else begin
141        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
142        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149        		if(!resetn) 		
           		<font color = "green">-1-</font>  
150        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
151        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
152        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
153        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
154        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
155        		else 	
156        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161        		if(!resetn) begin
           		<font color = "green">-1-</font>  
162        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
163        			rd_serv_cnt <= 4'h0;
164        		end 
165        		else begin	
166        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
167        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
168        			
169        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
170        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
176        		else begin
177        			if(data_avail) begin
           			<font color = "green">-2-</font>  
178        				if(burst_type == 1) begin
           				<font color = "green">-3-</font>  
179        					axaddr_mod <= ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">					==></font>
180        				end
181        				else if(burst_type == 2) begin
           				     <font color = "green">-4-</font>  
182        					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) >= axaddr_thresh)
           					<font color = "green">-5-</font>  
183        						axaddr_mod <= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
           <font color = "green">						==></font>
184        					else	
185        						axaddr_mod <=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">						==></font>
186        				end
187        				else begin	// Fixed Burst
188        					axaddr_mod <= axaddr_base;
           <font color = "green">					==></font>
189        				end
190        			end
191        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		if(~resetn) begin
           		<font color = "green">-1-</font>  
208        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
209        		end
210        		else begin
211        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218        		case(mem_cs)
           		<font color = "red">-1-</font>  
219        			IDLE : begin
220        				// Set Memory Interface Out
221        				mem_ce 		<= 1'b0;
222        				axi_w_data_rd_req <= 1'b0;
223        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
224        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
225        				gen_response 	<= 1'b0;
226        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
227        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
228        					mem_addr <= axaddr[15:2];
229        				end 
230        				else begin	
231        					mem_ns <= IDLE;
           <font color = "green">					==></font>
232        					mem_addr <= 16'h0;
233        				end
234        
235        			end
236        			FIRST_ACCESS: begin
237        				axi_aw_cntl_rd_req	<= 1'b0;
238        				axi_ar_cntl_rd_req	<= 1'b0;
239        				mem_addr 	<= axaddr[15:2]; 
240        				if(data_avail) begin
           				<font color = "green">-5-</font>  
241        					// Set Memory Interface Out
242        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-6-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
243        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
244        					// State Transition
245        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
246        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
247        						gen_response 	<= 1'b0;
248        					end
249        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
250        						mem_ns 		<= IDLE;
251        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
252        					end 
253        					else begin
254        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
255        						gen_response 	<= 1'b0;
256        					end
257        				end 
258        				else begin
259        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
260        					mem_ns <= FIRST_ACCESS;
261        					axi_w_data_rd_req 	<= 1'b0;
262        					gen_response 	<= 1'b0;
263        				end
264        				
265        			end
266        			BURST_ACCESS: begin
267        				mem_addr 	<= axaddr[15:2];
268        				if(data_avail) begin
           				<font color = "green">-11-</font>  
269        					// Set Memory Interface Out
270        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
271        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-13-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
272        					// State Transition
273        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
274        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
275        						axi_aw_cntl_rd_req	<= 1'b0;
276        						axi_ar_cntl_rd_req	<= 1'b0;
277        						gen_response <= 1'b0;
278        					end
279        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
280        						mem_ns <= FIRST_ACCESS;
281        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
282        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
283        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
284        					end
285        					else begin
286        						mem_ns 		<= IDLE;
287        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-19-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
288        						axi_aw_cntl_rd_req	<= 1'b0;
289        						axi_ar_cntl_rd_req	<= 1'b0;
290        					end
291        				end
292        				else begin
293        					mem_ce <= 1'b0;
           <font color = "green">					==></font>
294        					mem_ns <= BURST_ACCESS;
295        					axi_w_data_rd_req 	<= 1'b0;
296        					axi_aw_cntl_rd_req	<= 1'b0;
297        					axi_ar_cntl_rd_req	<= 1'b0;
298        					gen_response <= 1'b0;
299        				end
300        			end
301        			default: begin
302        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
315        		if(!resetn) begin
           		<font color = "green">-1-</font>  
316        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
317        			bid	<= 4'h0;
318        			bresp	<= 2'h0;
319        		end
320        		else begin	
321        			// Latch Response Info
322        			if(gen_response) begin
           			<font color = "green">-2-</font>  
323        				bid	<= axid;
324        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
325        				bvalid	<= 1'b1;
326        			end
327        			else if(!bready) begin
           			     <font color = "green">-4-</font>  
328        				bid	<= bid;
           <font color = "green">				==></font>
329        				bresp 	<= bresp;
330        				bvalid	<= bvalid;
331        			end
332        			else begin
333        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_214902'>
<a name="inst_tag_214902_Line"></a>
<b>Line Coverage for Instance : <a href="mod2488.html#inst_tag_214902" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>121</td><td>108</td><td>89.26</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>149</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>161</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>60</td><td>47</td><td>78.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>315</td><td>15</td><td>15</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
93                      	always@(posedge clk, negedge resetn) begin
94         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
95         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
96                      	end
97                      
98                      	always@(posedge clk, negedge resetn) begin
99         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
100                     		else begin
101        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
102        1/1          				if(wr_granted)
103        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
104        1/1          				else if(rd_granted)
105        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
106                     				else
107        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
108                     			end	
                        MISSING_ELSE
109                     		end
110                     	end
111                     
112                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     	assign rresp		 = (error ? 2'h0 : 2'h0);
118                     	assign rdata		 = mem_rdata;
119                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
120                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
121                     		
122                     	//// Latch AXI Read Response Info
123                     	//always@(resetn, axi_r_data_wr_req, error) begin
124                     	//	if(!resetn) rresp &lt;= 2'h0;
125                     	//	else if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
126                     	//	
127                     	//end
128                     
129                     	//// Latch AXI Read Data Info
130                     	//always@(resetn, axi_r_data_wr_req, mem_rdata) begin
131                     	//	if(!resetn) rdata &lt;= 32'h0;
132                     	//	else if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
133                     	//end
134                     
135                     	always@(posedge clk, negedge resetn) begin
136        1/1          		if(!resetn) begin
137        1/1          			rlast			&lt;= 1'b0;
138        1/1          			rid			&lt;= 1'b0;
139                     		end
140                     		else begin
141        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
142        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
143                     		end
144                     		
145                     	end
146                     	
147                     	// Burst Access Counter
148                     	always@(posedge clk, negedge resetn) begin
149        1/1          		if(!resetn) 		
150        1/1          			access_cnt &lt;= 7'h0;
151        1/1          		else if(xaction_done) 	
152        1/1          			access_cnt 	&lt;= 7'h0;
153        1/1          		else if(data_avail) 
154        1/1          			access_cnt &lt;= access_cnt + 1;	
155                     		else 	
156        1/1          			access_cnt &lt;= access_cnt;
157                     	end
158                     
159                     	// Read Logic
160                     	always@(posedge clk, negedge resetn) begin
161        1/1          		if(!resetn) begin
162        1/1          			rd_avail_cnt &lt;= 4'h0;
163        1/1          			rd_serv_cnt &lt;= 4'h0;
164                     		end 
165                     		else begin	
166        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
167        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
168                     			
169        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
170        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
171                     		end
172                     	end
173                     	// Address Calculation
174                     	always@(posedge clk, negedge resetn) begin
175        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
176                     		else begin
177        1/1          			if(data_avail) begin
178        1/1          				if(burst_type == 1) begin
179        1/1          					axaddr_mod &lt;= ((axaddr_base) + ((access_cnt+1) * (axsize)));
180                     				end
181        1/1          				else if(burst_type == 2) begin
182        1/1          					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) &gt;= axaddr_thresh)
183        1/1          						axaddr_mod &lt;= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
184                     					else	
185        1/1          						axaddr_mod &lt;=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
186                     				end
187                     				else begin	// Fixed Burst
188        1/1          					axaddr_mod &lt;= axaddr_base;
189                     				end
190                     			end
191        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
192                     		end
193                     	end	
194                     
195                     	assign axaddr_base	= axi_cntl_word[15:0];
196                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(axsize))) *  ((axlen+1)*(axsize))) + ((axlen+1)*(axsize));
197                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
198                     	assign burst_type 	= axi_cntl_word[24:23];
199                     	assign axlen	   	= axi_cntl_word[19:16];
200                     	assign axsize	   	= (1 &lt;&lt; axi_cntl_word[22:20]);
201                     	assign axid	   	= axi_cntl_word[28:25];
202                     	assign error	   	= axi_cntl_word[29];
203                     	assign mem_we	   	= axi_cntl_word[30];
204                     	
205                     	// Memory Access State Machine
206                     	always@(posedge clk, negedge resetn) begin
207        1/1          		if(~resetn) begin
208        1/1          			mem_cs &lt;= 2'd0;
209                     		end
210                     		else begin
211        1/1          			mem_cs &lt;= mem_ns;
212                     		end
213                     	end		
214                     
215                     
216                     	// Memory Access State Machine Combo Logic
217                     	always@(*) begin
218        1/1          		case(mem_cs)
219                     			IDLE : begin
220                     				// Set Memory Interface Out
221        1/1          				mem_ce 		&lt;= 1'b0;
222        1/1          				axi_w_data_rd_req &lt;= 1'b0;
223        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
224        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
225        1/1          				gen_response 	&lt;= 1'b0;
226        1/1          				if(xaction_avail_q) begin
227        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
228        1/1          					mem_addr &lt;= axaddr[15:2];
229                     				end 
230                     				else begin	
231        1/1          					mem_ns &lt;= IDLE;
232        1/1          					mem_addr &lt;= 16'h0;
233                     				end
234                     
235                     			end
236                     			FIRST_ACCESS: begin
237        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
238        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
239        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
240        1/1          				if(data_avail) begin
241                     					// Set Memory Interface Out
242        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
243        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
244                     					// State Transition
245        1/1          					if(!xaction_done) begin
246        1/1          						mem_ns 		&lt;= BURST_ACCESS;
247        1/1          						gen_response 	&lt;= 1'b0;
248                     					end
249        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
250        1/1          						mem_ns 		&lt;= IDLE;
251        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
252                     					end 
253                     					else begin
254        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
255        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
256                     					end
257                     				end 
258                     				else begin
259        1/1          					mem_ce	&lt;= 1'b0;
260        1/1          					mem_ns &lt;= FIRST_ACCESS;
261        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
262        1/1          					gen_response 	&lt;= 1'b0;
263                     				end
264                     				
265                     			end
266                     			BURST_ACCESS: begin
267        1/1          				mem_addr 	&lt;= axaddr[15:2];
268        1/1          				if(data_avail) begin
269                     					// Set Memory Interface Out
270        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
271        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
272                     					// State Transition
273        1/1          					if(!xaction_done) begin
274        1/1          						mem_ns &lt;= BURST_ACCESS;
275        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
276        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
277        1/1          						gen_response &lt;= 1'b0;
278                     					end
279        1/1          					else if(xaction_avail_q) begin
280        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
281        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
283        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
284                     					end
285                     					else begin
286        1/1          						mem_ns 		&lt;= IDLE;
287        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
288        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
289        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
290                     					end
291                     				end
292                     				else begin
293        1/1          					mem_ce &lt;= 1'b0;
294        1/1          					mem_ns &lt;= BURST_ACCESS;
295        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
296        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
297        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
298        1/1          					gen_response &lt;= 1'b0;
299                     				end
300                     			end
301                     			default: begin
302        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
303        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
304        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
305        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
306        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
307        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
308        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
309                     			end
310                     		endcase
311                     	end
312                     
313                     	// Response Generation Block
314                     	always@(posedge clk, negedge resetn) begin
315        1/1          		if(!resetn) begin
316        1/1          			bvalid 	&lt;= 1'b0;
317        1/1          			bid	&lt;= 4'h0;
318        1/1          			bresp	&lt;= 2'h0;
319                     		end
320                     		else begin	
321                     			// Latch Response Info
322        1/1          			if(gen_response) begin
323        1/1          				bid	&lt;= axid;
324        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
325        1/1          				bvalid	&lt;= 1'b1;
326                     			end
327        1/1          			else if(!bready) begin
328        1/1          				bid	&lt;= bid;
329        1/1          				bresp 	&lt;= bresp;
330        1/1          				bvalid	&lt;= bvalid;
331                     			end
332                     			else begin
333        1/1          				bid	&lt;= 4'h0;
334        1/1          				bresp 	&lt;= 2'h0;
335        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_214902_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2488.html#inst_tag_214902" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>90</td><td>77</td><td>85.56</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (error ? 2'b0 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       166
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       224
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       251
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       281
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       324
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_214902_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2488.html#inst_tag_214902" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">17</td>
<td class="rt">70.83 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">430</td>
<td class="rt">88.84 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">216</td>
<td class="rt">89.26 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">214</td>
<td class="rt">88.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">17</td>
<td class="rt">70.83 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">430</td>
<td class="rt">88.84 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">216</td>
<td class="rt">89.26 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">214</td>
<td class="rt">88.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[24:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[18:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[24:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_214902_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2488.html#inst_tag_214902" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">231</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">280</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">208</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">246</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">227</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_214902_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2488.html#inst_tag_214902" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">78</td>
<td class="rt">66</td>
<td class="rt">84.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">99</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">218</td>
<td class="rt">30</td>
<td class="rt">20</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">315</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign rresp		 = (error ? 2'h0 : 2'h0);
           	            		          <font color = "red">-1-</font>  
           	            		          <font color = "red">==></font>  
           	            		          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
95         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
100        		else begin
101        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
102        				if(wr_granted)
           				<font color = "green">-3-</font>  
103        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
104        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
105        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
106        				else
107        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
108        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136        		if(!resetn) begin
           		<font color = "green">-1-</font>  
137        			rlast			<= 1'b0;
           <font color = "green">			==></font>
138        			rid			<= 1'b0;
139        		end
140        		else begin
141        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
142        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149        		if(!resetn) 		
           		<font color = "green">-1-</font>  
150        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
151        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
152        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
153        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
154        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
155        		else 	
156        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161        		if(!resetn) begin
           		<font color = "green">-1-</font>  
162        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
163        			rd_serv_cnt <= 4'h0;
164        		end 
165        		else begin	
166        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
167        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
168        			
169        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
170        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
176        		else begin
177        			if(data_avail) begin
           			<font color = "green">-2-</font>  
178        				if(burst_type == 1) begin
           				<font color = "green">-3-</font>  
179        					axaddr_mod <= ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">					==></font>
180        				end
181        				else if(burst_type == 2) begin
           				     <font color = "green">-4-</font>  
182        					if( ((axaddr_base) + ((access_cnt+1) * (axsize))) >= axaddr_thresh)
           					<font color = "green">-5-</font>  
183        						axaddr_mod <= (axaddr_base) + ((access_cnt+1) * (axsize)) - ((axsize)*(axlen+1));
           <font color = "green">						==></font>
184        					else	
185        						axaddr_mod <=  ((axaddr_base) + ((access_cnt+1) * (axsize)));
           <font color = "green">						==></font>
186        				end
187        				else begin	// Fixed Burst
188        					axaddr_mod <= axaddr_base;
           <font color = "green">					==></font>
189        				end
190        			end
191        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		if(~resetn) begin
           		<font color = "green">-1-</font>  
208        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
209        		end
210        		else begin
211        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218        		case(mem_cs)
           		<font color = "red">-1-</font>  
219        			IDLE : begin
220        				// Set Memory Interface Out
221        				mem_ce 		<= 1'b0;
222        				axi_w_data_rd_req <= 1'b0;
223        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
224        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
225        				gen_response 	<= 1'b0;
226        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
227        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
228        					mem_addr <= axaddr[15:2];
229        				end 
230        				else begin	
231        					mem_ns <= IDLE;
           <font color = "green">					==></font>
232        					mem_addr <= 16'h0;
233        				end
234        
235        			end
236        			FIRST_ACCESS: begin
237        				axi_aw_cntl_rd_req	<= 1'b0;
238        				axi_ar_cntl_rd_req	<= 1'b0;
239        				mem_addr 	<= axaddr[15:2]; 
240        				if(data_avail) begin
           				<font color = "green">-5-</font>  
241        					// Set Memory Interface Out
242        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-6-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
243        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
244        					// State Transition
245        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
246        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
247        						gen_response 	<= 1'b0;
248        					end
249        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
250        						mem_ns 		<= IDLE;
251        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
252        					end 
253        					else begin
254        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
255        						gen_response 	<= 1'b0;
256        					end
257        				end 
258        				else begin
259        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
260        					mem_ns <= FIRST_ACCESS;
261        					axi_w_data_rd_req 	<= 1'b0;
262        					gen_response 	<= 1'b0;
263        				end
264        				
265        			end
266        			BURST_ACCESS: begin
267        				mem_addr 	<= axaddr[15:2];
268        				if(data_avail) begin
           				<font color = "green">-11-</font>  
269        					// Set Memory Interface Out
270        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
271        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-13-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
272        					// State Transition
273        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
274        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
275        						axi_aw_cntl_rd_req	<= 1'b0;
276        						axi_ar_cntl_rd_req	<= 1'b0;
277        						gen_response <= 1'b0;
278        					end
279        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
280        						mem_ns <= FIRST_ACCESS;
281        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
282        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
283        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
284        					end
285        					else begin
286        						mem_ns 		<= IDLE;
287        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-19-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
288        						axi_aw_cntl_rd_req	<= 1'b0;
289        						axi_ar_cntl_rd_req	<= 1'b0;
290        					end
291        				end
292        				else begin
293        					mem_ce <= 1'b0;
           <font color = "green">					==></font>
294        					mem_ns <= BURST_ACCESS;
295        					axi_w_data_rd_req 	<= 1'b0;
296        					axi_aw_cntl_rd_req	<= 1'b0;
297        					axi_ar_cntl_rd_req	<= 1'b0;
298        					gen_response <= 1'b0;
299        				end
300        			end
301        			default: begin
302        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
315        		if(!resetn) begin
           		<font color = "green">-1-</font>  
316        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
317        			bid	<= 4'h0;
318        			bresp	<= 2'h0;
319        		end
320        		else begin	
321        			// Latch Response Info
322        			if(gen_response) begin
           			<font color = "green">-2-</font>  
323        				bid	<= axid;
324        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
325        				bvalid	<= 1'b1;
326        			end
327        			else if(!bready) begin
           			     <font color = "green">-4-</font>  
328        				bid	<= bid;
           <font color = "green">				==></font>
329        				bresp 	<= bresp;
330        				bvalid	<= bvalid;
331        			end
332        			else begin
333        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_214900">
    <li>
      <a href="#inst_tag_214900_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_214900_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_214900_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_214900_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_214900_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_214901">
    <li>
      <a href="#inst_tag_214901_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_214901_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_214901_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_214901_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_214901_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_214902">
    <li>
      <a href="#inst_tag_214902_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_214902_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_214902_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_214902_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_214902_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_214903">
    <li>
      <a href="#inst_tag_214903_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_214903_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_214903_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_214903_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_214903_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_mem_cntl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
