static unsigned long F_1 ( unsigned long V_1 )\r\n{\r\nunsigned long V_2 ;\r\n__asm__ __volatile__("ldxa [%1] %2, %0"\r\n: "=&r" (ret)\r\n: "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));\r\nreturn V_2 ;\r\n}\r\nstatic void F_2 ( unsigned long V_1 , unsigned long V_3 )\r\n{\r\n__asm__ __volatile__("stxa %0, [%1] %2\n\t"\r\n"membar #Sync"\r\n:\r\n: "r" (val), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E)\r\n: "memory");\r\nif ( V_1 == V_4 ) {\r\nF_3 ( 1 ) ;\r\n}\r\n}\r\nstatic void F_4 ( int V_5 )\r\n{\r\nunsigned long V_6 = F_1 ( V_7 ) ;\r\nif ( V_5 )\r\nV_6 |= V_8 ;\r\nelse\r\nV_6 &= ~ V_8 ;\r\nF_2 ( V_7 , V_6 ) ;\r\n( void ) F_1 ( V_7 ) ;\r\n}\r\nstatic void F_5 ( int V_9 ,\r\nunsigned long V_10 ,\r\nunsigned long V_11 , unsigned long V_12 )\r\n{\r\nunsigned long V_13 , V_14 , V_6 ;\r\nV_14 = ( V_10 * V_15 ) ;\r\nV_14 /= ( V_16 * V_12 * 1000000000UL ) ;\r\nV_6 = F_1 ( V_7 ) ;\r\nV_13 = ( V_6 & V_17 )\r\n>> V_18 ;\r\nV_6 &= ~ V_17 ;\r\nV_6 |= V_14 << V_18 ;\r\nF_2 ( V_7 , V_6 ) ;\r\nV_6 = F_1 ( V_7 ) ;\r\nif ( V_9 && ! ( V_6 & V_8 ) ) {\r\nunsigned long V_19 ;\r\nV_19 = ( V_16 *\r\n( V_14 + V_13 ) *\r\n1000000UL *\r\nV_11 ) / V_10 ;\r\nF_3 ( V_19 + 1UL ) ;\r\n}\r\n}\r\nstatic void F_6 ( unsigned long V_20 , unsigned long V_21 ,\r\nunsigned long V_10 ,\r\nunsigned long V_11 , unsigned long V_12 )\r\n{\r\nunsigned long V_22 ;\r\nF_7 ( V_22 ) ;\r\nV_20 &= ~ V_23 ;\r\nif ( V_11 == 2 && V_12 == 1 ) {\r\nF_4 ( 0 ) ;\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\nF_5 ( 0 , V_10 , V_11 , V_12 ) ;\r\n} else if ( V_11 == 1 && V_12 == 2 ) {\r\nF_5 ( 1 , V_10 , V_11 , V_12 ) ;\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\nF_4 ( 1 ) ;\r\n} else if ( V_11 == 1 && V_12 > 2 ) {\r\nF_6 ( V_20 , V_24 , V_10 ,\r\n1 , 2 ) ;\r\nF_6 ( V_20 , V_21 , V_10 ,\r\n2 , V_12 ) ;\r\n} else if ( V_11 > 2 && V_12 == 1 ) {\r\nF_6 ( V_20 , V_24 , V_10 ,\r\nV_11 , 2 ) ;\r\nF_6 ( V_20 , V_21 , V_10 ,\r\n2 , V_12 ) ;\r\n} else if ( V_11 < V_12 ) {\r\nF_5 ( 0 , V_10 , V_11 , V_12 ) ;\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\n} else if ( V_11 > V_12 ) {\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\nF_5 ( 1 , V_10 , V_11 , V_12 ) ;\r\n} else {\r\nF_8 () ;\r\n}\r\nF_9 ( V_22 ) ;\r\n}\r\nstatic unsigned long F_10 ( unsigned int V_25 )\r\n{\r\nswitch ( V_25 ) {\r\ncase 0 :\r\nreturn V_26 ;\r\ncase 1 :\r\nreturn V_24 ;\r\ncase 2 :\r\nreturn V_27 ;\r\ncase 3 :\r\nreturn V_28 ;\r\ncase 4 :\r\nreturn V_29 ;\r\ndefault:\r\nF_8 () ;\r\n}\r\n}\r\nstatic unsigned long F_11 ( unsigned int V_25 )\r\n{\r\nswitch ( V_25 ) {\r\ncase 0 :\r\nreturn 1 ;\r\ncase 1 :\r\nreturn 2 ;\r\ncase 2 :\r\nreturn 4 ;\r\ncase 3 :\r\nreturn 6 ;\r\ncase 4 :\r\nreturn 8 ;\r\ndefault:\r\nF_8 () ;\r\n}\r\n}\r\nstatic unsigned long F_12 ( unsigned long V_20 )\r\n{\r\nunsigned long V_2 ;\r\nswitch ( V_20 & V_23 ) {\r\ncase V_26 :\r\nV_2 = 1 ;\r\nbreak;\r\ncase V_24 :\r\nV_2 = 2 ;\r\nbreak;\r\ncase V_27 :\r\nV_2 = 4 ;\r\nbreak;\r\ncase V_28 :\r\nV_2 = 6 ;\r\nbreak;\r\ncase V_29 :\r\nV_2 = 8 ;\r\nbreak;\r\ndefault:\r\nF_8 () ;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic unsigned int F_13 ( unsigned int V_30 )\r\n{\r\nT_1 V_31 ;\r\nunsigned long V_10 , V_20 ;\r\nif ( ! F_14 ( V_30 ) )\r\nreturn 0 ;\r\nF_15 ( & V_31 , F_16 ( V_32 ) ) ;\r\nF_17 ( V_32 , F_18 ( V_30 ) ) ;\r\nV_10 = F_19 ( V_30 ) / 1000 ;\r\nV_20 = F_1 ( V_4 ) ;\r\nF_17 ( V_32 , & V_31 ) ;\r\nreturn V_10 / F_12 ( V_20 ) ;\r\n}\r\nstatic void F_20 ( unsigned int V_30 , unsigned int V_25 )\r\n{\r\nunsigned long V_21 , V_33 ;\r\nunsigned long V_10 , V_12 , V_11 , V_20 ;\r\nT_1 V_31 ;\r\nstruct V_34 V_35 ;\r\nif ( ! F_14 ( V_30 ) )\r\nreturn;\r\nF_15 ( & V_31 , F_16 ( V_32 ) ) ;\r\nF_17 ( V_32 , F_18 ( V_30 ) ) ;\r\nV_33 = V_10 = F_19 ( V_30 ) / 1000 ;\r\nV_21 = F_10 ( V_25 ) ;\r\nV_12 = F_11 ( V_25 ) ;\r\nV_33 /= V_12 ;\r\nV_20 = F_1 ( V_4 ) ;\r\nV_11 = F_12 ( V_20 ) ;\r\nV_35 . V_36 = V_10 / V_11 ;\r\nV_35 . V_37 = V_33 ;\r\nV_35 . V_30 = V_30 ;\r\nF_21 ( & V_35 , V_38 ) ;\r\nif ( V_11 != V_12 )\r\nF_6 ( V_20 , V_21 , V_10 * 1000 ,\r\nV_11 , V_12 ) ;\r\nF_21 ( & V_35 , V_39 ) ;\r\nF_17 ( V_32 , & V_31 ) ;\r\n}\r\nstatic int F_22 ( struct V_40 * V_41 ,\r\nunsigned int V_42 ,\r\nunsigned int V_43 )\r\n{\r\nunsigned int V_44 = 0 ;\r\nif ( F_23 ( V_41 ,\r\n& V_45 [ V_41 -> V_30 ] . V_46 [ 0 ] ,\r\nV_42 , V_43 , & V_44 ) )\r\nreturn - V_47 ;\r\nF_20 ( V_41 -> V_30 , V_44 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_40 * V_41 )\r\n{\r\nreturn F_25 ( V_41 ,\r\n& V_45 [ V_41 -> V_30 ] . V_46 [ 0 ] ) ;\r\n}\r\nstatic int T_2 F_26 ( struct V_40 * V_41 )\r\n{\r\nunsigned int V_30 = V_41 -> V_30 ;\r\nunsigned long V_10 = F_19 ( V_30 ) / 1000 ;\r\nstruct V_48 * V_46 =\r\n& V_45 [ V_30 ] . V_46 [ 0 ] ;\r\nV_46 [ 0 ] . V_25 = 0 ;\r\nV_46 [ 0 ] . V_49 = V_10 / 1 ;\r\nV_46 [ 1 ] . V_25 = 1 ;\r\nV_46 [ 1 ] . V_49 = V_10 / 2 ;\r\nV_46 [ 2 ] . V_25 = 2 ;\r\nV_46 [ 2 ] . V_49 = V_10 / 4 ;\r\nV_46 [ 2 ] . V_25 = 3 ;\r\nV_46 [ 2 ] . V_49 = V_10 / 6 ;\r\nV_46 [ 2 ] . V_25 = 4 ;\r\nV_46 [ 2 ] . V_49 = V_10 / 8 ;\r\nV_46 [ 2 ] . V_25 = 5 ;\r\nV_46 [ 3 ] . V_49 = V_50 ;\r\nV_41 -> V_51 . V_52 = 0 ;\r\nV_41 -> V_53 = V_10 ;\r\nreturn F_27 ( V_41 , V_46 ) ;\r\n}\r\nstatic int F_28 ( struct V_40 * V_41 )\r\n{\r\nif ( V_54 )\r\nF_20 ( V_41 -> V_30 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_29 ( void )\r\n{\r\nunsigned long V_55 , V_56 , V_57 ;\r\nint V_2 ;\r\nif ( V_58 != V_59 )\r\nreturn - V_60 ;\r\n__asm__("rdpr %%ver, %0" : "=r" (ver));\r\nV_55 = ( ( V_57 >> 48 ) & 0xffff ) ;\r\nV_56 = ( ( V_57 >> 32 ) & 0xffff ) ;\r\nif ( V_55 == 0x17 && V_56 == 0x13 ) {\r\nstruct V_61 * V_62 ;\r\nV_2 = - V_63 ;\r\nV_62 = F_30 ( sizeof( struct V_61 ) , V_64 ) ;\r\nif ( ! V_62 )\r\ngoto V_65;\r\nV_45 = F_30 (\r\n( V_66 * sizeof( struct V_67 ) ) ,\r\nV_64 ) ;\r\nif ( ! V_45 )\r\ngoto V_65;\r\nV_62 -> V_68 = F_26 ;\r\nV_62 -> V_69 = F_24 ;\r\nV_62 -> V_70 = F_22 ;\r\nV_62 -> V_71 = F_13 ;\r\nV_62 -> exit = F_28 ;\r\nV_62 -> V_72 = V_73 ,\r\nstrcpy ( V_62 -> V_74 , L_1 ) ;\r\nV_54 = V_62 ;\r\nV_2 = F_31 ( V_62 ) ;\r\nif ( V_2 )\r\ngoto V_65;\r\nreturn 0 ;\r\nV_65:\r\nif ( V_62 ) {\r\nF_32 ( V_62 ) ;\r\nV_54 = NULL ;\r\n}\r\nF_32 ( V_45 ) ;\r\nV_45 = NULL ;\r\nreturn V_2 ;\r\n}\r\nreturn - V_60 ;\r\n}\r\nstatic void T_3 F_33 ( void )\r\n{\r\nif ( V_54 ) {\r\nF_34 ( V_54 ) ;\r\nF_32 ( V_54 ) ;\r\nV_54 = NULL ;\r\nF_32 ( V_45 ) ;\r\nV_45 = NULL ;\r\n}\r\n}
