// Seed: 1988157018
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd58,
    parameter id_21 = 32'd82
) (
    input tri id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply0 id_5
    , id_27,
    output supply1 id_6,
    inout wand id_7,
    output tri0 id_8,
    output tri id_9,
    output uwire id_10,
    output wor id_11,
    input wand _id_12,
    input wand id_13,
    input wire id_14,
    output uwire id_15,
    output supply0 id_16,
    output supply0 id_17,
    input wire id_18,
    output tri id_19,
    output tri1 id_20,
    output tri0 _id_21,
    input wand id_22,
    input tri0 id_23,
    output wor id_24,
    output wor id_25
);
  assign id_27 = -1;
  assign id_17 = id_13 - id_23;
  logic [id_12 : id_21] id_28;
  ;
  logic id_29;
  parameter id_30 = -1;
  module_0 modCall_1 (
      id_30,
      id_28,
      id_28,
      id_27,
      id_30,
      id_30,
      id_30,
      id_27,
      id_27,
      id_29,
      id_27,
      id_29,
      id_30,
      id_28,
      id_30,
      id_27,
      id_30,
      id_30
  );
endmodule
