// Seed: 2483117307
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input uwire id_2,
    output tri id_3,
    output tri id_4,
    input supply0 id_5,
    output wand id_6,
    output tri id_7,
    input wire id_8,
    output uwire id_9,
    input tri0 id_10,
    output uwire id_11
);
  logic [1  -  1 'b0 : 1] id_13;
  ;
  wor [1 : 1] id_14 = id_2 ? 1 : id_5;
  tri id_15 = 1;
endmodule
module module_0 (
    input tri0 id_0,
    input tri module_1,
    input wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    output wire id_7,
    input tri id_8,
    output wire id_9,
    output tri id_10,
    output supply0 id_11,
    input supply1 id_12,
    input uwire id_13,
    input wire id_14
    , id_18, id_19,
    output tri id_15,
    input tri1 id_16
);
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6,
      id_15,
      id_9,
      id_14,
      id_7,
      id_11,
      id_12,
      id_11,
      id_5,
      id_10
  );
  assign modCall_1.id_4 = 0;
endmodule
