Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/robot_experiment_final/quartus/DE0_TOP/qsys/ --output-directory=C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/ --report-file=bsf:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.qsys
Progress: Loading qsys/qsys.qsys
Progress: Reading input file
Progress: Adding clk_50m [clock_source 13.0]
Progress: Parameterizing module clk_50m
Progress: Adding pll [altpll 13.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding nios2cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2cpu
Progress: Adding apb [altera_avalon_mm_bridge 13.0]
Progress: Parameterizing module apb
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_timer
Progress: Adding floor_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module floor_timer
Progress: Adding seg7_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module seg7_timer
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Adding switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch
Progress: Adding button [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button
Progress: Adding seg7 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module seg7
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/robot_experiment_final/quartus/DE0_TOP/qsys/ --output-directory=C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.sopcinfo --report-file=html:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.html --report-file=qip:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.qip --report-file=cmp:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.qsys --language=VERILOG
Progress: Loading qsys/qsys.qsys
Progress: Reading input file
Progress: Adding clk_50m [clock_source 13.0]
Progress: Parameterizing module clk_50m
Progress: Adding pll [altpll 13.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding nios2cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2cpu
Progress: Adding apb [altera_avalon_mm_bridge 13.0]
Progress: Parameterizing module apb
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_timer
Progress: Adding floor_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module floor_timer
Progress: Adding seg7_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module seg7_timer
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Adding switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch
Progress: Adding button [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button
Progress: Adding seg7 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module seg7
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 54 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 28 modules, 113 connections
Info: merlin_domain_transform: After transform: 67 modules, 341 connections
Info: merlin_router_transform: After transform: 82 modules, 400 connections
Info: merlin_traffic_limiter_transform: After transform: 83 modules, 405 connections
Info: merlin_burst_transform: After transform: 84 modules, 409 connections
Info: reset_adaptation_transform: After transform: 87 modules, 328 connections
Info: merlin_network_to_switch_transform: After transform: 115 modules, 388 connections
Info: merlin_width_transform: After transform: 117 modules, 394 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src0 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src1 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src2 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src3 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src4 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src5 and cmd_xbar_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src6 and cmd_xbar_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src7 and cmd_xbar_mux_011.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_002.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_002.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_002.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_009.src0 and rsp_xbar_mux_002.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_010.src0 and rsp_xbar_mux_002.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_011.src0 and rsp_xbar_mux_002.sink7
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 135 modules, 484 connections
Info: limiter_update_transform: After transform: 135 modules, 485 connections
Info: merlin_mm_transform: After transform: 135 modules, 485 connections
Info: merlin_interrupt_mapper_transform: After transform: 136 modules, 488 connections
Info: merlin_interrupt_sync_transform: After transform: 140 modules, 508 connections
Info: pll: "qsys" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'qsys_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0035_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0035_sdram_gen//qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'qsys_sdram'
Info: sdram: "qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: nios2cpu: Starting RTL generation for module 'qsys_nios2cpu'
Info: nios2cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_nios2cpu --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0036_nios2cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0036_nios2cpu_gen//qsys_nios2cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2cpu: # 2023.12.18 09:37:07 (*) Starting Nios II generation
Info: nios2cpu: # 2023.12.18 09:37:07 (*)   Checking for plaintext license.
Info: nios2cpu: # 2023.12.18 09:37:08 (*)   Plaintext license found.
Info: nios2cpu: # 2023.12.18 09:37:08 (*)   Elaborating CPU configuration settings
Info: nios2cpu: # 2023.12.18 09:37:08 (*)   Creating all objects for CPU
Info: nios2cpu: # 2023.12.18 09:37:09 (*)   Generating RTL from CPU objects
Info: nios2cpu: # 2023.12.18 09:37:09 (*)   Creating plain-text RTL
Info: nios2cpu: # 2023.12.18 09:37:10 (*) Done Nios II generation
Info: nios2cpu: Done RTL generation for module 'qsys_nios2cpu'
Info: nios2cpu: "qsys" instantiated altera_nios2_qsys "nios2cpu"
Info: apb: "qsys" instantiated altera_avalon_mm_bridge "apb"
Info: jtag_uart: Starting RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0037_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0037_jtag_uart_gen//qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_timer: Starting RTL generation for module 'qsys_sys_timer'
Info: sys_timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_sys_timer --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0038_sys_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0038_sys_timer_gen//qsys_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'qsys_sys_timer'
Info: sys_timer: "qsys" instantiated altera_avalon_timer "sys_timer"
Info: led: Starting RTL generation for module 'qsys_led'
Info: led:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_led --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0039_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0039_led_gen//qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'qsys_led'
Info: led: "qsys" instantiated altera_avalon_pio "led"
Info: switch: Starting RTL generation for module 'qsys_switch'
Info: switch:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_switch --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0040_switch_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0040_switch_gen//qsys_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'qsys_switch'
Info: switch: "qsys" instantiated altera_avalon_pio "switch"
Info: button: Starting RTL generation for module 'qsys_button'
Info: button:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_button --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0041_button_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0041_button_gen//qsys_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'qsys_button'
Info: button: "qsys" instantiated altera_avalon_pio "button"
Info: seg7: Starting RTL generation for module 'qsys_seg7'
Info: seg7:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_seg7 --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0042_seg7_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0042_seg7_gen//qsys_seg7_component_configuration.pl  --do_build_sim=0  ]
Info: seg7: Done RTL generation for module 'qsys_seg7'
Info: seg7: "qsys" instantiated altera_avalon_pio "seg7"
Info: nios2cpu_instruction_master_translator: "qsys" instantiated altera_merlin_master_translator "nios2cpu_instruction_master_translator"
Info: nios2cpu_jtag_debug_module_translator: "qsys" instantiated altera_merlin_slave_translator "nios2cpu_jtag_debug_module_translator"
Info: nios2cpu_instruction_master_translator_avalon_universal_master_0_agent: "qsys" instantiated altera_merlin_master_agent "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "qsys" instantiated altera_merlin_slave_agent "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "qsys" instantiated altera_avalon_sc_fifo "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "qsys" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "qsys" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "qsys" instantiated altera_merlin_router "id_router"
Info: id_router_001: "qsys" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "qsys" instantiated altera_merlin_router "id_router_003"
Info: addr_router_002: "qsys" instantiated altera_merlin_router "addr_router_002"
Info: id_router_004: "qsys" instantiated altera_merlin_router "id_router_004"
Info: limiter: "qsys" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "qsys" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_002: "qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: rsp_xbar_demux_004: "qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux_002: "qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "qsys" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "qsys" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: qsys: Done qsys" with 40 modules, 200 files, 3345392 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
