-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_1FFE : STD_LOGIC_VECTOR (12 downto 0) := "1111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond388_i_reg_1599 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_reg_1599_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1608 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1608_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1564 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1555 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal or_cond_i_reg_1642 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1642_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_2_reg_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_read_cas_fu_345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_read_cas_reg_1464 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_fu_349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_reg_1470 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_fu_363_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_reg_1482 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_cast_fu_377_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_cast_reg_1487 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_389_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_reg_1492 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_407_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_reg_1499 : STD_LOGIC_VECTOR (1 downto 0);
    signal OP2_V_0_1_cast_fu_413_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_1_cast_reg_1506 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_2_cast_fu_417_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_2_cast_reg_1511 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_1_cast_fu_421_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_cast_reg_1516 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_2_cast_fu_425_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_1_2_cast_reg_1521 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_2_cast_fu_429_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_2_cast_reg_1526 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_2_1_cast_fu_433_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_2_1_cast_reg_1531 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_13_cast_fu_455_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_cast_reg_1536 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_459_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond389_i_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_1550 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_0_not_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_0_not_reg_1559 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1569 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_1_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_1_reg_1573 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_10_0_t_fu_737_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_t_reg_1584 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_1_t_fu_769_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_1_t_reg_1589 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_2_t_fu_801_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_2_t_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond388_i_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op185_read_state5 : BOOLEAN;
    signal ap_predicate_op196_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond388_i_reg_1599_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_930_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_reg_1612 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1617 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1617_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1624 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_addr_reg_1630 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_addr_reg_1630_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_addr_reg_1636 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond_i_fu_946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1642_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1642_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1642_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_3_t_fu_951_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_t_reg_1646 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_va_6_fu_1074_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_1653 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1092_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_1660 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_1666 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1373_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_0_1_reg_1671 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_1_1_fu_1189_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_1_1_reg_1676 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_1_2_fu_1198_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_1_2_reg_1681 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_61_fu_1222_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_reg_1686 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp26_fu_1252_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp26_reg_1691 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp28_fu_1258_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp28_reg_1696 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp30_fu_1264_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp30_reg_1701 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1365_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1706 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_323 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal tmp_35_fu_939_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_984_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1002_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1020_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_cols_V_read_cas_fu_345_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_rows_V_read_cas_fu_349_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_src_cols_V_read_cas_1_fu_353_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_cols_V_read_cas_1_fu_353_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_357_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_src_rows_V_read_cas_1_fu_367_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_src_rows_V_read_cas_1_fu_367_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_fu_371_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_381_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_385_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_381_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_395_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_395_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_399_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_437_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_fu_437_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_cast_fu_445_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_fu_449_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_385_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_487_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_19_fu_524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_563_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_fu_569_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_fu_586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_1_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_1_fu_625_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_1_fu_631_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_fu_648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_2_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_679_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_fu_687_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_2_fu_693_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_582_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_710_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_520_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i424_i_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_723_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_715_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_729_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_644_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_153_1_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_742_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i424_i_1_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_755_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_747_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_761_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_706_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_153_2_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_774_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i424_i_2_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_787_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_779_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_793_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_817_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_833_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_839_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_864_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_872_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_fu_878_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_2_fu_891_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_not_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_896_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fu_922_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_973_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_991_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_1009_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_1063_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_1081_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_1099_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_0_cast_fu_1123_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_fu_1127_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1380_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_1_fu_1173_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_2_1_fu_1173_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_fu_1173_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_1_cast_cast_fu_1178_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_0_2_cast_fu_1166_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_1_2_fu_1198_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_2_1_2_fu_1198_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_1186_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1182_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_fu_1217_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_V_2_2_fu_1217_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_fu_1217_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_2_1_fu_1230_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_2_2_1_fu_1230_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_fu_1230_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_2_2_cast_cas_fu_1239_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp27_fu_1242_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp27_cast_fu_1248_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_54_fu_1207_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1203_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_1235_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp25_fu_1293_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp26_cast_fu_1297_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_fu_1300_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp29_fu_1314_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_fu_1306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_1323_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_i_i_i_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_1351_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_1318_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1373_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1373_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1380_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1380_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1373_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1380_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_1_2_fu_1198_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_1_fu_1173_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_2_1_fu_1230_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_2_fu_1217_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_condition_388 : BOOLEAN;
    signal ap_condition_382 : BOOLEAN;

    component sobel_filter_mux_eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_filter_mac_fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component sobel_filter_mac_g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_addr_reg_1624,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_addr_reg_1630,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_1630_pp0_iter1_reg,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_addr_reg_1636,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    sobel_filter_mux_eOg_U15 : component sobel_filter_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_182,
        din1 => right_border_buf_0_1_fu_186,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_t_reg_1646,
        dout => tmp_39_fu_973_p5);

    sobel_filter_mux_eOg_U16 : component sobel_filter_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_194,
        din1 => right_border_buf_0_4_fu_198,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_t_reg_1646,
        dout => tmp_40_fu_991_p5);

    sobel_filter_mux_eOg_U17 : component sobel_filter_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_202,
        din1 => right_border_buf_0_2_fu_190,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_t_reg_1646,
        dout => tmp_41_fu_1009_p5);

    sobel_filter_mux_eOg_U18 : component sobel_filter_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_984_p3,
        din1 => col_buf_0_val_1_0_fu_1002_p3,
        din2 => col_buf_0_val_2_0_fu_1020_p3,
        din3 => row_assign_10_0_t_reg_1584,
        dout => tmp_47_fu_1063_p5);

    sobel_filter_mux_eOg_U19 : component sobel_filter_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_984_p3,
        din1 => col_buf_0_val_1_0_fu_1002_p3,
        din2 => col_buf_0_val_2_0_fu_1020_p3,
        din3 => row_assign_10_1_t_reg_1589,
        dout => tmp_51_fu_1081_p5);

    sobel_filter_mux_eOg_U20 : component sobel_filter_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_984_p3,
        din1 => col_buf_0_val_1_0_fu_1002_p3,
        din2 => col_buf_0_val_2_0_fu_1020_p3,
        din3 => row_assign_10_2_t_reg_1594,
        dout => tmp_52_fu_1099_p5);

    sobel_filter_mac_fYi_U21 : component sobel_filter_mac_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_1373_p0,
        din1 => grp_fu_1373_p1,
        din2 => r_V_2_fu_1127_p2,
        dout => grp_fu_1373_p3);

    sobel_filter_mac_g8j_U22 : component sobel_filter_mac_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_1380_p0,
        din1 => grp_fu_1380_p1,
        din2 => p_Val2_4_0_1_reg_1671,
        dout => grp_fu_1380_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond388_i_fu_806_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond389_i_fu_465_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state5)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((exitcond389_i_fu_465_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_fu_806_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_334 <= j_V_fu_811_p2;
            elsif (((exitcond389_i_fu_465_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_2_reg_334 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_323_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                t_V_reg_323 <= i_V_reg_1550;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_323 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                OP2_V_0_1_cast_reg_1506 <= OP2_V_0_1_cast_fu_413_p1;
                OP2_V_0_2_cast_reg_1511 <= OP2_V_0_2_cast_fu_417_p1;
                    OP2_V_1_2_cast_reg_1521(3 downto 0) <= OP2_V_1_2_cast_fu_425_p1(3 downto 0);
                OP2_V_1_cast_reg_1516 <= OP2_V_1_cast_fu_421_p1;
                    OP2_V_2_1_cast_reg_1531(2 downto 0) <= OP2_V_2_1_cast_fu_433_p1(2 downto 0);
                OP2_V_2_cast_reg_1526 <= OP2_V_2_cast_fu_429_p1;
                p_src_cols_V_read_cas_reg_1464 <= p_src_cols_V_read_cas_fu_345_p1;
                p_src_rows_V_read_cas_reg_1470 <= p_src_rows_V_read_cas_fu_349_p1;
                    tmp_13_cast_reg_1536(31 downto 1) <= tmp_13_cast_fu_455_p1(31 downto 1);
                tmp_14_reg_1541 <= tmp_14_fu_459_p2;
                tmp_1_cast_reg_1487 <= tmp_1_cast_fu_377_p1;
                tmp_2_reg_1492 <= tmp_2_fu_389_p2;
                tmp_4_reg_1499 <= tmp_4_fu_407_p2;
                tmp_cast_reg_1482 <= tmp_cast_fu_363_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_fu_806_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_1617 <= brmerge_fu_934_p2;
                k_buf_0_val_3_addr_reg_1624 <= tmp_35_fu_939_p1(10 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1630 <= tmp_35_fu_939_p1(10 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1636 <= tmp_35_fu_939_p1(10 - 1 downto 0);
                or_cond_i_i_reg_1608 <= or_cond_i_i_fu_858_p2;
                or_cond_i_reg_1642 <= or_cond_i_fu_946_p2;
                tmp_53_reg_1612 <= tmp_53_fu_930_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_1617_pp0_iter1_reg <= brmerge_reg_1617;
                exitcond388_i_reg_1599 <= exitcond388_i_fu_806_p2;
                exitcond388_i_reg_1599_pp0_iter1_reg <= exitcond388_i_reg_1599;
                k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg <= k_buf_0_val_3_addr_reg_1624;
                k_buf_0_val_4_addr_reg_1630_pp0_iter1_reg <= k_buf_0_val_4_addr_reg_1630;
                k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg <= k_buf_0_val_5_addr_reg_1636;
                or_cond_i_i_reg_1608_pp0_iter1_reg <= or_cond_i_i_reg_1608;
                or_cond_i_reg_1642_pp0_iter1_reg <= or_cond_i_reg_1642;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_reg_1599 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                col_assign_3_t_reg_1646 <= col_assign_3_t_fu_951_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond388_i_reg_1599_pp0_iter2_reg <= exitcond388_i_reg_1599_pp0_iter1_reg;
                or_cond_i_reg_1642_pp0_iter2_reg <= or_cond_i_reg_1642_pp0_iter1_reg;
                or_cond_i_reg_1642_pp0_iter3_reg <= or_cond_i_reg_1642_pp0_iter2_reg;
                or_cond_i_reg_1642_pp0_iter4_reg <= or_cond_i_reg_1642_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_1550 <= i_V_fu_470_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_465_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_1564 <= icmp_fu_497_p2;
                row_assign_10_0_t_reg_1584 <= row_assign_10_0_t_fu_737_p2;
                row_assign_10_1_t_reg_1589 <= row_assign_10_1_t_fu_769_p2;
                row_assign_10_2_t_reg_1594 <= row_assign_10_2_t_fu_801_p2;
                tmp_117_1_reg_1573 <= tmp_117_1_fu_509_p2;
                tmp_16_reg_1569 <= tmp_16_fu_503_p2;
                tmp_17_reg_1577 <= tmp_17_fu_515_p2;
                tmp_5_reg_1555 <= tmp_5_fu_476_p2;
                tmp_73_0_not_reg_1559 <= tmp_73_0_not_fu_481_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_1642_pp0_iter1_reg = ap_const_lv1_1) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_4_0_1_reg_1671 <= grp_fu_1373_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_1642_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_4_1_1_reg_1676 <= p_Val2_4_1_1_fu_1189_p2;
                r_V_2_1_2_reg_1681 <= r_V_2_1_2_fu_1198_p2;
                tmp26_reg_1691 <= tmp26_fu_1252_p2;
                tmp28_reg_1696 <= tmp28_fu_1258_p2;
                tmp30_reg_1701 <= tmp30_fu_1264_p2;
                tmp_61_reg_1686 <= tmp_61_fu_1222_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_1642_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_s_reg_1706 <= p_Val2_s_fu_1365_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op196_read_state5 = ap_const_boolean_1))) then
                right_border_buf_0_1_fu_186 <= right_border_buf_0_s_fu_182;
                right_border_buf_0_2_fu_190 <= right_border_buf_0_5_fu_202;
                right_border_buf_0_3_fu_194 <= col_buf_0_val_1_0_fu_1002_p3;
                right_border_buf_0_4_fu_198 <= right_border_buf_0_3_fu_194;
                right_border_buf_0_5_fu_202 <= col_buf_0_val_2_0_fu_1020_p3;
                right_border_buf_0_s_fu_182 <= col_buf_0_val_0_0_fu_984_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_reg_1599_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_162 <= src_kernel_win_0_va_fu_158;
                src_kernel_win_0_va_2_fu_166 <= src_kernel_win_0_va_7_reg_1660;
                src_kernel_win_0_va_3_fu_170 <= src_kernel_win_0_va_2_fu_166;
                src_kernel_win_0_va_fu_158 <= src_kernel_win_0_va_6_reg_1653;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_4_fu_174 <= src_kernel_win_0_va_8_fu_1110_p3;
                src_kernel_win_0_va_5_fu_178 <= src_kernel_win_0_va_4_fu_174;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_6_reg_1653 <= src_kernel_win_0_va_6_fu_1074_p3;
                src_kernel_win_0_va_7_reg_1660 <= src_kernel_win_0_va_7_fu_1092_p3;
                src_kernel_win_0_va_8_reg_1666 <= src_kernel_win_0_va_8_fu_1110_p3;
            end if;
        end if;
    end process;
    OP2_V_1_2_cast_reg_1521(11 downto 4) <= "00000000";
    OP2_V_2_1_cast_reg_1531(10 downto 3) <= "00000000";
    tmp_13_cast_reg_1536(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, exitcond389_i_fu_465_p2, ap_CS_fsm_state2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond389_i_fu_465_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_fu_833_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_2_reg_334));
    OP1_V_0_cast_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_178),9));
        OP2_V_0_1_cast_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_1_read),10));

        OP2_V_0_2_cast_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_2_read),10));

    OP2_V_1_2_cast_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_1_V_2_read),12));
        OP2_V_1_cast_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_0_read),11));

    OP2_V_2_1_cast_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_2_V_1_read),11));
        OP2_V_2_cast_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_0_read),10));

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state9 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_1642_pp0_iter4_reg, ap_predicate_op185_read_state5, ap_predicate_op196_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond_i_reg_1642_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op185_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_1642_pp0_iter4_reg, ap_predicate_op185_read_state5, ap_predicate_op196_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond_i_reg_1642_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op185_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_1642_pp0_iter4_reg, ap_predicate_op185_read_state5, ap_predicate_op196_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond_i_reg_1642_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op185_read_state5 = ap_const_boolean_1)))));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op185_read_state5, ap_predicate_op196_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter2 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op185_read_state5 = ap_const_boolean_1)));
    end process;

        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter5_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_reg_1642_pp0_iter4_reg)
    begin
                ap_block_state8_pp0_stage0_iter5 <= ((or_cond_i_reg_1642_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_382_assign_proc : process(exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_16_reg_1569)
    begin
                ap_condition_382 <= ((tmp_16_reg_1569 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_388_assign_proc : process(exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_117_1_reg_1573)
    begin
                ap_condition_388 <= ((tmp_117_1_reg_1573 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter2_state5_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond389_i_fu_465_p2, ap_CS_fsm_state2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond389_i_fu_465_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op185_read_state5_assign_proc : process(exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564)
    begin
                ap_predicate_op185_read_state5 <= ((or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op196_read_state5_assign_proc : process(exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_5_reg_1555)
    begin
                ap_predicate_op196_read_state5 <= ((tmp_5_reg_1555 = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond389_i_fu_465_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond389_i_fu_465_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_934_p2 <= (tmp_9_fu_853_p2 or tmp_73_0_not_reg_1559);
    col_assign_3_t_fu_951_p2 <= std_logic_vector(unsigned(tmp_14_reg_1541) - unsigned(tmp_53_reg_1612));
    col_buf_0_val_0_0_fu_984_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_1617_pp0_iter1_reg(0) = '1') else 
        tmp_39_fu_973_p5;
    col_buf_0_val_1_0_fu_1002_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_1617_pp0_iter1_reg(0) = '1') else 
        tmp_40_fu_991_p5;
    col_buf_0_val_2_0_fu_1020_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_1617_pp0_iter1_reg(0) = '1') else 
        tmp_41_fu_1009_p5;
    exitcond388_i_fu_806_p2 <= "1" when (t_V_2_reg_334 = tmp_cast_reg_1482) else "0";
    exitcond389_i_fu_465_p2 <= "1" when (t_V_reg_323 = tmp_1_cast_reg_1487) else "0";
    grp_fu_1373_p0 <= OP2_V_0_1_cast_reg_1506(2 - 1 downto 0);
    grp_fu_1373_p1 <= grp_fu_1373_p10(8 - 1 downto 0);
    grp_fu_1373_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_4_fu_174),10));
    grp_fu_1380_p0 <= OP2_V_0_2_cast_reg_1511(2 - 1 downto 0);
    grp_fu_1380_p1 <= grp_fu_1380_p10(8 - 1 downto 0);
    grp_fu_1380_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_1666),10));
    i_V_fu_470_p2 <= std_logic_vector(unsigned(t_V_reg_323) + unsigned(ap_const_lv32_1));
    icmp1_fu_827_p2 <= "0" when (tmp_48_fu_817_p4 = ap_const_lv31_0) else "1";
    icmp_fu_497_p2 <= "0" when (tmp_15_fu_487_p4 = ap_const_lv31_0) else "1";
    isneg_fu_1306_p3 <= p_Val2_2_fu_1300_p2(11 downto 11);
    j_V_fu_811_p2 <= std_logic_vector(unsigned(t_V_2_reg_334) + unsigned(ap_const_lv32_1));

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_16_reg_1569, ap_predicate_op196_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_16_reg_1569 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_16_reg_1569, ap_predicate_op196_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_16_reg_1569 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_117_1_reg_1573, ap_predicate_op196_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_1_reg_1573 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op196_read_state5, k_buf_0_val_3_q0, ap_condition_388)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op196_read_state5 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_388)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_117_1_reg_1573, ap_predicate_op196_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_1_reg_1573 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_16_reg_1569, ap_predicate_op196_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_16_reg_1569 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op196_read_state5, k_buf_0_val_4_q0, ap_condition_382)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op196_read_state5 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_382)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_16_reg_1569, ap_predicate_op196_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_16_reg_1569 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i_fu_1339_p2 <= "0" when (tmp_56_fu_1323_p4 = ap_const_lv4_0) else "1";
    or_cond_i424_i_1_fu_611_p2 <= (tmp_143_1_fu_606_p2 and rev1_fu_600_p2);
    or_cond_i424_i_2_fu_673_p2 <= (tmp_143_2_fu_668_p2 and rev2_fu_662_p2);
    or_cond_i424_i_fu_549_p2 <= (tmp_21_fu_544_p2 and rev_fu_538_p2);
    or_cond_i_fu_946_p2 <= (icmp_reg_1564 and icmp1_fu_827_p2);
    or_cond_i_i_fu_858_p2 <= (tmp_9_fu_853_p2 and rev3_fu_847_p2);
    overflow_fu_1345_p2 <= (tmp_2_i_i_fu_1333_p2 and not_i_i_i_fu_1339_p2);
    p_Val2_1_fu_1318_p2 <= std_logic_vector(unsigned(tmp28_reg_1696) + unsigned(tmp29_fu_1314_p2));
    p_Val2_2_fu_1300_p2 <= std_logic_vector(unsigned(tmp25_fu_1293_p2) + unsigned(tmp26_cast_fu_1297_p1));
        p_Val2_4_0_2_cast_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1380_p3),12));

    p_Val2_4_1_1_fu_1189_p2 <= std_logic_vector(signed(tmp_161_1_cast_cast_fu_1178_p1) + signed(p_Val2_4_0_2_cast_fu_1166_p1));
    p_Val2_s_fu_1365_p3 <= 
        p_mux_i_i_cast_fu_1351_p3 when (tmp_i_i_fu_1359_p2(0) = '1') else 
        p_Val2_1_fu_1318_p2;
    p_assign_1_fu_872_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_2_reg_334));
    p_assign_2_fu_891_p2 <= std_logic_vector(signed(tmp_13_cast_reg_1536) - signed(p_p2_i_i_fu_878_p3));
    p_assign_3_fu_896_p3 <= 
        ImagLoc_x_fu_833_p2 when (or_cond_i_i_fu_858_p2(0) = '1') else 
        p_assign_2_fu_891_p2;
    p_assign_6_1_fu_586_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_323));
    p_assign_6_2_fu_648_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_323));
    p_assign_7_1_fu_625_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_323));
    p_assign_7_2_fu_687_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_323));
    p_assign_7_fu_563_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_323));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_1642_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_1642_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= p_Val2_s_reg_1706;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_1642_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_1642_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_fu_1351_p3 <= 
        ap_const_lv8_FF when (tmp_2_i_i_fu_1333_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i425_i_1_fu_631_p3 <= 
        p_assign_7_1_fu_625_p2 when (tmp_26_fu_617_p3(0) = '1') else 
        p_assign_6_1_fu_586_p2;
    p_p2_i425_i_2_fu_693_p3 <= 
        p_assign_7_2_fu_687_p2 when (tmp_29_fu_679_p3(0) = '1') else 
        p_assign_6_2_fu_648_p2;
    p_p2_i425_i_fu_569_p3 <= 
        p_assign_7_fu_563_p2 when (tmp_22_fu_555_p3(0) = '1') else 
        tmp_19_fu_524_p2;
    p_p2_i_i_fu_878_p3 <= 
        p_assign_1_fu_872_p2 when (tmp_50_fu_864_p3(0) = '1') else 
        ImagLoc_x_fu_833_p2;
    p_src_cols_V_read_cas_1_fu_353_p0 <= p_src_cols_V_read;
        p_src_cols_V_read_cas_1_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_cols_V_read_cas_1_fu_353_p0),12));

    p_src_cols_V_read_cas_fu_345_p0 <= p_src_cols_V_read;
        p_src_cols_V_read_cas_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_cols_V_read_cas_fu_345_p0),32));


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond388_i_reg_1599_pp0_iter1_reg, or_cond_i_i_reg_1608_pp0_iter1_reg, icmp_reg_1564, tmp_5_reg_1555)
    begin
        if ((((tmp_5_reg_1555 = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_1) and (or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_cond_i_i_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1564 = ap_const_lv1_0) and (exitcond388_i_reg_1599_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op185_read_state5, ap_predicate_op196_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op185_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_src_rows_V_read_cas_1_fu_367_p0 <= p_src_rows_V_read;
        p_src_rows_V_read_cas_1_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_rows_V_read_cas_1_fu_367_p0),11));

    p_src_rows_V_read_cas_fu_349_p0 <= p_src_rows_V_read;
        p_src_rows_V_read_cas_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_rows_V_read_cas_fu_349_p0),32));

    r_V_2_1_2_fu_1198_p0 <= OP2_V_1_2_cast_reg_1521(4 - 1 downto 0);
    r_V_2_1_2_fu_1198_p1 <= r_V_2_1_2_fu_1198_p10(8 - 1 downto 0);
    r_V_2_1_2_fu_1198_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_7_reg_1660),12));
    r_V_2_1_2_fu_1198_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_1_2_fu_1198_p0) * unsigned(r_V_2_1_2_fu_1198_p1), 12));
    r_V_2_1_fu_1173_p0 <= OP2_V_1_cast_reg_1516(3 - 1 downto 0);
    r_V_2_1_fu_1173_p1 <= r_V_2_1_fu_1173_p10(8 - 1 downto 0);
    r_V_2_1_fu_1173_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_170),11));
    r_V_2_1_fu_1173_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_1_fu_1173_p0) * signed('0' &r_V_2_1_fu_1173_p1))), 11));
    r_V_2_2_1_fu_1230_p0 <= OP2_V_2_1_cast_reg_1531(3 - 1 downto 0);
    r_V_2_2_1_fu_1230_p1 <= r_V_2_2_1_fu_1230_p10(8 - 1 downto 0);
    r_V_2_2_1_fu_1230_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_158),11));
    r_V_2_2_1_fu_1230_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_2_1_fu_1230_p0) * unsigned(r_V_2_2_1_fu_1230_p1), 11));
    r_V_2_2_fu_1217_p0 <= OP2_V_2_cast_reg_1526(2 - 1 downto 0);
    r_V_2_2_fu_1217_p1 <= r_V_2_2_fu_1217_p10(8 - 1 downto 0);
    r_V_2_2_fu_1217_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_162),10));
    r_V_2_2_fu_1217_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_fu_1217_p0) * signed('0' &r_V_2_2_fu_1217_p1))), 10));
    r_V_2_fu_1127_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_0_cast_fu_1123_p1));
    rev1_fu_600_p2 <= (tmp_25_fu_592_p3 xor ap_const_lv1_1);
    rev2_fu_662_p2 <= (tmp_28_fu_654_p3 xor ap_const_lv1_1);
    rev3_fu_847_p2 <= (tmp_49_fu_839_p3 xor ap_const_lv1_1);
    rev_fu_538_p2 <= (tmp_20_fu_530_p3 xor ap_const_lv1_1);
    row_assign_10_0_t_fu_737_p2 <= std_logic_vector(unsigned(tmp_2_reg_1492) - unsigned(tmp_34_fu_729_p3));
    row_assign_10_1_t_fu_769_p2 <= std_logic_vector(unsigned(tmp_2_reg_1492) - unsigned(tmp_42_fu_761_p3));
    row_assign_10_2_t_fu_801_p2 <= std_logic_vector(unsigned(tmp_2_reg_1492) - unsigned(tmp_46_fu_793_p3));
    sel_tmp7_fu_910_p2 <= (tmp_9_not_fu_904_p2 or tmp_49_fu_839_p3);
    sel_tmp8_fu_916_p2 <= (tmp_11_fu_886_p2 and sel_tmp7_fu_910_p2);
    src_kernel_win_0_va_6_fu_1074_p3 <= 
        tmp_47_fu_1063_p5 when (tmp_17_reg_1577(0) = '1') else 
        col_buf_0_val_0_0_fu_984_p3;
    src_kernel_win_0_va_7_fu_1092_p3 <= 
        tmp_51_fu_1081_p5 when (tmp_17_reg_1577(0) = '1') else 
        col_buf_0_val_1_0_fu_1002_p3;
    src_kernel_win_0_va_8_fu_1110_p3 <= 
        tmp_52_fu_1099_p5 when (tmp_17_reg_1577(0) = '1') else 
        col_buf_0_val_2_0_fu_1020_p3;
    tmp25_fu_1293_p2 <= std_logic_vector(unsigned(r_V_2_1_2_reg_1681) + unsigned(p_Val2_4_1_1_reg_1676));
        tmp26_cast_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp26_reg_1691),12));

    tmp26_fu_1252_p2 <= std_logic_vector(unsigned(r_V_2_2_1_fu_1230_p2) + unsigned(tmp27_cast_fu_1248_p1));
        tmp27_cast_fu_1248_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp27_fu_1242_p2),11));

    tmp27_fu_1242_p2 <= std_logic_vector(unsigned(tmp_161_2_2_cast_cas_fu_1239_p1) + unsigned(r_V_2_2_fu_1217_p2));
    tmp28_fu_1258_p2 <= std_logic_vector(unsigned(tmp_54_fu_1207_p2) + unsigned(tmp_60_fu_1203_p1));
    tmp29_fu_1314_p2 <= std_logic_vector(unsigned(tmp_61_reg_1686) + unsigned(tmp30_reg_1701));
    tmp30_fu_1264_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_reg_1653) + unsigned(tmp_62_fu_1235_p1));
    tmp_10_fu_395_p0 <= p_src_rows_V_read;
    tmp_10_fu_395_p1 <= tmp_10_fu_395_p0(1 - 1 downto 0);
    tmp_117_1_fu_509_p2 <= "1" when (t_V_reg_323 = ap_const_lv32_0) else "0";
    tmp_11_fu_886_p2 <= "1" when (signed(p_p2_i_i_fu_878_p3) < signed(p_src_cols_V_read_cas_reg_1464)) else "0";
        tmp_12_cast_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_437_p3),13));

    tmp_12_fu_437_p1 <= p_src_cols_V_read;
    tmp_12_fu_437_p3 <= (tmp_12_fu_437_p1 & ap_const_lv1_0);
        tmp_13_cast_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_449_p2),32));

    tmp_13_fu_449_p2 <= std_logic_vector(signed(ap_const_lv13_1FFE) + signed(tmp_12_cast_fu_445_p1));
    tmp_143_1_fu_606_p2 <= "1" when (signed(p_assign_6_1_fu_586_p2) < signed(p_src_rows_V_read_cas_reg_1470)) else "0";
    tmp_143_2_fu_668_p2 <= "1" when (signed(p_assign_6_2_fu_648_p2) < signed(p_src_rows_V_read_cas_reg_1470)) else "0";
    tmp_14_fu_459_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_8_fu_385_p1));
    tmp_153_1_fu_639_p2 <= "1" when (signed(p_p2_i425_i_1_fu_631_p3) < signed(p_src_rows_V_read_cas_reg_1470)) else "0";
    tmp_153_2_fu_701_p2 <= "1" when (signed(p_p2_i425_i_2_fu_693_p3) < signed(p_src_rows_V_read_cas_reg_1470)) else "0";
    tmp_15_fu_487_p4 <= t_V_reg_323(31 downto 1);
        tmp_161_1_cast_cast_fu_1178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_fu_1173_p2),12));

    tmp_161_2_2_cast_cas_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_1653),10));
    tmp_16_fu_503_p2 <= "1" when (t_V_reg_323 = ap_const_lv32_1) else "0";
    tmp_17_fu_515_p2 <= "1" when (unsigned(t_V_reg_323) > unsigned(p_src_rows_V_read_cas_reg_1470)) else "0";
    tmp_18_fu_520_p1 <= t_V_reg_323(2 - 1 downto 0);
    tmp_19_fu_524_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_323));
        tmp_1_cast_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_371_p2),32));

    tmp_1_fu_371_p2 <= std_logic_vector(unsigned(ap_const_lv11_2) + unsigned(p_src_rows_V_read_cas_1_fu_367_p1));
    tmp_20_fu_530_p3 <= tmp_19_fu_524_p2(31 downto 31);
    tmp_21_fu_544_p2 <= "1" when (signed(tmp_19_fu_524_p2) < signed(p_src_rows_V_read_cas_reg_1470)) else "0";
    tmp_22_fu_555_p3 <= tmp_19_fu_524_p2(31 downto 31);
    tmp_23_fu_577_p2 <= "1" when (signed(p_p2_i425_i_fu_569_p3) < signed(p_src_rows_V_read_cas_reg_1470)) else "0";
    tmp_24_fu_582_p1 <= p_p2_i425_i_fu_569_p3(2 - 1 downto 0);
    tmp_25_fu_592_p3 <= p_assign_6_1_fu_586_p2(31 downto 31);
    tmp_26_fu_617_p3 <= p_assign_6_1_fu_586_p2(31 downto 31);
    tmp_27_fu_644_p1 <= p_p2_i425_i_1_fu_631_p3(2 - 1 downto 0);
    tmp_28_fu_654_p3 <= p_assign_6_2_fu_648_p2(31 downto 31);
    tmp_29_fu_679_p3 <= p_assign_6_2_fu_648_p2(31 downto 31);
    tmp_2_fu_389_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_7_fu_381_p1));
    tmp_2_i_i_fu_1333_p2 <= (isneg_fu_1306_p3 xor ap_const_lv1_1);
    tmp_30_fu_706_p1 <= p_p2_i425_i_2_fu_693_p3(2 - 1 downto 0);
    tmp_31_fu_710_p2 <= std_logic_vector(unsigned(tmp_4_reg_1499) - unsigned(tmp_24_fu_582_p1));
    tmp_32_fu_715_p3 <= 
        tmp_24_fu_582_p1 when (tmp_23_fu_577_p2(0) = '1') else 
        tmp_31_fu_710_p2;
    tmp_33_fu_723_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_18_fu_520_p1));
    tmp_34_fu_729_p3 <= 
        tmp_33_fu_723_p2 when (or_cond_i424_i_fu_549_p2(0) = '1') else 
        tmp_32_fu_715_p3;
    tmp_35_fu_939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_922_p3),64));
    tmp_36_fu_742_p2 <= std_logic_vector(unsigned(tmp_4_reg_1499) - unsigned(tmp_27_fu_644_p1));
    tmp_37_fu_747_p3 <= 
        tmp_27_fu_644_p1 when (tmp_153_1_fu_639_p2(0) = '1') else 
        tmp_36_fu_742_p2;
    tmp_38_fu_755_p2 <= (tmp_18_fu_520_p1 xor ap_const_lv2_2);
    tmp_3_fu_399_p3 <= (tmp_10_fu_395_p1 & ap_const_lv1_0);
    tmp_42_fu_761_p3 <= 
        tmp_38_fu_755_p2 when (or_cond_i424_i_1_fu_611_p2(0) = '1') else 
        tmp_37_fu_747_p3;
    tmp_43_fu_774_p2 <= std_logic_vector(unsigned(tmp_4_reg_1499) - unsigned(tmp_30_fu_706_p1));
    tmp_44_fu_779_p3 <= 
        tmp_30_fu_706_p1 when (tmp_153_2_fu_701_p2(0) = '1') else 
        tmp_43_fu_774_p2;
    tmp_45_fu_787_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_18_fu_520_p1));
    tmp_46_fu_793_p3 <= 
        tmp_45_fu_787_p2 when (or_cond_i424_i_2_fu_673_p2(0) = '1') else 
        tmp_44_fu_779_p3;
    tmp_48_fu_817_p4 <= t_V_2_reg_334(31 downto 1);
    tmp_49_fu_839_p3 <= ImagLoc_x_fu_833_p2(31 downto 31);
    tmp_4_fu_407_p2 <= (tmp_3_fu_399_p3 xor ap_const_lv2_2);
    tmp_50_fu_864_p3 <= ImagLoc_x_fu_833_p2(31 downto 31);
    tmp_53_fu_930_p1 <= x_fu_922_p3(2 - 1 downto 0);
    tmp_54_fu_1207_p2 <= std_logic_vector(unsigned(tmp_58_fu_1186_p1) + unsigned(tmp_57_fu_1182_p1));
    tmp_56_fu_1323_p4 <= p_Val2_2_fu_1300_p2(11 downto 8);
    tmp_57_fu_1182_p1 <= r_V_2_1_fu_1173_p2(8 - 1 downto 0);
    tmp_58_fu_1186_p1 <= grp_fu_1380_p3(8 - 1 downto 0);
    tmp_5_fu_476_p2 <= "1" when (unsigned(t_V_reg_323) < unsigned(p_src_rows_V_read_cas_reg_1470)) else "0";
    tmp_60_fu_1203_p1 <= r_V_2_1_2_fu_1198_p2(8 - 1 downto 0);
    tmp_61_fu_1222_p1 <= r_V_2_2_fu_1217_p2(8 - 1 downto 0);
    tmp_62_fu_1235_p1 <= r_V_2_2_1_fu_1230_p2(8 - 1 downto 0);
    tmp_73_0_not_fu_481_p2 <= (tmp_5_fu_476_p2 xor ap_const_lv1_1);
    tmp_7_fu_381_p0 <= p_src_rows_V_read;
    tmp_7_fu_381_p1 <= tmp_7_fu_381_p0(2 - 1 downto 0);
    tmp_8_fu_385_p0 <= p_src_cols_V_read;
    tmp_8_fu_385_p1 <= tmp_8_fu_385_p0(2 - 1 downto 0);
    tmp_9_fu_853_p2 <= "1" when (signed(ImagLoc_x_fu_833_p2) < signed(p_src_cols_V_read_cas_reg_1464)) else "0";
    tmp_9_not_fu_904_p2 <= (tmp_9_fu_853_p2 xor ap_const_lv1_1);
        tmp_cast_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_357_p2),32));

    tmp_i_i_fu_1359_p2 <= (overflow_fu_1345_p2 or isneg_fu_1306_p3);
    tmp_s_fu_357_p2 <= std_logic_vector(unsigned(ap_const_lv12_2) + unsigned(p_src_cols_V_read_cas_1_fu_353_p1));
    x_fu_922_p3 <= 
        p_p2_i_i_fu_878_p3 when (sel_tmp8_fu_916_p2(0) = '1') else 
        p_assign_3_fu_896_p3;
end behav;
