
*** Running vivado
    with args -log Top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_level.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top_level.tcl -notrace
Command: synth_design -top Top_level -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 355651 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.512 ; gain = 167.500 ; free physical = 583 ; free virtual = 25062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_level' [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:1]
	Parameter FLOAT_SIZE bound to: 24 - type: integer 
	Parameter INT_SIZE bound to: 8 - type: integer 
	Parameter ele bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pbit' [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter STAGES bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LFSR' [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
	Parameter STAGES bound to: 32 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (1#1) [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tanh_LUT' [/home/ullas/Probabilistic-Computer-Design/pbit/tanh_LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tanh_LUT' (2#1) [/home/ullas/Probabilistic-Computer-Design/pbit/tanh_LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pbit' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'pbit__parameterized0' [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
	Parameter INIT bound to: 32'sb00000000000000110000110100111110 
	Parameter STAGES bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized0' [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
	Parameter STAGES bound to: 32 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000110000110100111110 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized0' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pbit__parameterized0' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'pbit__parameterized1' [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
	Parameter INIT bound to: 32'sb00000010010001100110001110101011 
	Parameter STAGES bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized1' [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
	Parameter STAGES bound to: 32 - type: integer 
	Parameter INIT bound to: 32'sb00000010010001100110001110101011 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized1' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pbit__parameterized1' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Top_level' (4#1) [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1618.262 ; gain = 220.250 ; free physical = 613 ; free virtual = 25092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1624.199 ; gain = 226.188 ; free physical = 610 ; free virtual = 25089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1632.203 ; gain = 234.191 ; free physical = 610 ; free virtual = 25089
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5587] ROM size for "tanh_out" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.109 ; gain = 243.098 ; free physical = 562 ; free virtual = 25038
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 3     
	  10 Input     17 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_level 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module tanh_LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     17 Bit        Muxes := 1     
Module pbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LFSR__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module pbit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LFSR__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module pbit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "bit1/tanh/tanh_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "bit2/tanh/tanh_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "bit3/tanh/tanh_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[1]' (FDE) to 'bit3/tanh_out_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[2]' (FDE) to 'bit3/tanh_out_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[3]' (FDE) to 'bit3/tanh_out_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[4]' (FDE) to 'bit3/tanh_out_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[5]' (FDE) to 'bit3/tanh_out_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[6]' (FDE) to 'bit3/tanh_out_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[7]' (FDE) to 'bit3/tanh_out_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[8]' (FDE) to 'bit3/tanh_out_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[9]' (FDE) to 'bit3/tanh_out_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[10]' (FDE) to 'bit3/tanh_out_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[11]' (FDE) to 'bit3/tanh_out_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[12]' (FDE) to 'bit3/tanh_out_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[13]' (FDE) to 'bit3/tanh_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[14]' (FDE) to 'bit3/tanh_out_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[15]' (FDE) to 'bit3/tanh_out_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[16]' (FDE) to 'bit3/tanh_out_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[17]' (FDE) to 'bit3/tanh_out_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[19]' (FDE) to 'bit3/tanh_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[20]' (FDE) to 'bit3/tanh_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[21]' (FDE) to 'bit3/tanh_out_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[22]' (FDE) to 'bit3/tanh_out_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[23]' (FDE) to 'bit3/tanh_out_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[24]' (FDE) to 'bit3/tanh_out_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[25]' (FDE) to 'bit3/tanh_out_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[27]' (FDE) to 'bit3/tanh_out_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[28]' (FDE) to 'bit3/tanh_out_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'bit3/tanh_out_reg_reg[29]' (FDE) to 'bit3/tanh_out_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[1]' (FDE) to 'bit2/tanh_out_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[2]' (FDE) to 'bit2/tanh_out_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[3]' (FDE) to 'bit2/tanh_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[6]' (FDE) to 'bit2/tanh_out_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[7]' (FDE) to 'bit2/tanh_out_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[9]' (FDE) to 'bit2/tanh_out_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[10]' (FDE) to 'bit2/tanh_out_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[11]' (FDE) to 'bit2/tanh_out_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[13]' (FDE) to 'bit2/tanh_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[14]' (FDE) to 'bit2/tanh_out_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[15]' (FDE) to 'bit2/tanh_out_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[22]' (FDE) to 'bit2/tanh_out_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[24]' (FDE) to 'bit2/tanh_out_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[25]' (FDE) to 'bit2/tanh_out_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[27]' (FDE) to 'bit2/tanh_out_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[29]' (FDE) to 'bit2/tanh_out_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[1]' (FDE) to 'bit1/tanh_out_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[2]' (FDE) to 'bit1/tanh_out_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[3]' (FDE) to 'bit1/tanh_out_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[4]' (FDE) to 'bit1/tanh_out_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[5]' (FDE) to 'bit1/tanh_out_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[6]' (FDE) to 'bit1/tanh_out_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[7]' (FDE) to 'bit1/tanh_out_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[8]' (FDE) to 'bit1/tanh_out_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[9]' (FDE) to 'bit1/tanh_out_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[10]' (FDE) to 'bit1/tanh_out_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[11]' (FDE) to 'bit1/tanh_out_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[12]' (FDE) to 'bit1/tanh_out_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[13]' (FDE) to 'bit1/tanh_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[14]' (FDE) to 'bit1/tanh_out_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[15]' (FDE) to 'bit1/tanh_out_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[16]' (FDE) to 'bit1/tanh_out_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[17]' (FDE) to 'bit1/tanh_out_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[19]' (FDE) to 'bit1/tanh_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[20]' (FDE) to 'bit1/tanh_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[21]' (FDE) to 'bit1/tanh_out_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[22]' (FDE) to 'bit1/tanh_out_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[23]' (FDE) to 'bit1/tanh_out_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[24]' (FDE) to 'bit1/tanh_out_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[25]' (FDE) to 'bit1/tanh_out_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[27]' (FDE) to 'bit1/tanh_out_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[28]' (FDE) to 'bit1/tanh_out_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'bit1/tanh_out_reg_reg[29]' (FDE) to 'bit1/tanh_out_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bit3/tanh_out_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[4]' (FDE) to 'bit2/tanh_out_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[5]' (FDE) to 'bit2/tanh_out_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[8]' (FDE) to 'bit2/tanh_out_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[12]' (FDE) to 'bit2/tanh_out_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[17]' (FDE) to 'bit2/tanh_out_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[19]' (FDE) to 'bit2/tanh_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[21]' (FDE) to 'bit2/tanh_out_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[28]' (FDE) to 'bit2/tanh_out_reg_reg[30]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1786.344 ; gain = 388.332 ; free physical = 377 ; free virtual = 24873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 386 ; free virtual = 24887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[16]' (FDE) to 'bit2/tanh_out_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[20]' (FDE) to 'bit2/tanh_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'bit2/tanh_out_reg_reg[23]' (FDE) to 'bit2/tanh_out_reg_reg[26]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 385 ; free virtual = 24886
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 389 ; free virtual = 24887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 389 ; free virtual = 24887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 389 ; free virtual = 24887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 389 ; free virtual = 24887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 389 ; free virtual = 24887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 389 ; free virtual = 24887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     1|
|4     |LUT2   |    99|
|5     |LUT3   |     3|
|6     |LUT4   |    12|
|7     |LUT5   |    18|
|8     |LUT6   |    42|
|9     |FDRE   |   167|
|10    |FDSE   |    48|
|11    |IBUF   |     2|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------------+------+
|      |Instance      |Module               |Cells |
+------+--------------+---------------------+------+
|1     |top           |                     |   420|
|2     |  bit1        |pbit                 |   132|
|3     |    LFSR_inst |LFSR                 |   119|
|4     |  bit2        |pbit__parameterized0 |   137|
|5     |    LFSR_inst |LFSR__parameterized0 |   124|
|6     |  bit3        |pbit__parameterized1 |   134|
|7     |    LFSR_inst |LFSR__parameterized1 |   122|
+------+--------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 389 ; free virtual = 24887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1789.312 ; gain = 391.301 ; free physical = 391 ; free virtual = 24890
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1789.320 ; gain = 391.301 ; free physical = 391 ; free virtual = 24890
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.160 ; gain = 0.000 ; free physical = 292 ; free virtual = 24812
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1922.160 ; gain = 548.117 ; free physical = 390 ; free virtual = 24910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.160 ; gain = 0.000 ; free physical = 390 ; free virtual = 24910
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ullas/Probabilistic-Computer-Design/pbit/project_1/project_1.runs/synth_1/Top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_level_utilization_synth.rpt -pb Top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 04:31:06 2024...
