#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-error=noMPD' '-full64' '-j4' '-timescale=1ns/1ps' '+v2k' '+systemverilogext+.sv' '+verilog2001ext+.v' '-f' 'run_all.f' '-top' 'pulpino' '+error+10000' '-kdb' '-debug_access+all' '-lca' '+define+VERILATOR' '+incdir+/home/nitintyagi/pulpino/rtl' '+incdir+/home/nitintyagi/pulpino/rtl/includes' '+incdir+/home/nitintyagi/pulpino/tb' '+incdir+/home/nitintyagi/pulpino/ips/apb/apb_i2c/' '+incdir+/home/nitintyagi/pulpino/ips/apb/apb_event_unit/include' '+incdir+/home/nitintyagi/pulpino/ips/riscv/tb/serDiv' '+incdir+/home/nitintyagi/pulpino/ips/zero-riscy/include' '+incdir+/home/nitintyagi/pulpino/ips/adv_dbg_if/rtl' '+incdir+/home/nitintyagi/pulpino/ips/axi/axi_node' '+incdir+/home/nitintyagi/pulpino/ips/riscv/include' '-l' 'sim.log' 2>&1
