set ::env(PROJECT_NAME) VexRiscv_full 
set ::env(DESIGN_TOP) VexRiscv 
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Cores/Vexrisc_full/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/Vexrisc_full/rtl/VexRiscv.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) core
