vhdl xil_defaultlib  \
"../../../bd/urllc_fifo/ip/urllc_fifo_axi_gpio_0_0/sim/urllc_fifo_axi_gpio_0_0.vhd" \
"../../../bd/urllc_fifo/ip/urllc_fifo_rst_ps7_0_50M_0/sim/urllc_fifo_rst_ps7_0_50M_0.vhd" \
"../../../bd/urllc_fifo/ip/urllc_fifo_axi_dma_0_0/sim/urllc_fifo_axi_dma_0_0.vhd" \
"../../../bd/urllc_fifo/ip/urllc_fifo_reset_static_0/sim/urllc_fifo_reset_static_0.vhd" \

nosort
