<profile>

<section name = "Vitis HLS Report for 'cmul'" level="0">
<item name = "Date">Wed Jun 25 09:29:27 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">FFT_sol_2</item>
<item name = "Solution">opt4_just_pipe_all (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z030-sbv485-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.580 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 30.000 ns, 30.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 0, 12, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 28, -</column>
<column name="Register">-, -, 205, -, -</column>
<specialColumn name="Available">530, 400, 157200, 78600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_14s_16s_28_1_0_U18">mul_14s_16s_28_1_0, 0, 1, 0, 6, 0</column>
<column name="mul_14s_16s_28_1_0_U19">mul_14s_16s_28_1_0, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_14s_16s_28s_28_4_0_U21">mac_muladd_14s_16s_28s_28_4_0, i0 + i1 * i2</column>
<column name="mac_mulsub_14s_16s_28s_28_4_0_U20">mac_mulsub_14s_16s_28s_28_4_0, i0 - i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return_0">14, 3, 16, 48</column>
<column name="ap_return_1">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_0_int_reg">16, 0, 16, 0</column>
<column name="ap_return_1_int_reg">16, 0, 16, 0</column>
<column name="mul_ln10_reg_134">28, 0, 28, 0</column>
<column name="mul_ln10_reg_134_pp0_iter1_reg">28, 0, 28, 0</column>
<column name="mul_ln11_reg_139">28, 0, 28, 0</column>
<column name="mul_ln11_reg_139_pp0_iter1_reg">28, 0, 28, 0</column>
<column name="w_imag_val_int_reg">14, 0, 14, 0</column>
<column name="w_real_val_int_reg">14, 0, 14, 0</column>
<column name="x_imag_val_int_reg">16, 0, 16, 0</column>
<column name="x_real_val_int_reg">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cmul, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, cmul, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, cmul, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, cmul, return value</column>
<column name="x_real_val">in, 16, ap_none, x_real_val, scalar</column>
<column name="x_imag_val">in, 16, ap_none, x_imag_val, scalar</column>
<column name="w_real_val">in, 14, ap_none, w_real_val, scalar</column>
<column name="w_imag_val">in, 14, ap_none, w_imag_val, scalar</column>
</table>
</item>
</section>
</profile>
