

================================================================
== Vivado HLS Report for 'max'
================================================================
* Date:           Mon Apr  4 16:50:20 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        max_value
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.198 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     13|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        -|      -|      18|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      18|     61|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |icmp_ln887_fu_151_p2  |   icmp   |      0|  0|  13|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  13|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  15|          3|    1|          3|
    |ap_phi_mux_y_data_V_tmp_0_phi_fu_103_p4  |  15|          3|   16|         48|
    |x_TDATA_blk_n                            |   9|          2|    1|          2|
    |y_TDATA_blk_n                            |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  48|         10|   19|         55|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   2|   0|    2|          0|
    |max_value  |  16|   0|   16|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  18|   0|   18|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_none |      max     | return value |
|ap_rst_n  |  in |    1| ap_ctrl_none |      max     | return value |
|y_TDATA   | out |   16|     axis     |   y_data_V   |    pointer   |
|y_TVALID  | out |    1|     axis     |   y_dest_V   |    pointer   |
|y_TREADY  |  in |    1|     axis     |   y_dest_V   |    pointer   |
|y_TDEST   | out |    1|     axis     |   y_dest_V   |    pointer   |
|y_TKEEP   | out |    2|     axis     |   y_keep_V   |    pointer   |
|y_TSTRB   | out |    2|     axis     |   y_strb_V   |    pointer   |
|y_TUSER   | out |    1|     axis     |   y_user_V   |    pointer   |
|y_TLAST   | out |    1|     axis     |   y_last_V   |    pointer   |
|y_TID     | out |    1|     axis     |    y_id_V    |    pointer   |
|x_TDATA   |  in |   16|     axis     |   x_data_V   |    pointer   |
|x_TVALID  |  in |    1|     axis     |   x_dest_V   |    pointer   |
|x_TREADY  | out |    1|     axis     |   x_dest_V   |    pointer   |
|x_TDEST   |  in |    1|     axis     |   x_dest_V   |    pointer   |
|x_TKEEP   |  in |    2|     axis     |   x_keep_V   |    pointer   |
|x_TSTRB   |  in |    2|     axis     |   x_strb_V   |    pointer   |
|x_TUSER   |  in |    1|     axis     |   x_user_V   |    pointer   |
|x_TLAST   |  in |    1|     axis     |   x_last_V   |    pointer   |
|x_TID     |  in |    1|     axis     |    x_id_V    |    pointer   |
+----------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.19>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_data_V), !map !35"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %y_keep_V), !map !41"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %y_strb_V), !map !45"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %y_user_V), !map !49"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %y_last_V), !map !53"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %y_id_V), !map !57"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %y_dest_V), !map !61"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %x_data_V), !map !65"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %x_keep_V), !map !69"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %x_strb_V), !map !73"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %x_user_V), !map !77"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %x_last_V), !map !81"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %x_id_V), !map !85"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %x_dest_V), !map !89"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @max_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %x_data_V, i2* %x_keep_V, i2* %x_strb_V, i1* %x_user_V, i1* %x_last_V, i1* %x_id_V, i1* %x_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [max.cpp:12]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_data_V, i2* %y_keep_V, i2* %y_strb_V, i1* %y_user_V, i1* %y_last_V, i1* %y_id_V, i1* %y_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [max.cpp:13]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [max.cpp:14]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @max_value, i32 1, [1 x i8]* @p_str2) nounwind" [max.cpp:16]   --->   Operation 21 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%max_value_load = load i16* @max_value, align 2" [max.cpp:18]   --->   Operation 22 'load' 'max_value_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %x_data_V, i2* %x_keep_V, i2* %x_strb_V, i1* %x_user_V, i1* %x_last_V, i1* %x_id_V, i1* %x_dest_V)" [max.cpp:9]   --->   Operation 23 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_data_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 0" [max.cpp:9]   --->   Operation 24 'extractvalue' 'x_data_V_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_keep_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 1" [max.cpp:9]   --->   Operation 25 'extractvalue' 'y_keep_V_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y_strb_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 2" [max.cpp:9]   --->   Operation 26 'extractvalue' 'y_strb_V_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_user_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 3" [max.cpp:9]   --->   Operation 27 'extractvalue' 'y_user_V_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%y_last_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 4" [max.cpp:9]   --->   Operation 28 'extractvalue' 'y_last_V_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_id_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 5" [max.cpp:9]   --->   Operation 29 'extractvalue' 'y_id_V_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%y_dest_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 6" [max.cpp:9]   --->   Operation 30 'extractvalue' 'y_dest_V_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.42ns)   --->   "%icmp_ln887 = icmp slt i16 %max_value_load, %x_data_V_tmp" [max.cpp:18]   --->   Operation 31 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br i1 %icmp_ln887, label %1, label %._crit_edge" [max.cpp:18]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i16 %x_data_V_tmp, i16* @max_value, align 2" [max.cpp:19]   --->   Operation 33 'store' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %._crit_edge" [max.cpp:20]   --->   Operation 34 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%y_data_V_tmp_0 = phi i16 [ %x_data_V_tmp, %1 ], [ %max_value_load, %0 ]" [max.cpp:9]   --->   Operation 35 'phi' 'y_data_V_tmp_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %y_data_V, i2* %y_keep_V, i2* %y_strb_V, i1* %y_user_V, i1* %y_last_V, i1* %y_id_V, i1* %y_dest_V, i16 %y_data_V_tmp_0, i2 %y_keep_V_tmp, i2 %y_strb_V_tmp, i1 %y_user_V_tmp, i1 %y_last_V_tmp, i1 %y_id_V_tmp, i1 %y_dest_V_tmp)" [max.cpp:9]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %y_data_V, i2* %y_keep_V, i2* %y_strb_V, i1* %y_user_V, i1* %y_last_V, i1* %y_id_V, i1* %y_dest_V, i16 %y_data_V_tmp_0, i2 %y_keep_V_tmp, i2 %y_strb_V_tmp, i1 %y_user_V_tmp, i1 %y_last_V_tmp, i1 %y_id_V_tmp, i1 %y_dest_V_tmp)" [max.cpp:9]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [max.cpp:29]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ y_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_value]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
spectopmodule_ln0  (spectopmodule) [ 000]
specinterface_ln12 (specinterface) [ 000]
specinterface_ln13 (specinterface) [ 000]
specinterface_ln14 (specinterface) [ 000]
specreset_ln16     (specreset    ) [ 000]
max_value_load     (load         ) [ 000]
empty              (read         ) [ 000]
x_data_V_tmp       (extractvalue ) [ 000]
y_keep_V_tmp       (extractvalue ) [ 001]
y_strb_V_tmp       (extractvalue ) [ 001]
y_user_V_tmp       (extractvalue ) [ 001]
y_last_V_tmp       (extractvalue ) [ 001]
y_id_V_tmp         (extractvalue ) [ 001]
y_dest_V_tmp       (extractvalue ) [ 001]
icmp_ln887         (icmp         ) [ 010]
br_ln18            (br           ) [ 000]
store_ln19         (store        ) [ 000]
br_ln20            (br           ) [ 000]
y_data_V_tmp_0     (phi          ) [ 001]
write_ln9          (write        ) [ 000]
ret_ln29           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="max_value">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_value"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="empty_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="24" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="2" slack="0"/>
<pin id="60" dir="0" index="3" bw="2" slack="0"/>
<pin id="61" dir="0" index="4" bw="1" slack="0"/>
<pin id="62" dir="0" index="5" bw="1" slack="0"/>
<pin id="63" dir="0" index="6" bw="1" slack="0"/>
<pin id="64" dir="0" index="7" bw="1" slack="0"/>
<pin id="65" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="2" slack="0"/>
<pin id="78" dir="0" index="3" bw="2" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="0" index="6" bw="1" slack="0"/>
<pin id="82" dir="0" index="7" bw="1" slack="0"/>
<pin id="83" dir="0" index="8" bw="16" slack="0"/>
<pin id="84" dir="0" index="9" bw="2" slack="0"/>
<pin id="85" dir="0" index="10" bw="2" slack="0"/>
<pin id="86" dir="0" index="11" bw="1" slack="0"/>
<pin id="87" dir="0" index="12" bw="1" slack="0"/>
<pin id="88" dir="0" index="13" bw="1" slack="0"/>
<pin id="89" dir="0" index="14" bw="1" slack="0"/>
<pin id="90" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln9/1 "/>
</bind>
</comp>

<comp id="99" class="1005" name="y_data_V_tmp_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="1"/>
<pin id="101" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_data_V_tmp_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="y_data_V_tmp_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="16" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_data_V_tmp_0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="max_value_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_value_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_data_V_tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_data_V_tmp/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="y_keep_V_tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="24" slack="0"/>
<pin id="123" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="y_keep_V_tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="y_strb_V_tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="y_strb_V_tmp/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="y_user_V_tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="y_user_V_tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="y_last_V_tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="y_last_V_tmp/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="y_id_V_tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="24" slack="0"/>
<pin id="143" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="y_id_V_tmp/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="y_dest_V_tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="y_dest_V_tmp/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln887_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln19_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="y_keep_V_tmp_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="1"/>
<pin id="165" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y_keep_V_tmp "/>
</bind>
</comp>

<comp id="168" class="1005" name="y_strb_V_tmp_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="1"/>
<pin id="170" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y_strb_V_tmp "/>
</bind>
</comp>

<comp id="173" class="1005" name="y_user_V_tmp_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="y_user_V_tmp "/>
</bind>
</comp>

<comp id="178" class="1005" name="y_last_V_tmp_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="y_last_V_tmp "/>
</bind>
</comp>

<comp id="183" class="1005" name="y_id_V_tmp_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="y_id_V_tmp "/>
</bind>
</comp>

<comp id="188" class="1005" name="y_dest_V_tmp_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="y_dest_V_tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="52" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="102"><net_src comp="99" pin="1"/><net_sink comp="74" pin=8"/></net>

<net id="109"><net_src comp="103" pin="4"/><net_sink comp="74" pin=8"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="119"><net_src comp="56" pin="8"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="124"><net_src comp="56" pin="8"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="74" pin=9"/></net>

<net id="129"><net_src comp="56" pin="8"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="74" pin=10"/></net>

<net id="134"><net_src comp="56" pin="8"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="74" pin=11"/></net>

<net id="139"><net_src comp="56" pin="8"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="74" pin=12"/></net>

<net id="144"><net_src comp="56" pin="8"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="74" pin=13"/></net>

<net id="149"><net_src comp="56" pin="8"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="74" pin=14"/></net>

<net id="155"><net_src comp="111" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="116" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="116" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="121" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="74" pin=9"/></net>

<net id="171"><net_src comp="126" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="74" pin=10"/></net>

<net id="176"><net_src comp="131" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="74" pin=11"/></net>

<net id="181"><net_src comp="136" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="74" pin=12"/></net>

<net id="186"><net_src comp="141" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="74" pin=13"/></net>

<net id="191"><net_src comp="146" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="74" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_data_V | {2 }
	Port: y_keep_V | {2 }
	Port: y_strb_V | {2 }
	Port: y_user_V | {2 }
	Port: y_last_V | {2 }
	Port: y_id_V | {2 }
	Port: y_dest_V | {2 }
	Port: max_value | {1 }
 - Input state : 
	Port: max : x_data_V | {1 }
	Port: max : x_keep_V | {1 }
	Port: max : x_strb_V | {1 }
	Port: max : x_user_V | {1 }
	Port: max : x_last_V | {1 }
	Port: max : x_id_V | {1 }
	Port: max : x_dest_V | {1 }
	Port: max : max_value | {1 }
  - Chain level:
	State 1
		icmp_ln887 : 1
		br_ln18 : 2
		store_ln19 : 1
		y_data_V_tmp_0 : 3
		write_ln9 : 4
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln887_fu_151  |    0    |    13   |
|----------|---------------------|---------|---------|
|   read   |   empty_read_fu_56  |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_74   |    0    |    0    |
|----------|---------------------|---------|---------|
|          | x_data_V_tmp_fu_116 |    0    |    0    |
|          | y_keep_V_tmp_fu_121 |    0    |    0    |
|          | y_strb_V_tmp_fu_126 |    0    |    0    |
|extractvalue| y_user_V_tmp_fu_131 |    0    |    0    |
|          | y_last_V_tmp_fu_136 |    0    |    0    |
|          |  y_id_V_tmp_fu_141  |    0    |    0    |
|          | y_dest_V_tmp_fu_146 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    13   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|y_data_V_tmp_0_reg_99|   16   |
| y_dest_V_tmp_reg_188|    1   |
|  y_id_V_tmp_reg_183 |    1   |
| y_keep_V_tmp_reg_163|    2   |
| y_last_V_tmp_reg_178|    1   |
| y_strb_V_tmp_reg_168|    2   |
| y_user_V_tmp_reg_173|    1   |
+---------------------+--------+
|        Total        |   24   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_74 |  p8  |   2  |  16  |   32   ||    9    |
| grp_write_fu_74 |  p9  |   2  |   2  |    4   ||    9    |
| grp_write_fu_74 |  p10 |   2  |   2  |    4   ||    9    |
| grp_write_fu_74 |  p11 |   2  |   1  |    2   ||    9    |
| grp_write_fu_74 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_74 |  p13 |   2  |   1  |    2   ||    9    |
| grp_write_fu_74 |  p14 |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   48   ||  12.383 ||    63   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   13   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   24   |   76   |
+-----------+--------+--------+--------+
