\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{Objectives}{chapter.1}% 2
\BOOKMARK [2][-]{subsection.1.1.1}{Integration of Ethernet into AJIT System-on-Chip \(SoC\) Prototype}{section.1.1}% 3
\BOOKMARK [2][-]{subsection.1.1.2}{Network-Accelerated AI/ML Application using Ethernet Interface}{section.1.1}% 4
\BOOKMARK [2][-]{subsection.1.1.3}{Generalization to Network Appliance SoC \(Router\)}{section.1.1}% 5
\BOOKMARK [1][-]{section.1.2}{Challenges}{chapter.1}% 6
\BOOKMARK [2][-]{subsection.1.2.1}{Network Interface Controller Design and Validation}{section.1.2}% 7
\BOOKMARK [2][-]{subsection.1.2.2}{Integration of Xilinx's MAC IP}{section.1.2}% 8
\BOOKMARK [2][-]{subsection.1.2.3}{Software Design for Reliable Exchange of Information over Ethernet}{section.1.2}% 9
\BOOKMARK [2][-]{subsection.1.2.4}{Software Design for SOC Firmware in AI/ML Acceleration Application}{section.1.2}% 10
\BOOKMARK [0][-]{chapter.2}{Design and Validation of Network Interface Controller}{}% 11
\BOOKMARK [1][-]{section.2.1}{Design decisions}{chapter.2}% 12
\BOOKMARK [2][-]{subsection.2.1.1}{NIC-MAC interface}{section.2.1}% 13
\BOOKMARK [2][-]{subsection.2.1.2}{NIC-Memory interface}{section.2.1}% 14
\BOOKMARK [2][-]{subsection.2.1.3}{NIC-Processor interface}{section.2.1}% 15
\BOOKMARK [1][-]{section.2.2}{Interface data structures}{chapter.2}% 16
\BOOKMARK [1][-]{section.2.3}{Network Interface Controller}{chapter.2}% 17
\BOOKMARK [2][-]{subsection.2.3.1}{Register File Map}{section.2.3}% 18
\BOOKMARK [2][-]{subsection.2.3.2}{Parser}{section.2.3}% 19
\BOOKMARK [2][-]{subsection.2.3.3}{Receive Enigne}{section.2.3}% 20
\BOOKMARK [2][-]{subsection.2.3.4}{Transmit Engine}{section.2.3}% 21
\BOOKMARK [2][-]{subsection.2.3.5}{Software register Access}{section.2.3}% 22
\BOOKMARK [2][-]{subsection.2.3.6}{Nic register Access}{section.2.3}% 23
\BOOKMARK [1][-]{section.2.4}{Helper Modules}{chapter.2}% 24
\BOOKMARK [1][-]{section.2.5}{Validation and Performance}{chapter.2}% 25
\BOOKMARK [0][-]{chapter.3}{SoC Design and Validation}{}% 26
\BOOKMARK [1][-]{section.3.1}{Processor NIC Interface}{chapter.3}% 27
\BOOKMARK [1][-]{section.3.2}{Processor Accelerator Interface}{chapter.3}% 28
\BOOKMARK [1][-]{section.3.3}{Timing Result and Performance}{chapter.3}% 29
\BOOKMARK [0][-]{chapter.4}{Conclusion \046 Future Work}{}% 30
\BOOKMARK [0][-]{Appendix.1.A}{Appendix }{}% 31
\BOOKMARK [0][-]{Appendix.1.B}{Appendix Description of Prototype router software designe by Niral Networks}{}% 32
\BOOKMARK [1][-]{section.1.B.1}{Niralos-router}{Appendix.1.B}% 33
