Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Mon Nov  7 23:18:02 2022
| Host             : silva running 64-bit Ubuntu 22.04.1 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.142        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.983        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.3         |
| Junction Temperature (C) | 49.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.146 |       17 |       --- |             --- |
| Slice Logic              |     0.035 |    42920 |       --- |             --- |
|   LUT as Logic           |     0.030 |    13140 |     53200 |           24.70 |
|   Register               |     0.002 |    22195 |    106400 |           20.86 |
|   CARRY4                 |     0.002 |      502 |     13300 |            3.77 |
|   F7/F8 Muxes            |     0.001 |      866 |     53200 |            1.63 |
|   LUT as Distributed RAM |    <0.001 |      108 |     17400 |            0.62 |
|   LUT as Shift Register  |    <0.001 |      879 |     17400 |            5.05 |
|   Others                 |    <0.001 |     2012 |       --- |             --- |
| Signals                  |     0.044 |    30555 |       --- |             --- |
| Block RAM                |     0.018 |     18.5 |       140 |           13.21 |
| MMCM                     |     0.207 |        2 |         4 |           50.00 |
| I/O                      |     0.124 |       34 |       125 |           27.20 |
| PS7                      |     1.407 |        1 |       --- |             --- |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     2.142 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.276 |       0.257 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.172 |       0.155 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.013 |       0.012 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.761 |       0.725 |      0.036 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                                    | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLKFBIN                    |             6.1 |
| CLK_OUT_5x_hdmi_clk                                                                        | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk        |             1.2 |
| I                                                                                          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                      |             2.0 |
| RxByteClkHS                                                                                | design_1_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK           |            11.9 |
| axi_dynclk_0_PXL_CLK_O                                                                     | design_1_i/axi_dynclk_0/U0/PXL_CLK_O                              |            10.0 |
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK0                    |             5.0 |
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]       |             5.0 |
| clk_fpga_1                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]       |            10.0 |
| clk_fpga_2                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]       |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
| dphy_hs_clock_clk_p                                                                        | dphy_hs_clock_0_clk_p                                             |             3.0 |
| dvi2rgb_0_PixelClk                                                                         | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0           |             6.1 |
| hdmi_in_clk_p                                                                              | hdmi_in_clk_p                                                     |             6.1 |
| mmcm_fbclk_out                                                                             | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out         |            10.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| design_1_wrapper          |     1.983 |
|   IIC_scl_iobuf           |     0.006 |
|   IIC_sda_iobuf           |     0.006 |
|   cam_gpio_tri_iobuf_0    |     0.006 |
|   dbg_hub                 |     0.006 |
|     inst                  |     0.006 |
|       BSCANID.u_xsdbm_id  |     0.006 |
|   design_1_i              |     1.958 |
|     AXI_BayerToRGB_0      |     0.018 |
|       U0                  |     0.018 |
|     AXI_GammaCorrection_0 |     0.020 |
|       U0                  |     0.020 |
|     MIPI_CSI_2_RX_1       |     0.008 |
|       U0                  |     0.008 |
|     MIPI_D_PHY_RX_0       |     0.052 |
|       U0                  |     0.052 |
|     axi_dynclk_0          |     0.109 |
|       U0                  |     0.109 |
|     axi_interconnect_0    |     0.005 |
|       m00_couplers        |     0.002 |
|       xbar                |     0.003 |
|     axi_vdma_0            |     0.041 |
|       U0                  |     0.041 |
|     dvi2rgb_1             |     0.143 |
|       U0                  |     0.143 |
|     ila_0                 |     0.016 |
|       U0                  |     0.016 |
|     ila_1                 |     0.016 |
|       U0                  |     0.016 |
|     ila_2                 |     0.016 |
|       U0                  |     0.016 |
|     ila_3                 |     0.015 |
|       U0                  |     0.015 |
|     ila_4                 |     0.016 |
|       U0                  |     0.016 |
|     processing_system7_0  |     1.410 |
|       inst                |     1.410 |
|     ps7_0_axi_periph      |     0.003 |
|       s00_couplers        |     0.002 |
|     rgb2dvi_0             |     0.025 |
|       U0                  |     0.025 |
|     v_axi4s_vid_out_0     |     0.005 |
|       inst                |     0.005 |
|     v_tc_0                |     0.020 |
|       U0                  |     0.020 |
|     v_tc_1                |     0.011 |
|       U0                  |     0.011 |
|     v_vid_in_axi4s_0      |     0.005 |
|       inst                |     0.005 |
+---------------------------+-----------+


