# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /home/maps/ycorrales/xilinx_eval_kit_demo/VC709/vc709_pcie/vc709_pcie_x8_gen3_ex/imports/xilinx_pcie3_7x_ep_x8g3_VC709.xdc

# IP: ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vc709_pcie_x8_gen3 || ORIG_REF_NAME==vc709_pcie_x8_gen3} -quiet] -quiet
