#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17fc370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17fc500 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17ed2d0 .functor NOT 1, L_0x185a4b0, C4<0>, C4<0>, C4<0>;
L_0x185a290 .functor XOR 2, L_0x185a150, L_0x185a1f0, C4<00>, C4<00>;
L_0x185a3a0 .functor XOR 2, L_0x185a290, L_0x185a300, C4<00>, C4<00>;
v0x1851990_0 .net *"_ivl_10", 1 0, L_0x185a300;  1 drivers
v0x1851a90_0 .net *"_ivl_12", 1 0, L_0x185a3a0;  1 drivers
v0x1851b70_0 .net *"_ivl_2", 1 0, L_0x1854d00;  1 drivers
v0x1851c30_0 .net *"_ivl_4", 1 0, L_0x185a150;  1 drivers
v0x1851d10_0 .net *"_ivl_6", 1 0, L_0x185a1f0;  1 drivers
v0x1851e40_0 .net *"_ivl_8", 1 0, L_0x185a290;  1 drivers
v0x1851f20_0 .net "a", 0 0, v0x184c3b0_0;  1 drivers
v0x1851fc0_0 .net "b", 0 0, v0x184c450_0;  1 drivers
v0x1852060_0 .net "c", 0 0, v0x184c4f0_0;  1 drivers
v0x1852100_0 .var "clk", 0 0;
v0x18521a0_0 .net "d", 0 0, v0x184c630_0;  1 drivers
v0x1852240_0 .net "out_pos_dut", 0 0, L_0x1859ff0;  1 drivers
v0x18522e0_0 .net "out_pos_ref", 0 0, L_0x1853810;  1 drivers
v0x1852380_0 .net "out_sop_dut", 0 0, L_0x1855210;  1 drivers
v0x1852420_0 .net "out_sop_ref", 0 0, L_0x1826b60;  1 drivers
v0x18524c0_0 .var/2u "stats1", 223 0;
v0x1852560_0 .var/2u "strobe", 0 0;
v0x1852600_0 .net "tb_match", 0 0, L_0x185a4b0;  1 drivers
v0x18526d0_0 .net "tb_mismatch", 0 0, L_0x17ed2d0;  1 drivers
v0x1852770_0 .net "wavedrom_enable", 0 0, v0x184c900_0;  1 drivers
v0x1852840_0 .net "wavedrom_title", 511 0, v0x184c9a0_0;  1 drivers
L_0x1854d00 .concat [ 1 1 0 0], L_0x1853810, L_0x1826b60;
L_0x185a150 .concat [ 1 1 0 0], L_0x1853810, L_0x1826b60;
L_0x185a1f0 .concat [ 1 1 0 0], L_0x1859ff0, L_0x1855210;
L_0x185a300 .concat [ 1 1 0 0], L_0x1853810, L_0x1826b60;
L_0x185a4b0 .cmp/eeq 2, L_0x1854d00, L_0x185a3a0;
S_0x17fc690 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17fc500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17ed6b0 .functor AND 1, v0x184c4f0_0, v0x184c630_0, C4<1>, C4<1>;
L_0x17eda90 .functor NOT 1, v0x184c3b0_0, C4<0>, C4<0>, C4<0>;
L_0x17ede70 .functor NOT 1, v0x184c450_0, C4<0>, C4<0>, C4<0>;
L_0x17ee0f0 .functor AND 1, L_0x17eda90, L_0x17ede70, C4<1>, C4<1>;
L_0x1806f00 .functor AND 1, L_0x17ee0f0, v0x184c4f0_0, C4<1>, C4<1>;
L_0x1826b60 .functor OR 1, L_0x17ed6b0, L_0x1806f00, C4<0>, C4<0>;
L_0x1852c90 .functor NOT 1, v0x184c450_0, C4<0>, C4<0>, C4<0>;
L_0x1852d00 .functor OR 1, L_0x1852c90, v0x184c630_0, C4<0>, C4<0>;
L_0x1852e10 .functor AND 1, v0x184c4f0_0, L_0x1852d00, C4<1>, C4<1>;
L_0x1852ed0 .functor NOT 1, v0x184c3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1852fa0 .functor OR 1, L_0x1852ed0, v0x184c450_0, C4<0>, C4<0>;
L_0x1853010 .functor AND 1, L_0x1852e10, L_0x1852fa0, C4<1>, C4<1>;
L_0x1853190 .functor NOT 1, v0x184c450_0, C4<0>, C4<0>, C4<0>;
L_0x1853200 .functor OR 1, L_0x1853190, v0x184c630_0, C4<0>, C4<0>;
L_0x1853120 .functor AND 1, v0x184c4f0_0, L_0x1853200, C4<1>, C4<1>;
L_0x1853390 .functor NOT 1, v0x184c3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1853490 .functor OR 1, L_0x1853390, v0x184c630_0, C4<0>, C4<0>;
L_0x1853550 .functor AND 1, L_0x1853120, L_0x1853490, C4<1>, C4<1>;
L_0x1853700 .functor XNOR 1, L_0x1853010, L_0x1853550, C4<0>, C4<0>;
v0x17ecc00_0 .net *"_ivl_0", 0 0, L_0x17ed6b0;  1 drivers
v0x17ed000_0 .net *"_ivl_12", 0 0, L_0x1852c90;  1 drivers
v0x17ed3e0_0 .net *"_ivl_14", 0 0, L_0x1852d00;  1 drivers
v0x17ed7c0_0 .net *"_ivl_16", 0 0, L_0x1852e10;  1 drivers
v0x17edba0_0 .net *"_ivl_18", 0 0, L_0x1852ed0;  1 drivers
v0x17edf80_0 .net *"_ivl_2", 0 0, L_0x17eda90;  1 drivers
v0x17ee200_0 .net *"_ivl_20", 0 0, L_0x1852fa0;  1 drivers
v0x184a920_0 .net *"_ivl_24", 0 0, L_0x1853190;  1 drivers
v0x184aa00_0 .net *"_ivl_26", 0 0, L_0x1853200;  1 drivers
v0x184aae0_0 .net *"_ivl_28", 0 0, L_0x1853120;  1 drivers
v0x184abc0_0 .net *"_ivl_30", 0 0, L_0x1853390;  1 drivers
v0x184aca0_0 .net *"_ivl_32", 0 0, L_0x1853490;  1 drivers
v0x184ad80_0 .net *"_ivl_36", 0 0, L_0x1853700;  1 drivers
L_0x7f411a107018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x184ae40_0 .net *"_ivl_38", 0 0, L_0x7f411a107018;  1 drivers
v0x184af20_0 .net *"_ivl_4", 0 0, L_0x17ede70;  1 drivers
v0x184b000_0 .net *"_ivl_6", 0 0, L_0x17ee0f0;  1 drivers
v0x184b0e0_0 .net *"_ivl_8", 0 0, L_0x1806f00;  1 drivers
v0x184b1c0_0 .net "a", 0 0, v0x184c3b0_0;  alias, 1 drivers
v0x184b280_0 .net "b", 0 0, v0x184c450_0;  alias, 1 drivers
v0x184b340_0 .net "c", 0 0, v0x184c4f0_0;  alias, 1 drivers
v0x184b400_0 .net "d", 0 0, v0x184c630_0;  alias, 1 drivers
v0x184b4c0_0 .net "out_pos", 0 0, L_0x1853810;  alias, 1 drivers
v0x184b580_0 .net "out_sop", 0 0, L_0x1826b60;  alias, 1 drivers
v0x184b640_0 .net "pos0", 0 0, L_0x1853010;  1 drivers
v0x184b700_0 .net "pos1", 0 0, L_0x1853550;  1 drivers
L_0x1853810 .functor MUXZ 1, L_0x7f411a107018, L_0x1853010, L_0x1853700, C4<>;
S_0x184b880 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17fc500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x184c3b0_0 .var "a", 0 0;
v0x184c450_0 .var "b", 0 0;
v0x184c4f0_0 .var "c", 0 0;
v0x184c590_0 .net "clk", 0 0, v0x1852100_0;  1 drivers
v0x184c630_0 .var "d", 0 0;
v0x184c720_0 .var/2u "fail", 0 0;
v0x184c7c0_0 .var/2u "fail1", 0 0;
v0x184c860_0 .net "tb_match", 0 0, L_0x185a4b0;  alias, 1 drivers
v0x184c900_0 .var "wavedrom_enable", 0 0;
v0x184c9a0_0 .var "wavedrom_title", 511 0;
E_0x17face0/0 .event negedge, v0x184c590_0;
E_0x17face0/1 .event posedge, v0x184c590_0;
E_0x17face0 .event/or E_0x17face0/0, E_0x17face0/1;
S_0x184bbb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x184b880;
 .timescale -12 -12;
v0x184bdf0_0 .var/2s "i", 31 0;
E_0x17fab80 .event posedge, v0x184c590_0;
S_0x184bef0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x184b880;
 .timescale -12 -12;
v0x184c0f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x184c1d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x184b880;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x184cb80 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17fc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18539c0 .functor NOT 1, v0x184c3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1853a50 .functor NOT 1, v0x184c450_0, C4<0>, C4<0>, C4<0>;
L_0x1853bf0 .functor AND 1, L_0x18539c0, L_0x1853a50, C4<1>, C4<1>;
L_0x1853d00 .functor NOT 1, v0x184c4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1853eb0 .functor AND 1, L_0x1853bf0, L_0x1853d00, C4<1>, C4<1>;
L_0x1853fc0 .functor NOT 1, v0x184c630_0, C4<0>, C4<0>, C4<0>;
L_0x1854180 .functor AND 1, L_0x1853eb0, L_0x1853fc0, C4<1>, C4<1>;
L_0x1854290 .functor NOT 1, v0x184c3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1854460 .functor NOT 1, v0x184c450_0, C4<0>, C4<0>, C4<0>;
L_0x18544d0 .functor AND 1, L_0x1854290, L_0x1854460, C4<1>, C4<1>;
L_0x1854640 .functor AND 1, L_0x18544d0, v0x184c4f0_0, C4<1>, C4<1>;
L_0x18546b0 .functor NOT 1, v0x184c630_0, C4<0>, C4<0>, C4<0>;
L_0x1854790 .functor AND 1, L_0x1854640, L_0x18546b0, C4<1>, C4<1>;
L_0x18548a0 .functor OR 1, L_0x1854180, L_0x1854790, C4<0>, C4<0>;
L_0x1854720 .functor NOT 1, v0x184c450_0, C4<0>, C4<0>, C4<0>;
L_0x1854a30 .functor AND 1, v0x184c3b0_0, L_0x1854720, C4<1>, C4<1>;
L_0x1854b80 .functor AND 1, L_0x1854a30, v0x184c4f0_0, C4<1>, C4<1>;
L_0x1854c40 .functor AND 1, L_0x1854b80, v0x184c630_0, C4<1>, C4<1>;
L_0x1854da0 .functor OR 1, L_0x18548a0, L_0x1854c40, C4<0>, C4<0>;
L_0x1854eb0 .functor AND 1, v0x184c3b0_0, v0x184c450_0, C4<1>, C4<1>;
L_0x1854fd0 .functor AND 1, L_0x1854eb0, v0x184c4f0_0, C4<1>, C4<1>;
L_0x1855090 .functor AND 1, L_0x1854fd0, v0x184c630_0, C4<1>, C4<1>;
L_0x1855210 .functor OR 1, L_0x1854da0, L_0x1855090, C4<0>, C4<0>;
L_0x1855370 .functor OR 1, v0x184c3b0_0, v0x184c450_0, C4<0>, C4<0>;
L_0x18554b0 .functor OR 1, L_0x1855370, v0x184c4f0_0, C4<0>, C4<0>;
L_0x1855570 .functor OR 1, L_0x18554b0, v0x184c630_0, C4<0>, C4<0>;
L_0x1855710 .functor OR 1, v0x184c3b0_0, v0x184c450_0, C4<0>, C4<0>;
L_0x1855780 .functor NOT 1, v0x184c4f0_0, C4<0>, C4<0>, C4<0>;
L_0x18558e0 .functor OR 1, L_0x1855710, L_0x1855780, C4<0>, C4<0>;
L_0x18559f0 .functor OR 1, L_0x18558e0, v0x184c630_0, C4<0>, C4<0>;
L_0x1855bb0 .functor AND 1, L_0x1855570, L_0x18559f0, C4<1>, C4<1>;
L_0x1855cc0 .functor OR 1, v0x184c3b0_0, v0x184c450_0, C4<0>, C4<0>;
L_0x1855e40 .functor OR 1, L_0x1855cc0, v0x184c4f0_0, C4<0>, C4<0>;
L_0x1855f00 .functor NOT 1, v0x184c630_0, C4<0>, C4<0>, C4<0>;
L_0x1856090 .functor OR 1, L_0x1855e40, L_0x1855f00, C4<0>, C4<0>;
L_0x18561a0 .functor AND 1, L_0x1855bb0, L_0x1856090, C4<1>, C4<1>;
L_0x18563e0 .functor OR 1, v0x184c3b0_0, v0x184c450_0, C4<0>, C4<0>;
L_0x1856450 .functor NOT 1, v0x184c4f0_0, C4<0>, C4<0>, C4<0>;
L_0x18562b0 .functor OR 1, L_0x18563e0, L_0x1856450, C4<0>, C4<0>;
L_0x1856600 .functor NOT 1, v0x184c630_0, C4<0>, C4<0>, C4<0>;
L_0x18567c0 .functor OR 1, L_0x18562b0, L_0x1856600, C4<0>, C4<0>;
L_0x18568d0 .functor AND 1, L_0x18561a0, L_0x18567c0, C4<1>, C4<1>;
L_0x1856b40 .functor NOT 1, v0x184c450_0, C4<0>, C4<0>, C4<0>;
L_0x1856bb0 .functor OR 1, v0x184c3b0_0, L_0x1856b40, C4<0>, C4<0>;
L_0x1856de0 .functor OR 1, L_0x1856bb0, v0x184c4f0_0, C4<0>, C4<0>;
L_0x18570b0 .functor OR 1, L_0x1856de0, v0x184c630_0, C4<0>, C4<0>;
L_0x1857500 .functor AND 1, L_0x18568d0, L_0x18570b0, C4<1>, C4<1>;
L_0x1857610 .functor NOT 1, v0x184c3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1857a20 .functor OR 1, L_0x1857610, v0x184c450_0, C4<0>, C4<0>;
L_0x1857ae0 .functor OR 1, L_0x1857a20, v0x184c4f0_0, C4<0>, C4<0>;
L_0x1857d40 .functor OR 1, L_0x1857ae0, v0x184c630_0, C4<0>, C4<0>;
L_0x1857e00 .functor AND 1, L_0x1857500, L_0x1857d40, C4<1>, C4<1>;
L_0x18580c0 .functor NOT 1, v0x184c3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1858130 .functor OR 1, L_0x18580c0, v0x184c450_0, C4<0>, C4<0>;
L_0x18583b0 .functor NOT 1, v0x184c4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1858420 .functor OR 1, L_0x1858130, L_0x18583b0, C4<0>, C4<0>;
L_0x1858700 .functor OR 1, L_0x1858420, v0x184c630_0, C4<0>, C4<0>;
L_0x18587c0 .functor AND 1, L_0x1857e00, L_0x1858700, C4<1>, C4<1>;
L_0x1858ab0 .functor NOT 1, v0x184c3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1858b20 .functor NOT 1, v0x184c450_0, C4<0>, C4<0>, C4<0>;
L_0x1858d80 .functor OR 1, L_0x1858ab0, L_0x1858b20, C4<0>, C4<0>;
L_0x1858e90 .functor OR 1, L_0x1858d80, v0x184c4f0_0, C4<0>, C4<0>;
L_0x1859150 .functor OR 1, L_0x1858e90, v0x184c630_0, C4<0>, C4<0>;
L_0x1859210 .functor AND 1, L_0x18587c0, L_0x1859150, C4<1>, C4<1>;
L_0x1859530 .functor NOT 1, v0x184c3b0_0, C4<0>, C4<0>, C4<0>;
L_0x18595a0 .functor NOT 1, v0x184c450_0, C4<0>, C4<0>, C4<0>;
L_0x1859830 .functor OR 1, L_0x1859530, L_0x18595a0, C4<0>, C4<0>;
L_0x1859940 .functor NOT 1, v0x184c4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1859be0 .functor OR 1, L_0x1859830, L_0x1859940, C4<0>, C4<0>;
L_0x1859cf0 .functor OR 1, L_0x1859be0, v0x184c630_0, C4<0>, C4<0>;
L_0x1859ff0 .functor AND 1, L_0x1859210, L_0x1859cf0, C4<1>, C4<1>;
v0x184cd40_0 .net *"_ivl_0", 0 0, L_0x18539c0;  1 drivers
v0x184ce20_0 .net *"_ivl_10", 0 0, L_0x1853fc0;  1 drivers
v0x184cf00_0 .net *"_ivl_100", 0 0, L_0x1857d40;  1 drivers
v0x184cff0_0 .net *"_ivl_102", 0 0, L_0x1857e00;  1 drivers
v0x184d0d0_0 .net *"_ivl_104", 0 0, L_0x18580c0;  1 drivers
v0x184d200_0 .net *"_ivl_106", 0 0, L_0x1858130;  1 drivers
v0x184d2e0_0 .net *"_ivl_108", 0 0, L_0x18583b0;  1 drivers
v0x184d3c0_0 .net *"_ivl_110", 0 0, L_0x1858420;  1 drivers
v0x184d4a0_0 .net *"_ivl_112", 0 0, L_0x1858700;  1 drivers
v0x184d610_0 .net *"_ivl_114", 0 0, L_0x18587c0;  1 drivers
v0x184d6f0_0 .net *"_ivl_116", 0 0, L_0x1858ab0;  1 drivers
v0x184d7d0_0 .net *"_ivl_118", 0 0, L_0x1858b20;  1 drivers
v0x184d8b0_0 .net *"_ivl_12", 0 0, L_0x1854180;  1 drivers
v0x184d990_0 .net *"_ivl_120", 0 0, L_0x1858d80;  1 drivers
v0x184da70_0 .net *"_ivl_122", 0 0, L_0x1858e90;  1 drivers
v0x184db50_0 .net *"_ivl_124", 0 0, L_0x1859150;  1 drivers
v0x184dc30_0 .net *"_ivl_126", 0 0, L_0x1859210;  1 drivers
v0x184de20_0 .net *"_ivl_128", 0 0, L_0x1859530;  1 drivers
v0x184df00_0 .net *"_ivl_130", 0 0, L_0x18595a0;  1 drivers
v0x184dfe0_0 .net *"_ivl_132", 0 0, L_0x1859830;  1 drivers
v0x184e0c0_0 .net *"_ivl_134", 0 0, L_0x1859940;  1 drivers
v0x184e1a0_0 .net *"_ivl_136", 0 0, L_0x1859be0;  1 drivers
v0x184e280_0 .net *"_ivl_138", 0 0, L_0x1859cf0;  1 drivers
v0x184e360_0 .net *"_ivl_14", 0 0, L_0x1854290;  1 drivers
v0x184e440_0 .net *"_ivl_16", 0 0, L_0x1854460;  1 drivers
v0x184e520_0 .net *"_ivl_18", 0 0, L_0x18544d0;  1 drivers
v0x184e600_0 .net *"_ivl_2", 0 0, L_0x1853a50;  1 drivers
v0x184e6e0_0 .net *"_ivl_20", 0 0, L_0x1854640;  1 drivers
v0x184e7c0_0 .net *"_ivl_22", 0 0, L_0x18546b0;  1 drivers
v0x184e8a0_0 .net *"_ivl_24", 0 0, L_0x1854790;  1 drivers
v0x184e980_0 .net *"_ivl_26", 0 0, L_0x18548a0;  1 drivers
v0x184ea60_0 .net *"_ivl_28", 0 0, L_0x1854720;  1 drivers
v0x184eb40_0 .net *"_ivl_30", 0 0, L_0x1854a30;  1 drivers
v0x184ee30_0 .net *"_ivl_32", 0 0, L_0x1854b80;  1 drivers
v0x184ef10_0 .net *"_ivl_34", 0 0, L_0x1854c40;  1 drivers
v0x184eff0_0 .net *"_ivl_36", 0 0, L_0x1854da0;  1 drivers
v0x184f0d0_0 .net *"_ivl_38", 0 0, L_0x1854eb0;  1 drivers
v0x184f1b0_0 .net *"_ivl_4", 0 0, L_0x1853bf0;  1 drivers
v0x184f290_0 .net *"_ivl_40", 0 0, L_0x1854fd0;  1 drivers
v0x184f370_0 .net *"_ivl_42", 0 0, L_0x1855090;  1 drivers
v0x184f450_0 .net *"_ivl_46", 0 0, L_0x1855370;  1 drivers
v0x184f530_0 .net *"_ivl_48", 0 0, L_0x18554b0;  1 drivers
v0x184f610_0 .net *"_ivl_50", 0 0, L_0x1855570;  1 drivers
v0x184f6f0_0 .net *"_ivl_52", 0 0, L_0x1855710;  1 drivers
v0x184f7d0_0 .net *"_ivl_54", 0 0, L_0x1855780;  1 drivers
v0x184f8b0_0 .net *"_ivl_56", 0 0, L_0x18558e0;  1 drivers
v0x184f990_0 .net *"_ivl_58", 0 0, L_0x18559f0;  1 drivers
v0x184fa70_0 .net *"_ivl_6", 0 0, L_0x1853d00;  1 drivers
v0x184fb50_0 .net *"_ivl_60", 0 0, L_0x1855bb0;  1 drivers
v0x184fc30_0 .net *"_ivl_62", 0 0, L_0x1855cc0;  1 drivers
v0x184fd10_0 .net *"_ivl_64", 0 0, L_0x1855e40;  1 drivers
v0x184fdf0_0 .net *"_ivl_66", 0 0, L_0x1855f00;  1 drivers
v0x184fed0_0 .net *"_ivl_68", 0 0, L_0x1856090;  1 drivers
v0x184ffb0_0 .net *"_ivl_70", 0 0, L_0x18561a0;  1 drivers
v0x1850090_0 .net *"_ivl_72", 0 0, L_0x18563e0;  1 drivers
v0x1850170_0 .net *"_ivl_74", 0 0, L_0x1856450;  1 drivers
v0x1850250_0 .net *"_ivl_76", 0 0, L_0x18562b0;  1 drivers
v0x1850330_0 .net *"_ivl_78", 0 0, L_0x1856600;  1 drivers
v0x1850410_0 .net *"_ivl_8", 0 0, L_0x1853eb0;  1 drivers
v0x18504f0_0 .net *"_ivl_80", 0 0, L_0x18567c0;  1 drivers
v0x18505d0_0 .net *"_ivl_82", 0 0, L_0x18568d0;  1 drivers
v0x18506b0_0 .net *"_ivl_84", 0 0, L_0x1856b40;  1 drivers
v0x1850790_0 .net *"_ivl_86", 0 0, L_0x1856bb0;  1 drivers
v0x1850870_0 .net *"_ivl_88", 0 0, L_0x1856de0;  1 drivers
v0x1850950_0 .net *"_ivl_90", 0 0, L_0x18570b0;  1 drivers
v0x1850e40_0 .net *"_ivl_92", 0 0, L_0x1857500;  1 drivers
v0x1850f20_0 .net *"_ivl_94", 0 0, L_0x1857610;  1 drivers
v0x1851000_0 .net *"_ivl_96", 0 0, L_0x1857a20;  1 drivers
v0x18510e0_0 .net *"_ivl_98", 0 0, L_0x1857ae0;  1 drivers
v0x18511c0_0 .net "a", 0 0, v0x184c3b0_0;  alias, 1 drivers
v0x1851260_0 .net "b", 0 0, v0x184c450_0;  alias, 1 drivers
v0x1851350_0 .net "c", 0 0, v0x184c4f0_0;  alias, 1 drivers
v0x1851440_0 .net "d", 0 0, v0x184c630_0;  alias, 1 drivers
v0x1851530_0 .net "out_pos", 0 0, L_0x1859ff0;  alias, 1 drivers
v0x18515f0_0 .net "out_sop", 0 0, L_0x1855210;  alias, 1 drivers
S_0x1851770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17fc500;
 .timescale -12 -12;
E_0x17e29f0 .event anyedge, v0x1852560_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1852560_0;
    %nor/r;
    %assign/vec4 v0x1852560_0, 0;
    %wait E_0x17e29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x184b880;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184c720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184c7c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x184b880;
T_4 ;
    %wait E_0x17face0;
    %load/vec4 v0x184c860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184c720_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x184b880;
T_5 ;
    %wait E_0x17fab80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %wait E_0x17fab80;
    %load/vec4 v0x184c720_0;
    %store/vec4 v0x184c7c0_0, 0, 1;
    %fork t_1, S_0x184bbb0;
    %jmp t_0;
    .scope S_0x184bbb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x184bdf0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x184bdf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17fab80;
    %load/vec4 v0x184bdf0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x184bdf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x184bdf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x184b880;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17face0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x184c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c450_0, 0;
    %assign/vec4 v0x184c3b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x184c720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x184c7c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17fc500;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1852100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1852560_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17fc500;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1852100_0;
    %inv;
    %store/vec4 v0x1852100_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17fc500;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x184c590_0, v0x18526d0_0, v0x1851f20_0, v0x1851fc0_0, v0x1852060_0, v0x18521a0_0, v0x1852420_0, v0x1852380_0, v0x18522e0_0, v0x1852240_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17fc500;
T_9 ;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17fc500;
T_10 ;
    %wait E_0x17face0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18524c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18524c0_0, 4, 32;
    %load/vec4 v0x1852600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18524c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18524c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18524c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1852420_0;
    %load/vec4 v0x1852420_0;
    %load/vec4 v0x1852380_0;
    %xor;
    %load/vec4 v0x1852420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18524c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18524c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18522e0_0;
    %load/vec4 v0x18522e0_0;
    %load/vec4 v0x1852240_0;
    %xor;
    %load/vec4 v0x18522e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18524c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18524c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18524c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter2/response4/top_module.sv";
