l_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 3 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     457  out of   8544     5%  
 Number of Slice Flip Flops:           446  out of  17088     2%  
 Number of 4 input LUTs:               675  out of  17088     3%  
 Number of bonded IOBs:                 26  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 371   |
f1484_i                            | IBUFG+BUFG             | 75    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.286ns (Maximum Frequency: 233.318MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 3.562ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:         436 out of  17,088    2%
  Number of 4 input LUTs:             802 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          594 out of   8,544    6%
    Number of Slices containing only related logic:     594 out of     594  100%
    Number of Slices containing unrelated logic:          0 out of     594    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            819 out of  17,088    4%
  Number used as logic:                802
  Number used as a route-thru:          17
  Number of bonded IOBs:               23 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,484
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  183 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "ADVANCED 1.52 2005-01-22".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of DCM_ADVs                  4 out of 4     100%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            23 out of 320     7%
      Number of LOCed IOBs            21 out of 23     91%

   Number of OLOGICs                   5 out of 320     1%
   Number of PMVs                      1 out of 1     100%
   Number of Slices                  594 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_4 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_4 has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b205) REAL time: 8 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 8 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 33 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 33 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 34 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 34 secs 

Phase 7.8
.......................................
.......
Phase 7.8 (Checksum:b3f96f) REAL time: 35 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 35 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 36 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 36 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 36 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 37 secs 
Total CPU time to Placer completion: 34 secs 

Starting Router

Phase 1: 3323 unrouted;       REAL time: 38 secs 

Phase 2: 2946 unrouted;       REAL time: 45 secs 

Phase 3: 792 unrouted;       REAL time: 45 secs 

Phase 4: 792 unrouted; (2868)      REAL time: 45 secs 

Phase 5: 792 unrouted; (2858)      REAL time: 47 secs 

Phase 6: 792 unrouted; (2858)      REAL time: 47 secs 

Phase 7: 0 unrouted; (2845)      REAL time: 47 secs 

Phase 8: 0 unrouted; (2845)      REAL time: 48 secs 

Phase 9: 0 unrouted; (1933)      REAL time: 50 secs 

Phase 10: 0 unrouted; (1758)      REAL time: 51 secs 

Phase 11: 0 unrouted; (1758)      REAL time: 53 secs 

Phase 12: 0 unrouted; (1758)      REAL time: 53 secs 

Phase 13: 0 unrouted; (1758)      REAL time: 54 secs 

Phase 14: 0 unrouted; (1758)      REAL time: 54 secs 

Phase 15: 0 unrouted; (1758)      REAL time: 55 secs 

Total REAL time to Router completion: 55 secs 
Total CPU time to Router completion: 52 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  198 |  0.311     |  3.146      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   84 |  0.289     |  3.116      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   49 |  0.117     |  2.993      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 815

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.611ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 8.330ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  199 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 11:03:51 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 7 secs 




Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 11:04:00 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" is newer than current system time.
Entity <channel_controller> compiled.
Entity <channel_controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" is newer than current system time.
Entity <hd_gen_channel> compiled.
Entity <hd_gen_channel> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 209: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 215: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 145: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 157: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1305 - Output <use_f1485_o> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd".
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 269
 1-bit register                    : 264
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 3 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     457  out of   8544     5%  
 Number of Slice Flip Flops:           446  out of  17088     2%  
 Number of 4 input LUTs:               675  out of  17088     3%  
 Number of bonded IOBs:                 26  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 371   |
f1484_i                            | IBUFG+BUFG             | 75    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.286ns (Maximum Frequency: 233.318MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 3.562ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:         436 out of  17,088    2%
  Number of 4 input LUTs:             802 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          594 out of   8,544    6%
    Number of Slices containing only related logic:     594 out of     594  100%
    Number of Slices containing unrelated logic:          0 out of     594    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            819 out of  17,088    4%
  Number used as logic:                802
  Number used as a route-thru:          17
  Number of bonded IOBs:               23 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,484
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  183 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "ADVANCED 1.52 2005-01-22".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of DCM_ADVs                  4 out of 4     100%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            23 out of 320     7%
      Number of LOCed IOBs            21 out of 23     91%

   Number of OLOGICs                   5 out of 320     1%
   Number of PMVs                      1 out of 1     100%
   Number of Slices                  594 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_4 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_4 has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b205) REAL time: 6 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 32 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 32 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 32 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 32 secs 

Phase 7.8
.......................................
.......
Phase 7.8 (Checksum:b3f96f) REAL time: 34 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 34 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 35 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 35 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 35 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 35 secs 
Total CPU time to Placer completion: 33 secs 

Starting Router

Phase 1: 3323 unrouted;       REAL time: 37 secs 

Phase 2: 2946 unrouted;       REAL time: 44 secs 

Phase 3: 792 unrouted;       REAL time: 44 secs 

Phase 4: 792 unrouted; (2868)      REAL time: 44 secs 

Phase 5: 792 unrouted; (2858)      REAL time: 45 secs 

Phase 6: 792 unrouted; (2858)      REAL time: 46 secs 

Phase 7: 0 unrouted; (2845)      REAL time: 46 secs 

Phase 8: 0 unrouted; (2845)      REAL time: 46 secs 

Phase 9: 0 unrouted; (1933)      REAL time: 48 secs 

Phase 10: 0 unrouted; (1758)      REAL time: 50 secs 

Phase 11: 0 unrouted; (1758)      REAL time: 51 secs 

Phase 12: 0 unrouted; (1758)      REAL time: 51 secs 

Phase 13: 0 unrouted; (1758)      REAL time: 52 secs 

Phase 14: 0 unrouted; (1758)      REAL time: 53 secs 

Phase 15: 0 unrouted; (1758)      REAL time: 54 secs 

Total REAL time to Router completion: 54 secs 
Total CPU time to Router completion: 51 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  198 |  0.311     |  3.146      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   84 |  0.289     |  3.116      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   49 |  0.117     |  2.993      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 815

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.611ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 8.330ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 7 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  199 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 11:36:06 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 6 secs 




Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 11:36:15 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" is newer than current system time.
Entity <channel_controller> compiled.
Entity <channel_controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 209: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 215: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 145: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 157: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd".
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 269
 1-bit register                    : 264
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 3 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     457  out of   8544     5%  
 Number of Slice Flip Flops:           446  out of  17088     2%  
 Number of 4 input LUTs:               675  out of  17088     3%  
 Number of bonded IOBs:                 26  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 371   |
f1484_i                            | IBUFG+BUFG             | 75    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.286ns (Maximum Frequency: 233.318MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 3.562ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:         436 out of  17,088    2%
  Number of 4 input LUTs:             802 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          594 out of   8,544    6%
    Number of Slices containing only related logic:     594 out of     594  100%
    Number of Slices containing unrelated logic:          0 out of     594    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            819 out of  17,088    4%
  Number used as logic:                802
  Number used as a route-thru:          17
  Number of bonded IOBs:               23 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,484
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  183 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "ADVANCED 1.52 2005-01-22".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of DCM_ADVs                  4 out of 4     100%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            23 out of 320     7%
      Number of LOCed IOBs            21 out of 23     91%

   Number of OLOGICs                   5 out of 320     1%
   Number of PMVs                      1 out of 1     100%
   Number of Slices                  594 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_4 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_4 has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b205) REAL time: 6 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 32 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 32 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 33 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 33 secs 

Phase 7.8
.......................................
.......
Phase 7.8 (Checksum:b3f96f) REAL time: 35 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 35 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 36 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 36 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 36 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 37 secs 
Total CPU time to Placer completion: 34 secs 

Starting Router

Phase 1: 3323 unrouted;       REAL time: 39 secs 

Phase 2: 2946 unrouted;       REAL time: 46 secs 

Phase 3: 792 unrouted;       REAL time: 46 secs 

Phase 4: 792 unrouted; (2868)      REAL time: 46 secs 

Phase 5: 792 unrouted; (2858)      REAL time: 48 secs 

Phase 6: 792 unrouted; (2858)      REAL time: 48 secs 

Phase 7: 0 unrouted; (2845)      REAL time: 49 secs 

Phase 8: 0 unrouted; (2845)      REAL time: 49 secs 

Phase 9: 0 unrouted; (1933)      REAL time: 52 secs 

Phase 10: 0 unrouted; (1758)      REAL time: 53 secs 

Phase 11: 0 unrouted; (1758)      REAL time: 54 secs 

Phase 12: 0 unrouted; (1758)      REAL time: 55 secs 

Phase 13: 0 unrouted; (1758)      REAL time: 56 secs 

Phase 14: 0 unrouted; (1758)      REAL time: 56 secs 

Phase 15: 0 unrouted; (1758)      REAL time: 57 secs 

Total REAL time to Router completion: 57 secs 
Total CPU time to Router completion: 52 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  198 |  0.311     |  3.146      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   84 |  0.289     |  3.116      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   49 |  0.117     |  2.993      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 815

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.611ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 8.330ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 13 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  199 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 11:41:22 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 6 secs 




Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 11:41:31 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" is newer than current system time.
Entity <hd_gen_channel> compiled.
Entity <hd_gen_channel> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 209: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 215: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <var_clk>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 148: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 160: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd".
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 269
 1-bit register                    : 264
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1_system_controller_reset_channel_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     458  out of   8544     5%  
 Number of Slice Flip Flops:           447  out of  17088     2%  
 Number of 4 input LUTs:               675  out of  17088     3%  
 Number of bonded IOBs:                 26  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
------------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                       | Load  |
------------------------------------------------------------+-------------------------------------------------------------+-------+
HD_Gen_Channel_1_var_clk(HD_Gen_Channel_1_clock_selecting:O)| NONE(*)(HD_Gen_Channel_1_frame_sync_delaying_delay_count_21)| 97    |
f1485_i                                                     | IBUFG+BUFG                                                  | 275   |
f1484_i                                                     | IBUFG+BUFG                                                  | 75    |
------------------------------------------------------------+-------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.286ns (Maximum Frequency: 233.318MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 3.560ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:         436 out of  17,088    2%
  Number of 4 input LUTs:             802 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          594 out of   8,544    6%
    Number of Slices containing only related logic:     594 out of     594  100%
    Number of Slices containing unrelated logic:          0 out of     594    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            819 out of  17,088    4%
  Number used as logic:                802
  Number used as a route-thru:          17
  Number of bonded IOBs:               23 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,492
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  183 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "ADVANCED 1.52 2005-01-22".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of DCM_ADVs                  4 out of 4     100%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            23 out of 320     7%
      Number of LOCed IOBs            21 out of 23     91%

   Number of OLOGICs                   6 out of 320     1%
   Number of PMVs                      1 out of 1     100%
   Number of Slices                  594 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_4 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_4 has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b205) REAL time: 5 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 31 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 31 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 31 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 31 secs 

Phase 7.8
...................................
.......
Phase 7.8 (Checksum:b4d4c2) REAL time: 33 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 33 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 34 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 34 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 34 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 35 secs 
Total CPU time to Placer completion: 33 secs 

Starting Router

Phase 1: 3326 unrouted;       REAL time: 36 secs 

Phase 2: 2948 unrouted;       REAL time: 43 secs 

Phase 3: 847 unrouted;       REAL time: 43 secs 

Phase 4: 847 unrouted; (2756)      REAL time: 43 secs 

Phase 5: 841 unrouted; (2496)      REAL time: 44 secs 

Phase 6: 841 unrouted; (2496)      REAL time: 44 secs 

Phase 7: 0 unrouted; (2647)      REAL time: 45 secs 

Phase 8: 0 unrouted; (2647)      REAL time: 45 secs 

Phase 9: 0 unrouted; (2037)      REAL time: 47 secs 

Phase 10: 0 unrouted; (1864)      REAL time: 49 secs 

Phase 11: 0 unrouted; (1861)      REAL time: 50 secs 

Phase 12: 0 unrouted; (1861)      REAL time: 50 secs 

Phase 13: 0 unrouted; (1861)      REAL time: 51 secs 

Phase 14: 0 unrouted; (1861)      REAL time: 52 secs 

Phase 15: 0 unrouted; (1861)      REAL time: 52 secs 

Phase 16: 0 unrouted; (1861)      REAL time: 53 secs 

Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 51 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  198 |  0.300     |  3.146      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   85 |  0.280     |  3.117      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   49 |  0.103     |  2.969      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 817

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.503ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 8.334ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  199 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 11:44:40 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 




Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 11:44:49 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 6 secs 


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" is newer than current system time.
Entity <channel_controller> compiled.
Entity <channel_controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 209: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 215: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <var_clk>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 148: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 160: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd".
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 269
 1-bit register                    : 264
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1_system_controller_reset_channel_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     458  out of   8544     5%  
 Number of Slice Flip Flops:           447  out of  17088     2%  
 Number of 4 input LUTs:               675  out of  17088     3%  
 Number of bonded IOBs:                 26  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
------------------------------------------------------------+------------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                      | Load  |
------------------------------------------------------------+------------------------------------------------------------+-------+
HD_Gen_Channel_1_var_clk(HD_Gen_Channel_1_clock_selecting:O)| NONE(*)(HD_Gen_Channel_1_frame_sync_delaying_delay_count_6)| 97    |
f1485_i                                                     | IBUFG+BUFG                                                 | 275   |
f1484_i                                                     | IBUFG+BUFG                                                 | 75    |
------------------------------------------------------------+------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.286ns (Maximum Frequency: 233.318MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 3.560ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:         436 out of  17,088    2%
  Number of 4 input LUTs:             802 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          594 out of   8,544    6%
    Number of Slices containing only related logic:     594 out of     594  100%
    Number of Slices containing unrelated logic:          0 out of     594    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            819 out of  17,088    4%
  Number used as logic:                802
  Number used as a route-thru:          17
  Number of bonded IOBs:               23 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,492
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  183 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "ADVANCED 1.52 2005-01-22".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of DCM_ADVs                  4 out of 4     100%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            23 out of 320     7%
      Number of LOCed IOBs            21 out of 23     91%

   Number of OLOGICs                   6 out of 320     1%
   Number of PMVs                      1 out of 1     100%
   Number of Slices                  594 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_4 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_4 has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b205) REAL time: 7 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 33 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 33 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 33 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 33 secs 

Phase 7.8
....................................
.......
Phase 7.8 (Checksum:b3b82a) REAL time: 35 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 35 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 35 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 35 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 35 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 36 secs 
Total CPU time to Placer completion: 34 secs 

Starting Router

Phase 1: 3326 unrouted;       REAL time: 37 secs 

Phase 2: 2948 unrouted;       REAL time: 44 secs 

Phase 3: 778 unrouted;       REAL time: 45 secs 

Phase 4: 778 unrouted; (2490)      REAL time: 45 secs 

Phase 5: 857 unrouted; (1977)      REAL time: 53 secs 

Phase 6: 862 unrouted; (1977)      REAL time: 54 secs 

Phase 7: 0 unrouted; (2062)      REAL time: 1 mins 

Phase 8: 0 unrouted; (2062)      REAL time: 1 mins 

Phase 9: 0 unrouted; (1566)      REAL time: 1 mins 10 secs 

Phase 10: 0 unrouted; (1333)      REAL time: 1 mins 16 secs 

Phase 11: 0 unrouted; (1333)      REAL time: 1 mins 18 secs 

Phase 12: 0 unrouted; (1333)      REAL time: 1 mins 18 secs 

Phase 13: 0 unrouted; (1333)      REAL time: 1 mins 27 secs 

Phase 14: 0 unrouted; (1333)      REAL time: 1 mins 27 secs 

Phase 15: 0 unrouted; (1333)      REAL time: 1 mins 36 secs 

Total REAL time to Router completion: 1 mins 37 secs 
Total CPU time to Router completion: 1 mins 34 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  198 |  0.286     |  3.146      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   85 |  0.280     |  3.117      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   49 |  0.123     |  2.986      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 113

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.242ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 6.926ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 51 secs 
Total CPU time to PAR completion: 1 mins 36 secs 

Peak Memory Usage:  199 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 12:44:31 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 6 secs 




Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 12:44:40 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 209: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 215: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <var_clk>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 148: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 160: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd".
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 269
 1-bit register                    : 264
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch3_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1_system_controller_reset_channel_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     458  out of   8544     5%  
 Number of Slice Flip Flops:           447  out of  17088     2%  
 Number of 4 input LUTs:               675  out of  17088     3%  
 Number of bonded IOBs:                 26  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
------------------------------------------------------------+--------------------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                              | Load  |
------------------------------------------------------------+--------------------------------------------------------------------+-------+
HD_Gen_Channel_1_var_clk(HD_Gen_Channel_1_clock_selecting:O)| NONE(*)(HD_Gen_Channel_1_system_controller_actual_timing_var_clk_5)| 97    |
f1485_i                                                     | IBUFG+BUFG                                                         | 275   |
f1484_i                                                     | IBUFG+BUFG                                                         | 75    |
------------------------------------------------------------+--------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.286ns (Maximum Frequency: 233.318MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 3.560ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:         436 out of  17,088    2%
  Number of 4 input LUTs:             802 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          594 out of   8,544    6%
    Number of Slices containing only related logic:     594 out of     594  100%
    Number of Slices containing unrelated logic:          0 out of     594    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            819 out of  17,088    4%
  Number used as logic:                802
  Number used as a route-thru:          17
  Number of bonded IOBs:               23 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,492
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  183 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "ADVANCED 1.52 2005-01-22".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of DCM_ADVs                  4 out of 4     100%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            23 out of 320     7%
      Number of LOCed IOBs            21 out of 23     91%

   Number of OLOGICs                   6 out of 320     1%
   Number of PMVs                      1 out of 1     100%
   Number of Slices                  594 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_4 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_4 has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b205) REAL time: 7 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 34 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 34 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 35 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 35 secs 

Phase 7.8
....................................
.......
Phase 7.8 (Checksum:b3b82a) REAL time: 36 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 36 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 37 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 37 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 37 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 37 secs 
Total CPU time to Placer completion: 34 secs 

Starting Router

Phase 1: 3326 unrouted;       REAL time: 38 secs 

Phase 2: 2948 unrouted;       REAL time: 45 secs 

Phase 3: 778 unrouted;       REAL time: 46 secs 

Phase 4: 778 unrouted; (2490)      REAL time: 46 secs 

Phase 5: 857 unrouted; (1977)      REAL time: 54 secs 

Phase 6: 862 unrouted; (1977)      REAL time: 55 secs 

Phase 7: 0 unrouted; (2062)      REAL time: 1 mins 1 secs 

Phase 8: 0 unrouted; (2062)      REAL time: 1 mins 1 secs 

Phase 9: 0 unrouted; (1566)      REAL time: 1 mins 11 secs 

Phase 10: 0 unrouted; (1333)      REAL time: 1 mins 18 secs 

Phase 11: 0 unrouted; (1333)      REAL time: 1 mins 20 secs 

Phase 12: 0 unrouted; (1333)      REAL time: 1 mins 20 secs 

Phase 13: 0 unrouted; (1333)      REAL time: 1 mins 28 secs 

Phase 14: 0 unrouted; (1333)      REAL time: 1 mins 29 secs 

Phase 15: 0 unrouted; (1333)      REAL time: 1 mins 38 secs 

Total REAL time to Router completion: 1 mins 39 secs 
Total CPU time to Router completion: 1 mins 35 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  198 |  0.286     |  3.146      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   85 |  0.280     |  3.117      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   49 |  0.123     |  2.986      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 113

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.242ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 6.926ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 52 secs 
Total CPU time to PAR completion: 1 mins 37 secs 

Peak Memory Usage:  199 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 14:12:56 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 7 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_2> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_2> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_3> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_3> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_4> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_4> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_1/XIL_ML_UNUSED_DCM_1>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_1/XIL_ML_UNUSED_DCM_1, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_2/XIL_ML_UNUSED_DCM_2>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_2/XIL_ML_UNUSED_DCM_2, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_3/XIL_ML_UNUSED_DCM_3>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_3/XIL_ML_UNUSED_DCM_3, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_4/XIL_ML_UNUSED_DCM_4>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_4/XIL_ML_UNUSED_DCM_4, consult the device Interactive Data
   Sheet.
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" is newer than current system time.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 209: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 215: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <var_clk>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 148: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 160: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd".
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 269
 1-bit register                    : 264
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1_system_controller_reset_channel_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     458  out of   8544     5%  
 Number of Slice Flip Flops:           447  out of  17088     2%  
 Number of 4 input LUTs:               675  out of  17088     3%  
 Number of bonded IOBs:                 26  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
------------------------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                  | Load  |
------------------------------------------------------------+--------------------------------------------------------+-------+
HD_Gen_Channel_1_var_clk(HD_Gen_Channel_1_clock_selecting:O)| NONE(*)(HD_Gen_Channel_1_system_controller_timing_o_22)| 97    |
f1485_i                                                     | IBUFG+BUFG                                             | 275   |
f1484_i                                                     | IBUFG+BUFG                                             | 75    |
------------------------------------------------------------+--------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.286ns (Maximum Frequency: 233.318MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 3.560ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:         435 out of  17,088    2%
  Number of 4 input LUTs:             800 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          592 out of   8,544    6%
    Number of Slices containing only related logic:     592 out of     592  100%
    Number of Slices containing unrelated logic:          0 out of     592    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            817 out of  17,088    4%
  Number used as logic:                800
  Number used as a route-thru:          17
  Number of bonded IOBs:               23 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,464
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  183 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "ADVANCED 1.52 2005-01-22".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of DCM_ADVs                  4 out of 4     100%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            23 out of 320     7%
      Number of LOCed IOBs            21 out of 23     91%

   Number of OLOGICs                   5 out of 320     1%
   Number of PMVs                      1 out of 1     100%
   Number of Slices                  592 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_4 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_4 has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b1eb) REAL time: 7 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 32 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 33 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 33 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 33 secs 

Phase 7.8
..........................
.......
Phase 7.8 (Checksum:b3af39) REAL time: 34 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 34 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 35 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 35 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 35 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 36 secs 
Total CPU time to Placer completion: 34 secs 

Starting Router

Phase 1: 3316 unrouted;       REAL time: 37 secs 

Phase 2: 2941 unrouted;       REAL time: 44 secs 

Phase 3: 759 unrouted;       REAL time: 45 secs 

Phase 4: 759 unrouted; (2677)      REAL time: 45 secs 

Phase 5: 857 unrouted; (2399)      REAL time: 53 secs 

Phase 6: 857 unrouted; (2399)      REAL time: 53 secs 

Phase 7: 0 unrouted; (2382)      REAL time: 59 secs 

Phase 8: 0 unrouted; (2382)      REAL time: 1 mins 

Phase 9: 0 unrouted; (1477)      REAL time: 1 mins 12 secs 

Phase 10: 0 unrouted; (1019)      REAL time: 1 mins 25 secs 

Phase 11: 0 unrouted; (1019)      REAL time: 1 mins 26 secs 

Phase 12: 0 unrouted; (1019)      REAL time: 1 mins 26 secs 

Phase 13: 0 unrouted; (1019)      REAL time: 1 mins 27 secs 

Phase 14: 0 unrouted; (1019)      REAL time: 1 mins 27 secs 

Phase 15: 0 unrouted; (1019)      REAL time: 1 mins 28 secs 

Total REAL time to Router completion: 1 mins 29 secs 
Total CPU time to Router completion: 1 mins 26 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  196 |  0.309     |  3.144      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   85 |  0.290     |  3.117      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   49 |  0.097     |  2.959      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 94

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.032ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 6.888ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 42 secs 
Total CPU time to PAR completion: 1 mins 29 secs 

Peak Memory Usage:  199 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 14:21:45 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 6 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_2> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_2> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_3> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_3> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_4> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_4> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_1/XIL_ML_UNUSED_DCM_1>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_1/XIL_ML_UNUSED_DCM_1, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_2/XIL_ML_UNUSED_DCM_2>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_2/XIL_ML_UNUSED_DCM_2, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_3/XIL_ML_UNUSED_DCM_3>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_3/XIL_ML_UNUSED_DCM_3, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_4/XIL_ML_UNUSED_DCM_4>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_4/XIL_ML_UNUSED_DCM_4, consult the device Interactive Data
   Sheet.
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" is newer than current system time.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 209: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 215: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 225: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 243: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 261: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 317: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <var_clk>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 148: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 160: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd".
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 267
 1-bit register                    : 262
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_tick_10ms_count hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch led_latch1_led_o hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1_system_controller_reset_channel_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     455  out of   8544     5%  
 Number of Slice Flip Flops:           445  out of  17088     2%  
 Number of 4 input LUTs:               673  out of  17088     3%  
 Number of bonded IOBs:                 26  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
------------------------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                  | Load  |
------------------------------------------------------------+--------------------------------------------------------+-------+
HD_Gen_Channel_1_var_clk(HD_Gen_Channel_1_clock_selecting:O)| NONE(*)(HD_Gen_Channel_1_system_controller_timing_o_13)| 97    |
f1485_i                                                     | IBUFG+BUFG                                             | 273   |
f1484_i                                                     | IBUFG+BUFG                                             | 75    |
------------------------------------------------------------+--------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.286ns (Maximum Frequency: 233.318MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 3.560ns
   Maximum combinational path delay: No path found

=========================================================================





Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:         435 out of  17,088    2%
  Number of 4 input LUTs:             800 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          592 out of   8,544    6%
    Number of Slices containing only related logic:     592 out of     592  100%
    Number of Slices containing unrelated logic:          0 out of     592    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            817 out of  17,088    4%
  Number used as logic:                800
  Number used as a route-thru:          17
  Number of bonded IOBs:               23 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,464
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  183 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "ADVANCED 1.52 2005-01-22".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of DCM_ADVs                  4 out of 4     100%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            23 out of 320     7%
      Number of LOCed IOBs            21 out of 23     91%

   Number of OLOGICs                   5 out of 320     1%
   Number of PMVs                      1 out of 1     100%
   Number of Slices                  592 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_4 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_4 has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b1eb) REAL time: 6 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 32 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 32 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 32 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 32 secs 

Phase 7.8
..........................
.......
Phase 7.8 (Checksum:b3af39) REAL time: 34 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 34 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 34 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 35 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 35 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 35 secs 
Total CPU time to Placer completion: 34 secs 

Starting Router

Phase 1: 3316 unrouted;       REAL time: 36 secs 

Phase 2: 2941 unrouted;       REAL time: 44 secs 

Phase 3: 759 unrouted;       REAL time: 44 secs 

Phase 4: 759 unrouted; (2677)      REAL time: 44 secs 

Phase 5: 857 unrouted; (2399)      REAL time: 53 secs 

Phase 6: 857 unrouted; (2399)      REAL time: 53 secs 

Phase 7: 0 unrouted; (2382)      REAL time: 59 secs 

Phase 8: 0 unrouted; (2382)      REAL time: 59 secs 

Phase 9: 0 unrouted; (1477)      REAL time: 1 mins 11 secs 

Phase 10: 0 unrouted; (1019)      REAL time: 1 mins 25 secs 

Phase 11: 0 unrouted; (1019)      REAL time: 1 mins 25 secs 

Phase 12: 0 unrouted; (1019)      REAL time: 1 mins 25 secs 

Phase 13: 0 unrouted; (1019)      REAL time: 1 mins 26 secs 

Phase 14: 0 unrouted; (1019)      REAL time: 1 mins 27 secs 

Phase 15: 0 unrouted; (1019)      REAL time: 1 mins 28 secs 

Total REAL time to Router completion: 1 mins 28 secs 
Total CPU time to Router completion: 1 mins 25 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  196 |  0.309     |  3.144      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   85 |  0.290     |  3.117      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   49 |  0.097     |  2.959      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 94

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.032ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 6.888ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 40 secs 
Total CPU time to PAR completion: 1 mins 27 secs 

Peak Memory Usage:  199 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 14:34:29 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 6 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_2> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_2> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_3> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_3> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_4> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_4> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_1/XIL_ML_UNUSED_DCM_1>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_1/XIL_ML_UNUSED_DCM_1, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_2/XIL_ML_UNUSED_DCM_2>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_2/XIL_ML_UNUSED_DCM_2, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_3/XIL_ML_UNUSED_DCM_3>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_3/XIL_ML_UNUSED_DCM_3, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_4/XIL_ML_UNUSED_DCM_4>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_4/XIL_ML_UNUSED_DCM_4, consult the device Interactive Data
   Sheet.
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" is newer than current system time.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 206: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 212: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 222: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 222: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 222: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 240: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 240: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 240: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 258: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 258: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 258: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 314: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 314: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <var_clk>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 148: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 160: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <timing_change> is assigned but never used.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 263
 1-bit register                    : 258
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <genlock_ok_o> is unconnected in block <f8g_genlock_regen>.
WARNING:Xst:1291 - FF/Latch <genlock_ok_o> is unconnected in block <f4m_genlock_regen>.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_regen_genlock_ok_o> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <f4m_genlock_regen_genlock_ok_o> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_1_system_controller_reset_channel_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     450  out of   8544     5%  
 Number of Slice Flip Flops:           438  out of  17088     2%  
 Number of 4 input LUTs:               667  out of  17088     3%  
 Number of bonded IOBs:                 27  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
------------------------------------------------------------+---------------------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                               | Load  |
------------------------------------------------------------+---------------------------------------------------------------------+-------+
HD_Gen_Channel_1_var_clk(HD_Gen_Channel_1_clock_selecting:O)| NONE(*)(HD_Gen_Channel_1_system_controller_actual_timing_var_clk_21)| 97    |
f1485_i                                                     | IBUFG+BUFG                                                          | 267   |
f1484_i                                                     | IBUFG+BUFG                                                          | 74    |
------------------------------------------------------------+---------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.286ns (Maximum Frequency: 233.318MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 3.560ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:         430 out of  17,088    2%
  Number of 4 input LUTs:             794 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          584 out of   8,544    6%
    Number of Slices containing only related logic:     584 out of     584  100%
    Number of Slices containing unrelated logic:          0 out of     584    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            811 out of  17,088    4%
  Number used as logic:                794
  Number used as a route-thru:          17
  Number of bonded IOBs:               24 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,372
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  183 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "ADVANCED 1.52 2005-01-22".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of DCM_ADVs                  4 out of 4     100%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            24 out of 320     7%
      Number of LOCed IOBs            24 out of 24    100%

   Number of OLOGICs                   3 out of 320     1%
   Number of PMVs                      1 out of 1     100%
   Number of Slices                  584 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_1 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_2 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_3 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKFX_4 has no load
WARNING:Par:276 - The signal XIL_ML_UNUSED_DCM_CLKOUT_4 has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b190) REAL time: 5 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 31 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 31 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 32 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 32 secs 

Phase 7.8
.................................
.........
Phase 7.8 (Checksum:b4904a) REAL time: 33 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 33 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 34 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 34 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 34 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 34 secs 
Total CPU time to Placer completion: 33 secs 

Starting Router

Phase 1: 3288 unrouted;       REAL time: 35 secs 

Phase 2: 2921 unrouted;       REAL time: 42 secs 

Phase 3: 719 unrouted;       REAL time: 43 secs 

Phase 4: 719 unrouted; (1152)      REAL time: 43 secs 

Phase 5: 782 unrouted; (956)      REAL time: 48 secs 

Phase 6: 784 unrouted; (956)      REAL time: 49 secs 

Phase 7: 0 unrouted; (951)      REAL time: 55 secs 

Phase 8: 0 unrouted; (951)      REAL time: 56 secs 

Phase 9: 0 unrouted; (938)      REAL time: 58 secs 

Phase 10: 0 unrouted; (324)      REAL time: 1 mins 22 secs 

Phase 11: 0 unrouted; (324)      REAL time: 1 mins 24 secs 

Phase 12: 0 unrouted; (324)      REAL time: 1 mins 24 secs 

Phase 13: 0 unrouted; (324)      REAL time: 2 mins 46 secs 

Phase 14: 0 unrouted; (324)      REAL time: 2 mins 46 secs 

Phase 15: 0 unrouted; (324)      REAL time: 4 mins 43 secs 

Total REAL time to Router completion: 4 mins 43 secs 
Total CPU time to Router completion: 4 mins 40 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  190 |  0.311     |  3.143      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   85 |  0.287     |  3.117      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   48 |  0.133     |  3.000      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 91

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.521ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 6.882ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 mins 55 secs 
Total CPU time to PAR completion: 4 mins 43 secs 

Peak Memory Usage:  195 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

Analysis completed Thu Oct 06 15:12:07 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 6 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_2> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_2> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_3> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_3> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKFX_4> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XIL_ML_UNUSED_DCM_CLKOUT_4> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_1/XIL_ML_UNUSED_DCM_1>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_1/XIL_ML_UNUSED_DCM_1, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_2/XIL_ML_UNUSED_DCM_2>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_2/XIL_ML_UNUSED_DCM_2, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_3/XIL_ML_UNUSED_DCM_3>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_3/XIL_ML_UNUSED_DCM_3, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules - Dangling pins on
   block:<XIL_ML_UNUSED_DCM_4/XIL_ML_UNUSED_DCM_4>:<DCM_ADV_DCM_ADV>.
   For VARIABLE or DIRECT phase shifting the phase shift pins PSEN PSCLK and
   PSDONE should be connected to active signals.
INFO:PhysDesignRules:727 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   XIL_ML_UNUSED_DCM_4/XIL_ML_UNUSED_DCM_4, consult the device Interactive Data
   Sheet.
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_HARDSYNC" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_LOW" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_PULSE_WIDTH_CORRECTION_HIGH" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DFS_COIN_WINDOW" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "PHASE_SHIFT" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_LFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_PHASE_SHIFT_HFC" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SPARE" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "FACTORY_JF" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_FREQUENCY_MODE" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VBG_PD" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DCM_VREG_PHASE_MARGIN" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MINTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DESKEW_MAXTAP" for site
   "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_LIVE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_DEAD_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_SETTLE_TIME" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"
WARNING:Bitgen - Unknown general data "DLL_TEST_MUX_SEL" for site "DCM_ADV_SITE"


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 206: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 212: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 222: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 222: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 222: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 240: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 240: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 240: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 258: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 258: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 258: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 314: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 314: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <var_clk>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 148: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 160: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <timing_change> is assigned but never used.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 263
 1-bit register                    : 258
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <genlock_ok_o> is unconnected in block <f8g_genlock_regen>.
WARNING:Xst:1291 - FF/Latch <genlock_ok_o> is unconnected in block <f4m_genlock_regen>.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/Xilinx71.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_regen_genlock_ok_o> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <f4m_genlock_regen_genlock_ok_o> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_1_system_controller_reset_channel_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     452  out of   8544     5%  
 Number of Slice Flip Flops:           438  out of  17088     2%  
 Number of 4 input LUTs:               669  out of  17088     3%  
 Number of bonded IOBs:                 27  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
------------------------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                  | Load  |
------------------------------------------------------------+--------------------------------------------------------+-------+
HD_Gen_Channel_1_var_clk(HD_Gen_Channel_1_clock_selecting:O)| NONE(*)(HD_Gen_Channel_1_system_controller_timing_o_15)| 97    |
f1485_i                                                     | IBUFG+BUFG                                             | 267   |
f1484_i                                                     | IBUFG+BUFG                                             | 74    |
------------------------------------------------------------+--------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.479ns (Maximum Frequency: 223.264MHz)
   Minimum input arrival time before clock: 1.894ns
   Maximum output required time after clock: 4.160ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-nt timestamp -uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc
hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         430 out of  17,088    2%
  Number of 4 input LUTs:             796 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          585 out of   8,544    6%
    Number of Slices containing only related logic:     585 out of     585  100%
    Number of Slices containing unrelated logic:          0 out of     585    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            813 out of  17,088    4%
  Number used as logic:                796
  Number used as a route-thru:          17
  Number of bonded IOBs:               24 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,381
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  177 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/Xilinx71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.200 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.54 2005-05-25".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            24 out of 320     7%
      Number of LOCed IOBs            24 out of 24    100%

   Number of OLOGICs                   3 out of 320     1%
   Number of Slices                  585 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b19d) REAL time: 9 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 9 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 48 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 48 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 48 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 49 secs 

Phase 7.8
..........................................
.......
Phase 7.8 (Checksum:b0ee4d) REAL time: 51 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 51 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 52 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 52 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 52 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 53 secs 
Total CPU time to Placer completion: 52 secs 

Starting Router

Phase 1: 3296 unrouted;       REAL time: 54 secs 

Phase 2: 2921 unrouted;       REAL time: 1 mins 5 secs 

Phase 3: 851 unrouted;       REAL time: 1 mins 6 secs 

Phase 4: 851 unrouted; (836)      REAL time: 1 mins 6 secs 

Phase 5: 871 unrouted; (558)      REAL time: 1 mins 12 secs 

Phase 6: 871 unrouted; (558)      REAL time: 1 mins 12 secs 

Phase 7: 0 unrouted; (541)      REAL time: 1 mins 15 secs 

Phase 8: 0 unrouted; (541)      REAL time: 1 mins 15 secs 

Phase 9: 0 unrouted; (427)      REAL time: 1 mins 31 secs 

Phase 10: 0 unrouted; (427)      REAL time: 1 mins 36 secs 

Phase 11: 0 unrouted; (427)      REAL time: 1 mins 36 secs 

Phase 12: 0 unrouted; (427)      REAL time: 1 mins 42 secs 

Phase 13: 0 unrouted; (427)      REAL time: 1 mins 43 secs 

Phase 14: 0 unrouted; (427)      REAL time: 1 mins 50 secs 

Phase 15: 0 unrouted; (0)      REAL time: 1 mins 50 secs 

Total REAL time to Router completion: 1 mins 50 secs 
Total CPU time to Router completion: 1 mins 49 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  190 |  0.443     |  2.612      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   85 |  0.363     |  2.542      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   48 |  0.228     |  2.483      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 3.407ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 5.922ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 3 secs 
Total CPU time to PAR completion: 1 mins 53 secs 

Peak Memory Usage:  200 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/Xilinx71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11

Analysis completed Fri Oct 07 10:51:42 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 12 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 207: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 213: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 223: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 223: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 223: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 241: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 241: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 241: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 259: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 259: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 259: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 315: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 315: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <var_clk>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 148: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 160: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <timing_change> is assigned but never used.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 263
 1-bit register                    : 258
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <genlock_ok_o> is unconnected in block <f8g_genlock_regen>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <genlock_ok_o> is unconnected in block <f4m_genlock_regen>.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/Xilinx71.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_regen_genlock_ok_o> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <f4m_genlock_regen_genlock_ok_o> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_1_system_controller_reset_channel_o has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop HD_Gen_Channel_1_system_controller_MGT_power_down_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     452  out of   8544     5%  
 Number of Slice Flip Flops:           440  out of  17088     2%  
 Number of 4 input LUTs:               669  out of  17088     3%  
 Number of bonded IOBs:                 27  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
------------------------------------------------------------+---------------------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                               | Load  |
------------------------------------------------------------+---------------------------------------------------------------------+-------+
HD_Gen_Channel_1_var_clk(HD_Gen_Channel_1_clock_selecting:O)| NONE(*)(HD_Gen_Channel_1_system_controller_actual_timing_var_clk_11)| 99    |
f1484_i                                                     | IBUFG+BUFG                                                          | 74    |
f1485_i                                                     | IBUFG+BUFG                                                          | 267   |
------------------------------------------------------------+---------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.479ns (Maximum Frequency: 223.264MHz)
   Minimum input arrival time before clock: 1.894ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pt8612\xilinx\vhdl\hd_module/_ngo
-nt timestamp -uc HD_Gen_Module.ucf -p xc4vfx20-ff672-11 hd_gen_module.ngc
hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/Xilinx/vhdl/HD_Module/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "4vfx20ff672-11".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         431 out of  17,088    2%
  Number of 4 input LUTs:             796 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          586 out of   8,544    6%
    Number of Slices containing only related logic:     586 out of     586  100%
    Number of Slices containing unrelated logic:          0 out of     586    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            813 out of  17,088    4%
  Number used as logic:                796
  Number used as a route-thru:          17
  Number of bonded IOBs:               24 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,397
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  177 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/Xilinx71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.200 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.54 2005-05-25".


Device Utilization Summary:

   Number of BUFGs                     2 out of 32      6%
   Number of BUFGCTRLs                 1 out of 32      3%
   Number of ILOGICs                   5 out of 320     1%
   Number of External IOBs            24 out of 320     7%
      Number of LOCed IOBs            24 out of 24    100%

   Number of OLOGICs                   4 out of 320     1%
   Number of Slices                  586 out of 8544    6%
      Number of SLICEMs                0 out of 4272    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98b1aa) REAL time: 9 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 9 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 47 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 47 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 48 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 48 secs 

Phase 7.8
..........................
.............
Phase 7.8 (Checksum:b254c0) REAL time: 50 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 50 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 51 secs 

Phase 10.27
Phase 10.27 (Checksum:5f5e0f6) REAL time: 51 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 51 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 52 secs 
Total CPU time to Placer completion: 51 secs 

Starting Router

Phase 1: 3302 unrouted;       REAL time: 53 secs 

Phase 2: 2929 unrouted;       REAL time: 1 mins 4 secs 

Phase 3: 812 unrouted;       REAL time: 1 mins 5 secs 

Phase 4: 812 unrouted; (2592)      REAL time: 1 mins 5 secs 

Phase 5: 799 unrouted; (2330)      REAL time: 1 mins 13 secs 

Phase 6: 803 unrouted; (2330)      REAL time: 1 mins 13 secs 

Phase 7: 0 unrouted; (2337)      REAL time: 1 mins 14 secs 

Phase 8: 0 unrouted; (2337)      REAL time: 1 mins 15 secs 

Phase 9: 0 unrouted; (1982)      REAL time: 1 mins 53 secs 

Phase 10: 0 unrouted; (1868)      REAL time: 1 mins 56 secs 

Phase 11: 0 unrouted; (1868)      REAL time: 1 mins 57 secs 

Phase 12: 0 unrouted; (1868)      REAL time: 1 mins 57 secs 

Phase 13: 0 unrouted; (1868)      REAL time: 1 mins 58 secs 

Phase 14: 0 unrouted; (1868)      REAL time: 1 mins 59 secs 

Phase 15: 0 unrouted; (1868)      REAL time: 1 mins 59 secs 

Phase 16: 0 unrouted; (0)      REAL time: 2 mins 

Total REAL time to Router completion: 2 mins 
Total CPU time to Router completion: 1 mins 58 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               f1485 | BUFGCTRL_X0Y0| No   |  190 |  0.420     |  2.600      |
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1_var |              |      |      |            |             |
|                _clk | BUFGCTRL_X0Y2| No   |   87 |  0.396     |  2.566      |
+---------------------+--------------+------+------+------------+-------------+
|               f1484 | BUFGCTRL_X0Y1| No   |   48 |  0.175     |  2.374      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 2.659ns    | 4    
  50%                                       |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH  | 6.700ns    | 6.676ns    | 1    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 12 secs 
Total CPU time to PAR completion: 2 mins 3 secs 

Peak Memory Usage:  201 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '4vfx20.nph' in environment
C:/Xilinx71.
   "hd_gen_module" is an NCD, version 3.1, device xc4vfx20, package ff672, speed
-11

Analysis completed Fri Oct 07 11:59:20 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 8 secs 







Started process "Generate Programming File".


