Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/kanish/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_top_behav xil_defaultlib.uart_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/kanish/System_Design_through_FPGA/Vivado/uart_my_code/uart_my_code.srcs/sources_1/new/uart_clk_gen.v" Line 2. Module uart_clk_gen(OVERSAMPLING_FACTOR=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kanish/System_Design_through_FPGA/Vivado/uart_my_code/uart_my_code.srcs/sources_1/new/uart_clk_gen.v" Line 2. Module uart_clk_gen(OVERSAMPLING_FACTOR=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clk_gen(OVERSAMPLING_FACTOR...
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_top_behav
