#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 11 14:04:51 2021
# Process ID: 10600
# Current directory: D:/MadziaPliki/SDUP/RLE_repo/RLE/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6056 D:\MadziaPliki\SDUP\RLE_repo\RLE\src\RLE.xpr
# Log file: D:/MadziaPliki/SDUP/RLE_repo/RLE/src/vivado.log
# Journal file: D:/MadziaPliki/SDUP/RLE_repo/RLE/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 772.320 ; gain = 126.645
update_compile_order -fileset sources_1
set_property top top_noFIFO_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_noFIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_noFIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/pkg2char_parser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pkg2char_parser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/top_noFIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_noFIFO_tb_behav xil_defaultlib.top_noFIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pkg2char_parser
Compiling module xil_defaultlib.nucleo_encoder
Compiling module xil_defaultlib.rle_encoder_beh(DATA_WIDTH=2,CTR...
Compiling module xil_defaultlib.top_noFIFO
Compiling module xil_defaultlib.top_noFIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_noFIFO_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xsim.dir/top_noFIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 11 14:15:06 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_noFIFO_tb_behav -key {Behavioral:sim_1:Functional:top_noFIFO_tb} -tclbatch {top_noFIFO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_noFIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CTR MAX=          1, DATA WIDTH=          2, CTR WIDTH=          1
stream_prev=xx, stream_in=xx
case I
stream_prev=xx, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=00
case IV
stream_prev=00, stream_in=11
case IV
stream_prev=11, stream_in=10
case IV
stream_prev=10, stream_in=11
case IV
stream_prev=11, stream_in=11
case III
stream_prev=11, stream_in=00
case IV
stream_prev=00, stream_in=01
case IV
stream_prev=01, stream_in=01
case III
stream_prev=01, stream_in=00
case IV
stream_prev=00, stream_in=01
case IV
stream_prev=01, stream_in=01
case III
stream_prev=01, stream_in=00
case IV
stream_prev=00, stream_in=00
case III
stream_prev=00, stream_in=01
case IV
stream_prev=01, stream_in=01
case III
stream_prev=01, stream_in=00
case IV
stream_prev=00, stream_in=00
case III
stream_prev=00, stream_in=11
case IV
stream_prev=11, stream_in=10
case IV
stream_prev=10, stream_in=11
case IV
stream_prev=11, stream_in=00
case IV
stream_prev=00, stream_in=01
case IV
stream_prev=01, stream_in=00
case IV
stream_prev=00, stream_in=00
case III
stream_prev=00, stream_in=11
case IV
stream_prev=11, stream_in=11
case III
stream_prev=11, stream_in=10
case IV
$finish called at time : 340 ns : File "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_noFIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 860.531 ; gain = 8.543
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CTR MAX=          1, DATA WIDTH=          2, CTR WIDTH=          1
Note: Actual FIFO Depth = 512
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
stream_prev=xx, stream_in=zz
case I
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
stream_prev=zz, stream_in=zz
case IV
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 914.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 14:41:27 2021...
