Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 31 12:03:21 2023
| Host         : LAPTOP-7A45SF4Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_control_sets_placed.rpt
| Design       : final
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            9 |
| No           | No                    | Yes                    |              79 |           26 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             167 |           49 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | kbd/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF         |                1 |              4 |
|  div1/out[0]   |                                                |                  |                4 |              8 |
|  clk_IBUF_BUFG | kbd/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | kbd/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | kbd/key                                        | rst_IBUF         |                2 |             10 |
|  clk_IBUF_BUFG | kbd/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF         |                2 |             11 |
|  kbd/E[0]      |                                                | rst_IBUF         |                5 |             16 |
|  div1/out[0]   |                                                | rst_IBUF         |                3 |             16 |
|  clk_IBUF_BUFG |                                                |                  |                5 |             16 |
|  clk_IBUF_BUFG |                                                | rst_IBUF         |               23 |             63 |
|  clk_IBUF_BUFG | kbd/op/E[0]                                    | rst_IBUF         |               41 |            126 |
+----------------+------------------------------------------------+------------------+------------------+----------------+


