design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
ISA_Controller.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7407/sources_1/imports/src/ISA_Controller.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
axi_isa_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
cross_clock_domain_resetn.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7407/sources_1/new/cross_clock_domain_resetn.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
axi_isa.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_axi_isa_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_isa_0_0/sim/design_1_axi_isa_0_0.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
