// Seed: 2527488481
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    output wand id_2
);
  supply1 id_4 = -1 - id_0;
  wire id_5 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd55,
    parameter id_6 = 32'd79
) (
    output supply1 _id_0,
    input tri id_1,
    output supply1 id_2[id_0 : id_0],
    output uwire id_3[-1 : -1],
    input wand id_4
);
  wire _id_6;
  wire id_7, id_8;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  always
  `define pp_10 0
  logic [7:0][id_6] id_11;
  ;
endmodule
