WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2504943 heartbeat IPC: 3.992 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5009087 heartbeat IPC: 3.993 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6261358 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6261358 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 9402455 heartbeat IPC: 2.276 cumulative IPC: 1.592 (Simulation time: 00 hr 01 min 10 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 15630180 heartbeat IPC: 1.606 cumulative IPC: 1.601 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 21650382 heartbeat IPC: 1.661 cumulative IPC: 1.625 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 27713132 heartbeat IPC: 1.649 cumulative IPC: 1.632 (Simulation time: 00 hr 02 min 56 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 33779385 heartbeat IPC: 1.648 cumulative IPC: 1.635 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 39725854 heartbeat IPC: 1.682 cumulative IPC: 1.644 (Simulation time: 00 hr 04 min 06 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 45740353 heartbeat IPC: 1.663 cumulative IPC: 1.646 (Simulation time: 00 hr 04 min 41 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 51732888 heartbeat IPC: 1.669 cumulative IPC: 1.649 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 57490168 heartbeat IPC: 1.737 cumulative IPC: 1.659 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 63693395 heartbeat IPC: 1.612 cumulative IPC: 1.654 (Simulation time: 00 hr 06 min 26 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 60327546 cumulative IPC: 1.658 (Simulation time: 00 hr 06 min 43 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 60327546 cumulative IPC: 1.658 (Simulation time: 00 hr 06 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_29.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.658 instructions: 100000002 cycles: 60327546
CPU 0 Branch Prediction Accuracy: 95% MPKI: 9.129 Average ROB Occupancy at Mispredict: 44.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 8e-05
BRANCH_INDIRECT: 4.94
BRANCH_CONDITIONAL: 3.84
BRANCH_DIRECT_CALL: 0.00013
BRANCH_INDIRECT_CALL: 0.353
BRANCH_RETURN: 0.00033

L1D TOTAL        ACCESS:   31054842 HIT:   30167338 MISS:     887504
L1D LOAD         ACCESS:   18907231 HIT:   18427475 MISS:     479756
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12086382 HIT:   11734116 MISS:     352266
L1D TRANSLATION  ACCESS:      61229 HIT:       5747 MISS:      55482
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 31.48 cycles
L1I TOTAL        ACCESS:    9582576 HIT:    9238381 MISS:     344195
L1I LOAD         ACCESS:    9582576 HIT:    9238381 MISS:     344195
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.505 cycles
L2C TOTAL        ACCESS:     667333 HIT:     367370 MISS:     299963
L2C LOAD         ACCESS:     444607 HIT:     262167 MISS:     182440
L2C RFO          ACCESS:      70492 HIT:       8901 MISS:      61591
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      96936 HIT:      77445 MISS:      19491
L2C TRANSLATION  ACCESS:      55298 HIT:      18857 MISS:      36441
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 87.44 cycles
LLC TOTAL        ACCESS:     360364 HIT:     225272 MISS:     135092
LLC LOAD         ACCESS:     182440 HIT:      77617 MISS:     104823
LLC RFO          ACCESS:      61591 HIT:      55758 MISS:       5833
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      79892 HIT:      74859 MISS:       5033
LLC TRANSLATION  ACCESS:      36441 HIT:      17038 MISS:      19403
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 151.6 cycles
cpu0_DTLB TOTAL        ACCESS:   23640618 HIT:   22180865 MISS:    1459753
cpu0_DTLB LOAD         ACCESS:   23640618 HIT:   22180865 MISS:    1459753
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.179 cycles
cpu0_ITLB TOTAL        ACCESS:    8653949 HIT:    8515208 MISS:     138741
cpu0_ITLB LOAD         ACCESS:    8653949 HIT:    8515208 MISS:     138741
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.903 cycles
cpu0_STLB TOTAL        ACCESS:     949221 HIT:     905909 MISS:      43312
cpu0_STLB LOAD         ACCESS:     949221 HIT:     905909 MISS:      43312
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 114.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      38483
  ROW_BUFFER_MISS:      91575
 AVG DBUS CONGESTED CYCLE: 3.872
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1570
  FULL:       3197
