#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 23:13:32 2020
# Process ID: 12020
# Current directory: C:/Users/81330/Desktop/FPGA/QSPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6916 C:\Users\81330\Desktop\FPGA\QSPI\QSPI.xpr
# Log file: C:/Users/81330/Desktop/FPGA/QSPI/vivado.log
# Journal file: C:/Users/81330/Desktop/FPGA/QSPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/81330/Desktop/FPGA/QSPI/QSPI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinxvivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 777.840 ; gain = 181.418
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Driver_HDMI.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Video_Generator.v
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'.
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom'.
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom'.
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0'.
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xml -repo_path c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom
INFO: [IP_Flow 19-1655] Copied IP 'xilinx.com:customized_ip:Picture_B_Rom:1.0' into repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom' at c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xml -repo_path c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom
INFO: [IP_Flow 19-1655] Copied IP 'xilinx.com:customized_ip:Picture_G_Rom:1.0' into repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom' at c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom'
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xml -repo_path c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom
INFO: [IP_Flow 19-1655] Copied IP 'xilinx.com:customized_ip:Picture_R_Rom:1.0' into repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom' at c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom'
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0
INFO: [IP_Flow 19-1655] Copied IP 'digilentinc.com:customized_ip:rgb2dvi_0:1.0' into repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0' at c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0'
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Gyro_Demo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Driver_HDMI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Gyro_Demo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Driver_HDMI.v:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0 C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom'.
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0 c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom'.
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0 c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom'.
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0 c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0'.
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP/component.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom
INFO: [IP_Flow 19-1655] Copied IP 'digilentinc.com:ip:rgb2dvi:1.2' into repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom' at c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom'
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_0 -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
launch_runs -jobs 6 rgb2dvi_0_synth_1
[Sat Aug  1 23:34:07 2020] Launched rgb2dvi_0_synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/rgb2dvi_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_R_Rom -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_R_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/matlab/bin/SEU_Picture_R_Rom.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_R_Rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Picture_R_Rom' to 'Picture_R_Rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Picture_R_Rom'...
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Picture_R_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Picture_R_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Picture_R_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Picture_R_Rom'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1507.734 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all Picture_R_Rom] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
launch_runs -jobs 6 Picture_R_Rom_synth_1
[Sat Aug  1 23:43:35 2020] Launched Picture_R_Rom_synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/Picture_R_Rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_G_Rom -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_G_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/matlab/bin/SEU_Picture_G_Rom.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_G_Rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Picture_G_Rom' to 'Picture_G_Rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Picture_G_Rom'...
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Picture_G_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Picture_G_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Picture_G_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Picture_G_Rom'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1507.734 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all Picture_G_Rom] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
launch_runs -jobs 6 Picture_G_Rom_synth_1
[Sat Aug  1 23:45:36 2020] Launched Picture_G_Rom_synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/Picture_G_Rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_B_Rom -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_B_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/matlab/bin/SEU_Picture_B_Rom.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_B_Rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Picture_B_Rom' to 'Picture_B_Rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Picture_B_Rom'...
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Picture_B_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Picture_B_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Picture_B_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Picture_B_Rom'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1507.734 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all Picture_B_Rom] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
launch_runs -jobs 6 Picture_B_Rom_synth_1
[Sat Aug  1 23:46:45 2020] Launched Picture_B_Rom_synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/Picture_B_Rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/component.xml. It will be created.
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v] -no_script -reset -force -quiet
remove_files  C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v
remove_files  C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v'
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'Driver_Gyro' [C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Driver_Gyro()' found in library 'xil_defaultlib'
Duplicate found at line 31 of file C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Driver_Gyro.v
	(Active) Duplicate found at line 23 of file C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v
[Sat Aug  1 23:48:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/synth_1/runme.log
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_0]
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/rgb2dvi.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/rgb2dvi.xdc' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/rgb2dvi_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/rgb2dvi_ooc.xdc' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/rgb2dvi_clocks.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/rgb2dvi_clocks.xdc' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/ClockGen.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/ClockGen.vhd' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/SyncAsync.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/SyncAsync.vhd' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/SyncAsyncReset.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/SyncAsyncReset.vhd' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/DVI_Constants.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/DVI_Constants.vhd' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/src/DVI_Constants.vhd'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/OutputSERDES.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/OutputSERDES.vhd' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/TMDS_Encoder.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/TMDS_Encoder.vhd' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/rgb2dvi.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom/RGB2DVI_IP/src/rgb2dvi.vhd' to 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'rgb2dvi_0'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'rgb2dvi_0'. Failed to generate 'VHDL Synthesis' outputs: 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0'.
report_ip_status -name ip_status
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
INFO: [IP_Flow 19-1655] Copied IP 'digilentinc.com:customized_ip:rgb2dvi_0:1.0' into repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0' at c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0/rgb2dvi_0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0'
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
INFO: [IP_Flow 19-1655] Copied IP 'digilentinc.com:customized_ip:rgb2dvi_0:1.0' into repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0' at c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0/rgb2dvi_0_1.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0'
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
INFO: [IP_Flow 19-1655] Copied IP 'digilentinc.com:customized_ip:rgb2dvi_0:1.0' into repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0' at c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0/rgb2dvi_0_2.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0'
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
INFO: [IP_Flow 19-1655] Copied IP 'digilentinc.com:customized_ip:rgb2dvi_0:1.0' into repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0' at c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0/rgb2dvi_0_3.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0'
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP/component.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
INFO: [IP_Flow 19-1655] Copied IP 'digilentinc.com:ip:rgb2dvi:1.2' into repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0' at c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0/RGB2DVI_IP.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0'
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_1 -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_1]
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_1'...
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_1'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_1] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
launch_runs -jobs 6 rgb2dvi_1_synth_1
[Sat Aug  1 23:54:06 2020] Launched rgb2dvi_1_synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/rgb2dvi_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run rgb2dvi_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/rgb2dvi_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/synth_1

launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'Driver_Gyro' [C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Driver_Gyro()' found in library 'xil_defaultlib'
Duplicate found at line 31 of file C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Driver_Gyro.v
	(Active) Duplicate found at line 23 of file C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
[Sat Aug  1 23:54:18 2020] Launched rgb2dvi_0_synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/rgb2dvi_0_synth_1/runme.log
[Sat Aug  1 23:54:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Aug  1 23:55:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 23:56:45 2020...
