<dec f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.h' l='147' type='llvm::SDValue llvm::XCoreTargetLowering::LowerCCCArguments(llvm::SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt;ISD::InputArg&gt; &amp; Ins, const llvm::SDLoc &amp; dl, llvm::SelectionDAG &amp; DAG, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; InVals) const'/>
<doc f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.h' l='146'>// Lower Operand helpers</doc>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1248' u='c' c='_ZNK4llvm19XCoreTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<def f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1257' ll='1413' type='llvm::SDValue llvm::XCoreTargetLowering::LowerCCCArguments(llvm::SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt;ISD::InputArg&gt; &amp; Ins, const llvm::SDLoc &amp; dl, llvm::SelectionDAG &amp; DAG, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; InVals) const'/>
<doc f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1253'>/// LowerCCCArguments - transform physical registers into
/// virtual registers and generate load operations for
/// arguments places on the stack.
/// TODO: sret</doc>
