// Seed: 1301494889
module module_1 (
    input tri  id_0,
    input tri1 module_0,
    input tri  id_2
);
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    input tri id_10,
    output supply1 id_11
);
  integer id_13;
  assign id_6 = 1;
  module_0(
      id_8, id_5, id_8
  );
  uwire id_14 = id_2;
endmodule
