// Seed: 4042359163
module module_0 (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    input wire id_3,
    input tri id_4,
    output tri id_5,
    output wand id_6,
    output wire id_7,
    output tri id_8,
    input uwire id_9,
    input tri0 id_10,
    output wor id_11,
    input tri1 id_12,
    output supply1 id_13,
    input uwire id_14,
    input wor id_15
);
  assign id_11 = 1;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
    , id_14,
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri id_8,
    output supply0 id_9,
    output wire id_10,
    output wire id_11,
    input tri id_12
);
  wire id_15, id_16, id_17, id_18;
  module_0(
      id_9,
      id_2,
      id_10,
      id_2,
      id_2,
      id_10,
      id_9,
      id_10,
      id_11,
      id_5,
      id_5,
      id_11,
      id_6,
      id_10,
      id_4,
      id_8
  );
endmodule
