// Seed: 1772578712
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  assign id_3 = id_3;
  wire id_5;
  tri0 id_6;
  wire id_7;
  wire id_8;
  id_9(
      id_6, 1
  );
endmodule
module module_1;
  uwire id_2;
  assign id_2 = 1;
  wire id_3;
  module_0(
      id_3, id_2
  );
  wire id_4;
endmodule
module module_2 (
    output wand  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output tri   id_3,
    input  wire  id_4,
    input  uwire id_5,
    output wor   id_6
);
  wire id_8;
  module_0(
      id_8, id_8
  );
endmodule
