read -sv run_verilog_mid/adder_32b_9_60_569e2cbfae4fcd783ce4f561c7b764d3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_60_569e2cbfae4fcd783ce4f561c7b764d3_yosys.v
