Info: Starting: Create simulation model
Info: qsys-generate D:\gbt_fpga\tags\gbt_fpga_4_0\example_designs\altera_a10\core_sources\rx_frameclk_pll\rx_frameclk_pll.qsys --simulation=VERILOG --output-directory=D:\gbt_fpga\tags\gbt_fpga_4_0\example_designs\altera_a10\core_sources\rx_frameclk_pll\rx_frameclk_pll --family="Arria 10" --part=10AX115S3F45E2SG
Progress: Loading rx_frameclk_pll/rx_frameclk_pll.qsys
Progress: Reading input file
Progress: Adding iopll_0 [altera_iopll 15.1]
Progress: Parameterizing module iopll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: rx_frameclk_pll.iopll_0: Able to implement PLL with user settings
Info: rx_frameclk_pll: "Transforming system: rx_frameclk_pll"
Info: rx_frameclk_pll: Running transform generation_view_transform
Info: rx_frameclk_pll: Running transform generation_view_transform took 0.000s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.001s
Info: rx_frameclk_pll: Running transform merlin_avalon_transform
Info: rx_frameclk_pll: Running transform merlin_avalon_transform took 0.032s
Info: rx_frameclk_pll: "Naming system components in system: rx_frameclk_pll"
Info: rx_frameclk_pll: "Processing generation queue"
Info: rx_frameclk_pll: "Generating: rx_frameclk_pll"
Info: rx_frameclk_pll: "Generating: rx_frameclk_pll_altera_iopll_151_zl46mda"
Info: rx_frameclk_pll: Done "rx_frameclk_pll" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\gbt_fpga\tags\gbt_fpga_4_0\example_designs\altera_a10\core_sources\rx_frameclk_pll\rx_frameclk_pll\rx_frameclk_pll.spd --output-directory=D:/gbt_fpga/tags/gbt_fpga_4_0/example_designs/altera_a10/core_sources/rx_frameclk_pll/rx_frameclk_pll/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\gbt_fpga\tags\gbt_fpga_4_0\example_designs\altera_a10\core_sources\rx_frameclk_pll\rx_frameclk_pll\rx_frameclk_pll.spd --output-directory=D:/gbt_fpga/tags/gbt_fpga_4_0/example_designs/altera_a10/core_sources/rx_frameclk_pll/rx_frameclk_pll/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/gbt_fpga/tags/gbt_fpga_4_0/example_designs/altera_a10/core_sources/rx_frameclk_pll/rx_frameclk_pll/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/gbt_fpga/tags/gbt_fpga_4_0/example_designs/altera_a10/core_sources/rx_frameclk_pll/rx_frameclk_pll/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/gbt_fpga/tags/gbt_fpga_4_0/example_designs/altera_a10/core_sources/rx_frameclk_pll/rx_frameclk_pll/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/gbt_fpga/tags/gbt_fpga_4_0/example_designs/altera_a10/core_sources/rx_frameclk_pll/rx_frameclk_pll/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/gbt_fpga/tags/gbt_fpga_4_0/example_designs/altera_a10/core_sources/rx_frameclk_pll/rx_frameclk_pll/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/gbt_fpga/tags/gbt_fpga_4_0/example_designs/altera_a10/core_sources/rx_frameclk_pll/rx_frameclk_pll/sim/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\gbt_fpga\tags\gbt_fpga_4_0\example_designs\altera_a10\core_sources\rx_frameclk_pll\rx_frameclk_pll.qsys --block-symbol-file --output-directory=D:\gbt_fpga\tags\gbt_fpga_4_0\example_designs\altera_a10\core_sources\rx_frameclk_pll\rx_frameclk_pll --family="Arria 10" --part=10AX115S3F45E2SG
Progress: Loading rx_frameclk_pll/rx_frameclk_pll.qsys
Progress: Reading input file
Progress: Adding iopll_0 [altera_iopll 15.1]
Progress: Parameterizing module iopll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: rx_frameclk_pll.iopll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\gbt_fpga\tags\gbt_fpga_4_0\example_designs\altera_a10\core_sources\rx_frameclk_pll\rx_frameclk_pll.qsys --synthesis=VERILOG --output-directory=D:\gbt_fpga\tags\gbt_fpga_4_0\example_designs\altera_a10\core_sources\rx_frameclk_pll\rx_frameclk_pll --family="Arria 10" --part=10AX115S3F45E2SG
Progress: Loading rx_frameclk_pll/rx_frameclk_pll.qsys
Progress: Reading input file
Progress: Adding iopll_0 [altera_iopll 15.1]
Progress: Parameterizing module iopll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: rx_frameclk_pll.iopll_0: Able to implement PLL with user settings
Info: rx_frameclk_pll: "Transforming system: rx_frameclk_pll"
Info: rx_frameclk_pll: Running transform generation_view_transform
Info: rx_frameclk_pll: Running transform generation_view_transform took 0.000s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: rx_frameclk_pll: Running transform merlin_avalon_transform
Info: rx_frameclk_pll: Running transform merlin_avalon_transform took 0.008s
Info: rx_frameclk_pll: "Naming system components in system: rx_frameclk_pll"
Info: rx_frameclk_pll: "Processing generation queue"
Info: rx_frameclk_pll: "Generating: rx_frameclk_pll"
Info: rx_frameclk_pll: "Generating: rx_frameclk_pll_altera_iopll_151_zl46mda"
Info: rx_frameclk_pll: Done "rx_frameclk_pll" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
