<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1754pt" height="1032pt"
 viewBox="0.00 0.00 1754.42 1032.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1028)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1028 1750.42,-1028 1750.42,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=true&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M52.39,-8C52.39,-8 1688.39,-8 1688.39,-8 1694.39,-8 1700.39,-14 1700.39,-20 1700.39,-20 1700.39,-1004 1700.39,-1004 1700.39,-1010 1694.39,-1016 1688.39,-1016 1688.39,-1016 52.39,-1016 52.39,-1016 46.39,-1016 40.39,-1010 40.39,-1004 40.39,-1004 40.39,-20 40.39,-20 40.39,-14 46.39,-8 52.39,-8"/>
<text text-anchor="middle" x="870.39" y="-1000.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="870.39" y="-985.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=2147483648:2684354560&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M60.39,-16C60.39,-16 1680.39,-16 1680.39,-16 1686.39,-16 1692.39,-22 1692.39,-28 1692.39,-28 1692.39,-958 1692.39,-958 1692.39,-964 1686.39,-970 1680.39,-970 1680.39,-970 60.39,-970 60.39,-970 54.39,-970 48.39,-964 48.39,-958 48.39,-958 48.39,-28 48.39,-28 48.39,-22 54.39,-16 60.39,-16"/>
<text text-anchor="middle" x="870.39" y="-954.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="870.39" y="-939.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_iobus</title>
<g id="a_clust5"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=1&#10;frontend_latency=2&#10;header_latency=1&#10;power_model=&#10;power_state=system.iobus.power_state&#10;&#13;esponse_latency=2&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M433.39,-154C433.39,-154 669.39,-154 669.39,-154 675.39,-154 681.39,-160 681.39,-166 681.39,-166 681.39,-232 681.39,-232 681.39,-238 675.39,-244 669.39,-244 669.39,-244 433.39,-244 433.39,-244 427.39,-244 421.39,-238 421.39,-232 421.39,-232 421.39,-166 421.39,-166 421.39,-160 427.39,-154 433.39,-154"/>
<text text-anchor="middle" x="551.39" y="-228.8" font-family="Arial" font-size="14.00" fill="#000000">iobus </text>
<text text-anchor="middle" x="551.39" y="-213.8" font-family="Arial" font-size="14.00" fill="#000000">: IOXBar</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M170.39,-276C170.39,-276 482.39,-276 482.39,-276 488.39,-276 494.39,-282 494.39,-288 494.39,-288 494.39,-492 494.39,-492 494.39,-498 488.39,-504 482.39,-504 482.39,-504 170.39,-504 170.39,-504 164.39,-504 158.39,-498 158.39,-492 158.39,-492 158.39,-288 158.39,-288 158.39,-282 164.39,-276 170.39,-276"/>
<text text-anchor="middle" x="326.39" y="-488.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="326.39" y="-473.8" font-family="Arial" font-size="14.00" fill="#000000">: MemBus</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_system_membus_badaddr_responder</title>
<g id="a_clust8"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=system.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=system&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M292.39,-284C292.39,-284 406.39,-284 406.39,-284 412.39,-284 418.39,-290 418.39,-296 418.39,-296 418.39,-362 418.39,-362 418.39,-368 412.39,-374 406.39,-374 406.39,-374 292.39,-374 292.39,-374 286.39,-374 280.39,-368 280.39,-362 280.39,-362 280.39,-296 280.39,-296 280.39,-290 286.39,-284 292.39,-284"/>
<text text-anchor="middle" x="349.39" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="349.39" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust12" class="cluster">
<title>cluster_system_platform</title>
<g id="a_clust12"><a xlink:title="clint=system.platform.clint&#10;eventq_index=0&#10;plic=system.platform.plic&#10;system=system&#10;uart_int_id=10">
<path fill="#bab6ae" stroke="#000000" d="M356.39,-650C356.39,-650 792.39,-650 792.39,-650 798.39,-650 804.39,-656 804.39,-662 804.39,-662 804.39,-912 804.39,-912 804.39,-918 798.39,-924 792.39,-924 792.39,-924 356.39,-924 356.39,-924 350.39,-924 344.39,-918 344.39,-912 344.39,-912 344.39,-662 344.39,-662 344.39,-656 350.39,-650 356.39,-650"/>
<text text-anchor="middle" x="574.39" y="-908.8" font-family="Arial" font-size="14.00" fill="#000000">platform </text>
<text text-anchor="middle" x="574.39" y="-893.8" font-family="Arial" font-size="14.00" fill="#000000">: HiFive</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_platform_clint</title>
<g id="a_clust13"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;mtimecmp_reset_value=18446744073709551615&#10;&#10;um_threads=1&#10;pio_addr=33554432&#10;pio_latency=100000&#10;pio_size=49152&#10;power_model=&#10;power_state=system.platform.clint.power_state&#10;&#13;eset_mtimecmp=false&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M428.39,-658C428.39,-658 548.39,-658 548.39,-658 554.39,-658 560.39,-664 560.39,-670 560.39,-670 560.39,-736 560.39,-736 560.39,-742 554.39,-748 548.39,-748 548.39,-748 428.39,-748 428.39,-748 422.39,-748 416.39,-742 416.39,-736 416.39,-736 416.39,-670 416.39,-670 416.39,-664 422.39,-658 428.39,-658"/>
<text text-anchor="middle" x="488.39" y="-732.8" font-family="Arial" font-size="14.00" fill="#000000">clint </text>
<text text-anchor="middle" x="488.39" y="-717.8" font-family="Arial" font-size="14.00" fill="#000000">: Clint</text>
</a>
</g>
</g>
<g id="clust15" class="cluster">
<title>cluster_system_platform_plic</title>
<g id="a_clust15"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;hart_config=MS&#10;&#10;_contexts=0&#10;&#10;_src=21&#10;pio_addr=201326592&#10;pio_latency=100000&#10;pio_size=67108864&#10;power_model=&#10;power_state=system.platform.plic.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M485.39,-788C485.39,-788 531.39,-788 531.39,-788 537.39,-788 543.39,-794 543.39,-800 543.39,-800 543.39,-866 543.39,-866 543.39,-872 537.39,-878 531.39,-878 531.39,-878 485.39,-878 485.39,-878 479.39,-878 473.39,-872 473.39,-866 473.39,-866 473.39,-800 473.39,-800 473.39,-794 479.39,-788 485.39,-788"/>
<text text-anchor="middle" x="508.39" y="-862.8" font-family="Arial" font-size="14.00" fill="#000000">plic </text>
<text text-anchor="middle" x="508.39" y="-847.8" font-family="Arial" font-size="14.00" fill="#000000">: Plic</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_platform_pci_host</title>
<g id="a_clust17"><a xlink:title="clk_domain=system.clk_domain&#10;conf_base=805306368&#10;conf_device_bits=12&#10;conf_size=268435456&#10;eventq_index=0&#10;int_base=16&#10;int_count=4&#10;pci_dma_base=0&#10;pci_mem_base=1073741824&#10;pci_pio_base=788529152&#10;platform=system.platform&#10;power_model=&#10;power_state=system.platform.pci_host.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M656.39,-788C656.39,-788 784.39,-788 784.39,-788 790.39,-788 796.39,-794 796.39,-800 796.39,-800 796.39,-866 796.39,-866 796.39,-872 790.39,-878 784.39,-878 784.39,-878 656.39,-878 656.39,-878 650.39,-878 644.39,-872 644.39,-866 644.39,-866 644.39,-800 644.39,-800 644.39,-794 650.39,-788 656.39,-788"/>
<text text-anchor="middle" x="720.39" y="-862.8" font-family="Arial" font-size="14.00" fill="#000000">pci_host </text>
<text text-anchor="middle" x="720.39" y="-847.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericRiscvPciHost</text>
</a>
</g>
</g>
<g id="clust19" class="cluster">
<title>cluster_system_platform_uart</title>
<g id="a_clust19"><a xlink:title="clk_domain=system.clk_domain&#10;device=system.platform.terminal&#10;eventq_index=0&#10;pio_addr=268435456&#10;pio_latency=100000&#10;pio_size=8&#10;platform=system.platform&#10;power_model=&#10;power_state=system.platform.uart.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M364.39,-788C364.39,-788 453.39,-788 453.39,-788 459.39,-788 465.39,-794 465.39,-800 465.39,-800 465.39,-866 465.39,-866 465.39,-872 459.39,-878 453.39,-878 453.39,-878 364.39,-878 364.39,-878 358.39,-878 352.39,-872 352.39,-866 352.39,-866 352.39,-800 352.39,-800 352.39,-794 358.39,-788 364.39,-788"/>
<text text-anchor="middle" x="408.89" y="-862.8" font-family="Arial" font-size="14.00" fill="#000000">uart </text>
<text text-anchor="middle" x="408.89" y="-847.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvUart8250</text>
</a>
</g>
</g>
<g id="clust22" class="cluster">
<title>cluster_system_platform_rtc</title>
<g id="a_clust22"><a xlink:title="bcd=false&#10;eventq_index=0&#10;frequency=10000&#10;time=Sun Jan &#160;1 00:00:00 2012">
<path fill="#9f9c95" stroke="#000000" d="M563.39,-788C563.39,-788 624.39,-788 624.39,-788 630.39,-788 636.39,-794 636.39,-800 636.39,-800 636.39,-866 636.39,-866 636.39,-872 630.39,-878 624.39,-878 624.39,-878 563.39,-878 563.39,-878 557.39,-878 551.39,-872 551.39,-866 551.39,-866 551.39,-800 551.39,-800 551.39,-794 557.39,-788 563.39,-788"/>
<text text-anchor="middle" x="593.89" y="-862.8" font-family="Arial" font-size="14.00" fill="#000000">rtc </text>
<text text-anchor="middle" x="593.89" y="-847.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvRTC</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_system_bridge</title>
<g id="a_clust23"><a xlink:title="clk_domain=system.clk_domain&#10;delay=50000&#10;eventq_index=0&#10;power_model=&#10;power_state=system.bridge.power_state&#10;&#13;anges=268435456:268435464&#10;&#13;eq_size=16&#10;&#13;esp_size=16">
<path fill="#bab6ae" stroke="#000000" d="M235.39,-24C235.39,-24 457.39,-24 457.39,-24 463.39,-24 469.39,-30 469.39,-36 469.39,-36 469.39,-102 469.39,-102 469.39,-108 463.39,-114 457.39,-114 457.39,-114 235.39,-114 235.39,-114 229.39,-114 223.39,-108 223.39,-102 223.39,-102 223.39,-36 223.39,-36 223.39,-30 229.39,-24 235.39,-24"/>
<text text-anchor="middle" x="346.39" y="-98.8" font-family="Arial" font-size="14.00" fill="#000000">bridge </text>
<text text-anchor="middle" x="346.39" y="-83.8" font-family="Arial" font-size="14.00" fill="#000000">: Bridge</text>
</a>
</g>
</g>
<g id="clust29" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust29"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M902.39,-276C902.39,-276 1662.39,-276 1662.39,-276 1668.39,-276 1674.39,-282 1674.39,-288 1674.39,-288 1674.39,-630 1674.39,-630 1674.39,-636 1668.39,-642 1662.39,-642 1662.39,-642 902.39,-642 902.39,-642 896.39,-642 890.39,-636 890.39,-630 890.39,-630 890.39,-288 890.39,-288 890.39,-282 896.39,-276 902.39,-276"/>
<text text-anchor="middle" x="1282.39" y="-626.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="1282.39" y="-611.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust30" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust30"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1302.39,-398C1302.39,-398 1654.39,-398 1654.39,-398 1660.39,-398 1666.39,-404 1666.39,-410 1666.39,-410 1666.39,-584 1666.39,-584 1666.39,-590 1660.39,-596 1654.39,-596 1654.39,-596 1302.39,-596 1302.39,-596 1296.39,-596 1290.39,-590 1290.39,-584 1290.39,-584 1290.39,-410 1290.39,-410 1290.39,-404 1296.39,-398 1302.39,-398"/>
<text text-anchor="middle" x="1478.39" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1478.39" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust31" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust31"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1310.39,-406C1310.39,-406 1462.39,-406 1462.39,-406 1468.39,-406 1474.39,-412 1474.39,-418 1474.39,-418 1474.39,-538 1474.39,-538 1474.39,-544 1468.39,-550 1462.39,-550 1462.39,-550 1310.39,-550 1310.39,-550 1304.39,-550 1298.39,-544 1298.39,-538 1298.39,-538 1298.39,-418 1298.39,-418 1298.39,-412 1304.39,-406 1310.39,-406"/>
<text text-anchor="middle" x="1386.39" y="-534.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1386.39" y="-519.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust32" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust32"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1318.39,-414C1318.39,-414 1454.39,-414 1454.39,-414 1460.39,-414 1466.39,-420 1466.39,-426 1466.39,-426 1466.39,-492 1466.39,-492 1466.39,-498 1460.39,-504 1454.39,-504 1454.39,-504 1318.39,-504 1318.39,-504 1312.39,-504 1306.39,-498 1306.39,-492 1306.39,-492 1306.39,-426 1306.39,-426 1306.39,-420 1312.39,-414 1318.39,-414"/>
<text text-anchor="middle" x="1386.39" y="-488.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1386.39" y="-473.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust34" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust34"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1494.39,-406C1494.39,-406 1646.39,-406 1646.39,-406 1652.39,-406 1658.39,-412 1658.39,-418 1658.39,-418 1658.39,-538 1658.39,-538 1658.39,-544 1652.39,-550 1646.39,-550 1646.39,-550 1494.39,-550 1494.39,-550 1488.39,-550 1482.39,-544 1482.39,-538 1482.39,-538 1482.39,-418 1482.39,-418 1482.39,-412 1488.39,-406 1494.39,-406"/>
<text text-anchor="middle" x="1570.39" y="-534.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1570.39" y="-519.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust35" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust35"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1502.39,-414C1502.39,-414 1638.39,-414 1638.39,-414 1644.39,-414 1650.39,-420 1650.39,-426 1650.39,-426 1650.39,-492 1650.39,-492 1650.39,-498 1644.39,-504 1638.39,-504 1638.39,-504 1502.39,-504 1502.39,-504 1496.39,-504 1490.39,-498 1490.39,-492 1490.39,-492 1490.39,-426 1490.39,-426 1490.39,-420 1496.39,-414 1502.39,-414"/>
<text text-anchor="middle" x="1570.39" y="-488.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1570.39" y="-473.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust148" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust148"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1104.39,-284C1104.39,-284 1266.39,-284 1266.39,-284 1272.39,-284 1278.39,-290 1278.39,-296 1278.39,-296 1278.39,-362 1278.39,-362 1278.39,-368 1272.39,-374 1266.39,-374 1266.39,-374 1104.39,-374 1104.39,-374 1098.39,-374 1092.39,-368 1092.39,-362 1092.39,-362 1092.39,-296 1092.39,-296 1092.39,-290 1098.39,-284 1104.39,-284"/>
<text text-anchor="middle" x="1185.39" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1185.39" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust154"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M910.39,-284C910.39,-284 1072.39,-284 1072.39,-284 1078.39,-284 1084.39,-290 1084.39,-296 1084.39,-296 1084.39,-362 1084.39,-362 1084.39,-368 1078.39,-374 1072.39,-374 1072.39,-374 910.39,-374 910.39,-374 904.39,-374 898.39,-368 898.39,-362 898.39,-362 898.39,-296 898.39,-296 898.39,-290 904.39,-284 910.39,-284"/>
<text text-anchor="middle" x="991.39" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="991.39" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust160" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust160"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1298.39,-284C1298.39,-284 1460.39,-284 1460.39,-284 1466.39,-284 1472.39,-290 1472.39,-296 1472.39,-296 1472.39,-362 1472.39,-362 1472.39,-368 1466.39,-374 1460.39,-374 1460.39,-374 1298.39,-374 1298.39,-374 1292.39,-374 1286.39,-368 1286.39,-362 1286.39,-362 1286.39,-296 1286.39,-296 1286.39,-290 1292.39,-284 1298.39,-284"/>
<text text-anchor="middle" x="1379.39" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1379.39" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust166" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust166"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1492.39,-284C1492.39,-284 1654.39,-284 1654.39,-284 1660.39,-284 1666.39,-290 1666.39,-296 1666.39,-296 1666.39,-362 1666.39,-362 1666.39,-368 1660.39,-374 1654.39,-374 1654.39,-374 1492.39,-374 1492.39,-374 1486.39,-374 1480.39,-368 1480.39,-362 1480.39,-362 1480.39,-296 1480.39,-296 1480.39,-290 1486.39,-284 1492.39,-284"/>
<text text-anchor="middle" x="1573.39" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1573.39" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust173" class="cluster">
<title>cluster_system_iocache</title>
<g id="a_clust173"><a xlink:title="addr_ranges=2147483648:2684354560&#10;assoc=8&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=50&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.iocache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.iocache.replacement_policy&#10;&#13;esponse_latency=50&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=50&#10;tags=system.iocache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M514.39,-284C514.39,-284 676.39,-284 676.39,-284 682.39,-284 688.39,-290 688.39,-296 688.39,-296 688.39,-362 688.39,-362 688.39,-368 682.39,-374 676.39,-374 676.39,-374 514.39,-374 514.39,-374 508.39,-374 502.39,-368 502.39,-362 502.39,-362 502.39,-296 502.39,-296 502.39,-290 508.39,-284 514.39,-284"/>
<text text-anchor="middle" x="595.39" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">iocache </text>
<text text-anchor="middle" x="595.39" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: IOCache</text>
</a>
</g>
</g>
<g id="clust179" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust179"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M708.39,-284C708.39,-284 870.39,-284 870.39,-284 876.39,-284 882.39,-290 882.39,-296 882.39,-296 882.39,-362 882.39,-362 882.39,-368 876.39,-374 870.39,-374 870.39,-374 708.39,-374 708.39,-374 702.39,-374 696.39,-368 696.39,-362 696.39,-362 696.39,-296 696.39,-296 696.39,-290 702.39,-284 708.39,-284"/>
<text text-anchor="middle" x="789.39" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="789.39" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust185" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust185"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M634.39,-414C634.39,-414 870.39,-414 870.39,-414 876.39,-414 882.39,-420 882.39,-426 882.39,-426 882.39,-492 882.39,-492 882.39,-498 876.39,-504 870.39,-504 870.39,-504 634.39,-504 634.39,-504 628.39,-504 622.39,-498 622.39,-492 622.39,-492 622.39,-426 622.39,-426 622.39,-420 628.39,-414 634.39,-414"/>
<text text-anchor="middle" x="752.39" y="-488.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="752.39" y="-473.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust188" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust188"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M78.39,-284C78.39,-284 138.39,-284 138.39,-284 144.39,-284 150.39,-290 150.39,-296 150.39,-296 150.39,-362 150.39,-362 150.39,-368 144.39,-374 138.39,-374 138.39,-374 78.39,-374 78.39,-374 72.39,-374 66.39,-368 66.39,-362 66.39,-362 66.39,-296 66.39,-296 66.39,-290 72.39,-284 78.39,-284"/>
<text text-anchor="middle" x="108.39" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="108.39" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M323.89,-702C323.89,-702 256.89,-702 256.89,-702 250.89,-702 244.89,-696 244.89,-690 244.89,-690 244.89,-678 244.89,-678 244.89,-672 250.89,-666 256.89,-666 256.89,-666 323.89,-666 323.89,-666 329.89,-666 335.89,-672 335.89,-678 335.89,-678 335.89,-690 335.89,-690 335.89,-696 329.89,-702 323.89,-702"/>
<text text-anchor="middle" x="290.39" y="-680.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node4" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M474.39,-458C474.39,-458 390.39,-458 390.39,-458 384.39,-458 378.39,-452 378.39,-446 378.39,-446 378.39,-434 378.39,-434 378.39,-428 384.39,-422 390.39,-422 390.39,-422 474.39,-422 474.39,-422 480.39,-422 486.39,-428 486.39,-434 486.39,-434 486.39,-446 486.39,-446 486.39,-452 480.39,-458 474.39,-458"/>
<text text-anchor="middle" x="432.39" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M336.1,-666.87C348.31,-660.7 360.55,-652.54 369.39,-642 412.41,-590.71 426.12,-509.99 430.44,-468.16"/>
<polygon fill="black" stroke="black" points="433.93,-468.44 431.37,-458.16 426.96,-467.8 433.93,-468.44"/>
</g>
<!-- system_iobus_cpu_side_ports -->
<g id="node2" class="node">
<title>system_iobus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M661.39,-198C661.39,-198 577.39,-198 577.39,-198 571.39,-198 565.39,-192 565.39,-186 565.39,-186 565.39,-174 565.39,-174 565.39,-168 571.39,-162 577.39,-162 577.39,-162 661.39,-162 661.39,-162 667.39,-162 673.39,-168 673.39,-174 673.39,-174 673.39,-186 673.39,-186 673.39,-192 667.39,-198 661.39,-198"/>
<text text-anchor="middle" x="619.39" y="-176.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_bridge_mem_side_port -->
<g id="node14" class="node">
<title>system_bridge_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M449.89,-68C449.89,-68 362.89,-68 362.89,-68 356.89,-68 350.89,-62 350.89,-56 350.89,-56 350.89,-44 350.89,-44 350.89,-38 356.89,-32 362.89,-32 362.89,-32 449.89,-32 449.89,-32 455.89,-32 461.89,-38 461.89,-44 461.89,-44 461.89,-56 461.89,-56 461.89,-62 455.89,-68 449.89,-68"/>
<text text-anchor="middle" x="406.39" y="-46.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- system_iobus_cpu_side_ports&#45;&gt;system_bridge_mem_side_port -->
<g id="edge2" class="edge">
<title>system_iobus_cpu_side_ports&#45;&gt;system_bridge_mem_side_port</title>
<path fill="none" stroke="black" d="M581.86,-156.44C539.91,-131.24 472.92,-90.98 435,-68.19"/>
<polygon fill="black" stroke="black" points="580.29,-159.59 590.66,-161.74 583.9,-153.59 580.29,-159.59"/>
</g>
<!-- system_iobus_mem_side_ports -->
<g id="node3" class="node">
<title>system_iobus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M535.39,-198C535.39,-198 441.39,-198 441.39,-198 435.39,-198 429.39,-192 429.39,-186 429.39,-186 429.39,-174 429.39,-174 429.39,-168 435.39,-162 441.39,-162 441.39,-162 535.39,-162 535.39,-162 541.39,-162 547.39,-168 547.39,-174 547.39,-174 547.39,-186 547.39,-186 547.39,-192 541.39,-198 535.39,-198"/>
<text text-anchor="middle" x="488.39" y="-176.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_iocache_mem_side -->
<g id="node29" class="node">
<title>system_iocache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M578.39,-328C578.39,-328 522.39,-328 522.39,-328 516.39,-328 510.39,-322 510.39,-316 510.39,-316 510.39,-304 510.39,-304 510.39,-298 516.39,-292 522.39,-292 522.39,-292 578.39,-292 578.39,-292 584.39,-292 590.39,-298 590.39,-304 590.39,-304 590.39,-316 590.39,-316 590.39,-322 584.39,-328 578.39,-328"/>
<text text-anchor="middle" x="550.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side -->
<g id="edge3" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side</title>
<path fill="none" stroke="black" d="M455.09,-414.37C478.34,-389.16 513.88,-350.6 534.35,-328.4"/>
<polygon fill="black" stroke="black" points="452.51,-412.01 448.3,-421.74 457.66,-416.76 452.51,-412.01"/>
</g>
<!-- system_l2_mem_side -->
<g id="node31" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M772.39,-328C772.39,-328 716.39,-328 716.39,-328 710.39,-328 704.39,-322 704.39,-316 704.39,-316 704.39,-304 704.39,-304 704.39,-298 710.39,-292 716.39,-292 716.39,-292 772.39,-292 772.39,-292 778.39,-292 784.39,-298 784.39,-304 784.39,-304 784.39,-316 784.39,-316 784.39,-322 778.39,-328 772.39,-328"/>
<text text-anchor="middle" x="744.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M496.24,-425.23C567.72,-409.47 675.76,-384.49 692.39,-374 710.62,-362.5 725.54,-342.44 734.64,-328.05"/>
<polygon fill="black" stroke="black" points="495.43,-421.82 486.41,-427.39 496.93,-428.66 495.43,-421.82"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node5" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M272.39,-458C272.39,-458 178.39,-458 178.39,-458 172.39,-458 166.39,-452 166.39,-446 166.39,-446 166.39,-434 166.39,-434 166.39,-428 172.39,-422 178.39,-422 178.39,-422 272.39,-422 272.39,-422 278.39,-422 284.39,-428 284.39,-434 284.39,-434 284.39,-446 284.39,-446 284.39,-452 278.39,-458 272.39,-458"/>
<text text-anchor="middle" x="225.39" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_bridge_cpu_side_port -->
<g id="node15" class="node">
<title>system_bridge_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M320.89,-68C320.89,-68 243.89,-68 243.89,-68 237.89,-68 231.89,-62 231.89,-56 231.89,-56 231.89,-44 231.89,-44 231.89,-38 237.89,-32 243.89,-32 243.89,-32 320.89,-32 320.89,-32 326.89,-32 332.89,-38 332.89,-44 332.89,-44 332.89,-56 332.89,-56 332.89,-62 326.89,-68 320.89,-68"/>
<text text-anchor="middle" x="282.39" y="-46.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_bridge_cpu_side_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_bridge_cpu_side_port</title>
<path fill="none" stroke="black" d="M227.91,-421.83C236.89,-360.74 267.31,-153.63 278.35,-78.51"/>
<polygon fill="black" stroke="black" points="281.84,-78.82 279.83,-68.41 274.92,-77.8 281.84,-78.82"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node34" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M130.39,-328C130.39,-328 100.39,-328 100.39,-328 94.39,-328 88.39,-322 88.39,-316 88.39,-316 88.39,-304 88.39,-304 88.39,-298 94.39,-292 100.39,-292 100.39,-292 130.39,-292 130.39,-292 136.39,-292 142.39,-298 142.39,-304 142.39,-304 142.39,-316 142.39,-316 142.39,-322 136.39,-328 130.39,-328"/>
<text text-anchor="middle" x="115.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge6" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M203.74,-421.89C188.87,-409.51 169.21,-391.89 154.39,-374 145,-362.67 136.21,-348.88 129.37,-337.1"/>
<polygon fill="black" stroke="black" points="132.28,-335.14 124.32,-328.16 126.19,-338.59 132.28,-335.14"/>
</g>
<!-- system_membus_default -->
<g id="node6" class="node">
<title>system_membus_default</title>
<path fill="#586070" stroke="#000000" d="M347.89,-458C347.89,-458 314.89,-458 314.89,-458 308.89,-458 302.89,-452 302.89,-446 302.89,-446 302.89,-434 302.89,-434 302.89,-428 308.89,-422 314.89,-422 314.89,-422 347.89,-422 347.89,-422 353.89,-422 359.89,-428 359.89,-434 359.89,-434 359.89,-446 359.89,-446 359.89,-452 353.89,-458 347.89,-458"/>
<text text-anchor="middle" x="331.39" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- system_membus_badaddr_responder_pio -->
<g id="node7" class="node">
<title>system_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M346.39,-328C346.39,-328 316.39,-328 316.39,-328 310.39,-328 304.39,-322 304.39,-316 304.39,-316 304.39,-304 304.39,-304 304.39,-298 310.39,-292 316.39,-292 316.39,-292 346.39,-292 346.39,-292 352.39,-292 358.39,-298 358.39,-304 358.39,-304 358.39,-316 358.39,-316 358.39,-322 352.39,-328 346.39,-328"/>
<text text-anchor="middle" x="331.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_default&#45;&gt;system_membus_badaddr_responder_pio -->
<g id="edge7" class="edge">
<title>system_membus_default&#45;&gt;system_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M331.39,-421.74C331.39,-400.36 331.39,-363.69 331.39,-338.44"/>
<polygon fill="black" stroke="black" points="334.89,-338.4 331.39,-328.4 327.89,-338.4 334.89,-338.4"/>
</g>
<!-- system_platform_clint_int_pin -->
<g id="node8" class="node">
<title>system_platform_clint_int_pin</title>
<path fill="#9f8575" stroke="#000000" d="M540.39,-702C540.39,-702 508.39,-702 508.39,-702 502.39,-702 496.39,-696 496.39,-690 496.39,-690 496.39,-678 496.39,-678 496.39,-672 502.39,-666 508.39,-666 508.39,-666 540.39,-666 540.39,-666 546.39,-666 552.39,-672 552.39,-678 552.39,-678 552.39,-690 552.39,-690 552.39,-696 546.39,-702 540.39,-702"/>
<text text-anchor="middle" x="524.39" y="-680.3" font-family="Arial" font-size="14.00" fill="#000000">int_pin</text>
</g>
<!-- system_platform_clint_pio -->
<g id="node9" class="node">
<title>system_platform_clint_pio</title>
<path fill="#9f8575" stroke="#000000" d="M466.39,-702C466.39,-702 436.39,-702 436.39,-702 430.39,-702 424.39,-696 424.39,-690 424.39,-690 424.39,-678 424.39,-678 424.39,-672 430.39,-666 436.39,-666 436.39,-666 466.39,-666 466.39,-666 472.39,-666 478.39,-672 478.39,-678 478.39,-678 478.39,-690 478.39,-690 478.39,-696 472.39,-702 466.39,-702"/>
<text text-anchor="middle" x="451.39" y="-680.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_platform_clint_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>system_platform_clint_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M432.73,-658.6C429.02,-655.17 424.87,-652.11 420.39,-650 395.01,-638.05 316.7,-659.02 294.39,-642 235.14,-596.79 226.43,-497.78 225.4,-458.02"/>
<polygon fill="black" stroke="black" points="430.28,-661.1 439.7,-665.94 435.35,-656.28 430.28,-661.1"/>
</g>
<!-- system_platform_plic_pio -->
<g id="node10" class="node">
<title>system_platform_plic_pio</title>
<path fill="#9f8575" stroke="#000000" d="M523.39,-832C523.39,-832 493.39,-832 493.39,-832 487.39,-832 481.39,-826 481.39,-820 481.39,-820 481.39,-808 481.39,-808 481.39,-802 487.39,-796 493.39,-796 493.39,-796 523.39,-796 523.39,-796 529.39,-796 535.39,-802 535.39,-808 535.39,-808 535.39,-820 535.39,-820 535.39,-826 529.39,-832 523.39,-832"/>
<text text-anchor="middle" x="508.39" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_platform_plic_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>system_platform_plic_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M475.79,-790.81C473.67,-789.77 471.52,-788.82 469.39,-788 368.9,-749.26 300.64,-829.63 230.39,-748 157.02,-662.75 201.2,-509.47 219,-458.22"/>
<polygon fill="black" stroke="black" points="474.41,-794.05 484.86,-795.79 477.78,-787.91 474.41,-794.05"/>
</g>
<!-- system_platform_pci_host_pio -->
<g id="node11" class="node">
<title>system_platform_pci_host_pio</title>
<path fill="#9f8575" stroke="#000000" d="M776.39,-832C776.39,-832 746.39,-832 746.39,-832 740.39,-832 734.39,-826 734.39,-820 734.39,-820 734.39,-808 734.39,-808 734.39,-802 740.39,-796 746.39,-796 746.39,-796 776.39,-796 776.39,-796 782.39,-796 788.39,-802 788.39,-808 788.39,-808 788.39,-820 788.39,-820 788.39,-826 782.39,-832 776.39,-832"/>
<text text-anchor="middle" x="761.39" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_platform_pci_host_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge10" class="edge">
<title>system_platform_pci_host_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M799.01,-811.69C953.82,-805.47 1538.94,-773.47 1654.39,-642 1761.83,-519.66 1783.86,-392.77 1670.39,-276 1627.24,-231.6 613.7,-267.42 556.39,-244 533.3,-234.56 513.24,-213.46 501.01,-198.27"/>
<polygon fill="black" stroke="black" points="798.48,-808.21 788.62,-812.1 798.75,-815.21 798.48,-808.21"/>
</g>
<!-- system_platform_uart_pio -->
<g id="node12" class="node">
<title>system_platform_uart_pio</title>
<path fill="#9f8575" stroke="#000000" d="M402.39,-832C402.39,-832 372.39,-832 372.39,-832 366.39,-832 360.39,-826 360.39,-820 360.39,-820 360.39,-808 360.39,-808 360.39,-802 366.39,-796 372.39,-796 372.39,-796 402.39,-796 402.39,-796 408.39,-796 414.39,-802 414.39,-808 414.39,-808 414.39,-820 414.39,-820 414.39,-826 408.39,-832 402.39,-832"/>
<text text-anchor="middle" x="387.39" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_platform_uart_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge11" class="edge">
<title>system_platform_uart_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M350.03,-810.75C305.49,-806.09 231.55,-791.79 187.39,-748 33.3,-595.19 -73.33,-445.33 62.39,-276 107.71,-219.46 323.07,-194.38 429.12,-185.31"/>
<polygon fill="black" stroke="black" points="349.87,-814.25 360.15,-811.69 350.52,-807.28 349.87,-814.25"/>
</g>
<!-- system_platform_rtc_int_pin -->
<g id="node13" class="node">
<title>system_platform_rtc_int_pin</title>
<path fill="#7f7c77" stroke="#000000" d="M603.39,-832C603.39,-832 571.39,-832 571.39,-832 565.39,-832 559.39,-826 559.39,-820 559.39,-820 559.39,-808 559.39,-808 559.39,-802 565.39,-796 571.39,-796 571.39,-796 603.39,-796 603.39,-796 609.39,-796 615.39,-802 615.39,-808 615.39,-808 615.39,-820 615.39,-820 615.39,-826 609.39,-832 603.39,-832"/>
<text text-anchor="middle" x="587.39" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">int_pin</text>
</g>
<!-- system_platform_rtc_int_pin&#45;&gt;system_platform_clint_int_pin -->
<g id="edge12" class="edge">
<title>system_platform_rtc_int_pin&#45;&gt;system_platform_clint_int_pin</title>
<path fill="none" stroke="black" d="M578.89,-795.74C568.23,-774.08 549.84,-736.71 537.4,-711.43"/>
<polygon fill="black" stroke="black" points="540.51,-709.82 532.95,-702.4 534.23,-712.92 540.51,-709.82"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node16" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1265.39,-458C1265.39,-458 1203.39,-458 1203.39,-458 1197.39,-458 1191.39,-452 1191.39,-446 1191.39,-446 1191.39,-434 1191.39,-434 1191.39,-428 1197.39,-422 1203.39,-422 1203.39,-422 1265.39,-422 1265.39,-422 1271.39,-422 1277.39,-428 1277.39,-434 1277.39,-434 1277.39,-446 1277.39,-446 1277.39,-452 1271.39,-458 1265.39,-458"/>
<text text-anchor="middle" x="1234.39" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node20" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1257.89,-328C1257.89,-328 1210.89,-328 1210.89,-328 1204.89,-328 1198.89,-322 1198.89,-316 1198.89,-316 1198.89,-304 1198.89,-304 1198.89,-298 1204.89,-292 1210.89,-292 1210.89,-292 1257.89,-292 1257.89,-292 1263.89,-292 1269.89,-298 1269.89,-304 1269.89,-304 1269.89,-316 1269.89,-316 1269.89,-322 1263.89,-328 1257.89,-328"/>
<text text-anchor="middle" x="1234.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1234.39,-421.74C1234.39,-400.36 1234.39,-363.69 1234.39,-338.44"/>
<polygon fill="black" stroke="black" points="1237.89,-338.4 1234.39,-328.4 1230.89,-338.4 1237.89,-338.4"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node17" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1073.89,-458C1073.89,-458 1006.89,-458 1006.89,-458 1000.89,-458 994.89,-452 994.89,-446 994.89,-446 994.89,-434 994.89,-434 994.89,-428 1000.89,-422 1006.89,-422 1006.89,-422 1073.89,-422 1073.89,-422 1079.89,-422 1085.89,-428 1085.89,-434 1085.89,-434 1085.89,-446 1085.89,-446 1085.89,-452 1079.89,-458 1073.89,-458"/>
<text text-anchor="middle" x="1040.39" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node22" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1063.89,-328C1063.89,-328 1016.89,-328 1016.89,-328 1010.89,-328 1004.89,-322 1004.89,-316 1004.89,-316 1004.89,-304 1004.89,-304 1004.89,-298 1010.89,-292 1016.89,-292 1016.89,-292 1063.89,-292 1063.89,-292 1069.89,-292 1075.89,-298 1075.89,-304 1075.89,-304 1075.89,-316 1075.89,-316 1075.89,-322 1069.89,-328 1063.89,-328"/>
<text text-anchor="middle" x="1040.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1040.39,-421.74C1040.39,-400.36 1040.39,-363.69 1040.39,-338.44"/>
<polygon fill="black" stroke="black" points="1043.89,-338.4 1040.39,-328.4 1036.89,-338.4 1043.89,-338.4"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node18" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1443.39,-458C1443.39,-458 1413.39,-458 1413.39,-458 1407.39,-458 1401.39,-452 1401.39,-446 1401.39,-446 1401.39,-434 1401.39,-434 1401.39,-428 1407.39,-422 1413.39,-422 1413.39,-422 1443.39,-422 1443.39,-422 1449.39,-422 1455.39,-428 1455.39,-434 1455.39,-434 1455.39,-446 1455.39,-446 1455.39,-452 1449.39,-458 1443.39,-458"/>
<text text-anchor="middle" x="1428.39" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node24" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1451.89,-328C1451.89,-328 1404.89,-328 1404.89,-328 1398.89,-328 1392.89,-322 1392.89,-316 1392.89,-316 1392.89,-304 1392.89,-304 1392.89,-298 1398.89,-292 1404.89,-292 1404.89,-292 1451.89,-292 1451.89,-292 1457.89,-292 1463.89,-298 1463.89,-304 1463.89,-304 1463.89,-316 1463.89,-316 1463.89,-322 1457.89,-328 1451.89,-328"/>
<text text-anchor="middle" x="1428.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1428.39,-421.74C1428.39,-400.36 1428.39,-363.69 1428.39,-338.44"/>
<polygon fill="black" stroke="black" points="1431.89,-338.4 1428.39,-328.4 1424.89,-338.4 1431.89,-338.4"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node19" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1630.39,-458C1630.39,-458 1600.39,-458 1600.39,-458 1594.39,-458 1588.39,-452 1588.39,-446 1588.39,-446 1588.39,-434 1588.39,-434 1588.39,-428 1594.39,-422 1600.39,-422 1600.39,-422 1630.39,-422 1630.39,-422 1636.39,-422 1642.39,-428 1642.39,-434 1642.39,-434 1642.39,-446 1642.39,-446 1642.39,-452 1636.39,-458 1630.39,-458"/>
<text text-anchor="middle" x="1615.39" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node26" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1645.89,-328C1645.89,-328 1598.89,-328 1598.89,-328 1592.89,-328 1586.89,-322 1586.89,-316 1586.89,-316 1586.89,-304 1586.89,-304 1586.89,-298 1592.89,-292 1598.89,-292 1598.89,-292 1645.89,-292 1645.89,-292 1651.89,-292 1657.89,-298 1657.89,-304 1657.89,-304 1657.89,-316 1657.89,-316 1657.89,-322 1651.89,-328 1645.89,-328"/>
<text text-anchor="middle" x="1622.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1616.34,-421.74C1617.5,-400.36 1619.51,-363.69 1620.89,-338.44"/>
<polygon fill="black" stroke="black" points="1624.39,-338.57 1621.44,-328.4 1617.4,-338.19 1624.39,-338.57"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node21" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1168.39,-328C1168.39,-328 1112.39,-328 1112.39,-328 1106.39,-328 1100.39,-322 1100.39,-316 1100.39,-316 1100.39,-304 1100.39,-304 1100.39,-298 1106.39,-292 1112.39,-292 1112.39,-292 1168.39,-292 1168.39,-292 1174.39,-292 1180.39,-298 1180.39,-304 1180.39,-304 1180.39,-316 1180.39,-316 1180.39,-322 1174.39,-328 1168.39,-328"/>
<text text-anchor="middle" x="1140.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node23" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M974.39,-328C974.39,-328 918.39,-328 918.39,-328 912.39,-328 906.39,-322 906.39,-316 906.39,-316 906.39,-304 906.39,-304 906.39,-298 912.39,-292 918.39,-292 918.39,-292 974.39,-292 974.39,-292 980.39,-292 986.39,-298 986.39,-304 986.39,-304 986.39,-316 986.39,-316 986.39,-322 980.39,-328 974.39,-328"/>
<text text-anchor="middle" x="946.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node25" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1362.39,-328C1362.39,-328 1306.39,-328 1306.39,-328 1300.39,-328 1294.39,-322 1294.39,-316 1294.39,-316 1294.39,-304 1294.39,-304 1294.39,-298 1300.39,-292 1306.39,-292 1306.39,-292 1362.39,-292 1362.39,-292 1368.39,-292 1374.39,-298 1374.39,-304 1374.39,-304 1374.39,-316 1374.39,-316 1374.39,-322 1368.39,-328 1362.39,-328"/>
<text text-anchor="middle" x="1334.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node27" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1556.39,-328C1556.39,-328 1500.39,-328 1500.39,-328 1494.39,-328 1488.39,-322 1488.39,-316 1488.39,-316 1488.39,-304 1488.39,-304 1488.39,-298 1494.39,-292 1500.39,-292 1500.39,-292 1556.39,-292 1556.39,-292 1562.39,-292 1568.39,-298 1568.39,-304 1568.39,-304 1568.39,-316 1568.39,-316 1568.39,-322 1562.39,-328 1556.39,-328"/>
<text text-anchor="middle" x="1528.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_iocache_cpu_side -->
<g id="node28" class="node">
<title>system_iocache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M667.89,-328C667.89,-328 620.89,-328 620.89,-328 614.89,-328 608.89,-322 608.89,-316 608.89,-316 608.89,-304 608.89,-304 608.89,-298 614.89,-292 620.89,-292 620.89,-292 667.89,-292 667.89,-292 673.89,-292 679.89,-298 679.89,-304 679.89,-304 679.89,-316 679.89,-316 679.89,-322 673.89,-328 667.89,-328"/>
<text text-anchor="middle" x="644.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge17" class="edge">
<title>system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M612.74,-285.75C588.63,-268.02 559.12,-246.26 556.39,-244 538.54,-229.22 519.26,-211.13 505.8,-198.14"/>
<polygon fill="black" stroke="black" points="610.86,-288.71 620.99,-291.81 615,-283.07 610.86,-288.71"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node30" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M861.89,-328C861.89,-328 814.89,-328 814.89,-328 808.89,-328 802.89,-322 802.89,-316 802.89,-316 802.89,-304 802.89,-304 802.89,-298 808.89,-292 814.89,-292 814.89,-292 861.89,-292 861.89,-292 867.89,-292 873.89,-298 873.89,-304 873.89,-304 873.89,-316 873.89,-316 873.89,-322 867.89,-328 861.89,-328"/>
<text text-anchor="middle" x="838.39" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M862.39,-458C862.39,-458 778.39,-458 778.39,-458 772.39,-458 766.39,-452 766.39,-446 766.39,-446 766.39,-434 766.39,-434 766.39,-428 772.39,-422 778.39,-422 778.39,-422 862.39,-422 862.39,-422 868.39,-422 874.39,-428 874.39,-434 874.39,-434 874.39,-446 874.39,-446 874.39,-452 868.39,-458 862.39,-458"/>
<text text-anchor="middle" x="820.39" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M850.9,-416.18C861.61,-409.24 874.06,-402.32 886.39,-398 971.71,-368.1 1009.03,-417.31 1088.39,-374 1107.56,-363.54 1122.49,-342.87 1131.33,-328.05"/>
<polygon fill="black" stroke="black" points="848.68,-413.46 842.35,-421.95 852.59,-419.26 848.68,-413.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge19" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M845.52,-414.62C857.92,-402.5 873.04,-387.58 886.39,-374 901.43,-358.71 918.25,-341 930.24,-328.26"/>
<polygon fill="black" stroke="black" points="842.91,-412.28 838.19,-421.77 847.79,-417.29 842.91,-412.28"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge20" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M850.5,-415.93C861.26,-408.91 873.84,-402 886.39,-398 970.4,-371.26 1203.81,-413.98 1282.39,-374 1301.98,-364.03 1316.91,-343.04 1325.64,-328.03"/>
<polygon fill="black" stroke="black" points="848.21,-413.26 841.93,-421.8 852.16,-419.04 848.21,-413.26"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M849.87,-416.17C860.76,-409 873.57,-401.94 886.39,-398 1011.82,-359.44 1358.85,-432.34 1476.39,-374 1496.08,-364.23 1510.99,-343.19 1519.69,-328.12"/>
<polygon fill="black" stroke="black" points="847.84,-413.32 841.6,-421.88 851.81,-419.08 847.84,-413.32"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node33" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M736.39,-458C736.39,-458 642.39,-458 642.39,-458 636.39,-458 630.39,-452 630.39,-446 630.39,-446 630.39,-434 630.39,-434 630.39,-428 636.39,-422 642.39,-422 642.39,-422 736.39,-422 736.39,-422 742.39,-422 748.39,-428 748.39,-434 748.39,-434 748.39,-446 748.39,-446 748.39,-452 742.39,-458 736.39,-458"/>
<text text-anchor="middle" x="689.39" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge22" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M718.09,-421.85C746.64,-404.67 787.07,-379.94 793.39,-374 804.86,-363.22 815.26,-349.11 823.16,-336.98"/>
<polygon fill="black" stroke="black" points="826.33,-338.51 828.69,-328.18 820.41,-334.78 826.33,-338.51"/>
</g>
</g>
</svg>
