// Seed: 1559780801
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri1 id_3
    , id_9,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7
);
  logic [7:0] id_10;
  assign id_10[1] = id_9;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    input wire id_7,
    input tri1 id_8,
    input wire id_9,
    output wire id_10,
    input supply1 id_11,
    output tri id_12,
    input tri id_13,
    input supply0 id_14
);
  assign id_6 = id_11;
  nor (id_12, id_7, id_3, id_13, id_1, id_9);
  module_0(
      id_8, id_11, id_12, id_6, id_9, id_4, id_7, id_4
  );
endmodule
