
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
   0:	20025400 	.word	0x20025400
   4:	000040fd 	.word	0x000040fd
   8:	0000e46d 	.word	0x0000e46d
   c:	000040b5 	.word	0x000040b5
  10:	000040b5 	.word	0x000040b5
  14:	000040b5 	.word	0x000040b5
  18:	000040b5 	.word	0x000040b5
  1c:	000040b5 	.word	0x000040b5
	...
  2c:	00003dbd 	.word	0x00003dbd
  30:	000040b5 	.word	0x000040b5
  34:	00000000 	.word	0x00000000
  38:	00003d65 	.word	0x00003d65
  3c:	0000ecdb 	.word	0x0000ecdb

00000040 <_irq_vector_table>:
  40:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  50:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  60:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  70:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  80:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  90:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  a0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  b0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  c0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  d0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  e0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  f0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
 100:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
 110:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
 120:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
 130:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
 140:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
 150:	00003e41                                A>..

Disassembly of section text:

00000158 <__aeabi_drsub>:
     158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     15c:	e002      	b.n	164 <__adddf3>
     15e:	bf00      	nop

00000160 <__aeabi_dsub>:
     160:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00000164 <__adddf3>:
     164:	b530      	push	{r4, r5, lr}
     166:	ea4f 0441 	mov.w	r4, r1, lsl #1
     16a:	ea4f 0543 	mov.w	r5, r3, lsl #1
     16e:	ea94 0f05 	teq	r4, r5
     172:	bf08      	it	eq
     174:	ea90 0f02 	teqeq	r0, r2
     178:	bf1f      	itttt	ne
     17a:	ea54 0c00 	orrsne.w	ip, r4, r0
     17e:	ea55 0c02 	orrsne.w	ip, r5, r2
     182:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     186:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     18a:	f000 80e2 	beq.w	352 <__data_size+0xb2>
     18e:	ea4f 5454 	mov.w	r4, r4, lsr #21
     192:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     196:	bfb8      	it	lt
     198:	426d      	neglt	r5, r5
     19a:	dd0c      	ble.n	1b6 <__adddf3+0x52>
     19c:	442c      	add	r4, r5
     19e:	ea80 0202 	eor.w	r2, r0, r2
     1a2:	ea81 0303 	eor.w	r3, r1, r3
     1a6:	ea82 0000 	eor.w	r0, r2, r0
     1aa:	ea83 0101 	eor.w	r1, r3, r1
     1ae:	ea80 0202 	eor.w	r2, r0, r2
     1b2:	ea81 0303 	eor.w	r3, r1, r3
     1b6:	2d36      	cmp	r5, #54	; 0x36
     1b8:	bf88      	it	hi
     1ba:	bd30      	pophi	{r4, r5, pc}
     1bc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     1c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
     1c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     1c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     1cc:	d002      	beq.n	1d4 <__adddf3+0x70>
     1ce:	4240      	negs	r0, r0
     1d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     1d4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     1d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
     1dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     1e0:	d002      	beq.n	1e8 <__adddf3+0x84>
     1e2:	4252      	negs	r2, r2
     1e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     1e8:	ea94 0f05 	teq	r4, r5
     1ec:	f000 80a7 	beq.w	33e <__data_size+0x9e>
     1f0:	f1a4 0401 	sub.w	r4, r4, #1
     1f4:	f1d5 0e20 	rsbs	lr, r5, #32
     1f8:	db0d      	blt.n	216 <CONFIG_SRAM_SIZE+0x16>
     1fa:	fa02 fc0e 	lsl.w	ip, r2, lr
     1fe:	fa22 f205 	lsr.w	r2, r2, r5
     202:	1880      	adds	r0, r0, r2
     204:	f141 0100 	adc.w	r1, r1, #0
     208:	fa03 f20e 	lsl.w	r2, r3, lr
     20c:	1880      	adds	r0, r0, r2
     20e:	fa43 f305 	asr.w	r3, r3, r5
     212:	4159      	adcs	r1, r3
     214:	e00e      	b.n	234 <CONFIG_SRAM_SIZE+0x34>
     216:	f1a5 0520 	sub.w	r5, r5, #32
     21a:	f10e 0e20 	add.w	lr, lr, #32
     21e:	2a01      	cmp	r2, #1
     220:	fa03 fc0e 	lsl.w	ip, r3, lr
     224:	bf28      	it	cs
     226:	f04c 0c02 	orrcs.w	ip, ip, #2
     22a:	fa43 f305 	asr.w	r3, r3, r5
     22e:	18c0      	adds	r0, r0, r3
     230:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     234:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     238:	d507      	bpl.n	24a <CONFIG_SRAM_SIZE+0x4a>
     23a:	f04f 0e00 	mov.w	lr, #0
     23e:	f1dc 0c00 	rsbs	ip, ip, #0
     242:	eb7e 0000 	sbcs.w	r0, lr, r0
     246:	eb6e 0101 	sbc.w	r1, lr, r1
     24a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     24e:	d31b      	bcc.n	288 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8>
     250:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     254:	d30c      	bcc.n	270 <CONFIG_SRAM_SIZE+0x70>
     256:	0849      	lsrs	r1, r1, #1
     258:	ea5f 0030 	movs.w	r0, r0, rrx
     25c:	ea4f 0c3c 	mov.w	ip, ip, rrx
     260:	f104 0401 	add.w	r4, r4, #1
     264:	ea4f 5244 	mov.w	r2, r4, lsl #21
     268:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     26c:	f080 809a 	bcs.w	3a4 <__data_size+0x104>
     270:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     274:	bf08      	it	eq
     276:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     27a:	f150 0000 	adcs.w	r0, r0, #0
     27e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     282:	ea41 0105 	orr.w	r1, r1, r5
     286:	bd30      	pop	{r4, r5, pc}
     288:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     28c:	4140      	adcs	r0, r0
     28e:	eb41 0101 	adc.w	r1, r1, r1
     292:	3c01      	subs	r4, #1
     294:	bf28      	it	cs
     296:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     29a:	d2e9      	bcs.n	270 <CONFIG_SRAM_SIZE+0x70>
     29c:	f091 0f00 	teq	r1, #0
     2a0:	bf04      	itt	eq
     2a2:	4601      	moveq	r1, r0
     2a4:	2000      	moveq	r0, #0
     2a6:	fab1 f381 	clz	r3, r1
     2aa:	bf08      	it	eq
     2ac:	3320      	addeq	r3, #32
     2ae:	f1a3 030b 	sub.w	r3, r3, #11
     2b2:	f1b3 0220 	subs.w	r2, r3, #32
     2b6:	da0c      	bge.n	2d2 <__data_size+0x32>
     2b8:	320c      	adds	r2, #12
     2ba:	dd08      	ble.n	2ce <__data_size+0x2e>
     2bc:	f102 0c14 	add.w	ip, r2, #20
     2c0:	f1c2 020c 	rsb	r2, r2, #12
     2c4:	fa01 f00c 	lsl.w	r0, r1, ip
     2c8:	fa21 f102 	lsr.w	r1, r1, r2
     2cc:	e00c      	b.n	2e8 <__data_size+0x48>
     2ce:	f102 0214 	add.w	r2, r2, #20
     2d2:	bfd8      	it	le
     2d4:	f1c2 0c20 	rsble	ip, r2, #32
     2d8:	fa01 f102 	lsl.w	r1, r1, r2
     2dc:	fa20 fc0c 	lsr.w	ip, r0, ip
     2e0:	bfdc      	itt	le
     2e2:	ea41 010c 	orrle.w	r1, r1, ip
     2e6:	4090      	lslle	r0, r2
     2e8:	1ae4      	subs	r4, r4, r3
     2ea:	bfa2      	ittt	ge
     2ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     2f0:	4329      	orrge	r1, r5
     2f2:	bd30      	popge	{r4, r5, pc}
     2f4:	ea6f 0404 	mvn.w	r4, r4
     2f8:	3c1f      	subs	r4, #31
     2fa:	da1c      	bge.n	336 <__data_size+0x96>
     2fc:	340c      	adds	r4, #12
     2fe:	dc0e      	bgt.n	31e <__data_size+0x7e>
     300:	f104 0414 	add.w	r4, r4, #20
     304:	f1c4 0220 	rsb	r2, r4, #32
     308:	fa20 f004 	lsr.w	r0, r0, r4
     30c:	fa01 f302 	lsl.w	r3, r1, r2
     310:	ea40 0003 	orr.w	r0, r0, r3
     314:	fa21 f304 	lsr.w	r3, r1, r4
     318:	ea45 0103 	orr.w	r1, r5, r3
     31c:	bd30      	pop	{r4, r5, pc}
     31e:	f1c4 040c 	rsb	r4, r4, #12
     322:	f1c4 0220 	rsb	r2, r4, #32
     326:	fa20 f002 	lsr.w	r0, r0, r2
     32a:	fa01 f304 	lsl.w	r3, r1, r4
     32e:	ea40 0003 	orr.w	r0, r0, r3
     332:	4629      	mov	r1, r5
     334:	bd30      	pop	{r4, r5, pc}
     336:	fa21 f004 	lsr.w	r0, r1, r4
     33a:	4629      	mov	r1, r5
     33c:	bd30      	pop	{r4, r5, pc}
     33e:	f094 0f00 	teq	r4, #0
     342:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     346:	bf06      	itte	eq
     348:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     34c:	3401      	addeq	r4, #1
     34e:	3d01      	subne	r5, #1
     350:	e74e      	b.n	1f0 <__adddf3+0x8c>
     352:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     356:	bf18      	it	ne
     358:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     35c:	d029      	beq.n	3b2 <__data_size+0x112>
     35e:	ea94 0f05 	teq	r4, r5
     362:	bf08      	it	eq
     364:	ea90 0f02 	teqeq	r0, r2
     368:	d005      	beq.n	376 <__data_size+0xd6>
     36a:	ea54 0c00 	orrs.w	ip, r4, r0
     36e:	bf04      	itt	eq
     370:	4619      	moveq	r1, r3
     372:	4610      	moveq	r0, r2
     374:	bd30      	pop	{r4, r5, pc}
     376:	ea91 0f03 	teq	r1, r3
     37a:	bf1e      	ittt	ne
     37c:	2100      	movne	r1, #0
     37e:	2000      	movne	r0, #0
     380:	bd30      	popne	{r4, r5, pc}
     382:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     386:	d105      	bne.n	394 <__data_size+0xf4>
     388:	0040      	lsls	r0, r0, #1
     38a:	4149      	adcs	r1, r1
     38c:	bf28      	it	cs
     38e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     392:	bd30      	pop	{r4, r5, pc}
     394:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     398:	bf3c      	itt	cc
     39a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     39e:	bd30      	popcc	{r4, r5, pc}
     3a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     3a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     3a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     3ac:	f04f 0000 	mov.w	r0, #0
     3b0:	bd30      	pop	{r4, r5, pc}
     3b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     3b6:	bf1a      	itte	ne
     3b8:	4619      	movne	r1, r3
     3ba:	4610      	movne	r0, r2
     3bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     3c0:	bf1c      	itt	ne
     3c2:	460b      	movne	r3, r1
     3c4:	4602      	movne	r2, r0
     3c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     3ca:	bf06      	itte	eq
     3cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     3d0:	ea91 0f03 	teqeq	r1, r3
     3d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     3d8:	bd30      	pop	{r4, r5, pc}
     3da:	bf00      	nop

000003dc <__aeabi_ui2d>:
     3dc:	f090 0f00 	teq	r0, #0
     3e0:	bf04      	itt	eq
     3e2:	2100      	moveq	r1, #0
     3e4:	4770      	bxeq	lr
     3e6:	b530      	push	{r4, r5, lr}
     3e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
     3ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
     3f0:	f04f 0500 	mov.w	r5, #0
     3f4:	f04f 0100 	mov.w	r1, #0
     3f8:	e750      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     3fa:	bf00      	nop

000003fc <__aeabi_i2d>:
     3fc:	f090 0f00 	teq	r0, #0
     400:	bf04      	itt	eq
     402:	2100      	moveq	r1, #0
     404:	4770      	bxeq	lr
     406:	b530      	push	{r4, r5, lr}
     408:	f44f 6480 	mov.w	r4, #1024	; 0x400
     40c:	f104 0432 	add.w	r4, r4, #50	; 0x32
     410:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     414:	bf48      	it	mi
     416:	4240      	negmi	r0, r0
     418:	f04f 0100 	mov.w	r1, #0
     41c:	e73e      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     41e:	bf00      	nop

00000420 <__aeabi_f2d>:
     420:	0042      	lsls	r2, r0, #1
     422:	ea4f 01e2 	mov.w	r1, r2, asr #3
     426:	ea4f 0131 	mov.w	r1, r1, rrx
     42a:	ea4f 7002 	mov.w	r0, r2, lsl #28
     42e:	bf1f      	itttt	ne
     430:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     434:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     438:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     43c:	4770      	bxne	lr
     43e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     442:	bf08      	it	eq
     444:	4770      	bxeq	lr
     446:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     44a:	bf04      	itt	eq
     44c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     450:	4770      	bxeq	lr
     452:	b530      	push	{r4, r5, lr}
     454:	f44f 7460 	mov.w	r4, #896	; 0x380
     458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     45c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     460:	e71c      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     462:	bf00      	nop

00000464 <__aeabi_ul2d>:
     464:	ea50 0201 	orrs.w	r2, r0, r1
     468:	bf08      	it	eq
     46a:	4770      	bxeq	lr
     46c:	b530      	push	{r4, r5, lr}
     46e:	f04f 0500 	mov.w	r5, #0
     472:	e00a      	b.n	48a <__aeabi_l2d+0x16>

00000474 <__aeabi_l2d>:
     474:	ea50 0201 	orrs.w	r2, r0, r1
     478:	bf08      	it	eq
     47a:	4770      	bxeq	lr
     47c:	b530      	push	{r4, r5, lr}
     47e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     482:	d502      	bpl.n	48a <__aeabi_l2d+0x16>
     484:	4240      	negs	r0, r0
     486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     48a:	f44f 6480 	mov.w	r4, #1024	; 0x400
     48e:	f104 0432 	add.w	r4, r4, #50	; 0x32
     492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     496:	f43f aed8 	beq.w	24a <CONFIG_SRAM_SIZE+0x4a>
     49a:	f04f 0203 	mov.w	r2, #3
     49e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4a2:	bf18      	it	ne
     4a4:	3203      	addne	r2, #3
     4a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4aa:	bf18      	it	ne
     4ac:	3203      	addne	r2, #3
     4ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     4b2:	f1c2 0320 	rsb	r3, r2, #32
     4b6:	fa00 fc03 	lsl.w	ip, r0, r3
     4ba:	fa20 f002 	lsr.w	r0, r0, r2
     4be:	fa01 fe03 	lsl.w	lr, r1, r3
     4c2:	ea40 000e 	orr.w	r0, r0, lr
     4c6:	fa21 f102 	lsr.w	r1, r1, r2
     4ca:	4414      	add	r4, r2
     4cc:	e6bd      	b.n	24a <CONFIG_SRAM_SIZE+0x4a>
     4ce:	bf00      	nop

000004d0 <__aeabi_dmul>:
     4d0:	b570      	push	{r4, r5, r6, lr}
     4d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
     4d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     4da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     4de:	bf1d      	ittte	ne
     4e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     4e4:	ea94 0f0c 	teqne	r4, ip
     4e8:	ea95 0f0c 	teqne	r5, ip
     4ec:	f000 f8de 	bleq	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     4f0:	442c      	add	r4, r5
     4f2:	ea81 0603 	eor.w	r6, r1, r3
     4f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     4fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     4fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     502:	bf18      	it	ne
     504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     50c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     510:	d038      	beq.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
     512:	fba0 ce02 	umull	ip, lr, r0, r2
     516:	f04f 0500 	mov.w	r5, #0
     51a:	fbe1 e502 	umlal	lr, r5, r1, r2
     51e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     522:	fbe0 e503 	umlal	lr, r5, r0, r3
     526:	f04f 0600 	mov.w	r6, #0
     52a:	fbe1 5603 	umlal	r5, r6, r1, r3
     52e:	f09c 0f00 	teq	ip, #0
     532:	bf18      	it	ne
     534:	f04e 0e01 	orrne.w	lr, lr, #1
     538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     53c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     544:	d204      	bcs.n	550 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x68>
     546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     54a:	416d      	adcs	r5, r5
     54c:	eb46 0606 	adc.w	r6, r6, r6
     550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     55c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     568:	bf88      	it	hi
     56a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     56e:	d81e      	bhi.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     574:	bf08      	it	eq
     576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     57a:	f150 0000 	adcs.w	r0, r0, #0
     57e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     582:	bd70      	pop	{r4, r5, r6, pc}
     584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     588:	ea46 0101 	orr.w	r1, r6, r1
     58c:	ea40 0002 	orr.w	r0, r0, r2
     590:	ea81 0103 	eor.w	r1, r1, r3
     594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     598:	bfc2      	ittt	gt
     59a:	ebd4 050c 	rsbsgt	r5, r4, ip
     59e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     5a2:	bd70      	popgt	{r4, r5, r6, pc}
     5a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     5a8:	f04f 0e00 	mov.w	lr, #0
     5ac:	3c01      	subs	r4, #1
     5ae:	f300 80ab 	bgt.w	708 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x220>
     5b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
     5b6:	bfde      	ittt	le
     5b8:	2000      	movle	r0, #0
     5ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     5be:	bd70      	pople	{r4, r5, r6, pc}
     5c0:	f1c4 0400 	rsb	r4, r4, #0
     5c4:	3c20      	subs	r4, #32
     5c6:	da35      	bge.n	634 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14c>
     5c8:	340c      	adds	r4, #12
     5ca:	dc1b      	bgt.n	604 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x11c>
     5cc:	f104 0414 	add.w	r4, r4, #20
     5d0:	f1c4 0520 	rsb	r5, r4, #32
     5d4:	fa00 f305 	lsl.w	r3, r0, r5
     5d8:	fa20 f004 	lsr.w	r0, r0, r4
     5dc:	fa01 f205 	lsl.w	r2, r1, r5
     5e0:	ea40 0002 	orr.w	r0, r0, r2
     5e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     5e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     5ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5f0:	fa21 f604 	lsr.w	r6, r1, r4
     5f4:	eb42 0106 	adc.w	r1, r2, r6
     5f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5fc:	bf08      	it	eq
     5fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     602:	bd70      	pop	{r4, r5, r6, pc}
     604:	f1c4 040c 	rsb	r4, r4, #12
     608:	f1c4 0520 	rsb	r5, r4, #32
     60c:	fa00 f304 	lsl.w	r3, r0, r4
     610:	fa20 f005 	lsr.w	r0, r0, r5
     614:	fa01 f204 	lsl.w	r2, r1, r4
     618:	ea40 0002 	orr.w	r0, r0, r2
     61c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     624:	f141 0100 	adc.w	r1, r1, #0
     628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     62c:	bf08      	it	eq
     62e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     632:	bd70      	pop	{r4, r5, r6, pc}
     634:	f1c4 0520 	rsb	r5, r4, #32
     638:	fa00 f205 	lsl.w	r2, r0, r5
     63c:	ea4e 0e02 	orr.w	lr, lr, r2
     640:	fa20 f304 	lsr.w	r3, r0, r4
     644:	fa01 f205 	lsl.w	r2, r1, r5
     648:	ea43 0302 	orr.w	r3, r3, r2
     64c:	fa21 f004 	lsr.w	r0, r1, r4
     650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     654:	fa21 f204 	lsr.w	r2, r1, r4
     658:	ea20 0002 	bic.w	r0, r0, r2
     65c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     664:	bf08      	it	eq
     666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     66a:	bd70      	pop	{r4, r5, r6, pc}
     66c:	f094 0f00 	teq	r4, #0
     670:	d10f      	bne.n	692 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1aa>
     672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     676:	0040      	lsls	r0, r0, #1
     678:	eb41 0101 	adc.w	r1, r1, r1
     67c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     680:	bf08      	it	eq
     682:	3c01      	subeq	r4, #1
     684:	d0f7      	beq.n	676 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18e>
     686:	ea41 0106 	orr.w	r1, r1, r6
     68a:	f095 0f00 	teq	r5, #0
     68e:	bf18      	it	ne
     690:	4770      	bxne	lr
     692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     696:	0052      	lsls	r2, r2, #1
     698:	eb43 0303 	adc.w	r3, r3, r3
     69c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     6a0:	bf08      	it	eq
     6a2:	3d01      	subeq	r5, #1
     6a4:	d0f7      	beq.n	696 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ae>
     6a6:	ea43 0306 	orr.w	r3, r3, r6
     6aa:	4770      	bx	lr
     6ac:	ea94 0f0c 	teq	r4, ip
     6b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     6b4:	bf18      	it	ne
     6b6:	ea95 0f0c 	teqne	r5, ip
     6ba:	d00c      	beq.n	6d6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ee>
     6bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     6c0:	bf18      	it	ne
     6c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     6c6:	d1d1      	bne.n	66c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x184>
     6c8:	ea81 0103 	eor.w	r1, r1, r3
     6cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6d0:	f04f 0000 	mov.w	r0, #0
     6d4:	bd70      	pop	{r4, r5, r6, pc}
     6d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     6da:	bf06      	itte	eq
     6dc:	4610      	moveq	r0, r2
     6de:	4619      	moveq	r1, r3
     6e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     6e4:	d019      	beq.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     6e6:	ea94 0f0c 	teq	r4, ip
     6ea:	d102      	bne.n	6f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20a>
     6ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     6f0:	d113      	bne.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     6f2:	ea95 0f0c 	teq	r5, ip
     6f6:	d105      	bne.n	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     6f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     6fc:	bf1c      	itt	ne
     6fe:	4610      	movne	r0, r2
     700:	4619      	movne	r1, r3
     702:	d10a      	bne.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     704:	ea81 0103 	eor.w	r1, r1, r3
     708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     70c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     714:	f04f 0000 	mov.w	r0, #0
     718:	bd70      	pop	{r4, r5, r6, pc}
     71a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     71e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     722:	bd70      	pop	{r4, r5, r6, pc}

00000724 <__aeabi_ddiv>:
     724:	b570      	push	{r4, r5, r6, lr}
     726:	f04f 0cff 	mov.w	ip, #255	; 0xff
     72a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     72e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     732:	bf1d      	ittte	ne
     734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     738:	ea94 0f0c 	teqne	r4, ip
     73c:	ea95 0f0c 	teqne	r5, ip
     740:	f000 f8a7 	bleq	892 <CONFIG_ISR_STACK_SIZE+0x92>
     744:	eba4 0405 	sub.w	r4, r4, r5
     748:	ea81 0e03 	eor.w	lr, r1, r3
     74c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     750:	ea4f 3101 	mov.w	r1, r1, lsl #12
     754:	f000 8088 	beq.w	868 <CONFIG_ISR_STACK_SIZE+0x68>
     758:	ea4f 3303 	mov.w	r3, r3, lsl #12
     75c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     768:	ea4f 2202 	mov.w	r2, r2, lsl #8
     76c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     774:	ea4f 2600 	mov.w	r6, r0, lsl #8
     778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     77c:	429d      	cmp	r5, r3
     77e:	bf08      	it	eq
     780:	4296      	cmpeq	r6, r2
     782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     786:	f504 7440 	add.w	r4, r4, #768	; 0x300
     78a:	d202      	bcs.n	792 <__aeabi_ddiv+0x6e>
     78c:	085b      	lsrs	r3, r3, #1
     78e:	ea4f 0232 	mov.w	r2, r2, rrx
     792:	1ab6      	subs	r6, r6, r2
     794:	eb65 0503 	sbc.w	r5, r5, r3
     798:	085b      	lsrs	r3, r3, #1
     79a:	ea4f 0232 	mov.w	r2, r2, rrx
     79e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     7a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     7a6:	ebb6 0e02 	subs.w	lr, r6, r2
     7aa:	eb75 0e03 	sbcs.w	lr, r5, r3
     7ae:	bf22      	ittt	cs
     7b0:	1ab6      	subcs	r6, r6, r2
     7b2:	4675      	movcs	r5, lr
     7b4:	ea40 000c 	orrcs.w	r0, r0, ip
     7b8:	085b      	lsrs	r3, r3, #1
     7ba:	ea4f 0232 	mov.w	r2, r2, rrx
     7be:	ebb6 0e02 	subs.w	lr, r6, r2
     7c2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7c6:	bf22      	ittt	cs
     7c8:	1ab6      	subcs	r6, r6, r2
     7ca:	4675      	movcs	r5, lr
     7cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     7d0:	085b      	lsrs	r3, r3, #1
     7d2:	ea4f 0232 	mov.w	r2, r2, rrx
     7d6:	ebb6 0e02 	subs.w	lr, r6, r2
     7da:	eb75 0e03 	sbcs.w	lr, r5, r3
     7de:	bf22      	ittt	cs
     7e0:	1ab6      	subcs	r6, r6, r2
     7e2:	4675      	movcs	r5, lr
     7e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     7e8:	085b      	lsrs	r3, r3, #1
     7ea:	ea4f 0232 	mov.w	r2, r2, rrx
     7ee:	ebb6 0e02 	subs.w	lr, r6, r2
     7f2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7f6:	bf22      	ittt	cs
     7f8:	1ab6      	subcs	r6, r6, r2
     7fa:	4675      	movcs	r5, lr
     7fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     800:	ea55 0e06 	orrs.w	lr, r5, r6
     804:	d018      	beq.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
     806:	ea4f 1505 	mov.w	r5, r5, lsl #4
     80a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     80e:	ea4f 1606 	mov.w	r6, r6, lsl #4
     812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     81a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     81e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     822:	d1c0      	bne.n	7a6 <__aeabi_ddiv+0x82>
     824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     828:	d10b      	bne.n	842 <CONFIG_ISR_STACK_SIZE+0x42>
     82a:	ea41 0100 	orr.w	r1, r1, r0
     82e:	f04f 0000 	mov.w	r0, #0
     832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     836:	e7b6      	b.n	7a6 <__aeabi_ddiv+0x82>
     838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     83c:	bf04      	itt	eq
     83e:	4301      	orreq	r1, r0
     840:	2000      	moveq	r0, #0
     842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     846:	bf88      	it	hi
     848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     84c:	f63f aeaf 	bhi.w	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     850:	ebb5 0c03 	subs.w	ip, r5, r3
     854:	bf04      	itt	eq
     856:	ebb6 0c02 	subseq.w	ip, r6, r2
     85a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     85e:	f150 0000 	adcs.w	r0, r0, #0
     862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     866:	bd70      	pop	{r4, r5, r6, pc}
     868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     86c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     874:	bfc2      	ittt	gt
     876:	ebd4 050c 	rsbsgt	r5, r4, ip
     87a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     87e:	bd70      	popgt	{r4, r5, r6, pc}
     880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     884:	f04f 0e00 	mov.w	lr, #0
     888:	3c01      	subs	r4, #1
     88a:	e690      	b.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     88c:	ea45 0e06 	orr.w	lr, r5, r6
     890:	e68d      	b.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     896:	ea94 0f0c 	teq	r4, ip
     89a:	bf08      	it	eq
     89c:	ea95 0f0c 	teqeq	r5, ip
     8a0:	f43f af3b 	beq.w	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8a4:	ea94 0f0c 	teq	r4, ip
     8a8:	d10a      	bne.n	8c0 <CONFIG_ISR_STACK_SIZE+0xc0>
     8aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     8ae:	f47f af34 	bne.w	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8b2:	ea95 0f0c 	teq	r5, ip
     8b6:	f47f af25 	bne.w	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     8ba:	4610      	mov	r0, r2
     8bc:	4619      	mov	r1, r3
     8be:	e72c      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8c0:	ea95 0f0c 	teq	r5, ip
     8c4:	d106      	bne.n	8d4 <CONFIG_ISR_STACK_SIZE+0xd4>
     8c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     8ca:	f43f aefd 	beq.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
     8ce:	4610      	mov	r0, r2
     8d0:	4619      	mov	r1, r3
     8d2:	e722      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     8d8:	bf18      	it	ne
     8da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     8de:	f47f aec5 	bne.w	66c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x184>
     8e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     8e6:	f47f af0d 	bne.w	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     8ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     8ee:	f47f aeeb 	bne.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
     8f2:	e712      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>

000008f4 <__gedf2>:
     8f4:	f04f 3cff 	mov.w	ip, #4294967295
     8f8:	e006      	b.n	908 <__cmpdf2+0x4>
     8fa:	bf00      	nop

000008fc <__ledf2>:
     8fc:	f04f 0c01 	mov.w	ip, #1
     900:	e002      	b.n	908 <__cmpdf2+0x4>
     902:	bf00      	nop

00000904 <__cmpdf2>:
     904:	f04f 0c01 	mov.w	ip, #1
     908:	f84d cd04 	str.w	ip, [sp, #-4]!
     90c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     918:	bf18      	it	ne
     91a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     91e:	d01b      	beq.n	958 <__cmpdf2+0x54>
     920:	b001      	add	sp, #4
     922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     926:	bf0c      	ite	eq
     928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     92c:	ea91 0f03 	teqne	r1, r3
     930:	bf02      	ittt	eq
     932:	ea90 0f02 	teqeq	r0, r2
     936:	2000      	moveq	r0, #0
     938:	4770      	bxeq	lr
     93a:	f110 0f00 	cmn.w	r0, #0
     93e:	ea91 0f03 	teq	r1, r3
     942:	bf58      	it	pl
     944:	4299      	cmppl	r1, r3
     946:	bf08      	it	eq
     948:	4290      	cmpeq	r0, r2
     94a:	bf2c      	ite	cs
     94c:	17d8      	asrcs	r0, r3, #31
     94e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     952:	f040 0001 	orr.w	r0, r0, #1
     956:	4770      	bx	lr
     958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     95c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     960:	d102      	bne.n	968 <__cmpdf2+0x64>
     962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     966:	d107      	bne.n	978 <__cmpdf2+0x74>
     968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     96c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     970:	d1d6      	bne.n	920 <__cmpdf2+0x1c>
     972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     976:	d0d3      	beq.n	920 <__cmpdf2+0x1c>
     978:	f85d 0b04 	ldr.w	r0, [sp], #4
     97c:	4770      	bx	lr
     97e:	bf00      	nop

00000980 <__aeabi_cdrcmple>:
     980:	4684      	mov	ip, r0
     982:	4610      	mov	r0, r2
     984:	4662      	mov	r2, ip
     986:	468c      	mov	ip, r1
     988:	4619      	mov	r1, r3
     98a:	4663      	mov	r3, ip
     98c:	e000      	b.n	990 <__aeabi_cdcmpeq>
     98e:	bf00      	nop

00000990 <__aeabi_cdcmpeq>:
     990:	b501      	push	{r0, lr}
     992:	f7ff ffb7 	bl	904 <__cmpdf2>
     996:	2800      	cmp	r0, #0
     998:	bf48      	it	mi
     99a:	f110 0f00 	cmnmi.w	r0, #0
     99e:	bd01      	pop	{r0, pc}

000009a0 <__aeabi_dcmpeq>:
     9a0:	f84d ed08 	str.w	lr, [sp, #-8]!
     9a4:	f7ff fff4 	bl	990 <__aeabi_cdcmpeq>
     9a8:	bf0c      	ite	eq
     9aa:	2001      	moveq	r0, #1
     9ac:	2000      	movne	r0, #0
     9ae:	f85d fb08 	ldr.w	pc, [sp], #8
     9b2:	bf00      	nop

000009b4 <__aeabi_dcmplt>:
     9b4:	f84d ed08 	str.w	lr, [sp, #-8]!
     9b8:	f7ff ffea 	bl	990 <__aeabi_cdcmpeq>
     9bc:	bf34      	ite	cc
     9be:	2001      	movcc	r0, #1
     9c0:	2000      	movcs	r0, #0
     9c2:	f85d fb08 	ldr.w	pc, [sp], #8
     9c6:	bf00      	nop

000009c8 <__aeabi_dcmple>:
     9c8:	f84d ed08 	str.w	lr, [sp, #-8]!
     9cc:	f7ff ffe0 	bl	990 <__aeabi_cdcmpeq>
     9d0:	bf94      	ite	ls
     9d2:	2001      	movls	r0, #1
     9d4:	2000      	movhi	r0, #0
     9d6:	f85d fb08 	ldr.w	pc, [sp], #8
     9da:	bf00      	nop

000009dc <__aeabi_dcmpge>:
     9dc:	f84d ed08 	str.w	lr, [sp, #-8]!
     9e0:	f7ff ffce 	bl	980 <__aeabi_cdrcmple>
     9e4:	bf94      	ite	ls
     9e6:	2001      	movls	r0, #1
     9e8:	2000      	movhi	r0, #0
     9ea:	f85d fb08 	ldr.w	pc, [sp], #8
     9ee:	bf00      	nop

000009f0 <__aeabi_dcmpgt>:
     9f0:	f84d ed08 	str.w	lr, [sp, #-8]!
     9f4:	f7ff ffc4 	bl	980 <__aeabi_cdrcmple>
     9f8:	bf34      	ite	cc
     9fa:	2001      	movcc	r0, #1
     9fc:	2000      	movcs	r0, #0
     9fe:	f85d fb08 	ldr.w	pc, [sp], #8
     a02:	bf00      	nop

00000a04 <__aeabi_d2iz>:
     a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     a0c:	d215      	bcs.n	a3a <__aeabi_d2iz+0x36>
     a0e:	d511      	bpl.n	a34 <__aeabi_d2iz+0x30>
     a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     a18:	d912      	bls.n	a40 <__aeabi_d2iz+0x3c>
     a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     a2a:	fa23 f002 	lsr.w	r0, r3, r2
     a2e:	bf18      	it	ne
     a30:	4240      	negne	r0, r0
     a32:	4770      	bx	lr
     a34:	f04f 0000 	mov.w	r0, #0
     a38:	4770      	bx	lr
     a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     a3e:	d105      	bne.n	a4c <__aeabi_d2iz+0x48>
     a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     a44:	bf08      	it	eq
     a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     a4a:	4770      	bx	lr
     a4c:	f04f 0000 	mov.w	r0, #0
     a50:	4770      	bx	lr
     a52:	bf00      	nop

00000a54 <__aeabi_d2f>:
     a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
     a5c:	bf24      	itt	cs
     a5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
     a62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
     a66:	d90d      	bls.n	a84 <__aeabi_d2f+0x30>
     a68:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     a6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     a70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
     a74:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
     a78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
     a7c:	bf08      	it	eq
     a7e:	f020 0001 	biceq.w	r0, r0, #1
     a82:	4770      	bx	lr
     a84:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
     a88:	d121      	bne.n	ace <__aeabi_d2f+0x7a>
     a8a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
     a8e:	bfbc      	itt	lt
     a90:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     a94:	4770      	bxlt	lr
     a96:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     a9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
     a9e:	f1c2 0218 	rsb	r2, r2, #24
     aa2:	f1c2 0c20 	rsb	ip, r2, #32
     aa6:	fa10 f30c 	lsls.w	r3, r0, ip
     aaa:	fa20 f002 	lsr.w	r0, r0, r2
     aae:	bf18      	it	ne
     ab0:	f040 0001 	orrne.w	r0, r0, #1
     ab4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     ab8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     abc:	fa03 fc0c 	lsl.w	ip, r3, ip
     ac0:	ea40 000c 	orr.w	r0, r0, ip
     ac4:	fa23 f302 	lsr.w	r3, r3, r2
     ac8:	ea4f 0343 	mov.w	r3, r3, lsl #1
     acc:	e7cc      	b.n	a68 <__aeabi_d2f+0x14>
     ace:	ea7f 5362 	mvns.w	r3, r2, asr #21
     ad2:	d107      	bne.n	ae4 <__aeabi_d2f+0x90>
     ad4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     ad8:	bf1e      	ittt	ne
     ada:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     ade:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     ae2:	4770      	bxne	lr
     ae4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     ae8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     aec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     af0:	4770      	bx	lr
     af2:	bf00      	nop

00000af4 <__aeabi_frsub>:
     af4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     af8:	e002      	b.n	b00 <__addsf3>
     afa:	bf00      	nop

00000afc <__aeabi_fsub>:
     afc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000b00 <__addsf3>:
     b00:	0042      	lsls	r2, r0, #1
     b02:	bf1f      	itttt	ne
     b04:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     b08:	ea92 0f03 	teqne	r2, r3
     b0c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     b10:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     b14:	d06a      	beq.n	bec <__addsf3+0xec>
     b16:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b1a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     b1e:	bfc1      	itttt	gt
     b20:	18d2      	addgt	r2, r2, r3
     b22:	4041      	eorgt	r1, r0
     b24:	4048      	eorgt	r0, r1
     b26:	4041      	eorgt	r1, r0
     b28:	bfb8      	it	lt
     b2a:	425b      	neglt	r3, r3
     b2c:	2b19      	cmp	r3, #25
     b2e:	bf88      	it	hi
     b30:	4770      	bxhi	lr
     b32:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     b36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b3a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     b3e:	bf18      	it	ne
     b40:	4240      	negne	r0, r0
     b42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     b46:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     b4a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     b4e:	bf18      	it	ne
     b50:	4249      	negne	r1, r1
     b52:	ea92 0f03 	teq	r2, r3
     b56:	d03f      	beq.n	bd8 <__addsf3+0xd8>
     b58:	f1a2 0201 	sub.w	r2, r2, #1
     b5c:	fa41 fc03 	asr.w	ip, r1, r3
     b60:	eb10 000c 	adds.w	r0, r0, ip
     b64:	f1c3 0320 	rsb	r3, r3, #32
     b68:	fa01 f103 	lsl.w	r1, r1, r3
     b6c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     b70:	d502      	bpl.n	b78 <__addsf3+0x78>
     b72:	4249      	negs	r1, r1
     b74:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     b78:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     b7c:	d313      	bcc.n	ba6 <__addsf3+0xa6>
     b7e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     b82:	d306      	bcc.n	b92 <__addsf3+0x92>
     b84:	0840      	lsrs	r0, r0, #1
     b86:	ea4f 0131 	mov.w	r1, r1, rrx
     b8a:	f102 0201 	add.w	r2, r2, #1
     b8e:	2afe      	cmp	r2, #254	; 0xfe
     b90:	d251      	bcs.n	c36 <__addsf3+0x136>
     b92:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     b96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     b9a:	bf08      	it	eq
     b9c:	f020 0001 	biceq.w	r0, r0, #1
     ba0:	ea40 0003 	orr.w	r0, r0, r3
     ba4:	4770      	bx	lr
     ba6:	0049      	lsls	r1, r1, #1
     ba8:	eb40 0000 	adc.w	r0, r0, r0
     bac:	3a01      	subs	r2, #1
     bae:	bf28      	it	cs
     bb0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     bb4:	d2ed      	bcs.n	b92 <__addsf3+0x92>
     bb6:	fab0 fc80 	clz	ip, r0
     bba:	f1ac 0c08 	sub.w	ip, ip, #8
     bbe:	ebb2 020c 	subs.w	r2, r2, ip
     bc2:	fa00 f00c 	lsl.w	r0, r0, ip
     bc6:	bfaa      	itet	ge
     bc8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     bcc:	4252      	neglt	r2, r2
     bce:	4318      	orrge	r0, r3
     bd0:	bfbc      	itt	lt
     bd2:	40d0      	lsrlt	r0, r2
     bd4:	4318      	orrlt	r0, r3
     bd6:	4770      	bx	lr
     bd8:	f092 0f00 	teq	r2, #0
     bdc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     be0:	bf06      	itte	eq
     be2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     be6:	3201      	addeq	r2, #1
     be8:	3b01      	subne	r3, #1
     bea:	e7b5      	b.n	b58 <__addsf3+0x58>
     bec:	ea4f 0341 	mov.w	r3, r1, lsl #1
     bf0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     bf4:	bf18      	it	ne
     bf6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     bfa:	d021      	beq.n	c40 <__addsf3+0x140>
     bfc:	ea92 0f03 	teq	r2, r3
     c00:	d004      	beq.n	c0c <__addsf3+0x10c>
     c02:	f092 0f00 	teq	r2, #0
     c06:	bf08      	it	eq
     c08:	4608      	moveq	r0, r1
     c0a:	4770      	bx	lr
     c0c:	ea90 0f01 	teq	r0, r1
     c10:	bf1c      	itt	ne
     c12:	2000      	movne	r0, #0
     c14:	4770      	bxne	lr
     c16:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     c1a:	d104      	bne.n	c26 <__addsf3+0x126>
     c1c:	0040      	lsls	r0, r0, #1
     c1e:	bf28      	it	cs
     c20:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     c24:	4770      	bx	lr
     c26:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     c2a:	bf3c      	itt	cc
     c2c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     c30:	4770      	bxcc	lr
     c32:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     c36:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     c3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     c3e:	4770      	bx	lr
     c40:	ea7f 6222 	mvns.w	r2, r2, asr #24
     c44:	bf16      	itet	ne
     c46:	4608      	movne	r0, r1
     c48:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     c4c:	4601      	movne	r1, r0
     c4e:	0242      	lsls	r2, r0, #9
     c50:	bf06      	itte	eq
     c52:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     c56:	ea90 0f01 	teqeq	r0, r1
     c5a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     c5e:	4770      	bx	lr

00000c60 <__aeabi_ui2f>:
     c60:	f04f 0300 	mov.w	r3, #0
     c64:	e004      	b.n	c70 <__aeabi_i2f+0x8>
     c66:	bf00      	nop

00000c68 <__aeabi_i2f>:
     c68:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     c6c:	bf48      	it	mi
     c6e:	4240      	negmi	r0, r0
     c70:	ea5f 0c00 	movs.w	ip, r0
     c74:	bf08      	it	eq
     c76:	4770      	bxeq	lr
     c78:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     c7c:	4601      	mov	r1, r0
     c7e:	f04f 0000 	mov.w	r0, #0
     c82:	e01c      	b.n	cbe <__aeabi_l2f+0x2a>

00000c84 <__aeabi_ul2f>:
     c84:	ea50 0201 	orrs.w	r2, r0, r1
     c88:	bf08      	it	eq
     c8a:	4770      	bxeq	lr
     c8c:	f04f 0300 	mov.w	r3, #0
     c90:	e00a      	b.n	ca8 <__aeabi_l2f+0x14>
     c92:	bf00      	nop

00000c94 <__aeabi_l2f>:
     c94:	ea50 0201 	orrs.w	r2, r0, r1
     c98:	bf08      	it	eq
     c9a:	4770      	bxeq	lr
     c9c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     ca0:	d502      	bpl.n	ca8 <__aeabi_l2f+0x14>
     ca2:	4240      	negs	r0, r0
     ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     ca8:	ea5f 0c01 	movs.w	ip, r1
     cac:	bf02      	ittt	eq
     cae:	4684      	moveq	ip, r0
     cb0:	4601      	moveq	r1, r0
     cb2:	2000      	moveq	r0, #0
     cb4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     cb8:	bf08      	it	eq
     cba:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     cbe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     cc2:	fabc f28c 	clz	r2, ip
     cc6:	3a08      	subs	r2, #8
     cc8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     ccc:	db10      	blt.n	cf0 <__aeabi_l2f+0x5c>
     cce:	fa01 fc02 	lsl.w	ip, r1, r2
     cd2:	4463      	add	r3, ip
     cd4:	fa00 fc02 	lsl.w	ip, r0, r2
     cd8:	f1c2 0220 	rsb	r2, r2, #32
     cdc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     ce0:	fa20 f202 	lsr.w	r2, r0, r2
     ce4:	eb43 0002 	adc.w	r0, r3, r2
     ce8:	bf08      	it	eq
     cea:	f020 0001 	biceq.w	r0, r0, #1
     cee:	4770      	bx	lr
     cf0:	f102 0220 	add.w	r2, r2, #32
     cf4:	fa01 fc02 	lsl.w	ip, r1, r2
     cf8:	f1c2 0220 	rsb	r2, r2, #32
     cfc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     d00:	fa21 f202 	lsr.w	r2, r1, r2
     d04:	eb43 0002 	adc.w	r0, r3, r2
     d08:	bf08      	it	eq
     d0a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     d0e:	4770      	bx	lr

00000d10 <__aeabi_fmul>:
     d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
     d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     d18:	bf1e      	ittt	ne
     d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     d1e:	ea92 0f0c 	teqne	r2, ip
     d22:	ea93 0f0c 	teqne	r3, ip
     d26:	d06f      	beq.n	e08 <__aeabi_fmul+0xf8>
     d28:	441a      	add	r2, r3
     d2a:	ea80 0c01 	eor.w	ip, r0, r1
     d2e:	0240      	lsls	r0, r0, #9
     d30:	bf18      	it	ne
     d32:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     d36:	d01e      	beq.n	d76 <__aeabi_fmul+0x66>
     d38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     d3c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     d40:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     d44:	fba0 3101 	umull	r3, r1, r0, r1
     d48:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     d4c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     d50:	bf3e      	ittt	cc
     d52:	0049      	lslcc	r1, r1, #1
     d54:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     d58:	005b      	lslcc	r3, r3, #1
     d5a:	ea40 0001 	orr.w	r0, r0, r1
     d5e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     d62:	2afd      	cmp	r2, #253	; 0xfd
     d64:	d81d      	bhi.n	da2 <__aeabi_fmul+0x92>
     d66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     d6e:	bf08      	it	eq
     d70:	f020 0001 	biceq.w	r0, r0, #1
     d74:	4770      	bx	lr
     d76:	f090 0f00 	teq	r0, #0
     d7a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     d7e:	bf08      	it	eq
     d80:	0249      	lsleq	r1, r1, #9
     d82:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     d86:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     d8a:	3a7f      	subs	r2, #127	; 0x7f
     d8c:	bfc2      	ittt	gt
     d8e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     d92:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     d96:	4770      	bxgt	lr
     d98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     d9c:	f04f 0300 	mov.w	r3, #0
     da0:	3a01      	subs	r2, #1
     da2:	dc5d      	bgt.n	e60 <__aeabi_fmul+0x150>
     da4:	f112 0f19 	cmn.w	r2, #25
     da8:	bfdc      	itt	le
     daa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     dae:	4770      	bxle	lr
     db0:	f1c2 0200 	rsb	r2, r2, #0
     db4:	0041      	lsls	r1, r0, #1
     db6:	fa21 f102 	lsr.w	r1, r1, r2
     dba:	f1c2 0220 	rsb	r2, r2, #32
     dbe:	fa00 fc02 	lsl.w	ip, r0, r2
     dc2:	ea5f 0031 	movs.w	r0, r1, rrx
     dc6:	f140 0000 	adc.w	r0, r0, #0
     dca:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     dce:	bf08      	it	eq
     dd0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     dd4:	4770      	bx	lr
     dd6:	f092 0f00 	teq	r2, #0
     dda:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     dde:	bf02      	ittt	eq
     de0:	0040      	lsleq	r0, r0, #1
     de2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     de6:	3a01      	subeq	r2, #1
     de8:	d0f9      	beq.n	dde <__aeabi_fmul+0xce>
     dea:	ea40 000c 	orr.w	r0, r0, ip
     dee:	f093 0f00 	teq	r3, #0
     df2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     df6:	bf02      	ittt	eq
     df8:	0049      	lsleq	r1, r1, #1
     dfa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     dfe:	3b01      	subeq	r3, #1
     e00:	d0f9      	beq.n	df6 <__aeabi_fmul+0xe6>
     e02:	ea41 010c 	orr.w	r1, r1, ip
     e06:	e78f      	b.n	d28 <__aeabi_fmul+0x18>
     e08:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     e0c:	ea92 0f0c 	teq	r2, ip
     e10:	bf18      	it	ne
     e12:	ea93 0f0c 	teqne	r3, ip
     e16:	d00a      	beq.n	e2e <__aeabi_fmul+0x11e>
     e18:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     e1c:	bf18      	it	ne
     e1e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     e22:	d1d8      	bne.n	dd6 <__aeabi_fmul+0xc6>
     e24:	ea80 0001 	eor.w	r0, r0, r1
     e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e2c:	4770      	bx	lr
     e2e:	f090 0f00 	teq	r0, #0
     e32:	bf17      	itett	ne
     e34:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     e38:	4608      	moveq	r0, r1
     e3a:	f091 0f00 	teqne	r1, #0
     e3e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     e42:	d014      	beq.n	e6e <__aeabi_fmul+0x15e>
     e44:	ea92 0f0c 	teq	r2, ip
     e48:	d101      	bne.n	e4e <__aeabi_fmul+0x13e>
     e4a:	0242      	lsls	r2, r0, #9
     e4c:	d10f      	bne.n	e6e <__aeabi_fmul+0x15e>
     e4e:	ea93 0f0c 	teq	r3, ip
     e52:	d103      	bne.n	e5c <__aeabi_fmul+0x14c>
     e54:	024b      	lsls	r3, r1, #9
     e56:	bf18      	it	ne
     e58:	4608      	movne	r0, r1
     e5a:	d108      	bne.n	e6e <__aeabi_fmul+0x15e>
     e5c:	ea80 0001 	eor.w	r0, r0, r1
     e60:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e64:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     e68:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     e6c:	4770      	bx	lr
     e6e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     e72:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     e76:	4770      	bx	lr

00000e78 <__aeabi_fdiv>:
     e78:	f04f 0cff 	mov.w	ip, #255	; 0xff
     e7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     e80:	bf1e      	ittt	ne
     e82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     e86:	ea92 0f0c 	teqne	r2, ip
     e8a:	ea93 0f0c 	teqne	r3, ip
     e8e:	d069      	beq.n	f64 <__aeabi_fdiv+0xec>
     e90:	eba2 0203 	sub.w	r2, r2, r3
     e94:	ea80 0c01 	eor.w	ip, r0, r1
     e98:	0249      	lsls	r1, r1, #9
     e9a:	ea4f 2040 	mov.w	r0, r0, lsl #9
     e9e:	d037      	beq.n	f10 <__aeabi_fdiv+0x98>
     ea0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
     ea4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
     ea8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
     eac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     eb0:	428b      	cmp	r3, r1
     eb2:	bf38      	it	cc
     eb4:	005b      	lslcc	r3, r3, #1
     eb6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
     eba:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
     ebe:	428b      	cmp	r3, r1
     ec0:	bf24      	itt	cs
     ec2:	1a5b      	subcs	r3, r3, r1
     ec4:	ea40 000c 	orrcs.w	r0, r0, ip
     ec8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
     ecc:	bf24      	itt	cs
     ece:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
     ed2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     ed6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
     eda:	bf24      	itt	cs
     edc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
     ee0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     ee4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
     ee8:	bf24      	itt	cs
     eea:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
     eee:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     ef2:	011b      	lsls	r3, r3, #4
     ef4:	bf18      	it	ne
     ef6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
     efa:	d1e0      	bne.n	ebe <__aeabi_fdiv+0x46>
     efc:	2afd      	cmp	r2, #253	; 0xfd
     efe:	f63f af50 	bhi.w	da2 <__aeabi_fmul+0x92>
     f02:	428b      	cmp	r3, r1
     f04:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     f08:	bf08      	it	eq
     f0a:	f020 0001 	biceq.w	r0, r0, #1
     f0e:	4770      	bx	lr
     f10:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     f14:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     f18:	327f      	adds	r2, #127	; 0x7f
     f1a:	bfc2      	ittt	gt
     f1c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     f20:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     f24:	4770      	bxgt	lr
     f26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     f2a:	f04f 0300 	mov.w	r3, #0
     f2e:	3a01      	subs	r2, #1
     f30:	e737      	b.n	da2 <__aeabi_fmul+0x92>
     f32:	f092 0f00 	teq	r2, #0
     f36:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     f3a:	bf02      	ittt	eq
     f3c:	0040      	lsleq	r0, r0, #1
     f3e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     f42:	3a01      	subeq	r2, #1
     f44:	d0f9      	beq.n	f3a <__aeabi_fdiv+0xc2>
     f46:	ea40 000c 	orr.w	r0, r0, ip
     f4a:	f093 0f00 	teq	r3, #0
     f4e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     f52:	bf02      	ittt	eq
     f54:	0049      	lsleq	r1, r1, #1
     f56:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     f5a:	3b01      	subeq	r3, #1
     f5c:	d0f9      	beq.n	f52 <__aeabi_fdiv+0xda>
     f5e:	ea41 010c 	orr.w	r1, r1, ip
     f62:	e795      	b.n	e90 <__aeabi_fdiv+0x18>
     f64:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     f68:	ea92 0f0c 	teq	r2, ip
     f6c:	d108      	bne.n	f80 <__aeabi_fdiv+0x108>
     f6e:	0242      	lsls	r2, r0, #9
     f70:	f47f af7d 	bne.w	e6e <__aeabi_fmul+0x15e>
     f74:	ea93 0f0c 	teq	r3, ip
     f78:	f47f af70 	bne.w	e5c <__aeabi_fmul+0x14c>
     f7c:	4608      	mov	r0, r1
     f7e:	e776      	b.n	e6e <__aeabi_fmul+0x15e>
     f80:	ea93 0f0c 	teq	r3, ip
     f84:	d104      	bne.n	f90 <__aeabi_fdiv+0x118>
     f86:	024b      	lsls	r3, r1, #9
     f88:	f43f af4c 	beq.w	e24 <__aeabi_fmul+0x114>
     f8c:	4608      	mov	r0, r1
     f8e:	e76e      	b.n	e6e <__aeabi_fmul+0x15e>
     f90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     f94:	bf18      	it	ne
     f96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     f9a:	d1ca      	bne.n	f32 <__aeabi_fdiv+0xba>
     f9c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
     fa0:	f47f af5c 	bne.w	e5c <__aeabi_fmul+0x14c>
     fa4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
     fa8:	f47f af3c 	bne.w	e24 <__aeabi_fmul+0x114>
     fac:	e75f      	b.n	e6e <__aeabi_fmul+0x15e>
     fae:	bf00      	nop

00000fb0 <__gesf2>:
     fb0:	f04f 3cff 	mov.w	ip, #4294967295
     fb4:	e006      	b.n	fc4 <__cmpsf2+0x4>
     fb6:	bf00      	nop

00000fb8 <__lesf2>:
     fb8:	f04f 0c01 	mov.w	ip, #1
     fbc:	e002      	b.n	fc4 <__cmpsf2+0x4>
     fbe:	bf00      	nop

00000fc0 <__cmpsf2>:
     fc0:	f04f 0c01 	mov.w	ip, #1
     fc4:	f84d cd04 	str.w	ip, [sp, #-4]!
     fc8:	ea4f 0240 	mov.w	r2, r0, lsl #1
     fcc:	ea4f 0341 	mov.w	r3, r1, lsl #1
     fd0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     fd4:	bf18      	it	ne
     fd6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     fda:	d011      	beq.n	1000 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE>
     fdc:	b001      	add	sp, #4
     fde:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
     fe2:	bf18      	it	ne
     fe4:	ea90 0f01 	teqne	r0, r1
     fe8:	bf58      	it	pl
     fea:	ebb2 0003 	subspl.w	r0, r2, r3
     fee:	bf88      	it	hi
     ff0:	17c8      	asrhi	r0, r1, #31
     ff2:	bf38      	it	cc
     ff4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
     ff8:	bf18      	it	ne
     ffa:	f040 0001 	orrne.w	r0, r0, #1
     ffe:	4770      	bx	lr
    1000:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    1004:	d102      	bne.n	100c <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xc>
    1006:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    100a:	d105      	bne.n	1018 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x18>
    100c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    1010:	d1e4      	bne.n	fdc <__cmpsf2+0x1c>
    1012:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    1016:	d0e1      	beq.n	fdc <__cmpsf2+0x1c>
    1018:	f85d 0b04 	ldr.w	r0, [sp], #4
    101c:	4770      	bx	lr
    101e:	bf00      	nop

00001020 <__aeabi_cfrcmple>:
    1020:	4684      	mov	ip, r0
    1022:	4608      	mov	r0, r1
    1024:	4661      	mov	r1, ip
    1026:	e7ff      	b.n	1028 <__aeabi_cfcmpeq>

00001028 <__aeabi_cfcmpeq>:
    1028:	b50f      	push	{r0, r1, r2, r3, lr}
    102a:	f7ff ffc9 	bl	fc0 <__cmpsf2>
    102e:	2800      	cmp	r0, #0
    1030:	bf48      	it	mi
    1032:	f110 0f00 	cmnmi.w	r0, #0
    1036:	bd0f      	pop	{r0, r1, r2, r3, pc}

00001038 <__aeabi_fcmpeq>:
    1038:	f84d ed08 	str.w	lr, [sp, #-8]!
    103c:	f7ff fff4 	bl	1028 <__aeabi_cfcmpeq>
    1040:	bf0c      	ite	eq
    1042:	2001      	moveq	r0, #1
    1044:	2000      	movne	r0, #0
    1046:	f85d fb08 	ldr.w	pc, [sp], #8
    104a:	bf00      	nop

0000104c <__aeabi_fcmplt>:
    104c:	f84d ed08 	str.w	lr, [sp, #-8]!
    1050:	f7ff ffea 	bl	1028 <__aeabi_cfcmpeq>
    1054:	bf34      	ite	cc
    1056:	2001      	movcc	r0, #1
    1058:	2000      	movcs	r0, #0
    105a:	f85d fb08 	ldr.w	pc, [sp], #8
    105e:	bf00      	nop

00001060 <__aeabi_fcmple>:
    1060:	f84d ed08 	str.w	lr, [sp, #-8]!
    1064:	f7ff ffe0 	bl	1028 <__aeabi_cfcmpeq>
    1068:	bf94      	ite	ls
    106a:	2001      	movls	r0, #1
    106c:	2000      	movhi	r0, #0
    106e:	f85d fb08 	ldr.w	pc, [sp], #8
    1072:	bf00      	nop

00001074 <__aeabi_fcmpge>:
    1074:	f84d ed08 	str.w	lr, [sp, #-8]!
    1078:	f7ff ffd2 	bl	1020 <__aeabi_cfrcmple>
    107c:	bf94      	ite	ls
    107e:	2001      	movls	r0, #1
    1080:	2000      	movhi	r0, #0
    1082:	f85d fb08 	ldr.w	pc, [sp], #8
    1086:	bf00      	nop

00001088 <__aeabi_fcmpgt>:
    1088:	f84d ed08 	str.w	lr, [sp, #-8]!
    108c:	f7ff ffc8 	bl	1020 <__aeabi_cfrcmple>
    1090:	bf34      	ite	cc
    1092:	2001      	movcc	r0, #1
    1094:	2000      	movcs	r0, #0
    1096:	f85d fb08 	ldr.w	pc, [sp], #8
    109a:	bf00      	nop

0000109c <__aeabi_f2iz>:
    109c:	ea4f 0240 	mov.w	r2, r0, lsl #1
    10a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    10a4:	d30f      	bcc.n	10c6 <__aeabi_f2iz+0x2a>
    10a6:	f04f 039e 	mov.w	r3, #158	; 0x9e
    10aa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    10ae:	d90d      	bls.n	10cc <__aeabi_f2iz+0x30>
    10b0:	ea4f 2300 	mov.w	r3, r0, lsl #8
    10b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    10b8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    10bc:	fa23 f002 	lsr.w	r0, r3, r2
    10c0:	bf18      	it	ne
    10c2:	4240      	negne	r0, r0
    10c4:	4770      	bx	lr
    10c6:	f04f 0000 	mov.w	r0, #0
    10ca:	4770      	bx	lr
    10cc:	f112 0f61 	cmn.w	r2, #97	; 0x61
    10d0:	d101      	bne.n	10d6 <__aeabi_f2iz+0x3a>
    10d2:	0242      	lsls	r2, r0, #9
    10d4:	d105      	bne.n	10e2 <__aeabi_f2iz+0x46>
    10d6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    10da:	bf08      	it	eq
    10dc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    10e0:	4770      	bx	lr
    10e2:	f04f 0000 	mov.w	r0, #0
    10e6:	4770      	bx	lr

000010e8 <__aeabi_uldivmod>:
    10e8:	b953      	cbnz	r3, 1100 <__aeabi_uldivmod+0x18>
    10ea:	b94a      	cbnz	r2, 1100 <__aeabi_uldivmod+0x18>
    10ec:	2900      	cmp	r1, #0
    10ee:	bf08      	it	eq
    10f0:	2800      	cmpeq	r0, #0
    10f2:	bf1c      	itt	ne
    10f4:	f04f 31ff 	movne.w	r1, #4294967295
    10f8:	f04f 30ff 	movne.w	r0, #4294967295
    10fc:	f000 b9a8 	b.w	1450 <__aeabi_idiv0>
    1100:	f1ad 0c08 	sub.w	ip, sp, #8
    1104:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    1108:	f000 f83e 	bl	1188 <__udivmoddi4>
    110c:	f8dd e004 	ldr.w	lr, [sp, #4]
    1110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1114:	b004      	add	sp, #16
    1116:	4770      	bx	lr

00001118 <__aeabi_d2lz>:
    1118:	b538      	push	{r3, r4, r5, lr}
    111a:	4605      	mov	r5, r0
    111c:	460c      	mov	r4, r1
    111e:	2200      	movs	r2, #0
    1120:	2300      	movs	r3, #0
    1122:	4628      	mov	r0, r5
    1124:	4621      	mov	r1, r4
    1126:	f7ff fc45 	bl	9b4 <__aeabi_dcmplt>
    112a:	b928      	cbnz	r0, 1138 <__aeabi_d2lz+0x20>
    112c:	4628      	mov	r0, r5
    112e:	4621      	mov	r1, r4
    1130:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    1134:	f000 b80a 	b.w	114c <__aeabi_d2ulz>
    1138:	4628      	mov	r0, r5
    113a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
    113e:	f000 f805 	bl	114c <__aeabi_d2ulz>
    1142:	4240      	negs	r0, r0
    1144:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1148:	bd38      	pop	{r3, r4, r5, pc}
    114a:	bf00      	nop

0000114c <__aeabi_d2ulz>:
    114c:	b5d0      	push	{r4, r6, r7, lr}
    114e:	2200      	movs	r2, #0
    1150:	4b0b      	ldr	r3, [pc, #44]	; (1180 <__aeabi_d2ulz+0x34>)
    1152:	4606      	mov	r6, r0
    1154:	460f      	mov	r7, r1
    1156:	f7ff f9bb 	bl	4d0 <__aeabi_dmul>
    115a:	f000 f97b 	bl	1454 <__aeabi_d2uiz>
    115e:	4604      	mov	r4, r0
    1160:	f7ff f93c 	bl	3dc <__aeabi_ui2d>
    1164:	2200      	movs	r2, #0
    1166:	4b07      	ldr	r3, [pc, #28]	; (1184 <__aeabi_d2ulz+0x38>)
    1168:	f7ff f9b2 	bl	4d0 <__aeabi_dmul>
    116c:	4602      	mov	r2, r0
    116e:	460b      	mov	r3, r1
    1170:	4630      	mov	r0, r6
    1172:	4639      	mov	r1, r7
    1174:	f7fe fff4 	bl	160 <__aeabi_dsub>
    1178:	f000 f96c 	bl	1454 <__aeabi_d2uiz>
    117c:	4621      	mov	r1, r4
    117e:	bdd0      	pop	{r4, r6, r7, pc}
    1180:	3df00000 	.word	0x3df00000
    1184:	41f00000 	.word	0x41f00000

00001188 <__udivmoddi4>:
    1188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    118c:	9e08      	ldr	r6, [sp, #32]
    118e:	460d      	mov	r5, r1
    1190:	4604      	mov	r4, r0
    1192:	468a      	mov	sl, r1
    1194:	2b00      	cmp	r3, #0
    1196:	d17f      	bne.n	1298 <__udivmoddi4+0x110>
    1198:	428a      	cmp	r2, r1
    119a:	4617      	mov	r7, r2
    119c:	d941      	bls.n	1222 <__udivmoddi4+0x9a>
    119e:	fab2 f282 	clz	r2, r2
    11a2:	b14a      	cbz	r2, 11b8 <__udivmoddi4+0x30>
    11a4:	f1c2 0120 	rsb	r1, r2, #32
    11a8:	fa05 f302 	lsl.w	r3, r5, r2
    11ac:	4097      	lsls	r7, r2
    11ae:	4094      	lsls	r4, r2
    11b0:	fa20 f101 	lsr.w	r1, r0, r1
    11b4:	ea41 0a03 	orr.w	sl, r1, r3
    11b8:	ea4f 4817 	mov.w	r8, r7, lsr #16
    11bc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    11c0:	fa1f f987 	uxth.w	r9, r7
    11c4:	fbba fef8 	udiv	lr, sl, r8
    11c8:	fb08 a31e 	mls	r3, r8, lr, sl
    11cc:	fb0e f109 	mul.w	r1, lr, r9
    11d0:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
    11d4:	4299      	cmp	r1, r3
    11d6:	d906      	bls.n	11e6 <__udivmoddi4+0x5e>
    11d8:	18fb      	adds	r3, r7, r3
    11da:	d202      	bcs.n	11e2 <__udivmoddi4+0x5a>
    11dc:	4299      	cmp	r1, r3
    11de:	f200 8124 	bhi.w	142a <__udivmoddi4+0x2a2>
    11e2:	f10e 3eff 	add.w	lr, lr, #4294967295
    11e6:	1a59      	subs	r1, r3, r1
    11e8:	b2a3      	uxth	r3, r4
    11ea:	fbb1 f0f8 	udiv	r0, r1, r8
    11ee:	fb08 1110 	mls	r1, r8, r0, r1
    11f2:	fb00 f909 	mul.w	r9, r0, r9
    11f6:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
    11fa:	45a1      	cmp	r9, r4
    11fc:	d905      	bls.n	120a <__udivmoddi4+0x82>
    11fe:	193c      	adds	r4, r7, r4
    1200:	d202      	bcs.n	1208 <__udivmoddi4+0x80>
    1202:	45a1      	cmp	r9, r4
    1204:	f200 810e 	bhi.w	1424 <__udivmoddi4+0x29c>
    1208:	3801      	subs	r0, #1
    120a:	eba4 0409 	sub.w	r4, r4, r9
    120e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
    1212:	2100      	movs	r1, #0
    1214:	b11e      	cbz	r6, 121e <__udivmoddi4+0x96>
    1216:	40d4      	lsrs	r4, r2
    1218:	2300      	movs	r3, #0
    121a:	e9c6 4300 	strd	r4, r3, [r6]
    121e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1222:	b902      	cbnz	r2, 1226 <__udivmoddi4+0x9e>
    1224:	deff      	udf	#255	; 0xff
    1226:	fab2 f282 	clz	r2, r2
    122a:	2a00      	cmp	r2, #0
    122c:	d14f      	bne.n	12ce <__udivmoddi4+0x146>
    122e:	1bcb      	subs	r3, r1, r7
    1230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    1234:	fa1f f887 	uxth.w	r8, r7
    1238:	2101      	movs	r1, #1
    123a:	0c25      	lsrs	r5, r4, #16
    123c:	fbb3 fcfe 	udiv	ip, r3, lr
    1240:	fb0e 301c 	mls	r0, lr, ip, r3
    1244:	462b      	mov	r3, r5
    1246:	fb08 f90c 	mul.w	r9, r8, ip
    124a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
    124e:	45a9      	cmp	r9, r5
    1250:	d90a      	bls.n	1268 <__udivmoddi4+0xe0>
    1252:	197d      	adds	r5, r7, r5
    1254:	bf2c      	ite	cs
    1256:	2301      	movcs	r3, #1
    1258:	2300      	movcc	r3, #0
    125a:	45a9      	cmp	r9, r5
    125c:	d902      	bls.n	1264 <__udivmoddi4+0xdc>
    125e:	2b00      	cmp	r3, #0
    1260:	f000 80d9 	beq.w	1416 <__udivmoddi4+0x28e>
    1264:	f10c 3cff 	add.w	ip, ip, #4294967295
    1268:	eba5 0509 	sub.w	r5, r5, r9
    126c:	b2a3      	uxth	r3, r4
    126e:	fbb5 f0fe 	udiv	r0, r5, lr
    1272:	fb0e 5510 	mls	r5, lr, r0, r5
    1276:	fb08 f800 	mul.w	r8, r8, r0
    127a:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    127e:	45a0      	cmp	r8, r4
    1280:	d905      	bls.n	128e <__udivmoddi4+0x106>
    1282:	193c      	adds	r4, r7, r4
    1284:	d202      	bcs.n	128c <__udivmoddi4+0x104>
    1286:	45a0      	cmp	r8, r4
    1288:	f200 80c9 	bhi.w	141e <__udivmoddi4+0x296>
    128c:	3801      	subs	r0, #1
    128e:	eba4 0408 	sub.w	r4, r4, r8
    1292:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    1296:	e7bd      	b.n	1214 <__udivmoddi4+0x8c>
    1298:	428b      	cmp	r3, r1
    129a:	d908      	bls.n	12ae <__udivmoddi4+0x126>
    129c:	2e00      	cmp	r6, #0
    129e:	f000 80b1 	beq.w	1404 <__udivmoddi4+0x27c>
    12a2:	2100      	movs	r1, #0
    12a4:	e9c6 0500 	strd	r0, r5, [r6]
    12a8:	4608      	mov	r0, r1
    12aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    12ae:	fab3 f183 	clz	r1, r3
    12b2:	2900      	cmp	r1, #0
    12b4:	d146      	bne.n	1344 <__udivmoddi4+0x1bc>
    12b6:	42ab      	cmp	r3, r5
    12b8:	f0c0 80a7 	bcc.w	140a <__udivmoddi4+0x282>
    12bc:	4282      	cmp	r2, r0
    12be:	f240 80a4 	bls.w	140a <__udivmoddi4+0x282>
    12c2:	4608      	mov	r0, r1
    12c4:	2e00      	cmp	r6, #0
    12c6:	d0aa      	beq.n	121e <__udivmoddi4+0x96>
    12c8:	e9c6 4a00 	strd	r4, sl, [r6]
    12cc:	e7a7      	b.n	121e <__udivmoddi4+0x96>
    12ce:	f1c2 0020 	rsb	r0, r2, #32
    12d2:	4097      	lsls	r7, r2
    12d4:	fa01 f302 	lsl.w	r3, r1, r2
    12d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    12dc:	40c1      	lsrs	r1, r0
    12de:	fa24 f500 	lsr.w	r5, r4, r0
    12e2:	fa1f f887 	uxth.w	r8, r7
    12e6:	4094      	lsls	r4, r2
    12e8:	431d      	orrs	r5, r3
    12ea:	fbb1 f0fe 	udiv	r0, r1, lr
    12ee:	0c2b      	lsrs	r3, r5, #16
    12f0:	fb0e 1110 	mls	r1, lr, r0, r1
    12f4:	fb00 fc08 	mul.w	ip, r0, r8
    12f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    12fc:	459c      	cmp	ip, r3
    12fe:	d909      	bls.n	1314 <__udivmoddi4+0x18c>
    1300:	18fb      	adds	r3, r7, r3
    1302:	bf2c      	ite	cs
    1304:	2101      	movcs	r1, #1
    1306:	2100      	movcc	r1, #0
    1308:	459c      	cmp	ip, r3
    130a:	d902      	bls.n	1312 <__udivmoddi4+0x18a>
    130c:	2900      	cmp	r1, #0
    130e:	f000 8095 	beq.w	143c <__udivmoddi4+0x2b4>
    1312:	3801      	subs	r0, #1
    1314:	eba3 030c 	sub.w	r3, r3, ip
    1318:	b2ad      	uxth	r5, r5
    131a:	fbb3 f1fe 	udiv	r1, r3, lr
    131e:	fb0e 3311 	mls	r3, lr, r1, r3
    1322:	fb01 fc08 	mul.w	ip, r1, r8
    1326:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    132a:	45ac      	cmp	ip, r5
    132c:	d905      	bls.n	133a <__udivmoddi4+0x1b2>
    132e:	197d      	adds	r5, r7, r5
    1330:	d202      	bcs.n	1338 <__udivmoddi4+0x1b0>
    1332:	45ac      	cmp	ip, r5
    1334:	f200 8089 	bhi.w	144a <__udivmoddi4+0x2c2>
    1338:	3901      	subs	r1, #1
    133a:	eba5 030c 	sub.w	r3, r5, ip
    133e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    1342:	e77a      	b.n	123a <__udivmoddi4+0xb2>
    1344:	f1c1 0420 	rsb	r4, r1, #32
    1348:	408b      	lsls	r3, r1
    134a:	fa02 f701 	lsl.w	r7, r2, r1
    134e:	fa05 fc01 	lsl.w	ip, r5, r1
    1352:	40e2      	lsrs	r2, r4
    1354:	fa20 f804 	lsr.w	r8, r0, r4
    1358:	40e5      	lsrs	r5, r4
    135a:	fa00 fe01 	lsl.w	lr, r0, r1
    135e:	4313      	orrs	r3, r2
    1360:	ea48 020c 	orr.w	r2, r8, ip
    1364:	ea4f 4813 	mov.w	r8, r3, lsr #16
    1368:	ea4f 4c12 	mov.w	ip, r2, lsr #16
    136c:	fa1f f983 	uxth.w	r9, r3
    1370:	fbb5 faf8 	udiv	sl, r5, r8
    1374:	fb08 551a 	mls	r5, r8, sl, r5
    1378:	fb0a f009 	mul.w	r0, sl, r9
    137c:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
    1380:	4560      	cmp	r0, ip
    1382:	d90a      	bls.n	139a <__udivmoddi4+0x212>
    1384:	eb13 0c0c 	adds.w	ip, r3, ip
    1388:	bf2c      	ite	cs
    138a:	2501      	movcs	r5, #1
    138c:	2500      	movcc	r5, #0
    138e:	4560      	cmp	r0, ip
    1390:	d901      	bls.n	1396 <__udivmoddi4+0x20e>
    1392:	2d00      	cmp	r5, #0
    1394:	d055      	beq.n	1442 <__udivmoddi4+0x2ba>
    1396:	f10a 3aff 	add.w	sl, sl, #4294967295
    139a:	ebac 0c00 	sub.w	ip, ip, r0
    139e:	b292      	uxth	r2, r2
    13a0:	fbbc f0f8 	udiv	r0, ip, r8
    13a4:	fb08 cc10 	mls	ip, r8, r0, ip
    13a8:	fb00 f909 	mul.w	r9, r0, r9
    13ac:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
    13b0:	45e1      	cmp	r9, ip
    13b2:	d905      	bls.n	13c0 <__udivmoddi4+0x238>
    13b4:	eb13 0c0c 	adds.w	ip, r3, ip
    13b8:	d201      	bcs.n	13be <__udivmoddi4+0x236>
    13ba:	45e1      	cmp	r9, ip
    13bc:	d83b      	bhi.n	1436 <__udivmoddi4+0x2ae>
    13be:	3801      	subs	r0, #1
    13c0:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
    13c4:	ebac 0c09 	sub.w	ip, ip, r9
    13c8:	fba0 8907 	umull	r8, r9, r0, r7
    13cc:	45cc      	cmp	ip, r9
    13ce:	4645      	mov	r5, r8
    13d0:	464a      	mov	r2, r9
    13d2:	d302      	bcc.n	13da <__udivmoddi4+0x252>
    13d4:	d106      	bne.n	13e4 <__udivmoddi4+0x25c>
    13d6:	45c6      	cmp	lr, r8
    13d8:	d204      	bcs.n	13e4 <__udivmoddi4+0x25c>
    13da:	3801      	subs	r0, #1
    13dc:	ebb8 0507 	subs.w	r5, r8, r7
    13e0:	eb69 0203 	sbc.w	r2, r9, r3
    13e4:	b32e      	cbz	r6, 1432 <__udivmoddi4+0x2aa>
    13e6:	ebbe 0305 	subs.w	r3, lr, r5
    13ea:	eb6c 0c02 	sbc.w	ip, ip, r2
    13ee:	fa23 f201 	lsr.w	r2, r3, r1
    13f2:	fa0c f404 	lsl.w	r4, ip, r4
    13f6:	fa2c f301 	lsr.w	r3, ip, r1
    13fa:	2100      	movs	r1, #0
    13fc:	4314      	orrs	r4, r2
    13fe:	e9c6 4300 	strd	r4, r3, [r6]
    1402:	e70c      	b.n	121e <__udivmoddi4+0x96>
    1404:	4631      	mov	r1, r6
    1406:	4630      	mov	r0, r6
    1408:	e709      	b.n	121e <__udivmoddi4+0x96>
    140a:	1a84      	subs	r4, r0, r2
    140c:	eb65 0303 	sbc.w	r3, r5, r3
    1410:	2001      	movs	r0, #1
    1412:	469a      	mov	sl, r3
    1414:	e756      	b.n	12c4 <__udivmoddi4+0x13c>
    1416:	f1ac 0c02 	sub.w	ip, ip, #2
    141a:	443d      	add	r5, r7
    141c:	e724      	b.n	1268 <__udivmoddi4+0xe0>
    141e:	3802      	subs	r0, #2
    1420:	443c      	add	r4, r7
    1422:	e734      	b.n	128e <__udivmoddi4+0x106>
    1424:	3802      	subs	r0, #2
    1426:	443c      	add	r4, r7
    1428:	e6ef      	b.n	120a <__udivmoddi4+0x82>
    142a:	f1ae 0e02 	sub.w	lr, lr, #2
    142e:	443b      	add	r3, r7
    1430:	e6d9      	b.n	11e6 <__udivmoddi4+0x5e>
    1432:	4631      	mov	r1, r6
    1434:	e6f3      	b.n	121e <__udivmoddi4+0x96>
    1436:	3802      	subs	r0, #2
    1438:	449c      	add	ip, r3
    143a:	e7c1      	b.n	13c0 <__udivmoddi4+0x238>
    143c:	3802      	subs	r0, #2
    143e:	443b      	add	r3, r7
    1440:	e768      	b.n	1314 <__udivmoddi4+0x18c>
    1442:	f1aa 0a02 	sub.w	sl, sl, #2
    1446:	449c      	add	ip, r3
    1448:	e7a7      	b.n	139a <__udivmoddi4+0x212>
    144a:	3902      	subs	r1, #2
    144c:	443d      	add	r5, r7
    144e:	e774      	b.n	133a <__udivmoddi4+0x1b2>

00001450 <__aeabi_idiv0>:
    1450:	4770      	bx	lr
    1452:	bf00      	nop

00001454 <__aeabi_d2uiz>:
    1454:	004a      	lsls	r2, r1, #1
    1456:	d211      	bcs.n	147c <__aeabi_d2uiz+0x28>
    1458:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    145c:	d211      	bcs.n	1482 <__aeabi_d2uiz+0x2e>
    145e:	d50d      	bpl.n	147c <__aeabi_d2uiz+0x28>
    1460:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    1464:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    1468:	d40e      	bmi.n	1488 <__aeabi_d2uiz+0x34>
    146a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    146e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    1472:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    1476:	fa23 f002 	lsr.w	r0, r3, r2
    147a:	4770      	bx	lr
    147c:	f04f 0000 	mov.w	r0, #0
    1480:	4770      	bx	lr
    1482:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    1486:	d102      	bne.n	148e <__aeabi_d2uiz+0x3a>
    1488:	f04f 30ff 	mov.w	r0, #4294967295
    148c:	4770      	bx	lr
    148e:	f04f 0000 	mov.w	r0, #0
    1492:	4770      	bx	lr

00001494 <__aeabi_dcmpun>:
    1494:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    1498:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    149c:	d102      	bne.n	14a4 <__aeabi_dcmpun+0x10>
    149e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    14a2:	d10a      	bne.n	14ba <__aeabi_dcmpun+0x26>
    14a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    14a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    14ac:	d102      	bne.n	14b4 <__aeabi_dcmpun+0x20>
    14ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    14b2:	d102      	bne.n	14ba <__aeabi_dcmpun+0x26>
    14b4:	f04f 0000 	mov.w	r0, #0
    14b8:	4770      	bx	lr
    14ba:	f04f 0001 	mov.w	r0, #1
    14be:	4770      	bx	lr

000014c0 <strcmp>:
    14c0:	f810 2b01 	ldrb.w	r2, [r0], #1
    14c4:	f811 3b01 	ldrb.w	r3, [r1], #1
    14c8:	2a01      	cmp	r2, #1
    14ca:	bf28      	it	cs
    14cc:	429a      	cmpcs	r2, r3
    14ce:	d0f7      	beq.n	14c0 <strcmp>
    14d0:	1ad0      	subs	r0, r2, r3
    14d2:	4770      	bx	lr

000014d4 <strlen>:
    14d4:	4603      	mov	r3, r0
    14d6:	f813 2b01 	ldrb.w	r2, [r3], #1
    14da:	2a00      	cmp	r2, #0
    14dc:	d1fb      	bne.n	14d6 <strlen+0x2>
    14de:	1a18      	subs	r0, r3, r0
    14e0:	3801      	subs	r0, #1
    14e2:	4770      	bx	lr
    14e4:	0000      	movs	r0, r0
	...

000014e8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
    14e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    14ec:	b082      	sub	sp, #8
    14ee:	4607      	mov	r7, r0
    14f0:	460d      	mov	r5, r1
    14f2:	4616      	mov	r6, r2
    14f4:	461c      	mov	r4, r3
    14f6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  const double input_product_scale = static_cast<double>(input->params.scale) *
    14fa:	68c8      	ldr	r0, [r1, #12]
    14fc:	f7fe ff90 	bl	420 <__aeabi_f2d>
    1500:	4680      	mov	r8, r0
    1502:	4689      	mov	r9, r1
                                     static_cast<double>(filter->params.scale);
    1504:	68f0      	ldr	r0, [r6, #12]
    1506:	f7fe ff8b 	bl	420 <__aeabi_f2d>
    150a:	4602      	mov	r2, r0
    150c:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
    150e:	4640      	mov	r0, r8
    1510:	4649      	mov	r1, r9
    1512:	f7fe ffdd 	bl	4d0 <__aeabi_dmul>
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
    1516:	b1ec      	cbz	r4, 1554 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x6c>
    1518:	4680      	mov	r8, r0
    151a:	4689      	mov	r9, r1
    const double bias_scale = static_cast<double>(bias->params.scale);
    151c:	68e0      	ldr	r0, [r4, #12]
    151e:	f7fe ff7f 	bl	420 <__aeabi_f2d>
    1522:	4602      	mov	r2, r0
    1524:	460b      	mov	r3, r1
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
    1526:	4640      	mov	r0, r8
    1528:	4649      	mov	r1, r9
    152a:	f7fe fe19 	bl	160 <__aeabi_dsub>
    152e:	4680      	mov	r8, r0
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
    1530:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    const double output_scale = static_cast<double>(output->params.scale);
    1534:	f8da 000c 	ldr.w	r0, [sl, #12]
    1538:	f7fe ff72 	bl	420 <__aeabi_f2d>
    153c:	4602      	mov	r2, r0
    153e:	460b      	mov	r3, r1

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    1540:	4640      	mov	r0, r8
    1542:	4621      	mov	r1, r4
    1544:	f7ff f8ee 	bl	724 <__aeabi_ddiv>
    1548:	a30d      	add	r3, pc, #52	; (adr r3, 1580 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x98>)
    154a:	e9d3 2300 	ldrd	r2, r3, [r3]
    154e:	f7ff fa3b 	bl	9c8 <__aeabi_dcmple>
    1552:	b150      	cbz	r0, 156a <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x82>
  }
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
    1554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1556:	9300      	str	r3, [sp, #0]
    1558:	4653      	mov	r3, sl
    155a:	4632      	mov	r2, r6
    155c:	4629      	mov	r1, r5
    155e:	4638      	mov	r0, r7
    1560:	f007 fe14 	bl	918c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
                                          multiplier);
}
    1564:	b002      	add	sp, #8
    1566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    156a:	697c      	ldr	r4, [r7, #20]
    156c:	4b06      	ldr	r3, [pc, #24]	; (1588 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa0>)
    156e:	9300      	str	r3, [sp, #0]
    1570:	f44f 739f 	mov.w	r3, #318	; 0x13e
    1574:	4a05      	ldr	r2, [pc, #20]	; (158c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
    1576:	4906      	ldr	r1, [pc, #24]	; (1590 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
    1578:	4638      	mov	r0, r7
    157a:	47a0      	blx	r4
    157c:	2001      	movs	r0, #1
    157e:	e7f1      	b.n	1564 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x7c>
    1580:	47ae147b 	.word	0x47ae147b
    1584:	3f947ae1 	.word	0x3f947ae1
    1588:	00057070 	.word	0x00057070
    158c:	00056fe0 	.word	0x00056fe0
    1590:	00056ddc 	.word	0x00056ddc
    1594:	00000000 	.word	0x00000000

00001598 <_dtoa_r>:
    1598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    159c:	4616      	mov	r6, r2
    159e:	b099      	sub	sp, #100	; 0x64
    15a0:	461f      	mov	r7, r3
    15a2:	6a44      	ldr	r4, [r0, #36]	; 0x24
    15a4:	4605      	mov	r5, r0
    15a6:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    15aa:	e9cd 6704 	strd	r6, r7, [sp, #16]
    15ae:	b93c      	cbnz	r4, 15c0 <_dtoa_r+0x28>
    15b0:	2010      	movs	r0, #16
    15b2:	f00b f8ad 	bl	c710 <malloc>
    15b6:	6268      	str	r0, [r5, #36]	; 0x24
    15b8:	6004      	str	r4, [r0, #0]
    15ba:	60c4      	str	r4, [r0, #12]
    15bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
    15c0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    15c2:	6819      	ldr	r1, [r3, #0]
    15c4:	b151      	cbz	r1, 15dc <_dtoa_r+0x44>
    15c6:	685a      	ldr	r2, [r3, #4]
    15c8:	2301      	movs	r3, #1
    15ca:	4628      	mov	r0, r5
    15cc:	4093      	lsls	r3, r2
    15ce:	604a      	str	r2, [r1, #4]
    15d0:	608b      	str	r3, [r1, #8]
    15d2:	f00f f860 	bl	10696 <_Bfree>
    15d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    15d8:	2200      	movs	r2, #0
    15da:	601a      	str	r2, [r3, #0]
    15dc:	1e3b      	subs	r3, r7, #0
    15de:	bfb7      	itett	lt
    15e0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    15e4:	2300      	movge	r3, #0
    15e6:	2201      	movlt	r2, #1
    15e8:	9305      	strlt	r3, [sp, #20]
    15ea:	bfa8      	it	ge
    15ec:	f8c8 3000 	strge.w	r3, [r8]
    15f0:	f8dd 9014 	ldr.w	r9, [sp, #20]
    15f4:	4bac      	ldr	r3, [pc, #688]	; (18a8 <_dtoa_r+0x310>)
    15f6:	bfb8      	it	lt
    15f8:	f8c8 2000 	strlt.w	r2, [r8]
    15fc:	ea33 0309 	bics.w	r3, r3, r9
    1600:	d119      	bne.n	1636 <_dtoa_r+0x9e>
    1602:	f242 730f 	movw	r3, #9999	; 0x270f
    1606:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1608:	6013      	str	r3, [r2, #0]
    160a:	f3c9 0313 	ubfx	r3, r9, #0, #20
    160e:	4333      	orrs	r3, r6
    1610:	f000 856a 	beq.w	20e8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe8>
    1614:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1616:	b953      	cbnz	r3, 162e <_dtoa_r+0x96>
    1618:	4ba4      	ldr	r3, [pc, #656]	; (18ac <_dtoa_r+0x314>)
    161a:	e023      	b.n	1664 <_dtoa_r+0xcc>
    161c:	4ba4      	ldr	r3, [pc, #656]	; (18b0 <_dtoa_r+0x318>)
    161e:	9303      	str	r3, [sp, #12]
    1620:	3308      	adds	r3, #8
    1622:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1624:	6013      	str	r3, [r2, #0]
    1626:	9803      	ldr	r0, [sp, #12]
    1628:	b019      	add	sp, #100	; 0x64
    162a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    162e:	4b9f      	ldr	r3, [pc, #636]	; (18ac <_dtoa_r+0x314>)
    1630:	9303      	str	r3, [sp, #12]
    1632:	3303      	adds	r3, #3
    1634:	e7f5      	b.n	1622 <_dtoa_r+0x8a>
    1636:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    163a:	2200      	movs	r2, #0
    163c:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
    1640:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1644:	2300      	movs	r3, #0
    1646:	f7ff f9ab 	bl	9a0 <__aeabi_dcmpeq>
    164a:	4680      	mov	r8, r0
    164c:	b160      	cbz	r0, 1668 <_dtoa_r+0xd0>
    164e:	2301      	movs	r3, #1
    1650:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1652:	6013      	str	r3, [r2, #0]
    1654:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1656:	2b00      	cmp	r3, #0
    1658:	f000 8543 	beq.w	20e2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe2>
    165c:	4b95      	ldr	r3, [pc, #596]	; (18b4 <_dtoa_r+0x31c>)
    165e:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1660:	6013      	str	r3, [r2, #0]
    1662:	3b01      	subs	r3, #1
    1664:	9303      	str	r3, [sp, #12]
    1666:	e7de      	b.n	1626 <_dtoa_r+0x8e>
    1668:	ab16      	add	r3, sp, #88	; 0x58
    166a:	f3c9 540a 	ubfx	r4, r9, #20, #11
    166e:	4628      	mov	r0, r5
    1670:	9301      	str	r3, [sp, #4]
    1672:	ab17      	add	r3, sp, #92	; 0x5c
    1674:	9300      	str	r3, [sp, #0]
    1676:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    167a:	f00f fa4b 	bl	10b14 <__d2b>
    167e:	4683      	mov	fp, r0
    1680:	2c00      	cmp	r4, #0
    1682:	d07c      	beq.n	177e <_dtoa_r+0x1e6>
    1684:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1686:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    168a:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    168e:	f3c3 0313 	ubfx	r3, r3, #0, #20
    1692:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1696:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
    169a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    169e:	2200      	movs	r2, #0
    16a0:	4b85      	ldr	r3, [pc, #532]	; (18b8 <_dtoa_r+0x320>)
    16a2:	f7fe fd5d 	bl	160 <__aeabi_dsub>
    16a6:	a37a      	add	r3, pc, #488	; (adr r3, 1890 <_dtoa_r+0x2f8>)
    16a8:	e9d3 2300 	ldrd	r2, r3, [r3]
    16ac:	f7fe ff10 	bl	4d0 <__aeabi_dmul>
    16b0:	a379      	add	r3, pc, #484	; (adr r3, 1898 <_dtoa_r+0x300>)
    16b2:	e9d3 2300 	ldrd	r2, r3, [r3]
    16b6:	f7fe fd55 	bl	164 <__adddf3>
    16ba:	4606      	mov	r6, r0
    16bc:	460f      	mov	r7, r1
    16be:	4620      	mov	r0, r4
    16c0:	f7fe fe9c 	bl	3fc <__aeabi_i2d>
    16c4:	a376      	add	r3, pc, #472	; (adr r3, 18a0 <_dtoa_r+0x308>)
    16c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    16ca:	f7fe ff01 	bl	4d0 <__aeabi_dmul>
    16ce:	4602      	mov	r2, r0
    16d0:	460b      	mov	r3, r1
    16d2:	4630      	mov	r0, r6
    16d4:	4639      	mov	r1, r7
    16d6:	f7fe fd45 	bl	164 <__adddf3>
    16da:	4606      	mov	r6, r0
    16dc:	460f      	mov	r7, r1
    16de:	f7ff f991 	bl	a04 <__aeabi_d2iz>
    16e2:	2200      	movs	r2, #0
    16e4:	4682      	mov	sl, r0
    16e6:	2300      	movs	r3, #0
    16e8:	4630      	mov	r0, r6
    16ea:	4639      	mov	r1, r7
    16ec:	f7ff f962 	bl	9b4 <__aeabi_dcmplt>
    16f0:	b148      	cbz	r0, 1706 <_dtoa_r+0x16e>
    16f2:	4650      	mov	r0, sl
    16f4:	f7fe fe82 	bl	3fc <__aeabi_i2d>
    16f8:	4632      	mov	r2, r6
    16fa:	463b      	mov	r3, r7
    16fc:	f7ff f950 	bl	9a0 <__aeabi_dcmpeq>
    1700:	b908      	cbnz	r0, 1706 <_dtoa_r+0x16e>
    1702:	f10a 3aff 	add.w	sl, sl, #4294967295
    1706:	f1ba 0f16 	cmp.w	sl, #22
    170a:	d856      	bhi.n	17ba <_dtoa_r+0x222>
    170c:	4b6b      	ldr	r3, [pc, #428]	; (18bc <_dtoa_r+0x324>)
    170e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1712:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1716:	e9d3 2300 	ldrd	r2, r3, [r3]
    171a:	f7ff f94b 	bl	9b4 <__aeabi_dcmplt>
    171e:	2800      	cmp	r0, #0
    1720:	d04d      	beq.n	17be <_dtoa_r+0x226>
    1722:	f10a 3aff 	add.w	sl, sl, #4294967295
    1726:	2300      	movs	r3, #0
    1728:	930f      	str	r3, [sp, #60]	; 0x3c
    172a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    172c:	1b1c      	subs	r4, r3, r4
    172e:	1e63      	subs	r3, r4, #1
    1730:	9309      	str	r3, [sp, #36]	; 0x24
    1732:	bf49      	itett	mi
    1734:	f1c4 0301 	rsbmi	r3, r4, #1
    1738:	2300      	movpl	r3, #0
    173a:	9306      	strmi	r3, [sp, #24]
    173c:	2300      	movmi	r3, #0
    173e:	bf54      	ite	pl
    1740:	9306      	strpl	r3, [sp, #24]
    1742:	9309      	strmi	r3, [sp, #36]	; 0x24
    1744:	f1ba 0f00 	cmp.w	sl, #0
    1748:	db3b      	blt.n	17c2 <_dtoa_r+0x22a>
    174a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    174c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    1750:	4453      	add	r3, sl
    1752:	9309      	str	r3, [sp, #36]	; 0x24
    1754:	2300      	movs	r3, #0
    1756:	930a      	str	r3, [sp, #40]	; 0x28
    1758:	9b22      	ldr	r3, [sp, #136]	; 0x88
    175a:	2b09      	cmp	r3, #9
    175c:	f200 80b4 	bhi.w	18c8 <_dtoa_r+0x330>
    1760:	2b05      	cmp	r3, #5
    1762:	bfc5      	ittet	gt
    1764:	3b04      	subgt	r3, #4
    1766:	2400      	movgt	r4, #0
    1768:	2401      	movle	r4, #1
    176a:	9322      	strgt	r3, [sp, #136]	; 0x88
    176c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    176e:	3b02      	subs	r3, #2
    1770:	2b03      	cmp	r3, #3
    1772:	f200 80b5 	bhi.w	18e0 <_dtoa_r+0x348>
    1776:	e8df f003 	tbb	[pc, r3]
    177a:	7d2e      	.short	0x7d2e
    177c:	a57b      	.short	0xa57b
    177e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
    1782:	441c      	add	r4, r3
    1784:	f204 4332 	addw	r3, r4, #1074	; 0x432
    1788:	2b20      	cmp	r3, #32
    178a:	bfc6      	itte	gt
    178c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    1790:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
    1794:	f1c3 0320 	rsble	r3, r3, #32
    1798:	f104 34ff 	add.w	r4, r4, #4294967295
    179c:	bfc5      	ittet	gt
    179e:	fa09 f303 	lslgt.w	r3, r9, r3
    17a2:	fa26 f000 	lsrgt.w	r0, r6, r0
    17a6:	fa06 f003 	lslle.w	r0, r6, r3
    17aa:	4318      	orrgt	r0, r3
    17ac:	f7fe fe16 	bl	3dc <__aeabi_ui2d>
    17b0:	2301      	movs	r3, #1
    17b2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    17b6:	9313      	str	r3, [sp, #76]	; 0x4c
    17b8:	e771      	b.n	169e <_dtoa_r+0x106>
    17ba:	2301      	movs	r3, #1
    17bc:	e7b4      	b.n	1728 <_dtoa_r+0x190>
    17be:	900f      	str	r0, [sp, #60]	; 0x3c
    17c0:	e7b3      	b.n	172a <_dtoa_r+0x192>
    17c2:	9b06      	ldr	r3, [sp, #24]
    17c4:	eba3 030a 	sub.w	r3, r3, sl
    17c8:	9306      	str	r3, [sp, #24]
    17ca:	f1ca 0300 	rsb	r3, sl, #0
    17ce:	930a      	str	r3, [sp, #40]	; 0x28
    17d0:	2300      	movs	r3, #0
    17d2:	930e      	str	r3, [sp, #56]	; 0x38
    17d4:	e7c0      	b.n	1758 <_dtoa_r+0x1c0>
    17d6:	2300      	movs	r3, #0
    17d8:	930b      	str	r3, [sp, #44]	; 0x2c
    17da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    17dc:	2b00      	cmp	r3, #0
    17de:	f300 8082 	bgt.w	18e6 <_dtoa_r+0x34e>
    17e2:	f04f 0901 	mov.w	r9, #1
    17e6:	464b      	mov	r3, r9
    17e8:	f8cd 9020 	str.w	r9, [sp, #32]
    17ec:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
    17f0:	2200      	movs	r2, #0
    17f2:	6a6e      	ldr	r6, [r5, #36]	; 0x24
    17f4:	6072      	str	r2, [r6, #4]
    17f6:	2204      	movs	r2, #4
    17f8:	f102 0014 	add.w	r0, r2, #20
    17fc:	6871      	ldr	r1, [r6, #4]
    17fe:	4298      	cmp	r0, r3
    1800:	d977      	bls.n	18f2 <_dtoa_r+0x35a>
    1802:	4628      	mov	r0, r5
    1804:	f00e ff13 	bl	1062e <_Balloc>
    1808:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    180a:	6030      	str	r0, [r6, #0]
    180c:	681b      	ldr	r3, [r3, #0]
    180e:	9303      	str	r3, [sp, #12]
    1810:	9b08      	ldr	r3, [sp, #32]
    1812:	2b0e      	cmp	r3, #14
    1814:	f200 80ee 	bhi.w	19f4 <_dtoa_r+0x45c>
    1818:	2c00      	cmp	r4, #0
    181a:	f000 80eb 	beq.w	19f4 <_dtoa_r+0x45c>
    181e:	f1ba 0f00 	cmp.w	sl, #0
    1822:	dd7a      	ble.n	191a <_dtoa_r+0x382>
    1824:	f00a 030f 	and.w	r3, sl, #15
    1828:	4a24      	ldr	r2, [pc, #144]	; (18bc <_dtoa_r+0x324>)
    182a:	f41a 7f80 	tst.w	sl, #256	; 0x100
    182e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    1832:	e9d3 3400 	ldrd	r3, r4, [r3]
    1836:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    183a:	ea4f 142a 	mov.w	r4, sl, asr #4
    183e:	d05c      	beq.n	18fa <_dtoa_r+0x362>
    1840:	4b1f      	ldr	r3, [pc, #124]	; (18c0 <_dtoa_r+0x328>)
    1842:	f004 040f 	and.w	r4, r4, #15
    1846:	2703      	movs	r7, #3
    1848:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    184c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1850:	f7fe ff68 	bl	724 <__aeabi_ddiv>
    1854:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1858:	4e19      	ldr	r6, [pc, #100]	; (18c0 <_dtoa_r+0x328>)
    185a:	2c00      	cmp	r4, #0
    185c:	d14f      	bne.n	18fe <_dtoa_r+0x366>
    185e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1862:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1866:	f7fe ff5d 	bl	724 <__aeabi_ddiv>
    186a:	e9cd 0104 	strd	r0, r1, [sp, #16]
    186e:	e06e      	b.n	194e <_dtoa_r+0x3b6>
    1870:	2301      	movs	r3, #1
    1872:	e7b1      	b.n	17d8 <_dtoa_r+0x240>
    1874:	2300      	movs	r3, #0
    1876:	930b      	str	r3, [sp, #44]	; 0x2c
    1878:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    187a:	eb0a 0903 	add.w	r9, sl, r3
    187e:	f109 0301 	add.w	r3, r9, #1
    1882:	2b01      	cmp	r3, #1
    1884:	9308      	str	r3, [sp, #32]
    1886:	bfb8      	it	lt
    1888:	2301      	movlt	r3, #1
    188a:	e7b1      	b.n	17f0 <_dtoa_r+0x258>
    188c:	f3af 8000 	nop.w
    1890:	636f4361 	.word	0x636f4361
    1894:	3fd287a7 	.word	0x3fd287a7
    1898:	8b60c8b3 	.word	0x8b60c8b3
    189c:	3fc68a28 	.word	0x3fc68a28
    18a0:	509f79fb 	.word	0x509f79fb
    18a4:	3fd34413 	.word	0x3fd34413
    18a8:	7ff00000 	.word	0x7ff00000
    18ac:	00057acb 	.word	0x00057acb
    18b0:	00057ac2 	.word	0x00057ac2
    18b4:	00057a9f 	.word	0x00057a9f
    18b8:	3ff80000 	.word	0x3ff80000
    18bc:	00011060 	.word	0x00011060
    18c0:	00011038 	.word	0x00011038
    18c4:	2301      	movs	r3, #1
    18c6:	e7d6      	b.n	1876 <_dtoa_r+0x2de>
    18c8:	2401      	movs	r4, #1
    18ca:	2300      	movs	r3, #0
    18cc:	940b      	str	r4, [sp, #44]	; 0x2c
    18ce:	9322      	str	r3, [sp, #136]	; 0x88
    18d0:	f04f 39ff 	mov.w	r9, #4294967295
    18d4:	2200      	movs	r2, #0
    18d6:	2312      	movs	r3, #18
    18d8:	f8cd 9020 	str.w	r9, [sp, #32]
    18dc:	9223      	str	r2, [sp, #140]	; 0x8c
    18de:	e787      	b.n	17f0 <_dtoa_r+0x258>
    18e0:	2301      	movs	r3, #1
    18e2:	930b      	str	r3, [sp, #44]	; 0x2c
    18e4:	e7f4      	b.n	18d0 <_dtoa_r+0x338>
    18e6:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
    18ea:	464b      	mov	r3, r9
    18ec:	f8cd 9020 	str.w	r9, [sp, #32]
    18f0:	e77e      	b.n	17f0 <_dtoa_r+0x258>
    18f2:	3101      	adds	r1, #1
    18f4:	0052      	lsls	r2, r2, #1
    18f6:	6071      	str	r1, [r6, #4]
    18f8:	e77e      	b.n	17f8 <_dtoa_r+0x260>
    18fa:	2702      	movs	r7, #2
    18fc:	e7ac      	b.n	1858 <_dtoa_r+0x2c0>
    18fe:	07e1      	lsls	r1, r4, #31
    1900:	d508      	bpl.n	1914 <_dtoa_r+0x37c>
    1902:	3701      	adds	r7, #1
    1904:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1908:	e9d6 2300 	ldrd	r2, r3, [r6]
    190c:	f7fe fde0 	bl	4d0 <__aeabi_dmul>
    1910:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1914:	1064      	asrs	r4, r4, #1
    1916:	3608      	adds	r6, #8
    1918:	e79f      	b.n	185a <_dtoa_r+0x2c2>
    191a:	f000 80a5 	beq.w	1a68 <_dtoa_r+0x4d0>
    191e:	f1ca 0400 	rsb	r4, sl, #0
    1922:	4ba3      	ldr	r3, [pc, #652]	; (1bb0 <_dtoa_r+0x618>)
    1924:	4ea3      	ldr	r6, [pc, #652]	; (1bb4 <_dtoa_r+0x61c>)
    1926:	2702      	movs	r7, #2
    1928:	f004 020f 	and.w	r2, r4, #15
    192c:	1124      	asrs	r4, r4, #4
    192e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    1932:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1936:	e9d3 2300 	ldrd	r2, r3, [r3]
    193a:	f7fe fdc9 	bl	4d0 <__aeabi_dmul>
    193e:	2300      	movs	r3, #0
    1940:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1944:	2c00      	cmp	r4, #0
    1946:	f040 8084 	bne.w	1a52 <_dtoa_r+0x4ba>
    194a:	2b00      	cmp	r3, #0
    194c:	d18d      	bne.n	186a <_dtoa_r+0x2d2>
    194e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1950:	2b00      	cmp	r3, #0
    1952:	f000 808b 	beq.w	1a6c <_dtoa_r+0x4d4>
    1956:	2200      	movs	r2, #0
    1958:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    195c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    1960:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1964:	4b94      	ldr	r3, [pc, #592]	; (1bb8 <_dtoa_r+0x620>)
    1966:	f7ff f825 	bl	9b4 <__aeabi_dcmplt>
    196a:	2800      	cmp	r0, #0
    196c:	d07e      	beq.n	1a6c <_dtoa_r+0x4d4>
    196e:	9b08      	ldr	r3, [sp, #32]
    1970:	2b00      	cmp	r3, #0
    1972:	d07b      	beq.n	1a6c <_dtoa_r+0x4d4>
    1974:	f1b9 0f00 	cmp.w	r9, #0
    1978:	dd38      	ble.n	19ec <_dtoa_r+0x454>
    197a:	f10a 38ff 	add.w	r8, sl, #4294967295
    197e:	3701      	adds	r7, #1
    1980:	464c      	mov	r4, r9
    1982:	2200      	movs	r2, #0
    1984:	4b8d      	ldr	r3, [pc, #564]	; (1bbc <_dtoa_r+0x624>)
    1986:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    198a:	f7fe fda1 	bl	4d0 <__aeabi_dmul>
    198e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1992:	4638      	mov	r0, r7
    1994:	f7fe fd32 	bl	3fc <__aeabi_i2d>
    1998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    199c:	f7fe fd98 	bl	4d0 <__aeabi_dmul>
    19a0:	2200      	movs	r2, #0
    19a2:	4b87      	ldr	r3, [pc, #540]	; (1bc0 <_dtoa_r+0x628>)
    19a4:	f7fe fbde 	bl	164 <__adddf3>
    19a8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    19ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    19b0:	9611      	str	r6, [sp, #68]	; 0x44
    19b2:	2c00      	cmp	r4, #0
    19b4:	d15d      	bne.n	1a72 <_dtoa_r+0x4da>
    19b6:	2200      	movs	r2, #0
    19b8:	4b82      	ldr	r3, [pc, #520]	; (1bc4 <_dtoa_r+0x62c>)
    19ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    19be:	f7fe fbcf 	bl	160 <__aeabi_dsub>
    19c2:	4602      	mov	r2, r0
    19c4:	460b      	mov	r3, r1
    19c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    19ca:	9a10      	ldr	r2, [sp, #64]	; 0x40
    19cc:	4633      	mov	r3, r6
    19ce:	f7ff f80f 	bl	9f0 <__aeabi_dcmpgt>
    19d2:	2800      	cmp	r0, #0
    19d4:	f040 8294 	bne.w	1f00 <_dtoa_r+0x968>
    19d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    19da:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    19de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    19e2:	f7fe ffe7 	bl	9b4 <__aeabi_dcmplt>
    19e6:	2800      	cmp	r0, #0
    19e8:	f040 8288 	bne.w	1efc <_dtoa_r+0x964>
    19ec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    19f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
    19f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    19f6:	2b00      	cmp	r3, #0
    19f8:	f2c0 814f 	blt.w	1c9a <_dtoa_r+0x702>
    19fc:	f1ba 0f0e 	cmp.w	sl, #14
    1a00:	f300 814b 	bgt.w	1c9a <_dtoa_r+0x702>
    1a04:	4b6a      	ldr	r3, [pc, #424]	; (1bb0 <_dtoa_r+0x618>)
    1a06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1a0a:	e9d3 3400 	ldrd	r3, r4, [r3]
    1a0e:	e9cd 3406 	strd	r3, r4, [sp, #24]
    1a12:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1a14:	2b00      	cmp	r3, #0
    1a16:	f280 80d9 	bge.w	1bcc <_dtoa_r+0x634>
    1a1a:	9b08      	ldr	r3, [sp, #32]
    1a1c:	2b00      	cmp	r3, #0
    1a1e:	f300 80d5 	bgt.w	1bcc <_dtoa_r+0x634>
    1a22:	f040 826a 	bne.w	1efa <_dtoa_r+0x962>
    1a26:	2200      	movs	r2, #0
    1a28:	4b66      	ldr	r3, [pc, #408]	; (1bc4 <_dtoa_r+0x62c>)
    1a2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    1a2e:	f7fe fd4f 	bl	4d0 <__aeabi_dmul>
    1a32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1a36:	f7fe ffd1 	bl	9dc <__aeabi_dcmpge>
    1a3a:	9c08      	ldr	r4, [sp, #32]
    1a3c:	4626      	mov	r6, r4
    1a3e:	2800      	cmp	r0, #0
    1a40:	f040 8240 	bne.w	1ec4 <_dtoa_r+0x92c>
    1a44:	9f03      	ldr	r7, [sp, #12]
    1a46:	2331      	movs	r3, #49	; 0x31
    1a48:	f10a 0a01 	add.w	sl, sl, #1
    1a4c:	f807 3b01 	strb.w	r3, [r7], #1
    1a50:	e23c      	b.n	1ecc <_dtoa_r+0x934>
    1a52:	07e2      	lsls	r2, r4, #31
    1a54:	d505      	bpl.n	1a62 <_dtoa_r+0x4ca>
    1a56:	3701      	adds	r7, #1
    1a58:	e9d6 2300 	ldrd	r2, r3, [r6]
    1a5c:	f7fe fd38 	bl	4d0 <__aeabi_dmul>
    1a60:	2301      	movs	r3, #1
    1a62:	1064      	asrs	r4, r4, #1
    1a64:	3608      	adds	r6, #8
    1a66:	e76d      	b.n	1944 <_dtoa_r+0x3ac>
    1a68:	2702      	movs	r7, #2
    1a6a:	e770      	b.n	194e <_dtoa_r+0x3b6>
    1a6c:	46d0      	mov	r8, sl
    1a6e:	9c08      	ldr	r4, [sp, #32]
    1a70:	e78f      	b.n	1992 <_dtoa_r+0x3fa>
    1a72:	9903      	ldr	r1, [sp, #12]
    1a74:	4b4e      	ldr	r3, [pc, #312]	; (1bb0 <_dtoa_r+0x618>)
    1a76:	4421      	add	r1, r4
    1a78:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    1a7c:	9112      	str	r1, [sp, #72]	; 0x48
    1a7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1a80:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
    1a84:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    1a88:	2900      	cmp	r1, #0
    1a8a:	d046      	beq.n	1b1a <_dtoa_r+0x582>
    1a8c:	2000      	movs	r0, #0
    1a8e:	494e      	ldr	r1, [pc, #312]	; (1bc8 <_dtoa_r+0x630>)
    1a90:	f7fe fe48 	bl	724 <__aeabi_ddiv>
    1a94:	463b      	mov	r3, r7
    1a96:	4632      	mov	r2, r6
    1a98:	f7fe fb62 	bl	160 <__aeabi_dsub>
    1a9c:	9f03      	ldr	r7, [sp, #12]
    1a9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1aa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1aa6:	f7fe ffad 	bl	a04 <__aeabi_d2iz>
    1aaa:	4604      	mov	r4, r0
    1aac:	f7fe fca6 	bl	3fc <__aeabi_i2d>
    1ab0:	4602      	mov	r2, r0
    1ab2:	460b      	mov	r3, r1
    1ab4:	3430      	adds	r4, #48	; 0x30
    1ab6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1aba:	f7fe fb51 	bl	160 <__aeabi_dsub>
    1abe:	4602      	mov	r2, r0
    1ac0:	460b      	mov	r3, r1
    1ac2:	f807 4b01 	strb.w	r4, [r7], #1
    1ac6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1aca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1ace:	f7fe ff71 	bl	9b4 <__aeabi_dcmplt>
    1ad2:	2800      	cmp	r0, #0
    1ad4:	d164      	bne.n	1ba0 <_dtoa_r+0x608>
    1ad6:	2000      	movs	r0, #0
    1ad8:	4937      	ldr	r1, [pc, #220]	; (1bb8 <_dtoa_r+0x620>)
    1ada:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1ade:	f7fe fb3f 	bl	160 <__aeabi_dsub>
    1ae2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1ae6:	f7fe ff65 	bl	9b4 <__aeabi_dcmplt>
    1aea:	2800      	cmp	r0, #0
    1aec:	f040 80b4 	bne.w	1c58 <_dtoa_r+0x6c0>
    1af0:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1af2:	429f      	cmp	r7, r3
    1af4:	f43f af7a 	beq.w	19ec <_dtoa_r+0x454>
    1af8:	2200      	movs	r2, #0
    1afa:	4b30      	ldr	r3, [pc, #192]	; (1bbc <_dtoa_r+0x624>)
    1afc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1b00:	f7fe fce6 	bl	4d0 <__aeabi_dmul>
    1b04:	2200      	movs	r2, #0
    1b06:	4b2d      	ldr	r3, [pc, #180]	; (1bbc <_dtoa_r+0x624>)
    1b08:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1b0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1b10:	f7fe fcde 	bl	4d0 <__aeabi_dmul>
    1b14:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1b18:	e7c3      	b.n	1aa2 <_dtoa_r+0x50a>
    1b1a:	4630      	mov	r0, r6
    1b1c:	4639      	mov	r1, r7
    1b1e:	f7fe fcd7 	bl	4d0 <__aeabi_dmul>
    1b22:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1b24:	9c03      	ldr	r4, [sp, #12]
    1b26:	9314      	str	r3, [sp, #80]	; 0x50
    1b28:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1b30:	f7fe ff68 	bl	a04 <__aeabi_d2iz>
    1b34:	9015      	str	r0, [sp, #84]	; 0x54
    1b36:	f7fe fc61 	bl	3fc <__aeabi_i2d>
    1b3a:	4602      	mov	r2, r0
    1b3c:	460b      	mov	r3, r1
    1b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1b42:	f7fe fb0d 	bl	160 <__aeabi_dsub>
    1b46:	9b15      	ldr	r3, [sp, #84]	; 0x54
    1b48:	4606      	mov	r6, r0
    1b4a:	460f      	mov	r7, r1
    1b4c:	3330      	adds	r3, #48	; 0x30
    1b4e:	2200      	movs	r2, #0
    1b50:	f804 3b01 	strb.w	r3, [r4], #1
    1b54:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1b56:	429c      	cmp	r4, r3
    1b58:	d124      	bne.n	1ba4 <_dtoa_r+0x60c>
    1b5a:	4b1b      	ldr	r3, [pc, #108]	; (1bc8 <_dtoa_r+0x630>)
    1b5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1b60:	f7fe fb00 	bl	164 <__adddf3>
    1b64:	4602      	mov	r2, r0
    1b66:	460b      	mov	r3, r1
    1b68:	4630      	mov	r0, r6
    1b6a:	4639      	mov	r1, r7
    1b6c:	f7fe ff40 	bl	9f0 <__aeabi_dcmpgt>
    1b70:	2800      	cmp	r0, #0
    1b72:	d170      	bne.n	1c56 <_dtoa_r+0x6be>
    1b74:	2000      	movs	r0, #0
    1b76:	4914      	ldr	r1, [pc, #80]	; (1bc8 <_dtoa_r+0x630>)
    1b78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1b7c:	f7fe faf0 	bl	160 <__aeabi_dsub>
    1b80:	4602      	mov	r2, r0
    1b82:	460b      	mov	r3, r1
    1b84:	4630      	mov	r0, r6
    1b86:	4639      	mov	r1, r7
    1b88:	f7fe ff14 	bl	9b4 <__aeabi_dcmplt>
    1b8c:	2800      	cmp	r0, #0
    1b8e:	f43f af2d 	beq.w	19ec <_dtoa_r+0x454>
    1b92:	9f14      	ldr	r7, [sp, #80]	; 0x50
    1b94:	1e7b      	subs	r3, r7, #1
    1b96:	9314      	str	r3, [sp, #80]	; 0x50
    1b98:	f817 3c01 	ldrb.w	r3, [r7, #-1]
    1b9c:	2b30      	cmp	r3, #48	; 0x30
    1b9e:	d0f8      	beq.n	1b92 <_dtoa_r+0x5fa>
    1ba0:	46c2      	mov	sl, r8
    1ba2:	e048      	b.n	1c36 <_dtoa_r+0x69e>
    1ba4:	4b05      	ldr	r3, [pc, #20]	; (1bbc <_dtoa_r+0x624>)
    1ba6:	f7fe fc93 	bl	4d0 <__aeabi_dmul>
    1baa:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1bae:	e7bd      	b.n	1b2c <_dtoa_r+0x594>
    1bb0:	00011060 	.word	0x00011060
    1bb4:	00011038 	.word	0x00011038
    1bb8:	3ff00000 	.word	0x3ff00000
    1bbc:	40240000 	.word	0x40240000
    1bc0:	401c0000 	.word	0x401c0000
    1bc4:	40140000 	.word	0x40140000
    1bc8:	3fe00000 	.word	0x3fe00000
    1bcc:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    1bd0:	9f03      	ldr	r7, [sp, #12]
    1bd2:	4640      	mov	r0, r8
    1bd4:	4649      	mov	r1, r9
    1bd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1bda:	f7fe fda3 	bl	724 <__aeabi_ddiv>
    1bde:	f7fe ff11 	bl	a04 <__aeabi_d2iz>
    1be2:	4604      	mov	r4, r0
    1be4:	f7fe fc0a 	bl	3fc <__aeabi_i2d>
    1be8:	f104 0630 	add.w	r6, r4, #48	; 0x30
    1bec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1bf0:	f7fe fc6e 	bl	4d0 <__aeabi_dmul>
    1bf4:	460b      	mov	r3, r1
    1bf6:	4602      	mov	r2, r0
    1bf8:	4649      	mov	r1, r9
    1bfa:	4640      	mov	r0, r8
    1bfc:	f7fe fab0 	bl	160 <__aeabi_dsub>
    1c00:	f807 6b01 	strb.w	r6, [r7], #1
    1c04:	9e03      	ldr	r6, [sp, #12]
    1c06:	9b08      	ldr	r3, [sp, #32]
    1c08:	1bbe      	subs	r6, r7, r6
    1c0a:	42b3      	cmp	r3, r6
    1c0c:	d138      	bne.n	1c80 <_dtoa_r+0x6e8>
    1c0e:	4602      	mov	r2, r0
    1c10:	460b      	mov	r3, r1
    1c12:	f7fe faa7 	bl	164 <__adddf3>
    1c16:	4680      	mov	r8, r0
    1c18:	4689      	mov	r9, r1
    1c1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c1e:	f7fe fee7 	bl	9f0 <__aeabi_dcmpgt>
    1c22:	bb58      	cbnz	r0, 1c7c <_dtoa_r+0x6e4>
    1c24:	4640      	mov	r0, r8
    1c26:	4649      	mov	r1, r9
    1c28:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c2c:	f7fe feb8 	bl	9a0 <__aeabi_dcmpeq>
    1c30:	b108      	cbz	r0, 1c36 <_dtoa_r+0x69e>
    1c32:	07e1      	lsls	r1, r4, #31
    1c34:	d422      	bmi.n	1c7c <_dtoa_r+0x6e4>
    1c36:	4628      	mov	r0, r5
    1c38:	4659      	mov	r1, fp
    1c3a:	f00e fd2c 	bl	10696 <_Bfree>
    1c3e:	2300      	movs	r3, #0
    1c40:	f10a 0001 	add.w	r0, sl, #1
    1c44:	703b      	strb	r3, [r7, #0]
    1c46:	9b24      	ldr	r3, [sp, #144]	; 0x90
    1c48:	6018      	str	r0, [r3, #0]
    1c4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1c4c:	2b00      	cmp	r3, #0
    1c4e:	f43f acea 	beq.w	1626 <_dtoa_r+0x8e>
    1c52:	601f      	str	r7, [r3, #0]
    1c54:	e4e7      	b.n	1626 <_dtoa_r+0x8e>
    1c56:	4627      	mov	r7, r4
    1c58:	463b      	mov	r3, r7
    1c5a:	461f      	mov	r7, r3
    1c5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    1c60:	2a39      	cmp	r2, #57	; 0x39
    1c62:	d107      	bne.n	1c74 <_dtoa_r+0x6dc>
    1c64:	9a03      	ldr	r2, [sp, #12]
    1c66:	429a      	cmp	r2, r3
    1c68:	d1f7      	bne.n	1c5a <_dtoa_r+0x6c2>
    1c6a:	2230      	movs	r2, #48	; 0x30
    1c6c:	9903      	ldr	r1, [sp, #12]
    1c6e:	f108 0801 	add.w	r8, r8, #1
    1c72:	700a      	strb	r2, [r1, #0]
    1c74:	781a      	ldrb	r2, [r3, #0]
    1c76:	3201      	adds	r2, #1
    1c78:	701a      	strb	r2, [r3, #0]
    1c7a:	e791      	b.n	1ba0 <_dtoa_r+0x608>
    1c7c:	46d0      	mov	r8, sl
    1c7e:	e7eb      	b.n	1c58 <_dtoa_r+0x6c0>
    1c80:	2200      	movs	r2, #0
    1c82:	4ba1      	ldr	r3, [pc, #644]	; (1f08 <_dtoa_r+0x970>)
    1c84:	f7fe fc24 	bl	4d0 <__aeabi_dmul>
    1c88:	2200      	movs	r2, #0
    1c8a:	2300      	movs	r3, #0
    1c8c:	4680      	mov	r8, r0
    1c8e:	4689      	mov	r9, r1
    1c90:	f7fe fe86 	bl	9a0 <__aeabi_dcmpeq>
    1c94:	2800      	cmp	r0, #0
    1c96:	d09c      	beq.n	1bd2 <_dtoa_r+0x63a>
    1c98:	e7cd      	b.n	1c36 <_dtoa_r+0x69e>
    1c9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    1c9c:	2a00      	cmp	r2, #0
    1c9e:	f000 80cc 	beq.w	1e3a <_dtoa_r+0x8a2>
    1ca2:	9a22      	ldr	r2, [sp, #136]	; 0x88
    1ca4:	2a01      	cmp	r2, #1
    1ca6:	f300 80af 	bgt.w	1e08 <_dtoa_r+0x870>
    1caa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    1cac:	2a00      	cmp	r2, #0
    1cae:	f000 80a7 	beq.w	1e00 <_dtoa_r+0x868>
    1cb2:	f203 4333 	addw	r3, r3, #1075	; 0x433
    1cb6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    1cb8:	9f06      	ldr	r7, [sp, #24]
    1cba:	9a06      	ldr	r2, [sp, #24]
    1cbc:	2101      	movs	r1, #1
    1cbe:	4628      	mov	r0, r5
    1cc0:	441a      	add	r2, r3
    1cc2:	9206      	str	r2, [sp, #24]
    1cc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1cc6:	441a      	add	r2, r3
    1cc8:	9209      	str	r2, [sp, #36]	; 0x24
    1cca:	f00e fd88 	bl	107de <__i2b>
    1cce:	4606      	mov	r6, r0
    1cd0:	2f00      	cmp	r7, #0
    1cd2:	dd0c      	ble.n	1cee <_dtoa_r+0x756>
    1cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1cd6:	2b00      	cmp	r3, #0
    1cd8:	dd09      	ble.n	1cee <_dtoa_r+0x756>
    1cda:	42bb      	cmp	r3, r7
    1cdc:	9a06      	ldr	r2, [sp, #24]
    1cde:	bfa8      	it	ge
    1ce0:	463b      	movge	r3, r7
    1ce2:	1ad2      	subs	r2, r2, r3
    1ce4:	1aff      	subs	r7, r7, r3
    1ce6:	9206      	str	r2, [sp, #24]
    1ce8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1cea:	1ad3      	subs	r3, r2, r3
    1cec:	9309      	str	r3, [sp, #36]	; 0x24
    1cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1cf0:	b1f3      	cbz	r3, 1d30 <_dtoa_r+0x798>
    1cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1cf4:	2b00      	cmp	r3, #0
    1cf6:	f000 80a4 	beq.w	1e42 <_dtoa_r+0x8aa>
    1cfa:	2c00      	cmp	r4, #0
    1cfc:	dd10      	ble.n	1d20 <_dtoa_r+0x788>
    1cfe:	4631      	mov	r1, r6
    1d00:	4622      	mov	r2, r4
    1d02:	4628      	mov	r0, r5
    1d04:	f00b fdb8 	bl	d878 <__pow5mult>
    1d08:	465a      	mov	r2, fp
    1d0a:	4601      	mov	r1, r0
    1d0c:	4606      	mov	r6, r0
    1d0e:	4628      	mov	r0, r5
    1d10:	f00e fd6e 	bl	107f0 <__multiply>
    1d14:	4680      	mov	r8, r0
    1d16:	4659      	mov	r1, fp
    1d18:	4628      	mov	r0, r5
    1d1a:	46c3      	mov	fp, r8
    1d1c:	f00e fcbb 	bl	10696 <_Bfree>
    1d20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1d22:	1b1a      	subs	r2, r3, r4
    1d24:	d004      	beq.n	1d30 <_dtoa_r+0x798>
    1d26:	4659      	mov	r1, fp
    1d28:	4628      	mov	r0, r5
    1d2a:	f00b fda5 	bl	d878 <__pow5mult>
    1d2e:	4683      	mov	fp, r0
    1d30:	2101      	movs	r1, #1
    1d32:	4628      	mov	r0, r5
    1d34:	f00e fd53 	bl	107de <__i2b>
    1d38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1d3a:	4604      	mov	r4, r0
    1d3c:	2b00      	cmp	r3, #0
    1d3e:	f340 8082 	ble.w	1e46 <_dtoa_r+0x8ae>
    1d42:	461a      	mov	r2, r3
    1d44:	4601      	mov	r1, r0
    1d46:	4628      	mov	r0, r5
    1d48:	f00b fd96 	bl	d878 <__pow5mult>
    1d4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1d4e:	4604      	mov	r4, r0
    1d50:	2b01      	cmp	r3, #1
    1d52:	dd7b      	ble.n	1e4c <_dtoa_r+0x8b4>
    1d54:	f04f 0800 	mov.w	r8, #0
    1d58:	6923      	ldr	r3, [r4, #16]
    1d5a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    1d5e:	6918      	ldr	r0, [r3, #16]
    1d60:	f00e fcef 	bl	10742 <__hi0bits>
    1d64:	f1c0 0020 	rsb	r0, r0, #32
    1d68:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1d6a:	4418      	add	r0, r3
    1d6c:	f010 001f 	ands.w	r0, r0, #31
    1d70:	f000 808d 	beq.w	1e8e <_dtoa_r+0x8f6>
    1d74:	f1c0 0320 	rsb	r3, r0, #32
    1d78:	2b04      	cmp	r3, #4
    1d7a:	f340 8086 	ble.w	1e8a <_dtoa_r+0x8f2>
    1d7e:	f1c0 001c 	rsb	r0, r0, #28
    1d82:	9b06      	ldr	r3, [sp, #24]
    1d84:	4407      	add	r7, r0
    1d86:	4403      	add	r3, r0
    1d88:	9306      	str	r3, [sp, #24]
    1d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1d8c:	4403      	add	r3, r0
    1d8e:	9309      	str	r3, [sp, #36]	; 0x24
    1d90:	9b06      	ldr	r3, [sp, #24]
    1d92:	2b00      	cmp	r3, #0
    1d94:	dd05      	ble.n	1da2 <_dtoa_r+0x80a>
    1d96:	4659      	mov	r1, fp
    1d98:	461a      	mov	r2, r3
    1d9a:	4628      	mov	r0, r5
    1d9c:	f00e fdc3 	bl	10926 <__lshift>
    1da0:	4683      	mov	fp, r0
    1da2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1da4:	2b00      	cmp	r3, #0
    1da6:	dd05      	ble.n	1db4 <_dtoa_r+0x81c>
    1da8:	4621      	mov	r1, r4
    1daa:	461a      	mov	r2, r3
    1dac:	4628      	mov	r0, r5
    1dae:	f00e fdba 	bl	10926 <__lshift>
    1db2:	4604      	mov	r4, r0
    1db4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1db6:	2b00      	cmp	r3, #0
    1db8:	d06b      	beq.n	1e92 <_dtoa_r+0x8fa>
    1dba:	4621      	mov	r1, r4
    1dbc:	4658      	mov	r0, fp
    1dbe:	f00e fe11 	bl	109e4 <__mcmp>
    1dc2:	2800      	cmp	r0, #0
    1dc4:	da65      	bge.n	1e92 <_dtoa_r+0x8fa>
    1dc6:	2300      	movs	r3, #0
    1dc8:	4659      	mov	r1, fp
    1dca:	220a      	movs	r2, #10
    1dcc:	4628      	mov	r0, r5
    1dce:	f00e fc79 	bl	106c4 <__multadd>
    1dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1dd4:	f10a 3aff 	add.w	sl, sl, #4294967295
    1dd8:	4683      	mov	fp, r0
    1dda:	2b00      	cmp	r3, #0
    1ddc:	f000 818b 	beq.w	20f6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xf6>
    1de0:	4631      	mov	r1, r6
    1de2:	2300      	movs	r3, #0
    1de4:	220a      	movs	r2, #10
    1de6:	4628      	mov	r0, r5
    1de8:	f00e fc6c 	bl	106c4 <__multadd>
    1dec:	f1b9 0f00 	cmp.w	r9, #0
    1df0:	4606      	mov	r6, r0
    1df2:	f300 8091 	bgt.w	1f18 <_dtoa_r+0x980>
    1df6:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1df8:	2b02      	cmp	r3, #2
    1dfa:	f340 808d 	ble.w	1f18 <_dtoa_r+0x980>
    1dfe:	e050      	b.n	1ea2 <_dtoa_r+0x90a>
    1e00:	9b16      	ldr	r3, [sp, #88]	; 0x58
    1e02:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    1e06:	e756      	b.n	1cb6 <_dtoa_r+0x71e>
    1e08:	9b08      	ldr	r3, [sp, #32]
    1e0a:	1e5c      	subs	r4, r3, #1
    1e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e0e:	42a3      	cmp	r3, r4
    1e10:	bfb7      	itett	lt
    1e12:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
    1e14:	1b1c      	subge	r4, r3, r4
    1e16:	940a      	strlt	r4, [sp, #40]	; 0x28
    1e18:	1ae2      	sublt	r2, r4, r3
    1e1a:	bfbf      	itttt	lt
    1e1c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
    1e1e:	2400      	movlt	r4, #0
    1e20:	189b      	addlt	r3, r3, r2
    1e22:	930e      	strlt	r3, [sp, #56]	; 0x38
    1e24:	9b08      	ldr	r3, [sp, #32]
    1e26:	2b00      	cmp	r3, #0
    1e28:	bfbb      	ittet	lt
    1e2a:	9b06      	ldrlt	r3, [sp, #24]
    1e2c:	9a08      	ldrlt	r2, [sp, #32]
    1e2e:	9f06      	ldrge	r7, [sp, #24]
    1e30:	1a9f      	sublt	r7, r3, r2
    1e32:	bfac      	ite	ge
    1e34:	9b08      	ldrge	r3, [sp, #32]
    1e36:	2300      	movlt	r3, #0
    1e38:	e73f      	b.n	1cba <_dtoa_r+0x722>
    1e3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    1e3c:	9f06      	ldr	r7, [sp, #24]
    1e3e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    1e40:	e746      	b.n	1cd0 <_dtoa_r+0x738>
    1e42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    1e44:	e76f      	b.n	1d26 <_dtoa_r+0x78e>
    1e46:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1e48:	2b01      	cmp	r3, #1
    1e4a:	dc19      	bgt.n	1e80 <_dtoa_r+0x8e8>
    1e4c:	9b04      	ldr	r3, [sp, #16]
    1e4e:	b9bb      	cbnz	r3, 1e80 <_dtoa_r+0x8e8>
    1e50:	9b05      	ldr	r3, [sp, #20]
    1e52:	f3c3 0313 	ubfx	r3, r3, #0, #20
    1e56:	b99b      	cbnz	r3, 1e80 <_dtoa_r+0x8e8>
    1e58:	9b05      	ldr	r3, [sp, #20]
    1e5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    1e5e:	0d1b      	lsrs	r3, r3, #20
    1e60:	051b      	lsls	r3, r3, #20
    1e62:	b183      	cbz	r3, 1e86 <_dtoa_r+0x8ee>
    1e64:	9b06      	ldr	r3, [sp, #24]
    1e66:	f04f 0801 	mov.w	r8, #1
    1e6a:	3301      	adds	r3, #1
    1e6c:	9306      	str	r3, [sp, #24]
    1e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1e70:	3301      	adds	r3, #1
    1e72:	9309      	str	r3, [sp, #36]	; 0x24
    1e74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1e76:	2b00      	cmp	r3, #0
    1e78:	f47f af6e 	bne.w	1d58 <_dtoa_r+0x7c0>
    1e7c:	2001      	movs	r0, #1
    1e7e:	e773      	b.n	1d68 <_dtoa_r+0x7d0>
    1e80:	f04f 0800 	mov.w	r8, #0
    1e84:	e7f6      	b.n	1e74 <_dtoa_r+0x8dc>
    1e86:	4698      	mov	r8, r3
    1e88:	e7f4      	b.n	1e74 <_dtoa_r+0x8dc>
    1e8a:	d081      	beq.n	1d90 <_dtoa_r+0x7f8>
    1e8c:	4618      	mov	r0, r3
    1e8e:	301c      	adds	r0, #28
    1e90:	e777      	b.n	1d82 <_dtoa_r+0x7ea>
    1e92:	9b08      	ldr	r3, [sp, #32]
    1e94:	2b00      	cmp	r3, #0
    1e96:	dc39      	bgt.n	1f0c <_dtoa_r+0x974>
    1e98:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1e9a:	2b02      	cmp	r3, #2
    1e9c:	dd36      	ble.n	1f0c <_dtoa_r+0x974>
    1e9e:	f8dd 9020 	ldr.w	r9, [sp, #32]
    1ea2:	f1b9 0f00 	cmp.w	r9, #0
    1ea6:	d10d      	bne.n	1ec4 <_dtoa_r+0x92c>
    1ea8:	4621      	mov	r1, r4
    1eaa:	464b      	mov	r3, r9
    1eac:	2205      	movs	r2, #5
    1eae:	4628      	mov	r0, r5
    1eb0:	f00e fc08 	bl	106c4 <__multadd>
    1eb4:	4601      	mov	r1, r0
    1eb6:	4604      	mov	r4, r0
    1eb8:	4658      	mov	r0, fp
    1eba:	f00e fd93 	bl	109e4 <__mcmp>
    1ebe:	2800      	cmp	r0, #0
    1ec0:	f73f adc0 	bgt.w	1a44 <_dtoa_r+0x4ac>
    1ec4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1ec6:	9f03      	ldr	r7, [sp, #12]
    1ec8:	ea6f 0a03 	mvn.w	sl, r3
    1ecc:	f04f 0800 	mov.w	r8, #0
    1ed0:	4621      	mov	r1, r4
    1ed2:	4628      	mov	r0, r5
    1ed4:	f00e fbdf 	bl	10696 <_Bfree>
    1ed8:	2e00      	cmp	r6, #0
    1eda:	f43f aeac 	beq.w	1c36 <_dtoa_r+0x69e>
    1ede:	f1b8 0f00 	cmp.w	r8, #0
    1ee2:	d005      	beq.n	1ef0 <_dtoa_r+0x958>
    1ee4:	45b0      	cmp	r8, r6
    1ee6:	d003      	beq.n	1ef0 <_dtoa_r+0x958>
    1ee8:	4641      	mov	r1, r8
    1eea:	4628      	mov	r0, r5
    1eec:	f00e fbd3 	bl	10696 <_Bfree>
    1ef0:	4631      	mov	r1, r6
    1ef2:	4628      	mov	r0, r5
    1ef4:	f00e fbcf 	bl	10696 <_Bfree>
    1ef8:	e69d      	b.n	1c36 <_dtoa_r+0x69e>
    1efa:	2400      	movs	r4, #0
    1efc:	4626      	mov	r6, r4
    1efe:	e7e1      	b.n	1ec4 <_dtoa_r+0x92c>
    1f00:	46c2      	mov	sl, r8
    1f02:	4626      	mov	r6, r4
    1f04:	e59e      	b.n	1a44 <_dtoa_r+0x4ac>
    1f06:	bf00      	nop
    1f08:	40240000 	.word	0x40240000
    1f0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1f0e:	f8dd 9020 	ldr.w	r9, [sp, #32]
    1f12:	2b00      	cmp	r3, #0
    1f14:	f000 80f6 	beq.w	2104 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x104>
    1f18:	2f00      	cmp	r7, #0
    1f1a:	dd05      	ble.n	1f28 <_dtoa_r+0x990>
    1f1c:	4631      	mov	r1, r6
    1f1e:	463a      	mov	r2, r7
    1f20:	4628      	mov	r0, r5
    1f22:	f00e fd00 	bl	10926 <__lshift>
    1f26:	4606      	mov	r6, r0
    1f28:	f1b8 0f00 	cmp.w	r8, #0
    1f2c:	d055      	beq.n	1fda <_dtoa_r+0xa42>
    1f2e:	6871      	ldr	r1, [r6, #4]
    1f30:	4628      	mov	r0, r5
    1f32:	f00e fb7c 	bl	1062e <_Balloc>
    1f36:	6932      	ldr	r2, [r6, #16]
    1f38:	4607      	mov	r7, r0
    1f3a:	f106 010c 	add.w	r1, r6, #12
    1f3e:	3202      	adds	r2, #2
    1f40:	300c      	adds	r0, #12
    1f42:	0092      	lsls	r2, r2, #2
    1f44:	f00e f8d0 	bl	100e8 <memcpy>
    1f48:	2201      	movs	r2, #1
    1f4a:	4639      	mov	r1, r7
    1f4c:	4628      	mov	r0, r5
    1f4e:	f00e fcea 	bl	10926 <__lshift>
    1f52:	9b03      	ldr	r3, [sp, #12]
    1f54:	46b0      	mov	r8, r6
    1f56:	4606      	mov	r6, r0
    1f58:	3301      	adds	r3, #1
    1f5a:	9308      	str	r3, [sp, #32]
    1f5c:	9b03      	ldr	r3, [sp, #12]
    1f5e:	444b      	add	r3, r9
    1f60:	930a      	str	r3, [sp, #40]	; 0x28
    1f62:	9b04      	ldr	r3, [sp, #16]
    1f64:	f003 0301 	and.w	r3, r3, #1
    1f68:	9309      	str	r3, [sp, #36]	; 0x24
    1f6a:	9b08      	ldr	r3, [sp, #32]
    1f6c:	4621      	mov	r1, r4
    1f6e:	4658      	mov	r0, fp
    1f70:	3b01      	subs	r3, #1
    1f72:	9304      	str	r3, [sp, #16]
    1f74:	f00e fa73 	bl	1045e <quorem>
    1f78:	4603      	mov	r3, r0
    1f7a:	4641      	mov	r1, r8
    1f7c:	9006      	str	r0, [sp, #24]
    1f7e:	4658      	mov	r0, fp
    1f80:	3330      	adds	r3, #48	; 0x30
    1f82:	930b      	str	r3, [sp, #44]	; 0x2c
    1f84:	f00e fd2e 	bl	109e4 <__mcmp>
    1f88:	4632      	mov	r2, r6
    1f8a:	4681      	mov	r9, r0
    1f8c:	4621      	mov	r1, r4
    1f8e:	4628      	mov	r0, r5
    1f90:	f00e fd43 	bl	10a1a <__mdiff>
    1f94:	68c2      	ldr	r2, [r0, #12]
    1f96:	4607      	mov	r7, r0
    1f98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1f9a:	bb02      	cbnz	r2, 1fde <_dtoa_r+0xa46>
    1f9c:	4601      	mov	r1, r0
    1f9e:	4658      	mov	r0, fp
    1fa0:	f00e fd20 	bl	109e4 <__mcmp>
    1fa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1fa6:	4602      	mov	r2, r0
    1fa8:	4639      	mov	r1, r7
    1faa:	4628      	mov	r0, r5
    1fac:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
    1fb0:	f00e fb71 	bl	10696 <_Bfree>
    1fb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1fb6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    1fb8:	9f08      	ldr	r7, [sp, #32]
    1fba:	ea43 0102 	orr.w	r1, r3, r2
    1fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1fc0:	430b      	orrs	r3, r1
    1fc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1fc4:	d10d      	bne.n	1fe2 <_dtoa_r+0xa4a>
    1fc6:	2b39      	cmp	r3, #57	; 0x39
    1fc8:	d029      	beq.n	201e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1e>
    1fca:	f1b9 0f00 	cmp.w	r9, #0
    1fce:	dd01      	ble.n	1fd4 <_dtoa_r+0xa3c>
    1fd0:	9b06      	ldr	r3, [sp, #24]
    1fd2:	3331      	adds	r3, #49	; 0x31
    1fd4:	9a04      	ldr	r2, [sp, #16]
    1fd6:	7013      	strb	r3, [r2, #0]
    1fd8:	e77a      	b.n	1ed0 <_dtoa_r+0x938>
    1fda:	4630      	mov	r0, r6
    1fdc:	e7b9      	b.n	1f52 <_dtoa_r+0x9ba>
    1fde:	2201      	movs	r2, #1
    1fe0:	e7e2      	b.n	1fa8 <_dtoa_r+0xa10>
    1fe2:	f1b9 0f00 	cmp.w	r9, #0
    1fe6:	db06      	blt.n	1ff6 <_dtoa_r+0xa5e>
    1fe8:	9922      	ldr	r1, [sp, #136]	; 0x88
    1fea:	ea41 0909 	orr.w	r9, r1, r9
    1fee:	9909      	ldr	r1, [sp, #36]	; 0x24
    1ff0:	ea59 0101 	orrs.w	r1, r9, r1
    1ff4:	d120      	bne.n	2038 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x38>
    1ff6:	2a00      	cmp	r2, #0
    1ff8:	ddec      	ble.n	1fd4 <_dtoa_r+0xa3c>
    1ffa:	4659      	mov	r1, fp
    1ffc:	2201      	movs	r2, #1
    1ffe:	4628      	mov	r0, r5
    2000:	9308      	str	r3, [sp, #32]
    2002:	f00e fc90 	bl	10926 <__lshift>
    2006:	4621      	mov	r1, r4
    2008:	4683      	mov	fp, r0
    200a:	f00e fceb 	bl	109e4 <__mcmp>
    200e:	2800      	cmp	r0, #0
    2010:	9b08      	ldr	r3, [sp, #32]
    2012:	dc02      	bgt.n	201a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1a>
    2014:	d1de      	bne.n	1fd4 <_dtoa_r+0xa3c>
    2016:	07da      	lsls	r2, r3, #31
    2018:	d5dc      	bpl.n	1fd4 <_dtoa_r+0xa3c>
    201a:	2b39      	cmp	r3, #57	; 0x39
    201c:	d1d8      	bne.n	1fd0 <_dtoa_r+0xa38>
    201e:	2339      	movs	r3, #57	; 0x39
    2020:	9a04      	ldr	r2, [sp, #16]
    2022:	7013      	strb	r3, [r2, #0]
    2024:	463b      	mov	r3, r7
    2026:	461f      	mov	r7, r3
    2028:	3b01      	subs	r3, #1
    202a:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    202e:	2a39      	cmp	r2, #57	; 0x39
    2030:	d050      	beq.n	20d4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xd4>
    2032:	3201      	adds	r2, #1
    2034:	701a      	strb	r2, [r3, #0]
    2036:	e74b      	b.n	1ed0 <_dtoa_r+0x938>
    2038:	2a00      	cmp	r2, #0
    203a:	dd03      	ble.n	2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>
    203c:	2b39      	cmp	r3, #57	; 0x39
    203e:	d0ee      	beq.n	201e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1e>
    2040:	3301      	adds	r3, #1
    2042:	e7c7      	b.n	1fd4 <_dtoa_r+0xa3c>
    2044:	9a08      	ldr	r2, [sp, #32]
    2046:	990a      	ldr	r1, [sp, #40]	; 0x28
    2048:	f802 3c01 	strb.w	r3, [r2, #-1]
    204c:	428a      	cmp	r2, r1
    204e:	d02a      	beq.n	20a6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xa6>
    2050:	4659      	mov	r1, fp
    2052:	2300      	movs	r3, #0
    2054:	220a      	movs	r2, #10
    2056:	4628      	mov	r0, r5
    2058:	f00e fb34 	bl	106c4 <__multadd>
    205c:	45b0      	cmp	r8, r6
    205e:	4683      	mov	fp, r0
    2060:	f04f 0300 	mov.w	r3, #0
    2064:	f04f 020a 	mov.w	r2, #10
    2068:	4641      	mov	r1, r8
    206a:	4628      	mov	r0, r5
    206c:	d107      	bne.n	207e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x7e>
    206e:	f00e fb29 	bl	106c4 <__multadd>
    2072:	4680      	mov	r8, r0
    2074:	4606      	mov	r6, r0
    2076:	9b08      	ldr	r3, [sp, #32]
    2078:	3301      	adds	r3, #1
    207a:	9308      	str	r3, [sp, #32]
    207c:	e775      	b.n	1f6a <_dtoa_r+0x9d2>
    207e:	f00e fb21 	bl	106c4 <__multadd>
    2082:	4631      	mov	r1, r6
    2084:	4680      	mov	r8, r0
    2086:	2300      	movs	r3, #0
    2088:	220a      	movs	r2, #10
    208a:	4628      	mov	r0, r5
    208c:	f00e fb1a 	bl	106c4 <__multadd>
    2090:	4606      	mov	r6, r0
    2092:	e7f0      	b.n	2076 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x76>
    2094:	f1b9 0f00 	cmp.w	r9, #0
    2098:	9a03      	ldr	r2, [sp, #12]
    209a:	f04f 0800 	mov.w	r8, #0
    209e:	bfcc      	ite	gt
    20a0:	464f      	movgt	r7, r9
    20a2:	2701      	movle	r7, #1
    20a4:	4417      	add	r7, r2
    20a6:	4659      	mov	r1, fp
    20a8:	2201      	movs	r2, #1
    20aa:	4628      	mov	r0, r5
    20ac:	9308      	str	r3, [sp, #32]
    20ae:	f00e fc3a 	bl	10926 <__lshift>
    20b2:	4621      	mov	r1, r4
    20b4:	4683      	mov	fp, r0
    20b6:	f00e fc95 	bl	109e4 <__mcmp>
    20ba:	2800      	cmp	r0, #0
    20bc:	dcb2      	bgt.n	2024 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x24>
    20be:	d102      	bne.n	20c6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc6>
    20c0:	9b08      	ldr	r3, [sp, #32]
    20c2:	07db      	lsls	r3, r3, #31
    20c4:	d4ae      	bmi.n	2024 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x24>
    20c6:	463b      	mov	r3, r7
    20c8:	461f      	mov	r7, r3
    20ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    20ce:	2a30      	cmp	r2, #48	; 0x30
    20d0:	d0fa      	beq.n	20c8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc8>
    20d2:	e6fd      	b.n	1ed0 <_dtoa_r+0x938>
    20d4:	9a03      	ldr	r2, [sp, #12]
    20d6:	429a      	cmp	r2, r3
    20d8:	d1a5      	bne.n	2026 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x26>
    20da:	f10a 0a01 	add.w	sl, sl, #1
    20de:	2331      	movs	r3, #49	; 0x31
    20e0:	e779      	b.n	1fd6 <_dtoa_r+0xa3e>
    20e2:	4b13      	ldr	r3, [pc, #76]	; (2130 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x130>)
    20e4:	f7ff babe 	b.w	1664 <_dtoa_r+0xcc>
    20e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
    20ea:	2b00      	cmp	r3, #0
    20ec:	f47f aa96 	bne.w	161c <_dtoa_r+0x84>
    20f0:	4b10      	ldr	r3, [pc, #64]	; (2134 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x134>)
    20f2:	f7ff bab7 	b.w	1664 <_dtoa_r+0xcc>
    20f6:	f1b9 0f00 	cmp.w	r9, #0
    20fa:	dc03      	bgt.n	2104 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x104>
    20fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
    20fe:	2b02      	cmp	r3, #2
    2100:	f73f aecf 	bgt.w	1ea2 <_dtoa_r+0x90a>
    2104:	9f03      	ldr	r7, [sp, #12]
    2106:	4621      	mov	r1, r4
    2108:	4658      	mov	r0, fp
    210a:	f00e f9a8 	bl	1045e <quorem>
    210e:	9a03      	ldr	r2, [sp, #12]
    2110:	f100 0330 	add.w	r3, r0, #48	; 0x30
    2114:	f807 3b01 	strb.w	r3, [r7], #1
    2118:	1aba      	subs	r2, r7, r2
    211a:	4591      	cmp	r9, r2
    211c:	ddba      	ble.n	2094 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x94>
    211e:	4659      	mov	r1, fp
    2120:	2300      	movs	r3, #0
    2122:	220a      	movs	r2, #10
    2124:	4628      	mov	r0, r5
    2126:	f00e facd 	bl	106c4 <__multadd>
    212a:	4683      	mov	fp, r0
    212c:	e7eb      	b.n	2106 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x106>
    212e:	bf00      	nop
    2130:	00057a9e 	.word	0x00057a9e
    2134:	00057ac2 	.word	0x00057ac2

00002138 <_Z18ee_serial_callbackc>:
 * from the UART ISR for each new character received. When the parser sees the
 * termination character, the user-defined th_command_ready() command is called.
 * It is up to the application to then dispatch this command outside the ISR
 * as soon as possible by calling ee_serial_command_parser_callback(), below.
 */
void ee_serial_callback(char c) {
    2138:	b538      	push	{r3, r4, r5, lr}
  if (c == EE_CMD_TERMINATOR) {
    213a:	2825      	cmp	r0, #37	; 0x25
    213c:	d00c      	beq.n	2158 <_Z18ee_serial_callbackc+0x20>
    g_cmd_buf[g_cmd_pos] = (char)0;
    th_command_ready(g_cmd_buf);
    g_cmd_pos = 0;
  } else {
    g_cmd_buf[g_cmd_pos] = c;
    213e:	4b0c      	ldr	r3, [pc, #48]	; (2170 <_Z18ee_serial_callbackc+0x38>)
    2140:	681a      	ldr	r2, [r3, #0]
    2142:	490c      	ldr	r1, [pc, #48]	; (2174 <_Z18ee_serial_callbackc+0x3c>)
    2144:	5488      	strb	r0, [r1, r2]
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    2146:	681b      	ldr	r3, [r3, #0]
    2148:	2b4f      	cmp	r3, #79	; 0x4f
    214a:	d80e      	bhi.n	216a <_Z18ee_serial_callbackc+0x32>
    214c:	4b08      	ldr	r3, [pc, #32]	; (2170 <_Z18ee_serial_callbackc+0x38>)
    214e:	681b      	ldr	r3, [r3, #0]
    2150:	3301      	adds	r3, #1
    2152:	4a07      	ldr	r2, [pc, #28]	; (2170 <_Z18ee_serial_callbackc+0x38>)
    2154:	6013      	str	r3, [r2, #0]
  }
}
    2156:	bd38      	pop	{r3, r4, r5, pc}
    g_cmd_buf[g_cmd_pos] = (char)0;
    2158:	4c05      	ldr	r4, [pc, #20]	; (2170 <_Z18ee_serial_callbackc+0x38>)
    215a:	6823      	ldr	r3, [r4, #0]
    215c:	4805      	ldr	r0, [pc, #20]	; (2174 <_Z18ee_serial_callbackc+0x3c>)
    215e:	2500      	movs	r5, #0
    2160:	54c5      	strb	r5, [r0, r3]
    th_command_ready(g_cmd_buf);
    2162:	f00b fcc8 	bl	daf6 <_Z16th_command_readyPVc>
    g_cmd_pos = 0;
    2166:	6025      	str	r5, [r4, #0]
    2168:	e7f5      	b.n	2156 <_Z18ee_serial_callbackc+0x1e>
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    216a:	2350      	movs	r3, #80	; 0x50
    216c:	e7f1      	b.n	2152 <_Z18ee_serial_callbackc+0x1a>
    216e:	bf00      	nop
    2170:	200004c4 	.word	0x200004c4
    2174:	20000470 	.word	0x20000470

00002178 <_Z23ee_benchmark_initializev>:
}

/**
 * Perform the basic setup.
 */
void ee_benchmark_initialize(void) {
    2178:	b508      	push	{r3, lr}
  th_serialport_initialize();
    217a:	f00b fcd6 	bl	db2a <_Z24th_serialport_initializev>
  th_timestamp_initialize();
    217e:	f000 fb01 	bl	2784 <_Z23th_timestamp_initializev>
  th_final_initialize();
    2182:	f000 fb09 	bl	2798 <_Z19th_final_initializev>
  th_printf(EE_MSG_INIT_DONE);
    2186:	4805      	ldr	r0, [pc, #20]	; (219c <_Z23ee_benchmark_initializev+0x24>)
    2188:	f00b fcc1 	bl	db0e <_Z9th_printfPKcz>
  // Enable the command parser here (the callback is connected)
  g_state_parser_enabled = true;
    218c:	4b04      	ldr	r3, [pc, #16]	; (21a0 <_Z23ee_benchmark_initializev+0x28>)
    218e:	2201      	movs	r2, #1
    2190:	701a      	strb	r2, [r3, #0]
  // At this point, the serial monitor should be up and running,
  th_printf(EE_MSG_READY);
    2192:	4804      	ldr	r0, [pc, #16]	; (21a4 <_Z23ee_benchmark_initializev+0x2c>)
    2194:	f00b fcbb 	bl	db0e <_Z9th_printfPKcz>
  
}
    2198:	bd08      	pop	{r3, pc}
    219a:	bf00      	nop
    219c:	00011128 	.word	0x00011128
    21a0:	2001d238 	.word	0x2001d238
    21a4:	00011138 	.word	0x00011138

000021a8 <_Z8ee_inferjj>:
 *
 * For testing, you can pre-load known-good data into the buffer during the
 * th_final_initialize() function.
 *
 */
void ee_infer(size_t n, size_t n_warmup) {
    21a8:	b570      	push	{r4, r5, r6, lr}
    21aa:	4604      	mov	r4, r0
    21ac:	460d      	mov	r5, r1
  th_load_tensor(); /* if necessary */
    21ae:	f000 fa59 	bl	2664 <_Z14th_load_tensorv>
  th_printf("m-warmup-start-%d\r\n", n_warmup);
    21b2:	4629      	mov	r1, r5
    21b4:	4811      	ldr	r0, [pc, #68]	; (21fc <_Z8ee_inferjj+0x54>)
    21b6:	f00b fcaa 	bl	db0e <_Z9th_printfPKcz>
  while (n_warmup-- > 0) {
    21ba:	1e6e      	subs	r6, r5, #1
    21bc:	b11d      	cbz	r5, 21c6 <_Z8ee_inferjj+0x1e>
    th_infer(); /* call the API inference function */
    21be:	f000 fa3d 	bl	263c <_Z8th_inferv>
  while (n_warmup-- > 0) {
    21c2:	4635      	mov	r5, r6
    21c4:	e7f9      	b.n	21ba <_Z8ee_inferjj+0x12>
  }
  th_printf("m-warmup-done\r\n");
    21c6:	480e      	ldr	r0, [pc, #56]	; (2200 <_Z8ee_inferjj+0x58>)
    21c8:	f00b fca1 	bl	db0e <_Z9th_printfPKcz>
  th_printf("m-infer-start-%d\r\n", n);
    21cc:	4621      	mov	r1, r4
    21ce:	480d      	ldr	r0, [pc, #52]	; (2204 <_Z8ee_inferjj+0x5c>)
    21d0:	f00b fc9d 	bl	db0e <_Z9th_printfPKcz>
  th_timestamp();
    21d4:	f000 faa2 	bl	271c <_Z12th_timestampv>
  th_pre();
    21d8:	f00b fc8b 	bl	daf2 <_Z6th_prev>
  while (n-- > 0) {
    21dc:	1e65      	subs	r5, r4, #1
    21de:	b11c      	cbz	r4, 21e8 <_Z8ee_inferjj+0x40>
    th_infer(); /* call the API inference function */
    21e0:	f000 fa2c 	bl	263c <_Z8th_inferv>
  while (n-- > 0) {
    21e4:	462c      	mov	r4, r5
    21e6:	e7f9      	b.n	21dc <_Z8ee_inferjj+0x34>
  }
  th_post();
    21e8:	f00b fc84 	bl	daf4 <_Z7th_postv>
  th_timestamp();
    21ec:	f000 fa96 	bl	271c <_Z12th_timestampv>
  th_printf("m-infer-done\r\n");
    21f0:	4805      	ldr	r0, [pc, #20]	; (2208 <_Z8ee_inferjj+0x60>)
    21f2:	f00b fc8c 	bl	db0e <_Z9th_printfPKcz>
  th_results();
    21f6:	f000 fa7f 	bl	26f8 <_Z10th_resultsv>
}
    21fa:	bd70      	pop	{r4, r5, r6, pc}
    21fc:	00011144 	.word	0x00011144
    2200:	00011158 	.word	0x00011158
    2204:	00011168 	.word	0x00011168
    2208:	0001117c 	.word	0x0001117c

0000220c <_Z15ee_buffer_parsePc>:

arg_claimed_t ee_buffer_parse(char *p_command) {
    220c:	b570      	push	{r4, r5, r6, lr}
    220e:	b082      	sub	sp, #8
  char *p_next;

  if (strncmp(p_command, "db", EE_CMD_SIZE) != 0) {
    2210:	2250      	movs	r2, #80	; 0x50
    2212:	4951      	ldr	r1, [pc, #324]	; (2358 <_Z15ee_buffer_parsePc+0x14c>)
    2214:	f00e f8dc 	bl	103d0 <strncmp>
    2218:	b110      	cbz	r0, 2220 <_Z15ee_buffer_parsePc+0x14>
    return EE_ARG_UNCLAIMED;
    221a:	2001      	movs	r0, #1
        }
      }
    }
  }
  return EE_ARG_CLAIMED;
}
    221c:	b002      	add	sp, #8
    221e:	bd70      	pop	{r4, r5, r6, pc}
  p_next = strtok(NULL, EE_CMD_DELIMITER);
    2220:	494e      	ldr	r1, [pc, #312]	; (235c <_Z15ee_buffer_parsePc+0x150>)
    2222:	f00a ffd7 	bl	d1d4 <strtok>
  if (p_next == NULL) {
    2226:	4605      	mov	r5, r0
    2228:	b1d8      	cbz	r0, 2262 <_Z15ee_buffer_parsePc+0x56>
  } else if (strncmp(p_next, "load", EE_CMD_SIZE) == 0) {
    222a:	2250      	movs	r2, #80	; 0x50
    222c:	494c      	ldr	r1, [pc, #304]	; (2360 <_Z15ee_buffer_parsePc+0x154>)
    222e:	f00e f8cf 	bl	103d0 <strncmp>
    2232:	bb50      	cbnz	r0, 228a <_Z15ee_buffer_parsePc+0x7e>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    2234:	4949      	ldr	r1, [pc, #292]	; (235c <_Z15ee_buffer_parsePc+0x150>)
    2236:	f00a ffcd 	bl	d1d4 <strtok>
    if (p_next == NULL) {
    223a:	b1b8      	cbz	r0, 226c <_Z15ee_buffer_parsePc+0x60>
      g_buff_size = (size_t)atoi(p_next);
    223c:	f00d ff42 	bl	100c4 <atoi>
    2240:	4601      	mov	r1, r0
    2242:	4b48      	ldr	r3, [pc, #288]	; (2364 <_Z15ee_buffer_parsePc+0x158>)
    2244:	6018      	str	r0, [r3, #0]
      if (g_buff_size == 0) {
    2246:	b1b0      	cbz	r0, 2276 <_Z15ee_buffer_parsePc+0x6a>
        g_buff_pos = 0;
    2248:	4b47      	ldr	r3, [pc, #284]	; (2368 <_Z15ee_buffer_parsePc+0x15c>)
    224a:	2200      	movs	r2, #0
    224c:	601a      	str	r2, [r3, #0]
        if (g_buff_size > MAX_DB_INPUT_SIZE) {
    224e:	f5b0 3fc8 	cmp.w	r0, #102400	; 0x19000
    2252:	d915      	bls.n	2280 <_Z15ee_buffer_parsePc+0x74>
          th_printf("Supplied buffer size %d exceeds maximum of %d\n",
    2254:	f44f 32c8 	mov.w	r2, #102400	; 0x19000
    2258:	4844      	ldr	r0, [pc, #272]	; (236c <_Z15ee_buffer_parsePc+0x160>)
    225a:	f00b fc58 	bl	db0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    225e:	2000      	movs	r0, #0
    2260:	e7dc      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
    th_printf("e-[Command 'db' requires a subcommand]\r\n");
    2262:	4843      	ldr	r0, [pc, #268]	; (2370 <_Z15ee_buffer_parsePc+0x164>)
    2264:	f00b fc53 	bl	db0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2268:	2000      	movs	r0, #0
    226a:	e7d7      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
      th_printf("e-[Command 'db load' requires the # of bytes]\r\n");
    226c:	4841      	ldr	r0, [pc, #260]	; (2374 <_Z15ee_buffer_parsePc+0x168>)
    226e:	f00b fc4e 	bl	db0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2272:	2000      	movs	r0, #0
    2274:	e7d2      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
        th_printf("e-[Command 'db load' must be >0 bytes]\r\n");
    2276:	4840      	ldr	r0, [pc, #256]	; (2378 <_Z15ee_buffer_parsePc+0x16c>)
    2278:	f00b fc49 	bl	db0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    227c:	2000      	movs	r0, #0
    227e:	e7cd      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
          th_printf("m-[Expecting %d bytes]\r\n", g_buff_size);
    2280:	483e      	ldr	r0, [pc, #248]	; (237c <_Z15ee_buffer_parsePc+0x170>)
    2282:	f00b fc44 	bl	db0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2286:	2000      	movs	r0, #0
    2288:	e7c8      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
  } else if (strncmp(p_next, "print", EE_CMD_SIZE) == 0) {
    228a:	2250      	movs	r2, #80	; 0x50
    228c:	493c      	ldr	r1, [pc, #240]	; (2380 <_Z15ee_buffer_parsePc+0x174>)
    228e:	4628      	mov	r0, r5
    2290:	f00e f89e 	bl	103d0 <strncmp>
    2294:	bb60      	cbnz	r0, 22f0 <_Z15ee_buffer_parsePc+0xe4>
    size_t i = 0;
    2296:	2400      	movs	r4, #0
    2298:	e012      	b.n	22c0 <_Z15ee_buffer_parsePc+0xb4>
        th_printf("m-buffer-");
    229a:	483a      	ldr	r0, [pc, #232]	; (2384 <_Z15ee_buffer_parsePc+0x178>)
    229c:	f00b fc37 	bl	db0e <_Z9th_printfPKcz>
    th_printf("%02x", gp_buff[i]);
    22a0:	4b39      	ldr	r3, [pc, #228]	; (2388 <_Z15ee_buffer_parsePc+0x17c>)
    22a2:	5d19      	ldrb	r1, [r3, r4]
    22a4:	4839      	ldr	r0, [pc, #228]	; (238c <_Z15ee_buffer_parsePc+0x180>)
    22a6:	f00b fc32 	bl	db0e <_Z9th_printfPKcz>
    if (((i + 1) % max == 0) || ((i + 1) == g_buff_size)) {
    22aa:	3401      	adds	r4, #1
    22ac:	f014 0f07 	tst.w	r4, #7
    22b0:	d003      	beq.n	22ba <_Z15ee_buffer_parsePc+0xae>
    22b2:	4b2c      	ldr	r3, [pc, #176]	; (2364 <_Z15ee_buffer_parsePc+0x158>)
    22b4:	681b      	ldr	r3, [r3, #0]
    22b6:	429c      	cmp	r4, r3
    22b8:	d10c      	bne.n	22d4 <_Z15ee_buffer_parsePc+0xc8>
        th_printf("\r\n");
    22ba:	4835      	ldr	r0, [pc, #212]	; (2390 <_Z15ee_buffer_parsePc+0x184>)
    22bc:	f00b fc27 	bl	db0e <_Z9th_printfPKcz>
    for (; i < g_buff_size; ++i) {
    22c0:	4b28      	ldr	r3, [pc, #160]	; (2364 <_Z15ee_buffer_parsePc+0x158>)
    22c2:	681b      	ldr	r3, [r3, #0]
    22c4:	42a3      	cmp	r3, r4
    22c6:	d909      	bls.n	22dc <_Z15ee_buffer_parsePc+0xd0>
    if ((i + max) % max == 0 || i == 0) {
    22c8:	f014 0f07 	tst.w	r4, #7
    22cc:	d0e5      	beq.n	229a <_Z15ee_buffer_parsePc+0x8e>
    22ce:	2c00      	cmp	r4, #0
    22d0:	d1e6      	bne.n	22a0 <_Z15ee_buffer_parsePc+0x94>
    22d2:	e7e2      	b.n	229a <_Z15ee_buffer_parsePc+0x8e>
        th_printf("-");
    22d4:	482f      	ldr	r0, [pc, #188]	; (2394 <_Z15ee_buffer_parsePc+0x188>)
    22d6:	f00b fc1a 	bl	db0e <_Z9th_printfPKcz>
    22da:	e7f1      	b.n	22c0 <_Z15ee_buffer_parsePc+0xb4>
    if (i % max != 0) {
    22dc:	f014 0f07 	tst.w	r4, #7
    22e0:	d101      	bne.n	22e6 <_Z15ee_buffer_parsePc+0xda>
  return EE_ARG_CLAIMED;
    22e2:	2000      	movs	r0, #0
    22e4:	e79a      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
    th_printf("\r\n");
    22e6:	482a      	ldr	r0, [pc, #168]	; (2390 <_Z15ee_buffer_parsePc+0x184>)
    22e8:	f00b fc11 	bl	db0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    22ec:	2000      	movs	r0, #0
    22ee:	e795      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
     numbytes = th_strnlen(p_next, EE_CMD_SIZE);
    22f0:	2150      	movs	r1, #80	; 0x50
    22f2:	4628      	mov	r0, r5
    22f4:	f00b fc03 	bl	dafe <_Z10th_strnlenPKcj>
    22f8:	4606      	mov	r6, r0
    if ((numbytes & 1) != 0) {
    22fa:	f010 0401 	ands.w	r4, r0, #1
    22fe:	d11f      	bne.n	2340 <_Z15ee_buffer_parsePc+0x134>
    test[2] = 0;
    2300:	2300      	movs	r3, #0
    2302:	f88d 3006 	strb.w	r3, [sp, #6]
    for (size_t i = 0; i < numbytes;) {
    2306:	42b4      	cmp	r4, r6
    2308:	d224      	bcs.n	2354 <_Z15ee_buffer_parsePc+0x148>
      test[0] = p_next[i++];
    230a:	1c63      	adds	r3, r4, #1
    230c:	5d2a      	ldrb	r2, [r5, r4]
    230e:	f88d 2004 	strb.w	r2, [sp, #4]
      test[1] = p_next[i++];
    2312:	5ceb      	ldrb	r3, [r5, r3]
    2314:	3402      	adds	r4, #2
    2316:	f88d 3005 	strb.w	r3, [sp, #5]
      res = ee_hexdec(test);
    231a:	a801      	add	r0, sp, #4
    231c:	f00b fb62 	bl	d9e4 <_Z9ee_hexdecPc>
      if (res < 0) {
    2320:	2800      	cmp	r0, #0
    2322:	db11      	blt.n	2348 <_Z15ee_buffer_parsePc+0x13c>
        gp_buff[g_buff_pos] = (uint8_t)res;
    2324:	4a10      	ldr	r2, [pc, #64]	; (2368 <_Z15ee_buffer_parsePc+0x15c>)
    2326:	6813      	ldr	r3, [r2, #0]
    2328:	4917      	ldr	r1, [pc, #92]	; (2388 <_Z15ee_buffer_parsePc+0x17c>)
    232a:	54c8      	strb	r0, [r1, r3]
        g_buff_pos++;
    232c:	3301      	adds	r3, #1
    232e:	6013      	str	r3, [r2, #0]
        if (g_buff_pos == g_buff_size) {
    2330:	4a0c      	ldr	r2, [pc, #48]	; (2364 <_Z15ee_buffer_parsePc+0x158>)
    2332:	6812      	ldr	r2, [r2, #0]
    2334:	4293      	cmp	r3, r2
    2336:	d1e6      	bne.n	2306 <_Z15ee_buffer_parsePc+0xfa>
          th_printf("m-load-done\r\n");
    2338:	4817      	ldr	r0, [pc, #92]	; (2398 <_Z15ee_buffer_parsePc+0x18c>)
    233a:	f00b fbe8 	bl	db0e <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    233e:	e007      	b.n	2350 <_Z15ee_buffer_parsePc+0x144>
      th_printf("e-[Insufficent number of hex digits]\r\n");
    2340:	4816      	ldr	r0, [pc, #88]	; (239c <_Z15ee_buffer_parsePc+0x190>)
    2342:	f00b fbe4 	bl	db0e <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    2346:	e003      	b.n	2350 <_Z15ee_buffer_parsePc+0x144>
        th_printf("e-[Invalid hex digit '%s']\r\n", test);
    2348:	a901      	add	r1, sp, #4
    234a:	4815      	ldr	r0, [pc, #84]	; (23a0 <_Z15ee_buffer_parsePc+0x194>)
    234c:	f00b fbdf 	bl	db0e <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    2350:	2000      	movs	r0, #0
    2352:	e763      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
  return EE_ARG_CLAIMED;
    2354:	2000      	movs	r0, #0
    2356:	e761      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
    2358:	0001118c 	.word	0x0001118c
    235c:	00011190 	.word	0x00011190
    2360:	000111c0 	.word	0x000111c0
    2364:	2000046c 	.word	0x2000046c
    2368:	20000468 	.word	0x20000468
    236c:	00011224 	.word	0x00011224
    2370:	00011194 	.word	0x00011194
    2374:	000111c8 	.word	0x000111c8
    2378:	000111f8 	.word	0x000111f8
    237c:	00011254 	.word	0x00011254
    2380:	00011270 	.word	0x00011270
    2384:	00011278 	.word	0x00011278
    2388:	200004c8 	.word	0x200004c8
    238c:	00011284 	.word	0x00011284
    2390:	000578ac 	.word	0x000578ac
    2394:	00011280 	.word	0x00011280
    2398:	000112d4 	.word	0x000112d4
    239c:	0001128c 	.word	0x0001128c
    23a0:	000112b4 	.word	0x000112b4

000023a4 <_Z16ee_profile_parsePc>:
arg_claimed_t ee_profile_parse(char *command) {
    23a4:	b510      	push	{r4, lr}
    23a6:	4604      	mov	r4, r0
  if (strncmp(command, "profile", EE_CMD_SIZE) == 0) {
    23a8:	2250      	movs	r2, #80	; 0x50
    23aa:	493b      	ldr	r1, [pc, #236]	; (2498 <_Z16ee_profile_parsePc+0xf4>)
    23ac:	f00e f810 	bl	103d0 <strncmp>
    23b0:	b948      	cbnz	r0, 23c6 <_Z16ee_profile_parsePc+0x22>
    th_printf("m-profile-[%s]\r\n", EE_FW_VERSION);
    23b2:	493a      	ldr	r1, [pc, #232]	; (249c <_Z16ee_profile_parsePc+0xf8>)
    23b4:	483a      	ldr	r0, [pc, #232]	; (24a0 <_Z16ee_profile_parsePc+0xfc>)
    23b6:	f00b fbaa 	bl	db0e <_Z9th_printfPKcz>
    th_printf("m-model-[%s]\r\n", TH_MODEL_VERSION);
    23ba:	493a      	ldr	r1, [pc, #232]	; (24a4 <_Z16ee_profile_parsePc+0x100>)
    23bc:	483a      	ldr	r0, [pc, #232]	; (24a8 <_Z16ee_profile_parsePc+0x104>)
    23be:	f00b fba6 	bl	db0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    23c2:	2000      	movs	r0, #0
}
    23c4:	bd10      	pop	{r4, pc}
  } else if (strncmp(command, "help", EE_CMD_SIZE) == 0) {
    23c6:	2250      	movs	r2, #80	; 0x50
    23c8:	4938      	ldr	r1, [pc, #224]	; (24ac <_Z16ee_profile_parsePc+0x108>)
    23ca:	4620      	mov	r0, r4
    23cc:	f00e f800 	bl	103d0 <strncmp>
    23d0:	bb30      	cbnz	r0, 2420 <_Z16ee_profile_parsePc+0x7c>
    th_printf("%s\r\n", EE_FW_VERSION);
    23d2:	4932      	ldr	r1, [pc, #200]	; (249c <_Z16ee_profile_parsePc+0xf8>)
    23d4:	4836      	ldr	r0, [pc, #216]	; (24b0 <_Z16ee_profile_parsePc+0x10c>)
    23d6:	f00b fb9a 	bl	db0e <_Z9th_printfPKcz>
    th_printf("\r\n");
    23da:	4836      	ldr	r0, [pc, #216]	; (24b4 <_Z16ee_profile_parsePc+0x110>)
    23dc:	f00b fb97 	bl	db0e <_Z9th_printfPKcz>
    th_printf("help         : Print this information\r\n");
    23e0:	4835      	ldr	r0, [pc, #212]	; (24b8 <_Z16ee_profile_parsePc+0x114>)
    23e2:	f00b fb94 	bl	db0e <_Z9th_printfPKcz>
    th_printf("name         : Print the name of the device\r\n");
    23e6:	4835      	ldr	r0, [pc, #212]	; (24bc <_Z16ee_profile_parsePc+0x118>)
    23e8:	f00b fb91 	bl	db0e <_Z9th_printfPKcz>
    th_printf("timestsamp   : Generate a timetsamp\r\n");
    23ec:	4834      	ldr	r0, [pc, #208]	; (24c0 <_Z16ee_profile_parsePc+0x11c>)
    23ee:	f00b fb8e 	bl	db0e <_Z9th_printfPKcz>
    th_printf("db SUBCMD    : Manipulate a generic byte buffer\r\n");
    23f2:	4834      	ldr	r0, [pc, #208]	; (24c4 <_Z16ee_profile_parsePc+0x120>)
    23f4:	f00b fb8b 	bl	db0e <_Z9th_printfPKcz>
    th_printf("  load N     : Allocate N bytes and set load counter\r\n");
    23f8:	4833      	ldr	r0, [pc, #204]	; (24c8 <_Z16ee_profile_parsePc+0x124>)
    23fa:	f00b fb88 	bl	db0e <_Z9th_printfPKcz>
    th_printf("  db HH[HH]* : Load 8-bit hex byte(s) until N bytes\r\n");
    23fe:	4833      	ldr	r0, [pc, #204]	; (24cc <_Z16ee_profile_parsePc+0x128>)
    2400:	f00b fb85 	bl	db0e <_Z9th_printfPKcz>
    th_printf("  print [N=16] [offset=0]\r\n");
    2404:	4832      	ldr	r0, [pc, #200]	; (24d0 <_Z16ee_profile_parsePc+0x12c>)
    2406:	f00b fb82 	bl	db0e <_Z9th_printfPKcz>
    th_printf("             : Print N bytes at offset as hex\r\n");
    240a:	4832      	ldr	r0, [pc, #200]	; (24d4 <_Z16ee_profile_parsePc+0x130>)
    240c:	f00b fb7f 	bl	db0e <_Z9th_printfPKcz>
    th_printf(
    2410:	4831      	ldr	r0, [pc, #196]	; (24d8 <_Z16ee_profile_parsePc+0x134>)
    2412:	f00b fb7c 	bl	db0e <_Z9th_printfPKcz>
    th_printf("results      : Return the result fp32 vector\r\n");
    2416:	4831      	ldr	r0, [pc, #196]	; (24dc <_Z16ee_profile_parsePc+0x138>)
    2418:	f00b fb79 	bl	db0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    241c:	2000      	movs	r0, #0
    241e:	e7d1      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
  } else if (ee_buffer_parse(command) == EE_ARG_CLAIMED) {
    2420:	4620      	mov	r0, r4
    2422:	f7ff fef3 	bl	220c <_Z15ee_buffer_parsePc>
    2426:	2800      	cmp	r0, #0
    2428:	d0cc      	beq.n	23c4 <_Z16ee_profile_parsePc+0x20>
  } else if (strncmp(command, "infer", EE_CMD_SIZE) == 0) {
    242a:	2250      	movs	r2, #80	; 0x50
    242c:	492c      	ldr	r1, [pc, #176]	; (24e0 <_Z16ee_profile_parsePc+0x13c>)
    242e:	4620      	mov	r0, r4
    2430:	f00d ffce 	bl	103d0 <strncmp>
    2434:	bb18      	cbnz	r0, 247e <_Z16ee_profile_parsePc+0xda>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    2436:	492b      	ldr	r1, [pc, #172]	; (24e4 <_Z16ee_profile_parsePc+0x140>)
    2438:	f00a fecc 	bl	d1d4 <strtok>
    if (p_next) {
    243c:	b1b0      	cbz	r0, 246c <_Z16ee_profile_parsePc+0xc8>
      i = atoi(p_next);
    243e:	f00d fe41 	bl	100c4 <atoi>
      if (i <= 0) {
    2442:	1e04      	subs	r4, r0, #0
    2444:	dd0d      	ble.n	2462 <_Z16ee_profile_parsePc+0xbe>
      p_next = strtok(NULL, EE_CMD_DELIMITER);
    2446:	4927      	ldr	r1, [pc, #156]	; (24e4 <_Z16ee_profile_parsePc+0x140>)
    2448:	2000      	movs	r0, #0
    244a:	f00a fec3 	bl	d1d4 <strtok>
      if (p_next) {
    244e:	b1a0      	cbz	r0, 247a <_Z16ee_profile_parsePc+0xd6>
        i = atoi(p_next);
    2450:	f00d fe38 	bl	100c4 <atoi>
        if (i < 0) {
    2454:	1e01      	subs	r1, r0, #0
    2456:	da0b      	bge.n	2470 <_Z16ee_profile_parsePc+0xcc>
          th_printf("e-[Inference warmup must be >=0]\r\n");
    2458:	4823      	ldr	r0, [pc, #140]	; (24e8 <_Z16ee_profile_parsePc+0x144>)
    245a:	f00b fb58 	bl	db0e <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    245e:	2000      	movs	r0, #0
    2460:	e7b0      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
        th_printf("e-[Inference iterations must be >0]\r\n");
    2462:	4822      	ldr	r0, [pc, #136]	; (24ec <_Z16ee_profile_parsePc+0x148>)
    2464:	f00b fb53 	bl	db0e <_Z9th_printfPKcz>
        return EE_ARG_CLAIMED;
    2468:	2000      	movs	r0, #0
    246a:	e7ab      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    246c:	210a      	movs	r1, #10
    size_t n = 1;
    246e:	2401      	movs	r4, #1
    ee_infer(n, w);
    2470:	4620      	mov	r0, r4
    2472:	f7ff fe99 	bl	21a8 <_Z8ee_inferjj>
  return EE_ARG_CLAIMED;
    2476:	2000      	movs	r0, #0
    2478:	e7a4      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    247a:	210a      	movs	r1, #10
    247c:	e7f8      	b.n	2470 <_Z16ee_profile_parsePc+0xcc>
  } else if (strncmp(command, "results", EE_CMD_SIZE) == 0) {
    247e:	2250      	movs	r2, #80	; 0x50
    2480:	491b      	ldr	r1, [pc, #108]	; (24f0 <_Z16ee_profile_parsePc+0x14c>)
    2482:	4620      	mov	r0, r4
    2484:	f00d ffa4 	bl	103d0 <strncmp>
    2488:	b108      	cbz	r0, 248e <_Z16ee_profile_parsePc+0xea>
    return EE_ARG_UNCLAIMED;
    248a:	2001      	movs	r0, #1
    248c:	e79a      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
    th_results();
    248e:	f000 f933 	bl	26f8 <_Z10th_resultsv>
  return EE_ARG_CLAIMED;
    2492:	2000      	movs	r0, #0
    2494:	e796      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
    2496:	bf00      	nop
    2498:	000112e4 	.word	0x000112e4
    249c:	000112ec 	.word	0x000112ec
    24a0:	00011310 	.word	0x00011310
    24a4:	00011324 	.word	0x00011324
    24a8:	0001132c 	.word	0x0001132c
    24ac:	0001133c 	.word	0x0001133c
    24b0:	00011344 	.word	0x00011344
    24b4:	000578ac 	.word	0x000578ac
    24b8:	0001134c 	.word	0x0001134c
    24bc:	00011374 	.word	0x00011374
    24c0:	000113a4 	.word	0x000113a4
    24c4:	000113cc 	.word	0x000113cc
    24c8:	00011400 	.word	0x00011400
    24cc:	00011438 	.word	0x00011438
    24d0:	00011470 	.word	0x00011470
    24d4:	0001148c 	.word	0x0001148c
    24d8:	000114bc 	.word	0x000114bc
    24dc:	00011504 	.word	0x00011504
    24e0:	00011534 	.word	0x00011534
    24e4:	00011190 	.word	0x00011190
    24e8:	00011564 	.word	0x00011564
    24ec:	0001153c 	.word	0x0001153c
    24f0:	00011588 	.word	0x00011588

000024f4 <_Z33ee_serial_command_parser_callbackPc>:
  if (g_state_parser_enabled != true) {
    24f4:	4b14      	ldr	r3, [pc, #80]	; (2548 <_Z33ee_serial_command_parser_callbackPc+0x54>)
    24f6:	781b      	ldrb	r3, [r3, #0]
    24f8:	b903      	cbnz	r3, 24fc <_Z33ee_serial_command_parser_callbackPc+0x8>
    24fa:	4770      	bx	lr
void ee_serial_command_parser_callback(char *p_command) {
    24fc:	b510      	push	{r4, lr}
  tok = strtok(p_command, EE_CMD_DELIMITER);
    24fe:	4913      	ldr	r1, [pc, #76]	; (254c <_Z33ee_serial_command_parser_callbackPc+0x58>)
    2500:	f00a fe68 	bl	d1d4 <strtok>
    2504:	4604      	mov	r4, r0
  if (strncmp(tok, EE_CMD_NAME, EE_CMD_SIZE) == 0) {
    2506:	2250      	movs	r2, #80	; 0x50
    2508:	4911      	ldr	r1, [pc, #68]	; (2550 <_Z33ee_serial_command_parser_callbackPc+0x5c>)
    250a:	f00d ff61 	bl	103d0 <strncmp>
    250e:	b940      	cbnz	r0, 2522 <_Z33ee_serial_command_parser_callbackPc+0x2e>
    th_printf(EE_MSG_NAME, EE_DEVICE_NAME, TH_VENDOR_NAME_STRING);
    2510:	4a10      	ldr	r2, [pc, #64]	; (2554 <_Z33ee_serial_command_parser_callbackPc+0x60>)
    2512:	4911      	ldr	r1, [pc, #68]	; (2558 <_Z33ee_serial_command_parser_callbackPc+0x64>)
    2514:	4811      	ldr	r0, [pc, #68]	; (255c <_Z33ee_serial_command_parser_callbackPc+0x68>)
    2516:	f00b fafa 	bl	db0e <_Z9th_printfPKcz>
  th_printf(EE_MSG_READY);
    251a:	4811      	ldr	r0, [pc, #68]	; (2560 <_Z33ee_serial_command_parser_callbackPc+0x6c>)
    251c:	f00b faf7 	bl	db0e <_Z9th_printfPKcz>
}
    2520:	bd10      	pop	{r4, pc}
  } else if (strncmp(tok, EE_CMD_TIMESTAMP, EE_CMD_SIZE) == 0) {
    2522:	2250      	movs	r2, #80	; 0x50
    2524:	490f      	ldr	r1, [pc, #60]	; (2564 <_Z33ee_serial_command_parser_callbackPc+0x70>)
    2526:	4620      	mov	r0, r4
    2528:	f00d ff52 	bl	103d0 <strncmp>
    252c:	b910      	cbnz	r0, 2534 <_Z33ee_serial_command_parser_callbackPc+0x40>
    th_timestamp();
    252e:	f000 f8f5 	bl	271c <_Z12th_timestampv>
    2532:	e7f2      	b.n	251a <_Z33ee_serial_command_parser_callbackPc+0x26>
  } else if (ee_profile_parse(tok) == EE_ARG_CLAIMED) {
    2534:	4620      	mov	r0, r4
    2536:	f7ff ff35 	bl	23a4 <_Z16ee_profile_parsePc>
    253a:	2800      	cmp	r0, #0
    253c:	d0ed      	beq.n	251a <_Z33ee_serial_command_parser_callbackPc+0x26>
    th_printf(EE_ERR_CMD, tok);
    253e:	4621      	mov	r1, r4
    2540:	4809      	ldr	r0, [pc, #36]	; (2568 <_Z33ee_serial_command_parser_callbackPc+0x74>)
    2542:	f00b fae4 	bl	db0e <_Z9th_printfPKcz>
    2546:	e7e8      	b.n	251a <_Z33ee_serial_command_parser_callbackPc+0x26>
    2548:	2001d238 	.word	0x2001d238
    254c:	00011190 	.word	0x00011190
    2550:	00011590 	.word	0x00011590
    2554:	00011598 	.word	0x00011598
    2558:	000115a4 	.word	0x000115a4
    255c:	000115a8 	.word	0x000115a8
    2560:	00011138 	.word	0x00011138
    2564:	000115bc 	.word	0x000115bc
    2568:	000115c8 	.word	0x000115c8

0000256c <_Z13ee_get_bufferPhj>:
 * typically the length of the provided buffer.
 *
 * @return number of bytes copied from internal buffer.
 *
 */
size_t ee_get_buffer(uint8_t* buffer, size_t max_len) {
    256c:	b510      	push	{r4, lr}
  int len = max_len < g_buff_pos ? max_len : g_buff_pos;
    256e:	4b06      	ldr	r3, [pc, #24]	; (2588 <_Z13ee_get_bufferPhj+0x1c>)
    2570:	681c      	ldr	r4, [r3, #0]
    2572:	428c      	cmp	r4, r1
    2574:	d900      	bls.n	2578 <_Z13ee_get_bufferPhj+0xc>
    2576:	460c      	mov	r4, r1
  if (buffer != nullptr) {
    2578:	b118      	cbz	r0, 2582 <_Z13ee_get_bufferPhj+0x16>
    memcpy(buffer, gp_buff, len * sizeof(uint8_t));
    257a:	4622      	mov	r2, r4
    257c:	4903      	ldr	r1, [pc, #12]	; (258c <_Z13ee_get_bufferPhj+0x20>)
    257e:	f00d fdb3 	bl	100e8 <memcpy>
  }
  return len;
    2582:	4620      	mov	r0, r4
    2584:	bd10      	pop	{r4, pc}
    2586:	bf00      	nop
    2588:	20000468 	.word	0x20000468
    258c:	200004c8 	.word	0x200004c8

00002590 <_Z10copy_inputv>:
tflite::MicroInterpreter* interpreter = nullptr;
TfLiteTensor* model_input = nullptr;

// copy input into interpreter's buffer
void copy_input() {
  int8_t *model_input_buffer = model_input->data.int8;
    2590:	4b06      	ldr	r3, [pc, #24]	; (25ac <_Z10copy_inputv+0x1c>)
    2592:	681b      	ldr	r3, [r3, #0]
    2594:	6859      	ldr	r1, [r3, #4]
  int8_t *feature_buffer_ptr = input_quantized;

  // Copy feature buffer to input tensor
  for (int i = 0; i < kFeatureElementCount; i++) {
    2596:	2300      	movs	r3, #0
    2598:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
    259c:	da04      	bge.n	25a8 <_Z10copy_inputv+0x18>
    model_input_buffer[i] = feature_buffer_ptr[i];
    259e:	4a04      	ldr	r2, [pc, #16]	; (25b0 <_Z10copy_inputv+0x20>)
    25a0:	56d2      	ldrsb	r2, [r2, r3]
    25a2:	54ca      	strb	r2, [r1, r3]
  for (int i = 0; i < kFeatureElementCount; i++) {
    25a4:	3301      	adds	r3, #1
    25a6:	e7f7      	b.n	2598 <_Z10copy_inputv+0x8>
  }
}
    25a8:	4770      	bx	lr
    25aa:	bf00      	nop
    25ac:	2001a278 	.word	0x2001a278
    25b0:	20019ff0 	.word	0x20019ff0

000025b4 <_Z16calculate_resultv>:

// calculate |output - input|
void calculate_result(){
    25b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  float diffsum = 0;

  TfLiteTensor* output = interpreter->output(0);
    25b8:	2100      	movs	r1, #0
    25ba:	4b1c      	ldr	r3, [pc, #112]	; (262c <_Z16calculate_resultv+0x78>)
    25bc:	6818      	ldr	r0, [r3, #0]
    25be:	f004 fb09 	bl	6bd4 <_ZN6tflite16MicroInterpreter6outputEj>
    25c2:	4607      	mov	r7, r0
  for (size_t i = 0; i < kFeatureElementCount; i++) {
    25c4:	2400      	movs	r4, #0
  float diffsum = 0;
    25c6:	2500      	movs	r5, #0
  for (size_t i = 0; i < kFeatureElementCount; i++) {
    25c8:	f5b4 7f20 	cmp.w	r4, #640	; 0x280
    25cc:	d225      	bcs.n	261a <_Z16calculate_resultv+0x66>
    float converted = DequantizeInt8ToFloat(output->data.int8[i], interpreter->output(0)->params.scale,
    25ce:	687b      	ldr	r3, [r7, #4]
    25d0:	f913 9004 	ldrsb.w	r9, [r3, r4]
    25d4:	4e15      	ldr	r6, [pc, #84]	; (262c <_Z16calculate_resultv+0x78>)
    25d6:	2100      	movs	r1, #0
    25d8:	6830      	ldr	r0, [r6, #0]
    25da:	f004 fafb 	bl	6bd4 <_ZN6tflite16MicroInterpreter6outputEj>
    25de:	f8d0 800c 	ldr.w	r8, [r0, #12]
                                            interpreter->output(0)->params.zero_point);
    25e2:	2100      	movs	r1, #0
    25e4:	6830      	ldr	r0, [r6, #0]
    25e6:	f004 faf5 	bl	6bd4 <_ZN6tflite16MicroInterpreter6outputEj>
    float converted = DequantizeInt8ToFloat(output->data.int8[i], interpreter->output(0)->params.scale,
    25ea:	6900      	ldr	r0, [r0, #16]

#include <limits.h>
#include <math.h>

inline float DequantizeInt8ToFloat(int8_t value, float scale, int zero_point) {
  return static_cast<float>(value - zero_point) * scale;
    25ec:	eba9 0000 	sub.w	r0, r9, r0
    25f0:	f7fe fb3a 	bl	c68 <__aeabi_i2f>
    25f4:	4601      	mov	r1, r0
    25f6:	4640      	mov	r0, r8
    25f8:	f7fe fb8a 	bl	d10 <__aeabi_fmul>
    float diff = converted - input_float[i];
    25fc:	4b0c      	ldr	r3, [pc, #48]	; (2630 <_Z16calculate_resultv+0x7c>)
    25fe:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
    2602:	f7fe fa7b 	bl	afc <__aeabi_fsub>
    2606:	4601      	mov	r1, r0
    diffsum += diff * diff;
    2608:	f7fe fb82 	bl	d10 <__aeabi_fmul>
    260c:	4601      	mov	r1, r0
    260e:	4628      	mov	r0, r5
    2610:	f7fe fa76 	bl	b00 <__addsf3>
    2614:	4605      	mov	r5, r0
  for (size_t i = 0; i < kFeatureElementCount; i++) {
    2616:	3401      	adds	r4, #1
    2618:	e7d6      	b.n	25c8 <_Z16calculate_resultv+0x14>
  }
  diffsum /= kFeatureElementCount;
    261a:	4906      	ldr	r1, [pc, #24]	; (2634 <_Z16calculate_resultv+0x80>)
    261c:	4628      	mov	r0, r5
    261e:	f7fe fc2b 	bl	e78 <__aeabi_fdiv>

  result = diffsum;
    2622:	4b05      	ldr	r3, [pc, #20]	; (2638 <_Z16calculate_resultv+0x84>)
    2624:	6018      	str	r0, [r3, #0]
}
    2626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    262a:	bf00      	nop
    262c:	2001a270 	.word	0x2001a270
    2630:	200195f0 	.word	0x200195f0
    2634:	44200000 	.word	0x44200000
    2638:	2001a27c 	.word	0x2001a27c

0000263c <_Z8th_inferv>:
   */
  th_printf("m-results-[%0.3f]\r\n", result);
}

// Implement this method with the logic to perform one inference cycle.
void th_infer() {
    263c:	b508      	push	{r3, lr}

  // Run the model on the spectrogram input and make sure it succeeds.
  TfLiteStatus invoke_status = interpreter->Invoke();
    263e:	4b06      	ldr	r3, [pc, #24]	; (2658 <_Z8th_inferv+0x1c>)
    2640:	6818      	ldr	r0, [r3, #0]
    2642:	f005 f8a5 	bl	7790 <_ZN6tflite16MicroInterpreter6InvokeEv>
  if (invoke_status != kTfLiteOk) {
    2646:	b900      	cbnz	r0, 264a <_Z8th_inferv+0xe>
    TF_LITE_REPORT_ERROR(error_reporter, "Invoke failed");
    return;
  }
}
    2648:	bd08      	pop	{r3, pc}
    TF_LITE_REPORT_ERROR(error_reporter, "Invoke failed");
    264a:	4904      	ldr	r1, [pc, #16]	; (265c <_Z8th_inferv+0x20>)
    264c:	4b04      	ldr	r3, [pc, #16]	; (2660 <_Z8th_inferv+0x24>)
    264e:	6818      	ldr	r0, [r3, #0]
    2650:	f00d f989 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2654:	e7f8      	b.n	2648 <_Z8th_inferv+0xc>
    2656:	bf00      	nop
    2658:	2001a270 	.word	0x2001a270
    265c:	000115e4 	.word	0x000115e4
    2660:	200195ec 	.word	0x200195ec

00002664 <_Z14th_load_tensorv>:
void th_load_tensor() {
    2664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t bytes = ee_get_buffer(reinterpret_cast<uint8_t *>(input_float),
    2666:	f44f 6120 	mov.w	r1, #2560	; 0xa00
    266a:	481f      	ldr	r0, [pc, #124]	; (26e8 <_Z14th_load_tensorv+0x84>)
    266c:	f7ff ff7e 	bl	256c <_Z13ee_get_bufferPhj>
  if (bytes / sizeof(float) != kInputSize) {
    2670:	f5a0 6320 	sub.w	r3, r0, #2560	; 0xa00
    2674:	2b03      	cmp	r3, #3
    2676:	d80c      	bhi.n	2692 <_Z14th_load_tensorv+0x2e>
  float input_scale = interpreter->input(0)->params.scale;
    2678:	4c1c      	ldr	r4, [pc, #112]	; (26ec <_Z14th_load_tensorv+0x88>)
    267a:	2100      	movs	r1, #0
    267c:	6820      	ldr	r0, [r4, #0]
    267e:	f004 fb05 	bl	6c8c <_ZN6tflite16MicroInterpreter5inputEj>
    2682:	68c7      	ldr	r7, [r0, #12]
  int input_zero_point = interpreter->input(0)->params.zero_point;
    2684:	2100      	movs	r1, #0
    2686:	6820      	ldr	r0, [r4, #0]
    2688:	f004 fb00 	bl	6c8c <_ZN6tflite16MicroInterpreter5inputEj>
    268c:	6906      	ldr	r6, [r0, #16]
  for (int i = 0; i < kInputSize; i++) {
    268e:	2400      	movs	r4, #0
    2690:	e00b      	b.n	26aa <_Z14th_load_tensorv+0x46>
    th_printf("Input db has %d elemented, expected %d\n", bytes / sizeof(float),
    2692:	f44f 7220 	mov.w	r2, #640	; 0x280
    2696:	0881      	lsrs	r1, r0, #2
    2698:	4815      	ldr	r0, [pc, #84]	; (26f0 <_Z14th_load_tensorv+0x8c>)
    269a:	f00b fa38 	bl	db0e <_Z9th_printfPKcz>
    return;
    269e:	e021      	b.n	26e4 <_Z14th_load_tensorv+0x80>
}

inline int8_t QuantizeFloatToInt8(float value, float scale, int zero_point) {
  int32_t result = round(value / scale) + zero_point;
  if (result < INT8_MIN) {
    result = INT8_MIN;
    26a0:	f06f 007f 	mvn.w	r0, #127	; 0x7f
    input_quantized[i] = QuantizeFloatToInt8(
    26a4:	4b13      	ldr	r3, [pc, #76]	; (26f4 <_Z14th_load_tensorv+0x90>)
    26a6:	5518      	strb	r0, [r3, r4]
  for (int i = 0; i < kInputSize; i++) {
    26a8:	3401      	adds	r4, #1
    26aa:	f5b4 7f20 	cmp.w	r4, #640	; 0x280
    26ae:	da17      	bge.n	26e0 <_Z14th_load_tensorv+0x7c>
  int32_t result = round(value / scale) + zero_point;
    26b0:	4639      	mov	r1, r7
    26b2:	4b0d      	ldr	r3, [pc, #52]	; (26e8 <_Z14th_load_tensorv+0x84>)
    26b4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    26b8:	f7fe fbde 	bl	e78 <__aeabi_fdiv>
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
    26bc:	f009 ffd4 	bl	c668 <roundf>
    26c0:	4605      	mov	r5, r0
    26c2:	4630      	mov	r0, r6
    26c4:	f7fe fad0 	bl	c68 <__aeabi_i2f>
    26c8:	4629      	mov	r1, r5
    26ca:	f7fe fa19 	bl	b00 <__addsf3>
    26ce:	f7fe fce5 	bl	109c <__aeabi_f2iz>
  if (result < INT8_MIN) {
    26d2:	f110 0f80 	cmn.w	r0, #128	; 0x80
    26d6:	dbe3      	blt.n	26a0 <_Z14th_load_tensorv+0x3c>
  }
  if (result > INT8_MAX) {
    26d8:	287f      	cmp	r0, #127	; 0x7f
    26da:	dde3      	ble.n	26a4 <_Z14th_load_tensorv+0x40>
    result = INT8_MAX;
    26dc:	207f      	movs	r0, #127	; 0x7f
    26de:	e7e1      	b.n	26a4 <_Z14th_load_tensorv+0x40>
  copy_input();
    26e0:	f7ff ff56 	bl	2590 <_Z10copy_inputv>
}
    26e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    26e6:	bf00      	nop
    26e8:	200195f0 	.word	0x200195f0
    26ec:	2001a270 	.word	0x2001a270
    26f0:	000115f4 	.word	0x000115f4
    26f4:	20019ff0 	.word	0x20019ff0

000026f8 <_Z10th_resultsv>:
void th_results() {
    26f8:	b508      	push	{r3, lr}
  calculate_result();
    26fa:	f7ff ff5b 	bl	25b4 <_Z16calculate_resultv>
  th_printf("m-results-[%0.3f]\r\n", result);
    26fe:	4b05      	ldr	r3, [pc, #20]	; (2714 <_Z10th_resultsv+0x1c>)
    2700:	6818      	ldr	r0, [r3, #0]
    2702:	f7fd fe8d 	bl	420 <__aeabi_f2d>
    2706:	4602      	mov	r2, r0
    2708:	460b      	mov	r3, r1
    270a:	4803      	ldr	r0, [pc, #12]	; (2718 <_Z10th_resultsv+0x20>)
    270c:	f00b f9ff 	bl	db0e <_Z9th_printfPKcz>
}
    2710:	bd08      	pop	{r3, pc}
    2712:	bf00      	nop
    2714:	2001a27c 	.word	0x2001a27c
    2718:	0001161c 	.word	0x0001161c

0000271c <_Z12th_timestampv>:
}




void th_timestamp(void) {
    271c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		(void)arch_syscall_invoke1((uintptr_t)&ret64, K_SYSCALL_K_UPTIME_TICKS);
		return (int64_t)ret64;
	}
#endif
	compiler_barrier();
	return z_impl_k_uptime_ticks();
    271e:	f00d fca0 	bl	10062 <z_impl_k_uptime_ticks>
      nrf_gpio_pin_set(PIN7(1,7));

      //nrf_gpio_pin_clear(PIN7(1,7));
/* USER CODE 1 END */
#else
       int64_t uptime_usec = (k_uptime_ticks() * 1000000) / CONFIG_SYS_CLOCK_TICKS_PER_SEC;
    2722:	014e      	lsls	r6, r1, #5
    2724:	0143      	lsls	r3, r0, #5
    2726:	ea46 62d0 	orr.w	r2, r6, r0, lsr #27
    272a:	1a1b      	subs	r3, r3, r0
    272c:	eb62 0201 	sbc.w	r2, r2, r1
    2730:	0256      	lsls	r6, r2, #9
    2732:	ea46 56d3 	orr.w	r6, r6, r3, lsr #23
    2736:	025f      	lsls	r7, r3, #9
    2738:	4632      	mov	r2, r6
    273a:	183b      	adds	r3, r7, r0
    273c:	eb41 0202 	adc.w	r2, r1, r2
    2740:	0197      	lsls	r7, r2, #6
    2742:	ea47 6793 	orr.w	r7, r7, r3, lsr #26
    2746:	019e      	lsls	r6, r3, #6
    2748:	1af3      	subs	r3, r6, r3
    274a:	eb67 0202 	sbc.w	r2, r7, r2
    274e:	181c      	adds	r4, r3, r0
    2750:	eb42 0501 	adc.w	r5, r2, r1
    2754:	4623      	mov	r3, r4
    2756:	4629      	mov	r1, r5
    2758:	2c00      	cmp	r4, #0
    275a:	f175 0200 	sbcs.w	r2, r5, #0
    275e:	db06      	blt.n	276e <_Z12th_timestampv+0x52>
    2760:	0bdb      	lsrs	r3, r3, #15
       unsigned long microSeconds = (unsigned long) uptime_usec;
       /* USER CODE 2 BEGIN */
    //   microSeconds = us_ticker_read();
       /* USER CODE 2 END */
       /* This message must NOT be changed. */
       th_printf(EE_MSG_TIMESTAMP, microSeconds);
    2762:	ea43 4141 	orr.w	r1, r3, r1, lsl #17
    2766:	4806      	ldr	r0, [pc, #24]	; (2780 <_Z12th_timestampv+0x64>)
    2768:	f00b f9d1 	bl	db0e <_Z9th_printfPKcz>
#endif
}
    276c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       int64_t uptime_usec = (k_uptime_ticks() * 1000000) / CONFIG_SYS_CLOCK_TICKS_PER_SEC;
    276e:	f647 73ff 	movw	r3, #32767	; 0x7fff
    2772:	18e3      	adds	r3, r4, r3
    2774:	f04f 0100 	mov.w	r1, #0
    2778:	eb45 0101 	adc.w	r1, r5, r1
    277c:	e7f0      	b.n	2760 <_Z12th_timestampv+0x44>
    277e:	bf00      	nop
    2780:	00011630 	.word	0x00011630

00002784 <_Z23th_timestamp_initializev>:

void th_timestamp_initialize(void) {
    2784:	b508      	push	{r3, lr}
  /* USER CODE 1 BEGIN */
  // Setting up BOTH perf and energy here
  /* USER CODE 1 END */
  /* This message must NOT be changed. */
  th_printf(EE_MSG_TIMESTAMP_MODE);
    2786:	4803      	ldr	r0, [pc, #12]	; (2794 <_Z23th_timestamp_initializev+0x10>)
    2788:	f00b f9c1 	bl	db0e <_Z9th_printfPKcz>
  /* Always call the timestamp on initialize so that the open-drain output
     is set to "1" (so that we catch a falling edge) */
  th_timestamp();
    278c:	f7ff ffc6 	bl	271c <_Z12th_timestampv>
}
    2790:	bd08      	pop	{r3, pc}
    2792:	bf00      	nop
    2794:	00011640 	.word	0x00011640

00002798 <_Z19th_final_initializev>:
void th_final_initialize(void) {
    2798:	b5f0      	push	{r4, r5, r6, r7, lr}
    279a:	b08d      	sub	sp, #52	; 0x34
  static tflite::MicroErrorReporter micro_error_reporter;
    279c:	4b9c      	ldr	r3, [pc, #624]	; (2a10 <_Z19th_final_initializev+0x278>)
    279e:	681b      	ldr	r3, [r3, #0]
    27a0:	f013 0f01 	tst.w	r3, #1
    27a4:	d035      	beq.n	2812 <_Z19th_final_initializev+0x7a>
  error_reporter = &micro_error_reporter;
    27a6:	4b9b      	ldr	r3, [pc, #620]	; (2a14 <_Z19th_final_initializev+0x27c>)
    27a8:	4a9b      	ldr	r2, [pc, #620]	; (2a18 <_Z19th_final_initializev+0x280>)
    27aa:	601a      	str	r2, [r3, #0]
  value = nullptr;
  type = BuiltinOptions_NONE;
}

inline const tflite::Model *GetModel(const void *buf) {
  return flatbuffers::GetRoot<tflite::Model>(buf);
    27ac:	489b      	ldr	r0, [pc, #620]	; (2a1c <_Z19th_final_initializev+0x284>)
    27ae:	f00b fa01 	bl	dbb4 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>
    27b2:	4604      	mov	r4, r0
  model = tflite::GetModel(g_model);
    27b4:	4b9a      	ldr	r3, [pc, #616]	; (2a20 <_Z19th_final_initializev+0x288>)
    27b6:	6018      	str	r0, [r3, #0]
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
    27b8:	f00b f9ea 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    27bc:	1a25      	subs	r5, r4, r0
  // if the field was not present.
  voffset_t GetOptionalFieldOffset(voffset_t field) const {
    // The vtable offset is always at the start.
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    27be:	4628      	mov	r0, r5
    27c0:	f00b f9ec 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    27c4:	2804      	cmp	r0, #4
    27c6:	d92d      	bls.n	2824 <_Z19th_final_initializev+0x8c>
    27c8:	1d28      	adds	r0, r5, #4
    27ca:	f00b f9e7 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
  }

  template<typename T> T GetField(voffset_t field, T defaultval) const {
    auto field_offset = GetOptionalFieldOffset(field);
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    27ce:	b358      	cbz	r0, 2828 <_Z19th_final_initializev+0x90>
    27d0:	4420      	add	r0, r4
    27d2:	f00b f9d7 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    27d6:	4602      	mov	r2, r0
  if (model->version() != TFLITE_SCHEMA_VERSION) {
    27d8:	2a03      	cmp	r2, #3
    27da:	d127      	bne.n	282c <_Z19th_final_initializev+0x94>
  static tflite::MicroMutableOpResolver<3> micro_op_resolver(error_reporter);
    27dc:	4b91      	ldr	r3, [pc, #580]	; (2a24 <_Z19th_final_initializev+0x28c>)
    27de:	681b      	ldr	r3, [r3, #0]
    27e0:	f013 0f01 	tst.w	r3, #1
    27e4:	d028      	beq.n	2838 <_Z19th_final_initializev+0xa0>
  if (micro_op_resolver.AddFullyConnected() != kTfLiteOk) {
    27e6:	a804      	add	r0, sp, #16
    27e8:	f007 fa18 	bl	9c1c <_ZN6tflite24Register_FULLY_CONNECTEDEv>
                             "AddBuiltin function.");
      }
      return kTfLiteError;
    }

    if (FindOp(op) != nullptr) {
    27ec:	488e      	ldr	r0, [pc, #568]	; (2a28 <_Z19th_final_initializev+0x290>)
    27ee:	6803      	ldr	r3, [r0, #0]
    27f0:	699b      	ldr	r3, [r3, #24]
    27f2:	2109      	movs	r1, #9
    27f4:	4798      	blx	r3
    27f6:	2800      	cmp	r0, #0
    27f8:	d02e      	beq.n	2858 <_Z19th_final_initializev+0xc0>
      if (error_reporter_ != nullptr) {
    27fa:	4b8b      	ldr	r3, [pc, #556]	; (2a28 <_Z19th_final_initializev+0x290>)
    27fc:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    27fe:	b118      	cbz	r0, 2808 <_Z19th_final_initializev+0x70>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2800:	2209      	movs	r2, #9
    2802:	498a      	ldr	r1, [pc, #552]	; (2a2c <_Z19th_final_initializev+0x294>)
    2804:	f00d f8af 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Calling AddBuiltin with the same op more than "
                             "once is not supported (Op: #%d).",
                             op);
      }
      return kTfLiteError;
    2808:	2401      	movs	r4, #1
    280a:	2c00      	cmp	r4, #0
    280c:	d050      	beq.n	28b0 <_Z19th_final_initializev+0x118>
}
    280e:	b00d      	add	sp, #52	; 0x34
    2810:	bdf0      	pop	{r4, r5, r6, r7, pc}
  static tflite::MicroErrorReporter micro_error_reporter;
    2812:	4b7f      	ldr	r3, [pc, #508]	; (2a10 <_Z19th_final_initializev+0x278>)
    2814:	2201      	movs	r2, #1
    2816:	601a      	str	r2, [r3, #0]
    2818:	4a85      	ldr	r2, [pc, #532]	; (2a30 <_Z19th_final_initializev+0x298>)
    281a:	4986      	ldr	r1, [pc, #536]	; (2a34 <_Z19th_final_initializev+0x29c>)
    281c:	487e      	ldr	r0, [pc, #504]	; (2a18 <_Z19th_final_initializev+0x280>)
    281e:	f00b fe2f 	bl	e480 <__aeabi_atexit>
    2822:	e7c0      	b.n	27a6 <_Z19th_final_initializev+0xe>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    2824:	2000      	movs	r0, #0
    2826:	e7d2      	b.n	27ce <_Z19th_final_initializev+0x36>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    2828:	2200      	movs	r2, #0
    282a:	e7d5      	b.n	27d8 <_Z19th_final_initializev+0x40>
    TF_LITE_REPORT_ERROR(error_reporter,
    282c:	2303      	movs	r3, #3
    282e:	4982      	ldr	r1, [pc, #520]	; (2a38 <_Z19th_final_initializev+0x2a0>)
    2830:	4879      	ldr	r0, [pc, #484]	; (2a18 <_Z19th_final_initializev+0x280>)
    2832:	f00d f898 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2836:	e7ea      	b.n	280e <_Z19th_final_initializev+0x76>
      : error_reporter_(error_reporter) {}
    2838:	487b      	ldr	r0, [pc, #492]	; (2a28 <_Z19th_final_initializev+0x290>)
    283a:	4b80      	ldr	r3, [pc, #512]	; (2a3c <_Z19th_final_initializev+0x2a4>)
    283c:	6003      	str	r3, [r0, #0]
    283e:	2300      	movs	r3, #0
    2840:	6643      	str	r3, [r0, #100]	; 0x64
    2842:	6783      	str	r3, [r0, #120]	; 0x78
    2844:	4b74      	ldr	r3, [pc, #464]	; (2a18 <_Z19th_final_initializev+0x280>)
    2846:	67c3      	str	r3, [r0, #124]	; 0x7c
  static tflite::MicroMutableOpResolver<3> micro_op_resolver(error_reporter);
    2848:	4b76      	ldr	r3, [pc, #472]	; (2a24 <_Z19th_final_initializev+0x28c>)
    284a:	2201      	movs	r2, #1
    284c:	601a      	str	r2, [r3, #0]
    284e:	4a78      	ldr	r2, [pc, #480]	; (2a30 <_Z19th_final_initializev+0x298>)
    2850:	497b      	ldr	r1, [pc, #492]	; (2a40 <_Z19th_final_initializev+0x2a8>)
    2852:	f00b fe15 	bl	e480 <__aeabi_atexit>
    2856:	e7c6      	b.n	27e6 <_Z19th_final_initializev+0x4e>
    }

    if (registrations_len_ >= tOpCount) {
    2858:	4b73      	ldr	r3, [pc, #460]	; (2a28 <_Z19th_final_initializev+0x290>)
    285a:	6e5e      	ldr	r6, [r3, #100]	; 0x64
    285c:	2e02      	cmp	r6, #2
    285e:	d81e      	bhi.n	289e <_Z19th_final_initializev+0x106>
                             op, tOpCount);
      }
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
    2860:	4f71      	ldr	r7, [pc, #452]	; (2a28 <_Z19th_final_initializev+0x290>)
    2862:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2866:	f10c 0404 	add.w	r4, ip, #4
    286a:	ad04      	add	r5, sp, #16
    286c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    286e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2870:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2874:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    2878:	2209      	movs	r2, #9
    287a:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    287e:	3601      	adds	r6, #1
    2880:	667e      	str	r6, [r7, #100]	; 0x64

    builtin_codes_[num_buitin_ops_] = op;
    2882:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    2884:	18f9      	adds	r1, r7, r3
    2886:	f881 2068 	strb.w	r2, [r1, #104]	; 0x68
    builtin_parsers_[num_buitin_ops_] = parser;
    288a:	f103 021a 	add.w	r2, r3, #26
    288e:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    2892:	496c      	ldr	r1, [pc, #432]	; (2a44 <_Z19th_final_initializev+0x2ac>)
    2894:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
    2896:	3301      	adds	r3, #1
    2898:	67bb      	str	r3, [r7, #120]	; 0x78

    return kTfLiteOk;
    289a:	2400      	movs	r4, #0
    289c:	e7b5      	b.n	280a <_Z19th_final_initializev+0x72>
      if (error_reporter_) {
    289e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    28a0:	b120      	cbz	r0, 28ac <_Z19th_final_initializev+0x114>
        TF_LITE_REPORT_ERROR(error_reporter_,
    28a2:	2303      	movs	r3, #3
    28a4:	2209      	movs	r2, #9
    28a6:	4968      	ldr	r1, [pc, #416]	; (2a48 <_Z19th_final_initializev+0x2b0>)
    28a8:	f00d f85d 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    28ac:	2401      	movs	r4, #1
    28ae:	e7ac      	b.n	280a <_Z19th_final_initializev+0x72>
    return AddBuiltin(BuiltinOperator_QUANTIZE, Register_QUANTIZE(),
    28b0:	a804      	add	r0, sp, #16
    28b2:	f007 fcc5 	bl	a240 <_ZN6tflite17Register_QUANTIZEEv>
    if (FindOp(op) != nullptr) {
    28b6:	485c      	ldr	r0, [pc, #368]	; (2a28 <_Z19th_final_initializev+0x290>)
    28b8:	6803      	ldr	r3, [r0, #0]
    28ba:	699b      	ldr	r3, [r3, #24]
    28bc:	2172      	movs	r1, #114	; 0x72
    28be:	4798      	blx	r3
    28c0:	2800      	cmp	r0, #0
    28c2:	d047      	beq.n	2954 <_Z19th_final_initializev+0x1bc>
      if (error_reporter_ != nullptr) {
    28c4:	4b58      	ldr	r3, [pc, #352]	; (2a28 <_Z19th_final_initializev+0x290>)
    28c6:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    28c8:	b118      	cbz	r0, 28d2 <_Z19th_final_initializev+0x13a>
        TF_LITE_REPORT_ERROR(error_reporter_,
    28ca:	2272      	movs	r2, #114	; 0x72
    28cc:	4957      	ldr	r1, [pc, #348]	; (2a2c <_Z19th_final_initializev+0x294>)
    28ce:	f00d f84a 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    28d2:	2401      	movs	r4, #1
  if (micro_op_resolver.AddQuantize() != kTfLiteOk) {
    28d4:	2c00      	cmp	r4, #0
    28d6:	d19a      	bne.n	280e <_Z19th_final_initializev+0x76>
                      tflite::ops::micro::Register_DEQUANTIZE(),
    28d8:	a804      	add	r0, sp, #16
    28da:	f006 ff27 	bl	972c <_ZN6tflite3ops5micro19Register_DEQUANTIZEEv>
    if (FindOp(op) != nullptr) {
    28de:	4852      	ldr	r0, [pc, #328]	; (2a28 <_Z19th_final_initializev+0x290>)
    28e0:	6803      	ldr	r3, [r0, #0]
    28e2:	699b      	ldr	r3, [r3, #24]
    28e4:	2106      	movs	r1, #6
    28e6:	4798      	blx	r3
    28e8:	2800      	cmp	r0, #0
    28ea:	d063      	beq.n	29b4 <_Z19th_final_initializev+0x21c>
      if (error_reporter_ != nullptr) {
    28ec:	4b4e      	ldr	r3, [pc, #312]	; (2a28 <_Z19th_final_initializev+0x290>)
    28ee:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    28f0:	b118      	cbz	r0, 28fa <_Z19th_final_initializev+0x162>
        TF_LITE_REPORT_ERROR(error_reporter_,
    28f2:	2206      	movs	r2, #6
    28f4:	494d      	ldr	r1, [pc, #308]	; (2a2c <_Z19th_final_initializev+0x294>)
    28f6:	f00d f836 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    28fa:	2401      	movs	r4, #1
  if (micro_op_resolver.AddDequantize() != kTfLiteOk) {
    28fc:	2c00      	cmp	r4, #0
    28fe:	d186      	bne.n	280e <_Z19th_final_initializev+0x76>
      model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
    2900:	4b52      	ldr	r3, [pc, #328]	; (2a4c <_Z19th_final_initializev+0x2b4>)
    2902:	681b      	ldr	r3, [r3, #0]
    2904:	f013 0f01 	tst.w	r3, #1
    2908:	f000 80ae 	beq.w	2a68 <_Z19th_final_initializev+0x2d0>
  interpreter = &static_interpreter;
    290c:	4850      	ldr	r0, [pc, #320]	; (2a50 <_Z19th_final_initializev+0x2b8>)
    290e:	4b51      	ldr	r3, [pc, #324]	; (2a54 <_Z19th_final_initializev+0x2bc>)
    2910:	6018      	str	r0, [r3, #0]
  TfLiteStatus allocate_status = interpreter->AllocateTensors();
    2912:	f004 fc25 	bl	7160 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
  if (allocate_status != kTfLiteOk) {
    2916:	2800      	cmp	r0, #0
    2918:	f040 80bf 	bne.w	2a9a <_Z19th_final_initializev+0x302>
  model_input = interpreter->input(0);
    291c:	2100      	movs	r1, #0
    291e:	4b4d      	ldr	r3, [pc, #308]	; (2a54 <_Z19th_final_initializev+0x2bc>)
    2920:	6818      	ldr	r0, [r3, #0]
    2922:	f004 f9b3 	bl	6c8c <_ZN6tflite16MicroInterpreter5inputEj>
    2926:	4b4c      	ldr	r3, [pc, #304]	; (2a58 <_Z19th_final_initializev+0x2c0>)
    2928:	6018      	str	r0, [r3, #0]
  if ((model_input->dims->size != 2) || (model_input->dims->data[0] != 1) ||
    292a:	6883      	ldr	r3, [r0, #8]
    292c:	681a      	ldr	r2, [r3, #0]
    292e:	2a02      	cmp	r2, #2
    2930:	d10a      	bne.n	2948 <_Z19th_final_initializev+0x1b0>
    2932:	685a      	ldr	r2, [r3, #4]
    2934:	2a01      	cmp	r2, #1
    2936:	d107      	bne.n	2948 <_Z19th_final_initializev+0x1b0>
      (model_input->dims->data[1] !=
    2938:	689b      	ldr	r3, [r3, #8]
  if ((model_input->dims->size != 2) || (model_input->dims->data[0] != 1) ||
    293a:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
    293e:	d103      	bne.n	2948 <_Z19th_final_initializev+0x1b0>
      (model_input->type != kTfLiteInt8)) {
    2940:	7803      	ldrb	r3, [r0, #0]
       (kFeatureSliceCount * kFeatureSliceSize)) ||
    2942:	2b09      	cmp	r3, #9
    2944:	f000 80af 	beq.w	2aa6 <_Z19th_final_initializev+0x30e>
    TF_LITE_REPORT_ERROR(error_reporter,
    2948:	4944      	ldr	r1, [pc, #272]	; (2a5c <_Z19th_final_initializev+0x2c4>)
    294a:	4b32      	ldr	r3, [pc, #200]	; (2a14 <_Z19th_final_initializev+0x27c>)
    294c:	6818      	ldr	r0, [r3, #0]
    294e:	f00d f80a 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2952:	e75c      	b.n	280e <_Z19th_final_initializev+0x76>
    if (registrations_len_ >= tOpCount) {
    2954:	4b34      	ldr	r3, [pc, #208]	; (2a28 <_Z19th_final_initializev+0x290>)
    2956:	6e5f      	ldr	r7, [r3, #100]	; 0x64
    2958:	2f02      	cmp	r7, #2
    295a:	d822      	bhi.n	29a2 <_Z19th_final_initializev+0x20a>
    registrations_[registrations_len_] = registration;
    295c:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 2a28 <_Z19th_final_initializev+0x290>
    2960:	eb0c 1e47 	add.w	lr, ip, r7, lsl #5
    2964:	f10e 0504 	add.w	r5, lr, #4
    2968:	ae04      	add	r6, sp, #16
    296a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    296c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    296e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
    2972:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2976:	2272      	movs	r2, #114	; 0x72
    2978:	f8ce 2018 	str.w	r2, [lr, #24]
    registrations_len_++;
    297c:	3701      	adds	r7, #1
    297e:	f8cc 7064 	str.w	r7, [ip, #100]	; 0x64
    builtin_codes_[num_buitin_ops_] = op;
    2982:	f8dc 3078 	ldr.w	r3, [ip, #120]	; 0x78
    2986:	eb0c 0103 	add.w	r1, ip, r3
    298a:	f881 2068 	strb.w	r2, [r1, #104]	; 0x68
    builtin_parsers_[num_buitin_ops_] = parser;
    298e:	f103 021a 	add.w	r2, r3, #26
    2992:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    2996:	4932      	ldr	r1, [pc, #200]	; (2a60 <_Z19th_final_initializev+0x2c8>)
    2998:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
    299a:	3301      	adds	r3, #1
    299c:	f8cc 3078 	str.w	r3, [ip, #120]	; 0x78
    return kTfLiteOk;
    29a0:	e798      	b.n	28d4 <_Z19th_final_initializev+0x13c>
      if (error_reporter_) {
    29a2:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    29a4:	b120      	cbz	r0, 29b0 <_Z19th_final_initializev+0x218>
        TF_LITE_REPORT_ERROR(error_reporter_,
    29a6:	2303      	movs	r3, #3
    29a8:	2272      	movs	r2, #114	; 0x72
    29aa:	4927      	ldr	r1, [pc, #156]	; (2a48 <_Z19th_final_initializev+0x2b0>)
    29ac:	f00c ffdb 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    29b0:	2401      	movs	r4, #1
    29b2:	e78f      	b.n	28d4 <_Z19th_final_initializev+0x13c>
    if (registrations_len_ >= tOpCount) {
    29b4:	4b1c      	ldr	r3, [pc, #112]	; (2a28 <_Z19th_final_initializev+0x290>)
    29b6:	f8d3 c064 	ldr.w	ip, [r3, #100]	; 0x64
    29ba:	f1bc 0f02 	cmp.w	ip, #2
    29be:	d81e      	bhi.n	29fe <_Z19th_final_initializev+0x266>
    registrations_[registrations_len_] = registration;
    29c0:	4f19      	ldr	r7, [pc, #100]	; (2a28 <_Z19th_final_initializev+0x290>)
    29c2:	eb07 1e4c 	add.w	lr, r7, ip, lsl #5
    29c6:	f10e 0504 	add.w	r5, lr, #4
    29ca:	ae04      	add	r6, sp, #16
    29cc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    29ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    29d0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
    29d4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    29d8:	2206      	movs	r2, #6
    29da:	f8ce 2018 	str.w	r2, [lr, #24]
    registrations_len_++;
    29de:	f10c 0301 	add.w	r3, ip, #1
    29e2:	667b      	str	r3, [r7, #100]	; 0x64
    builtin_codes_[num_buitin_ops_] = op;
    29e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    29e6:	18f9      	adds	r1, r7, r3
    29e8:	f881 2068 	strb.w	r2, [r1, #104]	; 0x68
    builtin_parsers_[num_buitin_ops_] = parser;
    29ec:	f103 021a 	add.w	r2, r3, #26
    29f0:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    29f4:	491b      	ldr	r1, [pc, #108]	; (2a64 <_Z19th_final_initializev+0x2cc>)
    29f6:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
    29f8:	3301      	adds	r3, #1
    29fa:	67bb      	str	r3, [r7, #120]	; 0x78
    return kTfLiteOk;
    29fc:	e77e      	b.n	28fc <_Z19th_final_initializev+0x164>
      if (error_reporter_) {
    29fe:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    2a00:	b120      	cbz	r0, 2a0c <_Z19th_final_initializev+0x274>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2a02:	2303      	movs	r3, #3
    2a04:	2206      	movs	r2, #6
    2a06:	4910      	ldr	r1, [pc, #64]	; (2a48 <_Z19th_final_initializev+0x2b0>)
    2a08:	f00c ffad 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2a0c:	2401      	movs	r4, #1
    2a0e:	e775      	b.n	28fc <_Z19th_final_initializev+0x164>
    2a10:	200194d0 	.word	0x200194d0
    2a14:	200195ec 	.word	0x200195ec
    2a18:	20000000 	.word	0x20000000
    2a1c:	000117bc 	.word	0x000117bc
    2a20:	2001a274 	.word	0x2001a274
    2a24:	200194c8 	.word	0x200194c8
    2a28:	200194d4 	.word	0x200194d4
    2a2c:	000116a8 	.word	0x000116a8
    2a30:	2001cae4 	.word	0x2001cae4
    2a34:	0000da27 	.word	0x0000da27
    2a38:	00011660 	.word	0x00011660
    2a3c:	00011798 	.word	0x00011798
    2a40:	0000da75 	.word	0x0000da75
    2a44:	00009309 	.word	0x00009309
    2a48:	000116f8 	.word	0x000116f8
    2a4c:	200194cc 	.word	0x200194cc
    2a50:	20019554 	.word	0x20019554
    2a54:	2001a270 	.word	0x2001a270
    2a58:	2001a278 	.word	0x2001a278
    2a5c:	00011758 	.word	0x00011758
    2a60:	0000f963 	.word	0x0000f963
    2a64:	0000f95f 	.word	0x0000f95f
      model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
    2a68:	4c11      	ldr	r4, [pc, #68]	; (2ab0 <_Z19th_final_initializev+0x318>)
    2a6a:	2300      	movs	r3, #0
    2a6c:	9302      	str	r3, [sp, #8]
    2a6e:	4b11      	ldr	r3, [pc, #68]	; (2ab4 <_Z19th_final_initializev+0x31c>)
    2a70:	681b      	ldr	r3, [r3, #0]
    2a72:	9301      	str	r3, [sp, #4]
    2a74:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    2a78:	9300      	str	r3, [sp, #0]
    2a7a:	4b0f      	ldr	r3, [pc, #60]	; (2ab8 <_Z19th_final_initializev+0x320>)
    2a7c:	4a0f      	ldr	r2, [pc, #60]	; (2abc <_Z19th_final_initializev+0x324>)
    2a7e:	4910      	ldr	r1, [pc, #64]	; (2ac0 <_Z19th_final_initializev+0x328>)
    2a80:	6809      	ldr	r1, [r1, #0]
    2a82:	4620      	mov	r0, r4
    2a84:	f00c fc17 	bl	f2b6 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>
    2a88:	4b0e      	ldr	r3, [pc, #56]	; (2ac4 <_Z19th_final_initializev+0x32c>)
    2a8a:	2201      	movs	r2, #1
    2a8c:	601a      	str	r2, [r3, #0]
    2a8e:	4a0e      	ldr	r2, [pc, #56]	; (2ac8 <_Z19th_final_initializev+0x330>)
    2a90:	490e      	ldr	r1, [pc, #56]	; (2acc <_Z19th_final_initializev+0x334>)
    2a92:	4620      	mov	r0, r4
    2a94:	f00b fcf4 	bl	e480 <__aeabi_atexit>
    2a98:	e738      	b.n	290c <_Z19th_final_initializev+0x174>
    TF_LITE_REPORT_ERROR(error_reporter, "AllocateTensors() failed");
    2a9a:	490d      	ldr	r1, [pc, #52]	; (2ad0 <_Z19th_final_initializev+0x338>)
    2a9c:	4b05      	ldr	r3, [pc, #20]	; (2ab4 <_Z19th_final_initializev+0x31c>)
    2a9e:	6818      	ldr	r0, [r3, #0]
    2aa0:	f00c ff61 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2aa4:	e6b3      	b.n	280e <_Z19th_final_initializev+0x76>
  th_printf("Initialized\r\n");
    2aa6:	480b      	ldr	r0, [pc, #44]	; (2ad4 <_Z19th_final_initializev+0x33c>)
    2aa8:	f00b f831 	bl	db0e <_Z9th_printfPKcz>
    2aac:	e6af      	b.n	280e <_Z19th_final_initializev+0x76>
    2aae:	bf00      	nop
    2ab0:	20019554 	.word	0x20019554
    2ab4:	200195ec 	.word	0x200195ec
    2ab8:	2001a280 	.word	0x2001a280
    2abc:	200194d4 	.word	0x200194d4
    2ac0:	2001a274 	.word	0x2001a274
    2ac4:	200194cc 	.word	0x200194cc
    2ac8:	2001cae4 	.word	0x2001cae4
    2acc:	0000f31b 	.word	0x0000f31b
    2ad0:	0001173c 	.word	0x0001173c
    2ad4:	00011780 	.word	0x00011780

00002ad8 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
    2ad8:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
    2ada:	680b      	ldr	r3, [r1, #0]
    2adc:	3301      	adds	r3, #1
    2ade:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    2ae0:	4b01      	ldr	r3, [pc, #4]	; (2ae8 <char_out+0x10>)
    2ae2:	681b      	ldr	r3, [r3, #0]
    2ae4:	4798      	blx	r3
}
    2ae6:	bd08      	pop	{r3, pc}
    2ae8:	20000004 	.word	0x20000004

00002aec <__printk_hook_install>:
	_char_out = fn;
    2aec:	4b01      	ldr	r3, [pc, #4]	; (2af4 <__printk_hook_install+0x8>)
    2aee:	6018      	str	r0, [r3, #0]
}
    2af0:	4770      	bx	lr
    2af2:	bf00      	nop
    2af4:	20000004 	.word	0x20000004

00002af8 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    2af8:	b500      	push	{lr}
    2afa:	b083      	sub	sp, #12
    2afc:	4602      	mov	r2, r0
    2afe:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    2b00:	2100      	movs	r1, #0
    2b02:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    2b04:	a901      	add	r1, sp, #4
    2b06:	4803      	ldr	r0, [pc, #12]	; (2b14 <vprintk+0x1c>)
    2b08:	f000 f938 	bl	2d7c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    2b0c:	b003      	add	sp, #12
    2b0e:	f85d fb04 	ldr.w	pc, [sp], #4
    2b12:	bf00      	nop
    2b14:	00002ad9 	.word	0x00002ad9

00002b18 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    2b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2b1c:	b083      	sub	sp, #12
    2b1e:	4604      	mov	r4, r0
    2b20:	4608      	mov	r0, r1
    2b22:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    2b24:	8ba3      	ldrh	r3, [r4, #28]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    2b26:	f013 0f08 	tst.w	r3, #8
    2b2a:	d105      	bne.n	2b38 <process_event+0x20>
    2b2c:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    2b30:	2300      	movs	r3, #0
    2b32:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    2b34:	9301      	str	r3, [sp, #4]
}
    2b36:	e069      	b.n	2c0c <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
    2b38:	2901      	cmp	r1, #1
    2b3a:	d009      	beq.n	2b50 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    2b3c:	f043 0320 	orr.w	r3, r3, #32
    2b40:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    2b42:	f385 8811 	msr	BASEPRI, r5
    2b46:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    2b4a:	b003      	add	sp, #12
    2b4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    2b50:	f043 0310 	orr.w	r3, r3, #16
    2b54:	83a3      	strh	r3, [r4, #28]
    2b56:	e7f4      	b.n	2b42 <process_event+0x2a>
			evt = process_recheck(mgr);
    2b58:	4620      	mov	r0, r4
    2b5a:	f00b f88a 	bl	dc72 <process_recheck>
    2b5e:	e057      	b.n	2c10 <process_event+0xf8>
			res = mgr->last_res;
    2b60:	f8d4 9018 	ldr.w	r9, [r4, #24]
			process_complete(mgr, &clients, res);
    2b64:	464a      	mov	r2, r9
    2b66:	4669      	mov	r1, sp
    2b68:	4620      	mov	r0, r4
    2b6a:	f00b f89b 	bl	dca4 <process_complete>
		onoff_transition_fn transit = NULL;
    2b6e:	2700      	movs	r7, #0
    2b70:	e05a      	b.n	2c28 <process_event+0x110>
			transit = mgr->transitions->start;
    2b72:	6923      	ldr	r3, [r4, #16]
    2b74:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
    2b76:	2106      	movs	r1, #6
    2b78:	4620      	mov	r0, r4
    2b7a:	f00b f853 	bl	dc24 <set_state>
		res = 0;
    2b7e:	f04f 0900 	mov.w	r9, #0
    2b82:	e051      	b.n	2c28 <process_event+0x110>
			transit = mgr->transitions->stop;
    2b84:	6923      	ldr	r3, [r4, #16]
    2b86:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
    2b88:	2104      	movs	r1, #4
    2b8a:	4620      	mov	r0, r4
    2b8c:	f00b f84a 	bl	dc24 <set_state>
		res = 0;
    2b90:	f04f 0900 	mov.w	r9, #0
    2b94:	e048      	b.n	2c28 <process_event+0x110>
			transit = mgr->transitions->reset;
    2b96:	6923      	ldr	r3, [r4, #16]
    2b98:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
    2b9a:	2105      	movs	r1, #5
    2b9c:	4620      	mov	r0, r4
    2b9e:	f00b f841 	bl	dc24 <set_state>
		res = 0;
    2ba2:	f04f 0900 	mov.w	r9, #0
    2ba6:	e03f      	b.n	2c28 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
    2ba8:	2200      	movs	r2, #0
    2baa:	e046      	b.n	2c3a <process_event+0x122>
    2bac:	2200      	movs	r2, #0
    2bae:	e044      	b.n	2c3a <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    2bb0:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    2bb4:	83a3      	strh	r3, [r4, #28]
    2bb6:	f385 8811 	msr	BASEPRI, r5
    2bba:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    2bbe:	2900      	cmp	r1, #0
    2bc0:	d144      	bne.n	2c4c <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    2bc2:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    2bc4:	b12b      	cbz	r3, 2bd2 <process_event+0xba>
				notify_all(mgr, &clients, state, res);
    2bc6:	464b      	mov	r3, r9
    2bc8:	4642      	mov	r2, r8
    2bca:	4669      	mov	r1, sp
    2bcc:	4620      	mov	r0, r4
    2bce:	f00b f8df 	bl	dd90 <notify_all>
			if (transit != NULL) {
    2bd2:	b117      	cbz	r7, 2bda <process_event+0xc2>
				transit(mgr, transition_complete);
    2bd4:	4925      	ldr	r1, [pc, #148]	; (2c6c <process_event+0x154>)
    2bd6:	4620      	mov	r0, r4
    2bd8:	47b8      	blx	r7
	__asm__ volatile(
    2bda:	f04f 0320 	mov.w	r3, #32
    2bde:	f3ef 8511 	mrs	r5, BASEPRI
    2be2:	f383 8812 	msr	BASEPRI_MAX, r3
    2be6:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    2bea:	8ba3      	ldrh	r3, [r4, #28]
    2bec:	f023 0308 	bic.w	r3, r3, #8
    2bf0:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    2bf2:	8ba3      	ldrh	r3, [r4, #28]
    2bf4:	f013 0f10 	tst.w	r3, #16
    2bf8:	d02e      	beq.n	2c58 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    2bfa:	f023 0310 	bic.w	r3, r3, #16
    2bfe:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    2c00:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    2c02:	8ba6      	ldrh	r6, [r4, #28]
    2c04:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
    2c08:	2800      	cmp	r0, #0
    2c0a:	d09a      	beq.n	2b42 <process_event+0x2a>
		if (evt == EVT_RECHECK) {
    2c0c:	2802      	cmp	r0, #2
    2c0e:	d0a3      	beq.n	2b58 <process_event+0x40>
		if (evt == EVT_NOP) {
    2c10:	2800      	cmp	r0, #0
    2c12:	d096      	beq.n	2b42 <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
    2c14:	2801      	cmp	r0, #1
    2c16:	d0a3      	beq.n	2b60 <process_event+0x48>
		} else if (evt == EVT_START) {
    2c18:	2803      	cmp	r0, #3
    2c1a:	d0aa      	beq.n	2b72 <process_event+0x5a>
		} else if (evt == EVT_STOP) {
    2c1c:	2804      	cmp	r0, #4
    2c1e:	d0b1      	beq.n	2b84 <process_event+0x6c>
		} else if (evt == EVT_RESET) {
    2c20:	2805      	cmp	r0, #5
    2c22:	d0b8      	beq.n	2b96 <process_event+0x7e>
		onoff_transition_fn transit = NULL;
    2c24:	2700      	movs	r7, #0
		res = 0;
    2c26:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    2c28:	8ba3      	ldrh	r3, [r4, #28]
    2c2a:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    2c2e:	45b0      	cmp	r8, r6
    2c30:	d0ba      	beq.n	2ba8 <process_event+0x90>
    2c32:	68a2      	ldr	r2, [r4, #8]
    2c34:	2a00      	cmp	r2, #0
    2c36:	d0b9      	beq.n	2bac <process_event+0x94>
    2c38:	2201      	movs	r2, #1
		if (do_monitors
    2c3a:	4611      	mov	r1, r2
    2c3c:	2a00      	cmp	r2, #0
    2c3e:	d1b7      	bne.n	2bb0 <process_event+0x98>
    2c40:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    2c42:	2a00      	cmp	r2, #0
    2c44:	d1b4      	bne.n	2bb0 <process_event+0x98>
		    || (transit != NULL)) {
    2c46:	2f00      	cmp	r7, #0
    2c48:	d1b2      	bne.n	2bb0 <process_event+0x98>
    2c4a:	e7d2      	b.n	2bf2 <process_event+0xda>
				notify_monitors(mgr, state, res);
    2c4c:	464a      	mov	r2, r9
    2c4e:	4641      	mov	r1, r8
    2c50:	4620      	mov	r0, r4
    2c52:	f00a ffef 	bl	dc34 <notify_monitors>
    2c56:	e7b4      	b.n	2bc2 <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    2c58:	f013 0f20 	tst.w	r3, #32
    2c5c:	d004      	beq.n	2c68 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    2c5e:	f023 0320 	bic.w	r3, r3, #32
    2c62:	83a3      	strh	r3, [r4, #28]
			evt = EVT_RECHECK;
    2c64:	2002      	movs	r0, #2
    2c66:	e7cc      	b.n	2c02 <process_event+0xea>
		evt = EVT_NOP;
    2c68:	2000      	movs	r0, #0
    2c6a:	e7ca      	b.n	2c02 <process_event+0xea>
    2c6c:	0000ddbf 	.word	0x0000ddbf

00002c70 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    2c70:	b410      	push	{r4}
    2c72:	4604      	mov	r4, r0
	const char *sp = *str;
    2c74:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    2c76:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
    2c78:	7813      	ldrb	r3, [r2, #0]
    2c7a:	4907      	ldr	r1, [pc, #28]	; (2c98 <extract_decimal+0x28>)
    2c7c:	5c59      	ldrb	r1, [r3, r1]
    2c7e:	f011 0f04 	tst.w	r1, #4
    2c82:	d006      	beq.n	2c92 <extract_decimal+0x22>
		val = 10U * val + *sp++ - '0';
    2c84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    2c88:	3201      	adds	r2, #1
    2c8a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    2c8e:	3830      	subs	r0, #48	; 0x30
    2c90:	e7f2      	b.n	2c78 <extract_decimal+0x8>
	}
	*str = sp;
    2c92:	6022      	str	r2, [r4, #0]
	return val;
}
    2c94:	bc10      	pop	{r4}
    2c96:	4770      	bx	lr
    2c98:	0005797d 	.word	0x0005797d

00002c9c <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    2c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2ca0:	b083      	sub	sp, #12
    2ca2:	4604      	mov	r4, r0
    2ca4:	460d      	mov	r5, r1
    2ca6:	9201      	str	r2, [sp, #4]
    2ca8:	469a      	mov	sl, r3
    2caa:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    2cae:	78d3      	ldrb	r3, [r2, #3]
    2cb0:	4a31      	ldr	r2, [pc, #196]	; (2d78 <encode_uint+0xdc>)
    2cb2:	f813 b002 	ldrb.w	fp, [r3, r2]
    2cb6:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    2cba:	2b6f      	cmp	r3, #111	; 0x6f
    2cbc:	d00f      	beq.n	2cde <encode_uint+0x42>
    2cbe:	d906      	bls.n	2cce <encode_uint+0x32>
    2cc0:	2b70      	cmp	r3, #112	; 0x70
    2cc2:	d00f      	beq.n	2ce4 <encode_uint+0x48>
    2cc4:	2b78      	cmp	r3, #120	; 0x78
    2cc6:	d110      	bne.n	2cea <encode_uint+0x4e>
		return 16;
    2cc8:	f04f 0910 	mov.w	r9, #16
    2ccc:	e023      	b.n	2d16 <encode_uint+0x7a>
	switch (specifier) {
    2cce:	2b58      	cmp	r3, #88	; 0x58
    2cd0:	d002      	beq.n	2cd8 <encode_uint+0x3c>
    2cd2:	f04f 090a 	mov.w	r9, #10
    2cd6:	e01e      	b.n	2d16 <encode_uint+0x7a>
		return 16;
    2cd8:	f04f 0910 	mov.w	r9, #16
    2cdc:	e01b      	b.n	2d16 <encode_uint+0x7a>
		return 8;
    2cde:	f04f 0908 	mov.w	r9, #8
    2ce2:	e018      	b.n	2d16 <encode_uint+0x7a>
		return 16;
    2ce4:	f04f 0910 	mov.w	r9, #16
    2ce8:	e015      	b.n	2d16 <encode_uint+0x7a>
	switch (specifier) {
    2cea:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    2cee:	e012      	b.n	2d16 <encode_uint+0x7a>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
    2cf0:	b2d2      	uxtb	r2, r2
    2cf2:	3230      	adds	r2, #48	; 0x30
    2cf4:	b2d2      	uxtb	r2, r2
    2cf6:	f808 2d01 	strb.w	r2, [r8, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
    2cfa:	4632      	mov	r2, r6
    2cfc:	463b      	mov	r3, r7
    2cfe:	4620      	mov	r0, r4
    2d00:	4629      	mov	r1, r5
    2d02:	f7fe f9f1 	bl	10e8 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    2d06:	42bd      	cmp	r5, r7
    2d08:	bf08      	it	eq
    2d0a:	42b4      	cmpeq	r4, r6
    2d0c:	d318      	bcc.n	2d40 <encode_uint+0xa4>
    2d0e:	45d0      	cmp	r8, sl
    2d10:	d916      	bls.n	2d40 <encode_uint+0xa4>
		value /= radix;
    2d12:	4604      	mov	r4, r0
    2d14:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    2d16:	464e      	mov	r6, r9
    2d18:	2700      	movs	r7, #0
    2d1a:	464a      	mov	r2, r9
    2d1c:	463b      	mov	r3, r7
    2d1e:	4620      	mov	r0, r4
    2d20:	4629      	mov	r1, r5
    2d22:	f7fe f9e1 	bl	10e8 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    2d26:	2a09      	cmp	r2, #9
    2d28:	d9e2      	bls.n	2cf0 <encode_uint+0x54>
    2d2a:	f1bb 0f01 	cmp.w	fp, #1
    2d2e:	d003      	beq.n	2d38 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    2d30:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    2d32:	3257      	adds	r2, #87	; 0x57
    2d34:	b2d2      	uxtb	r2, r2
    2d36:	e7de      	b.n	2cf6 <encode_uint+0x5a>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    2d38:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    2d3a:	3237      	adds	r2, #55	; 0x37
    2d3c:	b2d2      	uxtb	r2, r2
    2d3e:	e7da      	b.n	2cf6 <encode_uint+0x5a>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    2d40:	9b01      	ldr	r3, [sp, #4]
    2d42:	781b      	ldrb	r3, [r3, #0]
    2d44:	f013 0f20 	tst.w	r3, #32
    2d48:	d005      	beq.n	2d56 <encode_uint+0xba>
		if (radix == 8) {
    2d4a:	f1b9 0f08 	cmp.w	r9, #8
    2d4e:	d006      	beq.n	2d5e <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
    2d50:	f1b9 0f10 	cmp.w	r9, #16
    2d54:	d009      	beq.n	2d6a <encode_uint+0xce>
			;
		}
	}

	return bp;
}
    2d56:	4640      	mov	r0, r8
    2d58:	b003      	add	sp, #12
    2d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    2d5e:	9a01      	ldr	r2, [sp, #4]
    2d60:	7893      	ldrb	r3, [r2, #2]
    2d62:	f043 0308 	orr.w	r3, r3, #8
    2d66:	7093      	strb	r3, [r2, #2]
    2d68:	e7f5      	b.n	2d56 <encode_uint+0xba>
			conv->altform_0c = true;
    2d6a:	9a01      	ldr	r2, [sp, #4]
    2d6c:	7893      	ldrb	r3, [r2, #2]
    2d6e:	f043 0310 	orr.w	r3, r3, #16
    2d72:	7093      	strb	r3, [r2, #2]
    2d74:	e7ef      	b.n	2d56 <encode_uint+0xba>
    2d76:	bf00      	nop
    2d78:	0005797d 	.word	0x0005797d

00002d7c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    2d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2d80:	b093      	sub	sp, #76	; 0x4c
    2d82:	4606      	mov	r6, r0
    2d84:	460d      	mov	r5, r1
    2d86:	4692      	mov	sl, r2
    2d88:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    2d8a:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    2d8c:	f89a 0000 	ldrb.w	r0, [sl]
    2d90:	2800      	cmp	r0, #0
    2d92:	f000 84d6 	beq.w	3742 <cbvprintf+0x9c6>
		if (*fp != '%') {
    2d96:	2825      	cmp	r0, #37	; 0x25
    2d98:	d008      	beq.n	2dac <cbvprintf+0x30>
			OUTC(*fp++);
    2d9a:	f10a 0a01 	add.w	sl, sl, #1
    2d9e:	4629      	mov	r1, r5
    2da0:	47b0      	blx	r6
    2da2:	2800      	cmp	r0, #0
    2da4:	f2c0 84ce 	blt.w	3744 <cbvprintf+0x9c8>
    2da8:	3401      	adds	r4, #1
			continue;
    2daa:	e7ef      	b.n	2d8c <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
    2dac:	2300      	movs	r3, #0
    2dae:	9306      	str	r3, [sp, #24]
    2db0:	9307      	str	r3, [sp, #28]
    2db2:	930b      	str	r3, [sp, #44]	; 0x2c
	*conv = (struct conversion) {
    2db4:	9308      	str	r3, [sp, #32]
    2db6:	9309      	str	r3, [sp, #36]	; 0x24
    2db8:	930a      	str	r3, [sp, #40]	; 0x28
	++sp;
    2dba:	f10a 0801 	add.w	r8, sl, #1
	if (*sp == '%') {
    2dbe:	f89a 3001 	ldrb.w	r3, [sl, #1]
    2dc2:	2b25      	cmp	r3, #37	; 0x25
    2dc4:	d001      	beq.n	2dca <cbvprintf+0x4e>
	bool loop = true;
    2dc6:	2701      	movs	r7, #1
    2dc8:	e02c      	b.n	2e24 <cbvprintf+0xa8>
		conv->specifier = *sp++;
    2dca:	f10a 0802 	add.w	r8, sl, #2
    2dce:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		return sp;
    2dd2:	e1a8      	b.n	3126 <cbvprintf+0x3aa>
			conv->flag_dash = true;
    2dd4:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2dd8:	f043 0304 	orr.w	r3, r3, #4
    2ddc:	f88d 3020 	strb.w	r3, [sp, #32]
		if (loop) {
    2de0:	b1ff      	cbz	r7, 2e22 <cbvprintf+0xa6>
			++sp;
    2de2:	f108 0801 	add.w	r8, r8, #1
    2de6:	e01c      	b.n	2e22 <cbvprintf+0xa6>
			conv->flag_plus = true;
    2de8:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2dec:	f043 0308 	orr.w	r3, r3, #8
    2df0:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2df4:	e7f4      	b.n	2de0 <cbvprintf+0x64>
			conv->flag_space = true;
    2df6:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2dfa:	f043 0310 	orr.w	r3, r3, #16
    2dfe:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e02:	e7ed      	b.n	2de0 <cbvprintf+0x64>
			conv->flag_hash = true;
    2e04:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e08:	f043 0320 	orr.w	r3, r3, #32
    2e0c:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e10:	e7e6      	b.n	2de0 <cbvprintf+0x64>
			conv->flag_zero = true;
    2e12:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2e1a:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e1e:	e7df      	b.n	2de0 <cbvprintf+0x64>
		switch (*sp) {
    2e20:	2700      	movs	r7, #0
	} while (loop);
    2e22:	b34f      	cbz	r7, 2e78 <cbvprintf+0xfc>
		switch (*sp) {
    2e24:	f898 3000 	ldrb.w	r3, [r8]
    2e28:	3b20      	subs	r3, #32
    2e2a:	2b10      	cmp	r3, #16
    2e2c:	d8f8      	bhi.n	2e20 <cbvprintf+0xa4>
    2e2e:	a201      	add	r2, pc, #4	; (adr r2, 2e34 <cbvprintf+0xb8>)
    2e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2e34:	00002df7 	.word	0x00002df7
    2e38:	00002e21 	.word	0x00002e21
    2e3c:	00002e21 	.word	0x00002e21
    2e40:	00002e05 	.word	0x00002e05
    2e44:	00002e21 	.word	0x00002e21
    2e48:	00002e21 	.word	0x00002e21
    2e4c:	00002e21 	.word	0x00002e21
    2e50:	00002e21 	.word	0x00002e21
    2e54:	00002e21 	.word	0x00002e21
    2e58:	00002e21 	.word	0x00002e21
    2e5c:	00002e21 	.word	0x00002e21
    2e60:	00002de9 	.word	0x00002de9
    2e64:	00002e21 	.word	0x00002e21
    2e68:	00002dd5 	.word	0x00002dd5
    2e6c:	00002e21 	.word	0x00002e21
    2e70:	00002e21 	.word	0x00002e21
    2e74:	00002e13 	.word	0x00002e13
	if (conv->flag_zero && conv->flag_dash) {
    2e78:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e7c:	f003 0344 	and.w	r3, r3, #68	; 0x44
    2e80:	2b44      	cmp	r3, #68	; 0x44
    2e82:	d06d      	beq.n	2f60 <cbvprintf+0x1e4>
	sp = extract_width(conv, sp);
    2e84:	f8cd 8014 	str.w	r8, [sp, #20]
	conv->width_present = true;
    2e88:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2e90:	f88d 3020 	strb.w	r3, [sp, #32]
	if (*sp == '*') {
    2e94:	f898 3000 	ldrb.w	r3, [r8]
    2e98:	2b2a      	cmp	r3, #42	; 0x2a
    2e9a:	d068      	beq.n	2f6e <cbvprintf+0x1f2>
	size_t width = extract_decimal(&sp);
    2e9c:	a805      	add	r0, sp, #20
    2e9e:	f7ff fee7 	bl	2c70 <extract_decimal>
	if (sp != wp) {
    2ea2:	9b05      	ldr	r3, [sp, #20]
    2ea4:	4598      	cmp	r8, r3
    2ea6:	d012      	beq.n	2ece <cbvprintf+0x152>
		conv->width_present = true;
    2ea8:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2eb0:	f88d 3020 	strb.w	r3, [sp, #32]
		conv->width_value = width;
    2eb4:	9009      	str	r0, [sp, #36]	; 0x24
		conv->unsupported |= ((conv->width_value < 0)
    2eb6:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    2eba:	2800      	cmp	r0, #0
    2ebc:	db60      	blt.n	2f80 <cbvprintf+0x204>
    2ebe:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    2ec0:	4313      	orrs	r3, r2
    2ec2:	f89d 2020 	ldrb.w	r2, [sp, #32]
    2ec6:	f363 0241 	bfi	r2, r3, #1, #1
    2eca:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    2ece:	9b05      	ldr	r3, [sp, #20]
	sp = extract_prec(conv, sp);
    2ed0:	9305      	str	r3, [sp, #20]
	conv->prec_present = (*sp == '.');
    2ed2:	781b      	ldrb	r3, [r3, #0]
    2ed4:	2b2e      	cmp	r3, #46	; 0x2e
    2ed6:	bf14      	ite	ne
    2ed8:	2300      	movne	r3, #0
    2eda:	2301      	moveq	r3, #1
    2edc:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    2ee0:	f363 0241 	bfi	r2, r3, #1, #1
    2ee4:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
	if (!conv->prec_present) {
    2ee8:	2b00      	cmp	r3, #0
    2eea:	d04b      	beq.n	2f84 <cbvprintf+0x208>
	++sp;
    2eec:	9b05      	ldr	r3, [sp, #20]
    2eee:	1c5a      	adds	r2, r3, #1
    2ef0:	9205      	str	r2, [sp, #20]
	if (*sp == '*') {
    2ef2:	785b      	ldrb	r3, [r3, #1]
    2ef4:	2b2a      	cmp	r3, #42	; 0x2a
    2ef6:	d048      	beq.n	2f8a <cbvprintf+0x20e>
	size_t prec = extract_decimal(&sp);
    2ef8:	a805      	add	r0, sp, #20
    2efa:	f7ff feb9 	bl	2c70 <extract_decimal>
	conv->prec_value = prec;
    2efe:	900a      	str	r0, [sp, #40]	; 0x28
	conv->unsupported |= ((conv->prec_value < 0)
    2f00:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2f04:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    2f08:	2800      	cmp	r0, #0
    2f0a:	db47      	blt.n	2f9c <cbvprintf+0x220>
    2f0c:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    2f0e:	4313      	orrs	r3, r2
    2f10:	f89d 2020 	ldrb.w	r2, [sp, #32]
    2f14:	f363 0241 	bfi	r2, r3, #1, #1
    2f18:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    2f1c:	f8dd 8014 	ldr.w	r8, [sp, #20]
	switch (*sp) {
    2f20:	f898 3000 	ldrb.w	r3, [r8]
    2f24:	3b4c      	subs	r3, #76	; 0x4c
    2f26:	2b2e      	cmp	r3, #46	; 0x2e
    2f28:	f200 80dc 	bhi.w	30e4 <cbvprintf+0x368>
    2f2c:	e8df f003 	tbb	[pc, r3]
    2f30:	dadadaca 	.word	0xdadadaca
    2f34:	dadadada 	.word	0xdadadada
    2f38:	dadadada 	.word	0xdadadada
    2f3c:	dadadada 	.word	0xdadadada
    2f40:	dadadada 	.word	0xdadadada
    2f44:	dadadada 	.word	0xdadadada
    2f48:	dadadada 	.word	0xdadadada
    2f4c:	da6ada38 	.word	0xda6ada38
    2f50:	dadada51 	.word	0xdadada51
    2f54:	dadadada 	.word	0xdadadada
    2f58:	dadadac0 	.word	0xdadadac0
    2f5c:	dada      	.short	0xdada
    2f5e:	b6          	.byte	0xb6
    2f5f:	00          	.byte	0x00
		conv->flag_zero = false;
    2f60:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2f64:	f36f 1386 	bfc	r3, #6, #1
    2f68:	f88d 3020 	strb.w	r3, [sp, #32]
    2f6c:	e78a      	b.n	2e84 <cbvprintf+0x108>
		conv->width_star = true;
    2f6e:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2f72:	f043 0301 	orr.w	r3, r3, #1
    2f76:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    2f7a:	4643      	mov	r3, r8
    2f7c:	3301      	adds	r3, #1
    2f7e:	e7a7      	b.n	2ed0 <cbvprintf+0x154>
				      || (width != (size_t)conv->width_value));
    2f80:	2201      	movs	r2, #1
    2f82:	e79d      	b.n	2ec0 <cbvprintf+0x144>
		return sp;
    2f84:	f8dd 8014 	ldr.w	r8, [sp, #20]
    2f88:	e7ca      	b.n	2f20 <cbvprintf+0x1a4>
		conv->prec_star = true;
    2f8a:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2f8e:	f043 0304 	orr.w	r3, r3, #4
    2f92:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    2f96:	f102 0801 	add.w	r8, r2, #1
    2f9a:	e7c1      	b.n	2f20 <cbvprintf+0x1a4>
			      || (prec != (size_t)conv->prec_value));
    2f9c:	2201      	movs	r2, #1
    2f9e:	e7b6      	b.n	2f0e <cbvprintf+0x192>
		if (*++sp == 'h') {
    2fa0:	f108 0201 	add.w	r2, r8, #1
    2fa4:	f898 3001 	ldrb.w	r3, [r8, #1]
    2fa8:	2b68      	cmp	r3, #104	; 0x68
    2faa:	d008      	beq.n	2fbe <cbvprintf+0x242>
			conv->length_mod = LENGTH_H;
    2fac:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2fb0:	2102      	movs	r1, #2
    2fb2:	f361 03c6 	bfi	r3, r1, #3, #4
    2fb6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'h') {
    2fba:	4690      	mov	r8, r2
    2fbc:	e02b      	b.n	3016 <cbvprintf+0x29a>
			conv->length_mod = LENGTH_HH;
    2fbe:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2fc2:	2201      	movs	r2, #1
    2fc4:	f362 03c6 	bfi	r3, r2, #3, #4
    2fc8:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    2fcc:	f108 0802 	add.w	r8, r8, #2
    2fd0:	e021      	b.n	3016 <cbvprintf+0x29a>
		if (*++sp == 'l') {
    2fd2:	f108 0201 	add.w	r2, r8, #1
    2fd6:	f898 3001 	ldrb.w	r3, [r8, #1]
    2fda:	2b6c      	cmp	r3, #108	; 0x6c
    2fdc:	d008      	beq.n	2ff0 <cbvprintf+0x274>
			conv->length_mod = LENGTH_L;
    2fde:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2fe2:	2103      	movs	r1, #3
    2fe4:	f361 03c6 	bfi	r3, r1, #3, #4
    2fe8:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'l') {
    2fec:	4690      	mov	r8, r2
    2fee:	e012      	b.n	3016 <cbvprintf+0x29a>
			conv->length_mod = LENGTH_LL;
    2ff0:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2ff4:	2204      	movs	r2, #4
    2ff6:	f362 03c6 	bfi	r3, r2, #3, #4
    2ffa:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    2ffe:	f108 0802 	add.w	r8, r8, #2
    3002:	e008      	b.n	3016 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_J;
    3004:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3008:	2205      	movs	r2, #5
    300a:	f362 03c6 	bfi	r3, r2, #3, #4
    300e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    3012:	f108 0801 	add.w	r8, r8, #1
	conv->specifier = *sp++;
    3016:	f818 3b01 	ldrb.w	r3, [r8], #1
    301a:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
	switch (conv->specifier) {
    301e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    3022:	2a37      	cmp	r2, #55	; 0x37
    3024:	f200 8150 	bhi.w	32c8 <cbvprintf+0x54c>
    3028:	e8df f012 	tbh	[pc, r2, lsl #1]
    302c:	014e0126 	.word	0x014e0126
    3030:	014e014e 	.word	0x014e014e
    3034:	01260126 	.word	0x01260126
    3038:	014e0126 	.word	0x014e0126
    303c:	014e014e 	.word	0x014e014e
    3040:	014e014e 	.word	0x014e014e
    3044:	014e014e 	.word	0x014e014e
    3048:	014e014e 	.word	0x014e014e
    304c:	014e014e 	.word	0x014e014e
    3050:	014e014e 	.word	0x014e014e
    3054:	014e014e 	.word	0x014e014e
    3058:	0113014e 	.word	0x0113014e
    305c:	014e014e 	.word	0x014e014e
    3060:	014e014e 	.word	0x014e014e
    3064:	014e014e 	.word	0x014e014e
    3068:	014e014e 	.word	0x014e014e
    306c:	014e0126 	.word	0x014e0126
    3070:	00630113 	.word	0x00630113
    3074:	01260126 	.word	0x01260126
    3078:	014e0126 	.word	0x014e0126
    307c:	014e0063 	.word	0x014e0063
    3080:	014e014e 	.word	0x014e014e
    3084:	012f014e 	.word	0x012f014e
    3088:	013f0113 	.word	0x013f0113
    308c:	014e014e 	.word	0x014e014e
    3090:	014e013f 	.word	0x014e013f
    3094:	014e0113 	.word	0x014e0113
    3098:	0113014e 	.word	0x0113014e
		conv->length_mod = LENGTH_Z;
    309c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    30a0:	2206      	movs	r2, #6
    30a2:	f362 03c6 	bfi	r3, r2, #3, #4
    30a6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    30aa:	f108 0801 	add.w	r8, r8, #1
		break;
    30ae:	e7b2      	b.n	3016 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_T;
    30b0:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    30b4:	2207      	movs	r2, #7
    30b6:	f362 03c6 	bfi	r3, r2, #3, #4
    30ba:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    30be:	f108 0801 	add.w	r8, r8, #1
		break;
    30c2:	e7a8      	b.n	3016 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_UPPER_L;
    30c4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    30c8:	2208      	movs	r2, #8
    30ca:	f362 03c6 	bfi	r3, r2, #3, #4
    30ce:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    30d2:	f108 0801 	add.w	r8, r8, #1
		conv->unsupported = true;
    30d6:	f89d 3020 	ldrb.w	r3, [sp, #32]
    30da:	f043 0302 	orr.w	r3, r3, #2
    30de:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    30e2:	e798      	b.n	3016 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_NONE;
    30e4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    30e8:	f36f 03c6 	bfc	r3, #3, #4
    30ec:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		break;
    30f0:	e791      	b.n	3016 <cbvprintf+0x29a>
		conv->specifier_cat = SPECIFIER_SINT;
    30f2:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    30f6:	2101      	movs	r1, #1
    30f8:	f361 0202 	bfi	r2, r1, #0, #3
    30fc:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    3100:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    3104:	f002 0278 	and.w	r2, r2, #120	; 0x78
    3108:	2a40      	cmp	r2, #64	; 0x40
    310a:	f000 80aa 	beq.w	3262 <cbvprintf+0x4e6>
		if (conv->specifier == 'c') {
    310e:	2b63      	cmp	r3, #99	; 0x63
    3110:	f000 80ae 	beq.w	3270 <cbvprintf+0x4f4>
	conv->unsupported |= unsupported;
    3114:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3118:	f3c3 0240 	ubfx	r2, r3, #1, #1
    311c:	4317      	orrs	r7, r2
    311e:	f367 0341 	bfi	r3, r7, #1, #1
    3122:	f88d 3020 	strb.w	r3, [sp, #32]
		fp = extract_conversion(conv, sp);

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
    3126:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    312a:	f013 0f01 	tst.w	r3, #1
    312e:	f000 80da 	beq.w	32e6 <cbvprintf+0x56a>
			width = va_arg(ap, int);
    3132:	9b03      	ldr	r3, [sp, #12]
    3134:	1d1a      	adds	r2, r3, #4
    3136:	9203      	str	r2, [sp, #12]
    3138:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    313a:	2f00      	cmp	r7, #0
    313c:	f2c0 80cb 	blt.w	32d6 <cbvprintf+0x55a>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
    3140:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3144:	f013 0f04 	tst.w	r3, #4
    3148:	f000 80df 	beq.w	330a <cbvprintf+0x58e>
			int arg = va_arg(ap, int);
    314c:	9b03      	ldr	r3, [sp, #12]
    314e:	1d1a      	adds	r2, r3, #4
    3150:	9203      	str	r2, [sp, #12]
    3152:	f8d3 b000 	ldr.w	fp, [r3]

			if (arg < 0) {
    3156:	f1bb 0f00 	cmp.w	fp, #0
    315a:	f2c0 80cd 	blt.w	32f8 <cbvprintf+0x57c>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
    315e:	2300      	movs	r3, #0
    3160:	9309      	str	r3, [sp, #36]	; 0x24
		conv->pad0_pre_exp = 0;
    3162:	930a      	str	r3, [sp, #40]	; 0x28
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
    3164:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3168:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
    316c:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
    3170:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    3174:	2b01      	cmp	r3, #1
    3176:	f000 80d1 	beq.w	331c <cbvprintf+0x5a0>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    317a:	2b02      	cmp	r3, #2
    317c:	f000 8116 	beq.w	33ac <cbvprintf+0x630>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    3180:	2b04      	cmp	r3, #4
    3182:	f000 8167 	beq.w	3454 <cbvprintf+0x6d8>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    3186:	2b03      	cmp	r3, #3
    3188:	f000 817e 	beq.w	3488 <cbvprintf+0x70c>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
    318c:	f89d 9020 	ldrb.w	r9, [sp, #32]
    3190:	f019 0303 	ands.w	r3, r9, #3
    3194:	9302      	str	r3, [sp, #8]
    3196:	f040 817d 	bne.w	3494 <cbvprintf+0x718>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
    319a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    319e:	3b25      	subs	r3, #37	; 0x25
    31a0:	2b53      	cmp	r3, #83	; 0x53
    31a2:	f200 8233 	bhi.w	360c <cbvprintf+0x890>
    31a6:	e8df f013 	tbh	[pc, r3, lsl #1]
    31aa:	0181      	.short	0x0181
    31ac:	02310231 	.word	0x02310231
    31b0:	02310231 	.word	0x02310231
    31b4:	02310231 	.word	0x02310231
    31b8:	02310231 	.word	0x02310231
    31bc:	02310231 	.word	0x02310231
    31c0:	02310231 	.word	0x02310231
    31c4:	02310231 	.word	0x02310231
    31c8:	02310231 	.word	0x02310231
    31cc:	02310231 	.word	0x02310231
    31d0:	02310231 	.word	0x02310231
    31d4:	02310231 	.word	0x02310231
    31d8:	02310231 	.word	0x02310231
    31dc:	02310231 	.word	0x02310231
    31e0:	02310231 	.word	0x02310231
    31e4:	02310231 	.word	0x02310231
    31e8:	02310231 	.word	0x02310231
    31ec:	02310231 	.word	0x02310231
    31f0:	02310231 	.word	0x02310231
    31f4:	02310231 	.word	0x02310231
    31f8:	02310231 	.word	0x02310231
    31fc:	02310231 	.word	0x02310231
    3200:	02310231 	.word	0x02310231
    3204:	02310231 	.word	0x02310231
    3208:	02310231 	.word	0x02310231
    320c:	02310231 	.word	0x02310231
    3210:	023101c7 	.word	0x023101c7
    3214:	02310231 	.word	0x02310231
    3218:	02310231 	.word	0x02310231
    321c:	02310231 	.word	0x02310231
    3220:	02310231 	.word	0x02310231
    3224:	01a10231 	.word	0x01a10231
    3228:	023101ab 	.word	0x023101ab
    322c:	02310231 	.word	0x02310231
    3230:	01ab0231 	.word	0x01ab0231
    3234:	02310231 	.word	0x02310231
    3238:	02310231 	.word	0x02310231
    323c:	01c70208 	.word	0x01c70208
    3240:	023101ea 	.word	0x023101ea
    3244:	018f0231 	.word	0x018f0231
    3248:	01c70231 	.word	0x01c70231
    324c:	02310231 	.word	0x02310231
    3250:	01c7      	.short	0x01c7
		conv->specifier_cat = SPECIFIER_UINT;
    3252:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    3256:	2102      	movs	r1, #2
    3258:	f361 0202 	bfi	r2, r1, #0, #3
    325c:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
    3260:	e74e      	b.n	3100 <cbvprintf+0x384>
			conv->invalid = true;
    3262:	f89d 1020 	ldrb.w	r1, [sp, #32]
    3266:	f041 0101 	orr.w	r1, r1, #1
    326a:	f88d 1020 	strb.w	r1, [sp, #32]
    326e:	e74e      	b.n	310e <cbvprintf+0x392>
			unsupported = (conv->length_mod != LENGTH_NONE);
    3270:	1e17      	subs	r7, r2, #0
    3272:	bf18      	it	ne
    3274:	2701      	movne	r7, #1
    3276:	e74d      	b.n	3114 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_FP;
    3278:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    327c:	2204      	movs	r2, #4
    327e:	f362 0302 	bfi	r3, r2, #0, #3
    3282:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
			unsupported = true;
    3286:	2701      	movs	r7, #1
			break;
    3288:	e744      	b.n	3114 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    328a:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    328e:	2203      	movs	r2, #3
    3290:	f362 0302 	bfi	r3, r2, #0, #3
    3294:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    3298:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    329c:	f003 0378 	and.w	r3, r3, #120	; 0x78
    32a0:	2b40      	cmp	r3, #64	; 0x40
    32a2:	f47f af37 	bne.w	3114 <cbvprintf+0x398>
			unsupported = true;
    32a6:	2701      	movs	r7, #1
    32a8:	e734      	b.n	3114 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    32aa:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    32ae:	2203      	movs	r2, #3
    32b0:	f362 0302 	bfi	r3, r2, #0, #3
    32b4:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod != LENGTH_NONE) {
    32b8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    32bc:	f013 0f78 	tst.w	r3, #120	; 0x78
    32c0:	f43f af28 	beq.w	3114 <cbvprintf+0x398>
			unsupported = true;
    32c4:	2701      	movs	r7, #1
    32c6:	e725      	b.n	3114 <cbvprintf+0x398>
		conv->invalid = true;
    32c8:	f89d 3020 	ldrb.w	r3, [sp, #32]
    32cc:	f043 0301 	orr.w	r3, r3, #1
    32d0:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    32d4:	e71e      	b.n	3114 <cbvprintf+0x398>
				conv->flag_dash = true;
    32d6:	f89d 3020 	ldrb.w	r3, [sp, #32]
    32da:	f043 0304 	orr.w	r3, r3, #4
    32de:	f88d 3020 	strb.w	r3, [sp, #32]
				width = -width;
    32e2:	427f      	negs	r7, r7
    32e4:	e72c      	b.n	3140 <cbvprintf+0x3c4>
		} else if (conv->width_present) {
    32e6:	f99d 3020 	ldrsb.w	r3, [sp, #32]
    32ea:	2b00      	cmp	r3, #0
    32ec:	db02      	blt.n	32f4 <cbvprintf+0x578>
		int width = -1;
    32ee:	f04f 37ff 	mov.w	r7, #4294967295
    32f2:	e725      	b.n	3140 <cbvprintf+0x3c4>
			width = conv->width_value;
    32f4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    32f6:	e723      	b.n	3140 <cbvprintf+0x3c4>
				conv->prec_present = false;
    32f8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    32fc:	f36f 0341 	bfc	r3, #1, #1
    3300:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		int precision = -1;
    3304:	f04f 3bff 	mov.w	fp, #4294967295
    3308:	e729      	b.n	315e <cbvprintf+0x3e2>
		} else if (conv->prec_present) {
    330a:	f013 0f02 	tst.w	r3, #2
    330e:	d002      	beq.n	3316 <cbvprintf+0x59a>
			precision = conv->prec_value;
    3310:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    3314:	e723      	b.n	315e <cbvprintf+0x3e2>
		int precision = -1;
    3316:	f04f 3bff 	mov.w	fp, #4294967295
    331a:	e720      	b.n	315e <cbvprintf+0x3e2>
			switch (length_mod) {
    331c:	1ecb      	subs	r3, r1, #3
    331e:	2b04      	cmp	r3, #4
    3320:	d804      	bhi.n	332c <cbvprintf+0x5b0>
    3322:	e8df f003 	tbb	[pc, r3]
    3326:	1d0b      	.short	0x1d0b
    3328:	3529      	.short	0x3529
    332a:	35          	.byte	0x35
    332b:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    332c:	9b03      	ldr	r3, [sp, #12]
    332e:	1d1a      	adds	r2, r3, #4
    3330:	9203      	str	r2, [sp, #12]
    3332:	681a      	ldr	r2, [r3, #0]
    3334:	17d3      	asrs	r3, r2, #31
    3336:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    333a:	e006      	b.n	334a <cbvprintf+0x5ce>
					value->sint = va_arg(ap, long);
    333c:	9b03      	ldr	r3, [sp, #12]
    333e:	1d1a      	adds	r2, r3, #4
    3340:	9203      	str	r2, [sp, #12]
    3342:	681a      	ldr	r2, [r3, #0]
    3344:	17d3      	asrs	r3, r2, #31
    3346:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    334a:	2901      	cmp	r1, #1
    334c:	d028      	beq.n	33a0 <cbvprintf+0x624>
			} else if (length_mod == LENGTH_H) {
    334e:	2902      	cmp	r1, #2
    3350:	f47f af1c 	bne.w	318c <cbvprintf+0x410>
				value->sint = (short)value->sint;
    3354:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
    3358:	17d3      	asrs	r3, r2, #31
    335a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    335e:	e715      	b.n	318c <cbvprintf+0x410>
					(sint_value_type)va_arg(ap, long long);
    3360:	9b03      	ldr	r3, [sp, #12]
    3362:	3307      	adds	r3, #7
    3364:	f023 0307 	bic.w	r3, r3, #7
    3368:	f103 0208 	add.w	r2, r3, #8
    336c:	9203      	str	r2, [sp, #12]
    336e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    3372:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    3376:	e7e8      	b.n	334a <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, intmax_t);
    3378:	9b03      	ldr	r3, [sp, #12]
    337a:	3307      	adds	r3, #7
    337c:	f023 0307 	bic.w	r3, r3, #7
    3380:	f103 0208 	add.w	r2, r3, #8
    3384:	9203      	str	r2, [sp, #12]
    3386:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    338a:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    338e:	e7dc      	b.n	334a <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    3390:	9b03      	ldr	r3, [sp, #12]
    3392:	1d1a      	adds	r2, r3, #4
    3394:	9203      	str	r2, [sp, #12]
    3396:	681a      	ldr	r2, [r3, #0]
    3398:	17d3      	asrs	r3, r2, #31
				value->sint =
    339a:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    339e:	e7d4      	b.n	334a <cbvprintf+0x5ce>
				value->sint = (char)value->sint;
    33a0:	f89d 3018 	ldrb.w	r3, [sp, #24]
    33a4:	9306      	str	r3, [sp, #24]
    33a6:	2300      	movs	r3, #0
    33a8:	9307      	str	r3, [sp, #28]
    33aa:	e6ef      	b.n	318c <cbvprintf+0x410>
			switch (length_mod) {
    33ac:	1ecb      	subs	r3, r1, #3
    33ae:	2b04      	cmp	r3, #4
    33b0:	d804      	bhi.n	33bc <cbvprintf+0x640>
    33b2:	e8df f003 	tbb	[pc, r3]
    33b6:	1f0b      	.short	0x1f0b
    33b8:	4135      	.short	0x4135
    33ba:	41          	.byte	0x41
    33bb:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
    33bc:	9b03      	ldr	r3, [sp, #12]
    33be:	1d1a      	adds	r2, r3, #4
    33c0:	9203      	str	r2, [sp, #12]
    33c2:	681b      	ldr	r3, [r3, #0]
    33c4:	9306      	str	r3, [sp, #24]
    33c6:	2300      	movs	r3, #0
    33c8:	9307      	str	r3, [sp, #28]
				break;
    33ca:	e01e      	b.n	340a <cbvprintf+0x68e>
				    && (conv->specifier == 'c')) {
    33cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
				if ((!WCHAR_IS_SIGNED)
    33d0:	2b63      	cmp	r3, #99	; 0x63
    33d2:	d007      	beq.n	33e4 <cbvprintf+0x668>
					value->uint = va_arg(ap, unsigned long);
    33d4:	9b03      	ldr	r3, [sp, #12]
    33d6:	1d1a      	adds	r2, r3, #4
    33d8:	9203      	str	r2, [sp, #12]
    33da:	681b      	ldr	r3, [r3, #0]
    33dc:	9306      	str	r3, [sp, #24]
    33de:	2300      	movs	r3, #0
    33e0:	9307      	str	r3, [sp, #28]
    33e2:	e012      	b.n	340a <cbvprintf+0x68e>
					value->uint = (wchar_t)va_arg(ap,
    33e4:	9b03      	ldr	r3, [sp, #12]
    33e6:	1d1a      	adds	r2, r3, #4
    33e8:	9203      	str	r2, [sp, #12]
    33ea:	681b      	ldr	r3, [r3, #0]
    33ec:	9306      	str	r3, [sp, #24]
    33ee:	2300      	movs	r3, #0
    33f0:	9307      	str	r3, [sp, #28]
    33f2:	e00a      	b.n	340a <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap,
    33f4:	9b03      	ldr	r3, [sp, #12]
    33f6:	3307      	adds	r3, #7
    33f8:	f023 0307 	bic.w	r3, r3, #7
    33fc:	f103 0208 	add.w	r2, r3, #8
    3400:	9203      	str	r2, [sp, #12]
    3402:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    3406:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    340a:	2901      	cmp	r1, #1
    340c:	d01c      	beq.n	3448 <cbvprintf+0x6cc>
			} else if (length_mod == LENGTH_H) {
    340e:	2902      	cmp	r1, #2
    3410:	f47f aebc 	bne.w	318c <cbvprintf+0x410>
				value->uint = (unsigned short)value->uint;
    3414:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    3418:	9306      	str	r3, [sp, #24]
    341a:	2300      	movs	r3, #0
    341c:	9307      	str	r3, [sp, #28]
    341e:	e6b5      	b.n	318c <cbvprintf+0x410>
					(uint_value_type)va_arg(ap,
    3420:	9b03      	ldr	r3, [sp, #12]
    3422:	3307      	adds	r3, #7
    3424:	f023 0307 	bic.w	r3, r3, #7
    3428:	f103 0208 	add.w	r2, r3, #8
    342c:	9203      	str	r2, [sp, #12]
    342e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    3432:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    3436:	e7e8      	b.n	340a <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap, size_t);
    3438:	9b03      	ldr	r3, [sp, #12]
    343a:	1d1a      	adds	r2, r3, #4
    343c:	9203      	str	r2, [sp, #12]
    343e:	681b      	ldr	r3, [r3, #0]
				value->uint =
    3440:	9306      	str	r3, [sp, #24]
    3442:	2300      	movs	r3, #0
    3444:	9307      	str	r3, [sp, #28]
				break;
    3446:	e7e0      	b.n	340a <cbvprintf+0x68e>
				value->uint = (unsigned char)value->uint;
    3448:	f89d 3018 	ldrb.w	r3, [sp, #24]
    344c:	9306      	str	r3, [sp, #24]
    344e:	2300      	movs	r3, #0
    3450:	9307      	str	r3, [sp, #28]
    3452:	e69b      	b.n	318c <cbvprintf+0x410>
			if (length_mod == LENGTH_UPPER_L) {
    3454:	2908      	cmp	r1, #8
    3456:	d00b      	beq.n	3470 <cbvprintf+0x6f4>
				value->dbl = va_arg(ap, double);
    3458:	9b03      	ldr	r3, [sp, #12]
    345a:	3307      	adds	r3, #7
    345c:	f023 0307 	bic.w	r3, r3, #7
    3460:	f103 0208 	add.w	r2, r3, #8
    3464:	9203      	str	r2, [sp, #12]
    3466:	e9d3 2300 	ldrd	r2, r3, [r3]
    346a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    346e:	e68d      	b.n	318c <cbvprintf+0x410>
				value->ldbl = va_arg(ap, long double);
    3470:	9b03      	ldr	r3, [sp, #12]
    3472:	3307      	adds	r3, #7
    3474:	f023 0307 	bic.w	r3, r3, #7
    3478:	f103 0208 	add.w	r2, r3, #8
    347c:	9203      	str	r2, [sp, #12]
    347e:	e9d3 2300 	ldrd	r2, r3, [r3]
    3482:	e9cd 2306 	strd	r2, r3, [sp, #24]
    3486:	e681      	b.n	318c <cbvprintf+0x410>
			value->ptr = va_arg(ap, void *);
    3488:	9b03      	ldr	r3, [sp, #12]
    348a:	1d1a      	adds	r2, r3, #4
    348c:	9203      	str	r2, [sp, #12]
    348e:	681b      	ldr	r3, [r3, #0]
    3490:	9306      	str	r3, [sp, #24]
    3492:	e67b      	b.n	318c <cbvprintf+0x410>
			OUTS(sp, fp);
    3494:	4643      	mov	r3, r8
    3496:	4652      	mov	r2, sl
    3498:	4629      	mov	r1, r5
    349a:	4630      	mov	r0, r6
    349c:	f00a fe15 	bl	e0ca <outs>
    34a0:	2800      	cmp	r0, #0
    34a2:	f2c0 814f 	blt.w	3744 <cbvprintf+0x9c8>
    34a6:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
    34a8:	46c2      	mov	sl, r8
			continue;
    34aa:	e46f      	b.n	2d8c <cbvprintf+0x10>
		case '%':
			OUTC('%');
    34ac:	4629      	mov	r1, r5
    34ae:	2025      	movs	r0, #37	; 0x25
    34b0:	47b0      	blx	r6
    34b2:	2800      	cmp	r0, #0
    34b4:	f2c0 8146 	blt.w	3744 <cbvprintf+0x9c8>
    34b8:	3401      	adds	r4, #1
		char sign = 0;
    34ba:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    34be:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    34c2:	f04f 0a00 	mov.w	sl, #0
			break;
    34c6:	e0a7      	b.n	3618 <cbvprintf+0x89c>
		case 's': {
			bps = (const char *)value->ptr;
    34c8:	f8dd a018 	ldr.w	sl, [sp, #24]

			size_t len;

			if (precision >= 0) {
    34cc:	f1bb 0f00 	cmp.w	fp, #0
    34d0:	db08      	blt.n	34e4 <cbvprintf+0x768>
				len = strnlen(bps, precision);
    34d2:	4659      	mov	r1, fp
    34d4:	4650      	mov	r0, sl
    34d6:	f00c ff8d 	bl	103f4 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
    34da:	eb0a 0b00 	add.w	fp, sl, r0
		char sign = 0;
    34de:	f8dd 9008 	ldr.w	r9, [sp, #8]
			precision = -1;

			break;
    34e2:	e099      	b.n	3618 <cbvprintf+0x89c>
				len = strlen(bps);
    34e4:	4650      	mov	r0, sl
    34e6:	f7fd fff5 	bl	14d4 <strlen>
    34ea:	e7f6      	b.n	34da <cbvprintf+0x75e>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    34ec:	9b06      	ldr	r3, [sp, #24]
    34ee:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		char sign = 0;
    34f2:	f8dd 9008 	ldr.w	r9, [sp, #8]
			bpe = buf + 1;
    34f6:	f10d 0b31 	add.w	fp, sp, #49	; 0x31
			bps = buf;
    34fa:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
			break;
    34fe:	e08b      	b.n	3618 <cbvprintf+0x89c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
    3500:	f019 0f08 	tst.w	r9, #8
    3504:	d105      	bne.n	3512 <cbvprintf+0x796>
				sign = '+';
			} else if (conv->flag_space) {
    3506:	f019 0910 	ands.w	r9, r9, #16
    350a:	d004      	beq.n	3516 <cbvprintf+0x79a>
				sign = ' ';
    350c:	f04f 0920 	mov.w	r9, #32
    3510:	e001      	b.n	3516 <cbvprintf+0x79a>
				sign = '+';
    3512:	f04f 092b 	mov.w	r9, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
    3516:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
			if (sint < 0) {
    351a:	2a00      	cmp	r2, #0
    351c:	f173 0100 	sbcs.w	r1, r3, #0
    3520:	db02      	blt.n	3528 <cbvprintf+0x7ac>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
    3522:	e9cd 2306 	strd	r2, r3, [sp, #24]
    3526:	e009      	b.n	353c <cbvprintf+0x7c0>
				value->uint = (uint_value_type)-sint;
    3528:	4252      	negs	r2, r2
    352a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    352e:	e9cd 2306 	strd	r2, r3, [sp, #24]
				sign = '-';
    3532:	f04f 092d 	mov.w	r9, #45	; 0x2d
    3536:	e001      	b.n	353c <cbvprintf+0x7c0>
		switch (conv->specifier) {
    3538:	f8dd 9008 	ldr.w	r9, [sp, #8]
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
    353c:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3540:	9300      	str	r3, [sp, #0]
    3542:	ab0c      	add	r3, sp, #48	; 0x30
    3544:	aa08      	add	r2, sp, #32
    3546:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    354a:	f7ff fba7 	bl	2c9c <encode_uint>
    354e:	4682      	mov	sl, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    3550:	f1bb 0f00 	cmp.w	fp, #0
    3554:	f2c0 8090 	blt.w	3678 <cbvprintf+0x8fc>
				size_t len = bpe - bps;
    3558:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    355c:	eba3 030a 	sub.w	r3, r3, sl

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
    3560:	f89d 2020 	ldrb.w	r2, [sp, #32]
    3564:	f36f 1286 	bfc	r2, #6, #1
    3568:	f88d 2020 	strb.w	r2, [sp, #32]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    356c:	459b      	cmp	fp, r3
    356e:	f240 8086 	bls.w	367e <cbvprintf+0x902>
					conv->pad0_value = precision - (int)len;
    3572:	ebab 0303 	sub.w	r3, fp, r3
    3576:	9309      	str	r3, [sp, #36]	; 0x24
		const char *bpe = buf + sizeof(buf);
    3578:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    357c:	e04c      	b.n	3618 <cbvprintf+0x89c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
    357e:	9806      	ldr	r0, [sp, #24]
    3580:	b930      	cbnz	r0, 3590 <cbvprintf+0x814>
		char sign = 0;
    3582:	f8dd 9008 	ldr.w	r9, [sp, #8]

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    3586:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 374c <cbvprintf+0x9d0>
			bps = "(nil)";
    358a:	f1ab 0a05 	sub.w	sl, fp, #5
    358e:	e043      	b.n	3618 <cbvprintf+0x89c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    3590:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3594:	9300      	str	r3, [sp, #0]
    3596:	ab0c      	add	r3, sp, #48	; 0x30
    3598:	aa08      	add	r2, sp, #32
    359a:	2100      	movs	r1, #0
    359c:	f7ff fb7e 	bl	2c9c <encode_uint>
    35a0:	4682      	mov	sl, r0
				conv->altform_0c = true;
    35a2:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    35a6:	f043 0310 	orr.w	r3, r3, #16
    35aa:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
				conv->specifier = 'x';
    35ae:	2378      	movs	r3, #120	; 0x78
    35b0:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		char sign = 0;
    35b4:	f8dd 9008 	ldr.w	r9, [sp, #8]
				goto prec_int_pad0;
    35b8:	e7ca      	b.n	3550 <cbvprintf+0x7d4>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
    35ba:	9a06      	ldr	r2, [sp, #24]
	switch ((enum length_mod_enum)conv->length_mod) {
    35bc:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    35c0:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    35c4:	2b07      	cmp	r3, #7
    35c6:	d806      	bhi.n	35d6 <cbvprintf+0x85a>
    35c8:	e8df f003 	tbb	[pc, r3]
    35cc:	100e0c04 	.word	0x100e0c04
    35d0:	1e1c1712 	.word	0x1e1c1712
		*(int *)dp = count;
    35d4:	6014      	str	r4, [r2, #0]
		char sign = 0;
    35d6:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    35da:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    35de:	f04f 0a00 	mov.w	sl, #0
}
    35e2:	e019      	b.n	3618 <cbvprintf+0x89c>
		*(signed char *)dp = (signed char)count;
    35e4:	7014      	strb	r4, [r2, #0]
		break;
    35e6:	e7f6      	b.n	35d6 <cbvprintf+0x85a>
		*(short *)dp = (short)count;
    35e8:	8014      	strh	r4, [r2, #0]
		break;
    35ea:	e7f4      	b.n	35d6 <cbvprintf+0x85a>
		*(long *)dp = (long)count;
    35ec:	6014      	str	r4, [r2, #0]
		break;
    35ee:	e7f2      	b.n	35d6 <cbvprintf+0x85a>
		*(long long *)dp = (long long)count;
    35f0:	4620      	mov	r0, r4
    35f2:	17e1      	asrs	r1, r4, #31
    35f4:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    35f8:	e7ed      	b.n	35d6 <cbvprintf+0x85a>
		*(intmax_t *)dp = (intmax_t)count;
    35fa:	4620      	mov	r0, r4
    35fc:	17e1      	asrs	r1, r4, #31
    35fe:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3602:	e7e8      	b.n	35d6 <cbvprintf+0x85a>
		*(size_t *)dp = (size_t)count;
    3604:	6014      	str	r4, [r2, #0]
		break;
    3606:	e7e6      	b.n	35d6 <cbvprintf+0x85a>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    3608:	6014      	str	r4, [r2, #0]
		break;
    360a:	e7e4      	b.n	35d6 <cbvprintf+0x85a>
		switch (conv->specifier) {
    360c:	f8dd 9008 	ldr.w	r9, [sp, #8]
    3610:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3614:	f04f 0a00 	mov.w	sl, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    3618:	f1ba 0f00 	cmp.w	sl, #0
    361c:	f000 808e 	beq.w	373c <cbvprintf+0x9c0>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    3620:	ebab 020a 	sub.w	r2, fp, sl
		int pad_len = 0;

		if (sign != 0) {
    3624:	f1b9 0f00 	cmp.w	r9, #0
    3628:	d000      	beq.n	362c <cbvprintf+0x8b0>
			nj_len += 1U;
    362a:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
    362c:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
    3630:	f011 0f10 	tst.w	r1, #16
    3634:	d026      	beq.n	3684 <cbvprintf+0x908>
			nj_len += 2U;
    3636:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
    3638:	9b09      	ldr	r3, [sp, #36]	; 0x24
    363a:	4413      	add	r3, r2
		if (conv->pad_fp) {
    363c:	f011 0f40 	tst.w	r1, #64	; 0x40
    3640:	d001      	beq.n	3646 <cbvprintf+0x8ca>
			nj_len += conv->pad0_pre_exp;
    3642:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3644:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    3646:	2f00      	cmp	r7, #0
    3648:	dd32      	ble.n	36b0 <cbvprintf+0x934>
			width -= (int)nj_len;
    364a:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
    364c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3650:	f013 0f04 	tst.w	r3, #4
    3654:	d12c      	bne.n	36b0 <cbvprintf+0x934>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
    3656:	f013 0f40 	tst.w	r3, #64	; 0x40
    365a:	d018      	beq.n	368e <cbvprintf+0x912>
					if (sign != 0) {
    365c:	f1b9 0f00 	cmp.w	r9, #0
    3660:	d018      	beq.n	3694 <cbvprintf+0x918>
						OUTC(sign);
    3662:	4629      	mov	r1, r5
    3664:	4648      	mov	r0, r9
    3666:	47b0      	blx	r6
    3668:	2800      	cmp	r0, #0
    366a:	db6b      	blt.n	3744 <cbvprintf+0x9c8>
    366c:	3401      	adds	r4, #1
						sign = 0;
    366e:	f8dd 9008 	ldr.w	r9, [sp, #8]
					}
					pad = '0';
    3672:	2330      	movs	r3, #48	; 0x30
    3674:	9302      	str	r3, [sp, #8]
    3676:	e00f      	b.n	3698 <cbvprintf+0x91c>
		const char *bpe = buf + sizeof(buf);
    3678:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    367c:	e7cc      	b.n	3618 <cbvprintf+0x89c>
    367e:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3682:	e7c9      	b.n	3618 <cbvprintf+0x89c>
		} else if (conv->altform_0) {
    3684:	f011 0f08 	tst.w	r1, #8
    3688:	d0d6      	beq.n	3638 <cbvprintf+0x8bc>
			nj_len += 1U;
    368a:	3201      	adds	r2, #1
    368c:	e7d4      	b.n	3638 <cbvprintf+0x8bc>
				char pad = ' ';
    368e:	2320      	movs	r3, #32
    3690:	9302      	str	r3, [sp, #8]
    3692:	e001      	b.n	3698 <cbvprintf+0x91c>
					pad = '0';
    3694:	2330      	movs	r3, #48	; 0x30
    3696:	9302      	str	r3, [sp, #8]
    3698:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    369a:	1e5f      	subs	r7, r3, #1
    369c:	2b00      	cmp	r3, #0
    369e:	dd07      	ble.n	36b0 <cbvprintf+0x934>
					OUTC(pad);
    36a0:	4629      	mov	r1, r5
    36a2:	9802      	ldr	r0, [sp, #8]
    36a4:	47b0      	blx	r6
    36a6:	2800      	cmp	r0, #0
    36a8:	db4c      	blt.n	3744 <cbvprintf+0x9c8>
    36aa:	3401      	adds	r4, #1
				while (width-- > 0) {
    36ac:	463b      	mov	r3, r7
    36ae:	e7f4      	b.n	369a <cbvprintf+0x91e>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    36b0:	f1b9 0f00 	cmp.w	r9, #0
    36b4:	d005      	beq.n	36c2 <cbvprintf+0x946>
			OUTC(sign);
    36b6:	4629      	mov	r1, r5
    36b8:	4648      	mov	r0, r9
    36ba:	47b0      	blx	r6
    36bc:	2800      	cmp	r0, #0
    36be:	db41      	blt.n	3744 <cbvprintf+0x9c8>
    36c0:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
    36c2:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    36c6:	f3c3 1200 	ubfx	r2, r3, #4, #1
    36ca:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    36ce:	4313      	orrs	r3, r2
    36d0:	d005      	beq.n	36de <cbvprintf+0x962>
				OUTC('0');
    36d2:	4629      	mov	r1, r5
    36d4:	2030      	movs	r0, #48	; 0x30
    36d6:	47b0      	blx	r6
    36d8:	2800      	cmp	r0, #0
    36da:	db33      	blt.n	3744 <cbvprintf+0x9c8>
    36dc:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
    36de:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    36e2:	f013 0f10 	tst.w	r3, #16
    36e6:	d006      	beq.n	36f6 <cbvprintf+0x97a>
				OUTC(conv->specifier);
    36e8:	4629      	mov	r1, r5
    36ea:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
    36ee:	47b0      	blx	r6
    36f0:	2800      	cmp	r0, #0
    36f2:	db27      	blt.n	3744 <cbvprintf+0x9c8>
    36f4:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
    36f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
			while (pad_len-- > 0) {
    36f8:	f103 39ff 	add.w	r9, r3, #4294967295
    36fc:	2b00      	cmp	r3, #0
    36fe:	dd07      	ble.n	3710 <cbvprintf+0x994>
				OUTC('0');
    3700:	4629      	mov	r1, r5
    3702:	2030      	movs	r0, #48	; 0x30
    3704:	47b0      	blx	r6
    3706:	2800      	cmp	r0, #0
    3708:	db1c      	blt.n	3744 <cbvprintf+0x9c8>
    370a:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    370c:	464b      	mov	r3, r9
    370e:	e7f3      	b.n	36f8 <cbvprintf+0x97c>
			}

			OUTS(bps, bpe);
    3710:	465b      	mov	r3, fp
    3712:	4652      	mov	r2, sl
    3714:	4629      	mov	r1, r5
    3716:	4630      	mov	r0, r6
    3718:	f00a fcd7 	bl	e0ca <outs>
    371c:	2800      	cmp	r0, #0
    371e:	db11      	blt.n	3744 <cbvprintf+0x9c8>
    3720:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    3722:	2f00      	cmp	r7, #0
    3724:	dd07      	ble.n	3736 <cbvprintf+0x9ba>
			OUTC(' ');
    3726:	4629      	mov	r1, r5
    3728:	2020      	movs	r0, #32
    372a:	47b0      	blx	r6
    372c:	2800      	cmp	r0, #0
    372e:	db09      	blt.n	3744 <cbvprintf+0x9c8>
    3730:	3401      	adds	r4, #1
			--width;
    3732:	3f01      	subs	r7, #1
    3734:	e7f5      	b.n	3722 <cbvprintf+0x9a6>
		fp = extract_conversion(conv, sp);
    3736:	46c2      	mov	sl, r8
    3738:	f7ff bb28 	b.w	2d8c <cbvprintf+0x10>
    373c:	46c2      	mov	sl, r8
    373e:	f7ff bb25 	b.w	2d8c <cbvprintf+0x10>
		}
	}

	return count;
    3742:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    3744:	b013      	add	sp, #76	; 0x4c
    3746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    374a:	bf00      	nop
    374c:	000551b1 	.word	0x000551b1

00003750 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

FUNC_NORETURN void sys_reboot(int type)
{
    3750:	b508      	push	{r3, lr}
    3752:	4604      	mov	r4, r0
    3754:	f04f 0220 	mov.w	r2, #32
    3758:	f3ef 8311 	mrs	r3, BASEPRI
    375c:	f382 8812 	msr	BASEPRI_MAX, r2
    3760:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
    3764:	f00b fabb 	bl	ecde <sys_clock_disable>
#endif

	sys_arch_reboot(type);
    3768:	4620      	mov	r0, r4
    376a:	f000 fcf7 	bl	415c <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    376e:	4803      	ldr	r0, [pc, #12]	; (377c <sys_reboot+0x2c>)
    3770:	f00a fa4a 	bl	dc08 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    3774:	f000 fa70 	bl	3c58 <arch_cpu_idle>
    3778:	e7fc      	b.n	3774 <sys_reboot+0x24>
    377a:	bf00      	nop
    377c:	000551b4 	.word	0x000551b4

00003780 <nordicsemi_nrf53_init>:
    3780:	f04f 0320 	mov.w	r3, #32
    3784:	f3ef 8011 	mrs	r0, BASEPRI
    3788:	f383 8812 	msr	BASEPRI_MAX, r3
    378c:	f3bf 8f6f 	isb	sy
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
    3790:	4a10      	ldr	r2, [pc, #64]	; (37d4 <nordicsemi_nrf53_init+0x54>)
    3792:	2302      	movs	r3, #2
    3794:	f8c2 36d0 	str.w	r3, [r2, #1744]	; 0x6d0

#if defined(GPIO_PIN_CNF_MCUSEL_Msk)
NRF_STATIC_INLINE void nrf_gpio_pin_mcu_select(uint32_t pin_number, nrf_gpio_pin_mcusel_t mcu)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    3798:	490f      	ldr	r1, [pc, #60]	; (37d8 <nordicsemi_nrf53_init+0x58>)
    379a:	f8d1 3200 	ldr.w	r3, [r1, #512]	; 0x200
    379e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    37a2:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    37a6:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    37aa:	f8d1 3204 	ldr.w	r3, [r1, #516]	; 0x204
    37ae:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    37b2:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    37b6:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
    37ba:	2301      	movs	r3, #1
    37bc:	f8c2 3704 	str.w	r3, [r2, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
    37c0:	f8c2 3904 	str.w	r3, [r2, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
    37c4:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
	__asm__ volatile(
    37c8:	f380 8811 	msr	BASEPRI, r0
    37cc:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    37d0:	2000      	movs	r0, #0
    37d2:	4770      	bx	lr
    37d4:	50004000 	.word	0x50004000
    37d8:	50842500 	.word	0x50842500

000037dc <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    37dc:	b170      	cbz	r0, 37fc <arch_busy_wait+0x20>

void arch_busy_wait(uint32_t time_us)
{
    37de:	b508      	push	{r3, lr}
    37e0:	4602      	mov	r2, r0

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    37e2:	4b07      	ldr	r3, [pc, #28]	; (3800 <arch_busy_wait+0x24>)
    37e4:	681b      	ldr	r3, [r3, #0]
    37e6:	4807      	ldr	r0, [pc, #28]	; (3804 <arch_busy_wait+0x28>)
    37e8:	fba0 1303 	umull	r1, r3, r0, r3
    37ec:	0c9b      	lsrs	r3, r3, #18
    delay_cycles(cycles);
    37ee:	fb03 f002 	mul.w	r0, r3, r2
    37f2:	4b05      	ldr	r3, [pc, #20]	; (3808 <arch_busy_wait+0x2c>)
    37f4:	f043 0301 	orr.w	r3, r3, #1
    37f8:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    37fa:	bd08      	pop	{r3, pc}
    37fc:	4770      	bx	lr
    37fe:	bf00      	nop
    3800:	20000064 	.word	0x20000064
    3804:	431bde83 	.word	0x431bde83
    3808:	00011030 	.word	0x00011030

0000380c <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    380c:	b084      	sub	sp, #16
    380e:	ab04      	add	r3, sp, #16
    3810:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    3814:	f89d 3004 	ldrb.w	r3, [sp, #4]
    3818:	2b06      	cmp	r3, #6
    381a:	d001      	beq.n	3820 <pm_power_state_set+0x14>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    381c:	b004      	add	sp, #16
    381e:	4770      	bx	lr
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
    3820:	4b03      	ldr	r3, [pc, #12]	; (3830 <pm_power_state_set+0x24>)
    3822:	2201      	movs	r2, #1
    3824:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    3828:	f3bf 8f4f 	dsb	sy
        __WFE();
    382c:	bf20      	wfe
    while (true)
    382e:	e7fd      	b.n	382c <pm_power_state_set+0x20>
    3830:	50004000 	.word	0x50004000

00003834 <tty_init>:
	return out_size;
}

int tty_init(struct tty_serial *tty, const struct device *uart_dev)
{
	if (!uart_dev) {
    3834:	b1c1      	cbz	r1, 3868 <tty_init+0x34>
{
    3836:	b508      	push	{r3, lr}
    3838:	4602      	mov	r2, r0
    383a:	4608      	mov	r0, r1
		return -ENODEV;
	}

	tty->uart_dev = uart_dev;
    383c:	6011      	str	r1, [r2, #0]

	/* We start in unbuffer mode. */
	tty->rx_ringbuf = NULL;
    383e:	2300      	movs	r3, #0
    3840:	6153      	str	r3, [r2, #20]
	tty->rx_ringbuf_sz = 0U;
    3842:	6193      	str	r3, [r2, #24]
	tty->tx_ringbuf = NULL;
    3844:	6353      	str	r3, [r2, #52]	; 0x34
	tty->tx_ringbuf_sz = 0U;
    3846:	6393      	str	r3, [r2, #56]	; 0x38

	tty->rx_get = tty->rx_put = tty->tx_get = tty->tx_put = 0U;
    3848:	87d3      	strh	r3, [r2, #62]	; 0x3e
    384a:	8793      	strh	r3, [r2, #60]	; 0x3c
    384c:	83d3      	strh	r3, [r2, #30]
    384e:	8393      	strh	r3, [r2, #28]

	tty->rx_timeout = SYS_FOREVER_MS;
    3850:	f04f 33ff 	mov.w	r3, #4294967295
    3854:	6213      	str	r3, [r2, #32]
	tty->tx_timeout = SYS_FOREVER_MS;
    3856:	6413      	str	r3, [r2, #64]	; 0x40
static inline void uart_irq_callback_user_data_set(const struct device *dev,
						   uart_irq_callback_user_data_t cb,
						   void *user_data)
{
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	const struct uart_driver_api *api =
    3858:	688b      	ldr	r3, [r1, #8]
		(const struct uart_driver_api *)dev->api;

	if ((api != NULL) && (api->irq_callback_set != NULL)) {
    385a:	b143      	cbz	r3, 386e <tty_init+0x3a>
    385c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    385e:	b143      	cbz	r3, 3872 <tty_init+0x3e>
		api->irq_callback_set(dev, cb, user_data);
    3860:	4905      	ldr	r1, [pc, #20]	; (3878 <tty_init+0x44>)
    3862:	4798      	blx	r3

	uart_irq_callback_user_data_set(uart_dev, tty_uart_isr, tty);

	return 0;
    3864:	2000      	movs	r0, #0
}
    3866:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3868:	f06f 0012 	mvn.w	r0, #18
}
    386c:	4770      	bx	lr
	return 0;
    386e:	2000      	movs	r0, #0
    3870:	e7f9      	b.n	3866 <tty_init+0x32>
    3872:	2000      	movs	r0, #0
    3874:	e7f7      	b.n	3866 <tty_init+0x32>
    3876:	bf00      	nop
    3878:	0000e2f5 	.word	0x0000e2f5

0000387c <console_getchar>:
{
	return tty_write(&console_serial, &c, 1);
}

int console_getchar(void)
{
    387c:	b500      	push	{lr}
    387e:	b083      	sub	sp, #12
	uint8_t c;
	int res;

	res = tty_read(&console_serial, &c, 1);
    3880:	2201      	movs	r2, #1
    3882:	f10d 0107 	add.w	r1, sp, #7
    3886:	4805      	ldr	r0, [pc, #20]	; (389c <console_getchar+0x20>)
    3888:	f00a fd7a 	bl	e380 <tty_read>
	if (res < 0) {
    388c:	2800      	cmp	r0, #0
    388e:	db01      	blt.n	3894 <console_getchar+0x18>
		return res;
	}

	return c;
    3890:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
    3894:	b003      	add	sp, #12
    3896:	f85d fb04 	ldr.w	pc, [sp], #4
    389a:	bf00      	nop
    389c:	2001ca90 	.word	0x2001ca90

000038a0 <console_init>:

int console_init(void)
{
    38a0:	b538      	push	{r3, r4, r5, lr}
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    38a2:	4810      	ldr	r0, [pc, #64]	; (38e4 <console_init+0x44>)
    38a4:	f00c f997 	bl	fbd6 <z_device_ready>
    38a8:	b1b0      	cbz	r0, 38d8 <console_init+0x38>
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	if (!device_is_ready(uart_dev)) {
		return -ENODEV;
	}

	ret = tty_init(&console_serial, uart_dev);
    38aa:	490e      	ldr	r1, [pc, #56]	; (38e4 <console_init+0x44>)
    38ac:	480e      	ldr	r0, [pc, #56]	; (38e8 <console_init+0x48>)
    38ae:	f7ff ffc1 	bl	3834 <tty_init>

	if (ret) {
    38b2:	4604      	mov	r4, r0
    38b4:	b970      	cbnz	r0, 38d4 <console_init+0x34>
		return ret;
	}

	/* Checks device driver supports for interrupt driven data transfers. */
	if (CONFIG_CONSOLE_GETCHAR_BUFSIZE + CONFIG_CONSOLE_PUTCHAR_BUFSIZE) {
		const struct uart_driver_api *api =
    38b6:	4b0b      	ldr	r3, [pc, #44]	; (38e4 <console_init+0x44>)
    38b8:	689b      	ldr	r3, [r3, #8]
			(const struct uart_driver_api *)uart_dev->api;
		if (!api->irq_callback_set) {
    38ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    38bc:	b17b      	cbz	r3, 38de <console_init+0x3e>
			return -ENOTSUP;
		}
	}

	tty_set_tx_buf(&console_serial, console_txbuf, sizeof(console_txbuf));
    38be:	4d0a      	ldr	r5, [pc, #40]	; (38e8 <console_init+0x48>)
    38c0:	2210      	movs	r2, #16
    38c2:	490a      	ldr	r1, [pc, #40]	; (38ec <console_init+0x4c>)
    38c4:	4628      	mov	r0, r5
    38c6:	f00a fd9c 	bl	e402 <tty_set_tx_buf>
	tty_set_rx_buf(&console_serial, console_rxbuf, sizeof(console_rxbuf));
    38ca:	2210      	movs	r2, #16
    38cc:	4908      	ldr	r1, [pc, #32]	; (38f0 <console_init+0x50>)
    38ce:	4628      	mov	r0, r5
    38d0:	f00a fd7c 	bl	e3cc <tty_set_rx_buf>

	return 0;
}
    38d4:	4620      	mov	r0, r4
    38d6:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    38d8:	f06f 0412 	mvn.w	r4, #18
    38dc:	e7fa      	b.n	38d4 <console_init+0x34>
			return -ENOTSUP;
    38de:	f06f 0485 	mvn.w	r4, #133	; 0x85
    38e2:	e7f7      	b.n	38d4 <console_init+0x34>
    38e4:	00010d18 	.word	0x00010d18
    38e8:	2001ca90 	.word	0x2001ca90
    38ec:	2001cad4 	.word	0x2001cad4
    38f0:	2001ca80 	.word	0x2001ca80

000038f4 <__do_init_array_aux>:
 * @brief Execute initialization routines referenced in .init_array section
 *
 * @return N/A
 */
void __do_init_array_aux(void)
{
    38f4:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
    38f6:	4c04      	ldr	r4, [pc, #16]	; (3908 <__do_init_array_aux+0x14>)
    38f8:	4b04      	ldr	r3, [pc, #16]	; (390c <__do_init_array_aux+0x18>)
    38fa:	429c      	cmp	r4, r3
    38fc:	d203      	bcs.n	3906 <__do_init_array_aux+0x12>
		func < __init_array_end;
		func++) {
		(*func)();
    38fe:	f854 3b04 	ldr.w	r3, [r4], #4
    3902:	4798      	blx	r3
		func++) {
    3904:	e7f8      	b.n	38f8 <__do_init_array_aux+0x4>
	}
}
    3906:	bd10      	pop	{r4, pc}
    3908:	00010fa8 	.word	0x00010fa8
    390c:	00010fa8 	.word	0x00010fa8

00003910 <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
    3910:	4b06      	ldr	r3, [pc, #24]	; (392c <__do_global_ctors_aux+0x1c>)
    3912:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
    3914:	b14b      	cbz	r3, 392a <__do_global_ctors_aux+0x1a>
{
    3916:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
    3918:	1e5c      	subs	r4, r3, #1
    391a:	4a04      	ldr	r2, [pc, #16]	; (392c <__do_global_ctors_aux+0x1c>)
    391c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3920:	4798      	blx	r3
    3922:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
    3924:	2c00      	cmp	r4, #0
    3926:	d1f7      	bne.n	3918 <__do_global_ctors_aux+0x8>
	}
}
    3928:	bd10      	pop	{r4, pc}
    392a:	4770      	bx	lr
    392c:	00010fa0 	.word	0x00010fa0

00003930 <pm_system_resume>:
	 * and it may schedule another thread.
	 *
	 * Call pm_idle_exit_notification_disable() if this
	 * notification is not required.
	 */
	if (!post_ops_done) {
    3930:	4b1b      	ldr	r3, [pc, #108]	; (39a0 <pm_system_resume+0x70>)
    3932:	681b      	ldr	r3, [r3, #0]
    3934:	2b00      	cmp	r3, #0
    3936:	d132      	bne.n	399e <pm_system_resume+0x6e>
{
    3938:	b530      	push	{r4, r5, lr}
    393a:	b085      	sub	sp, #20
		post_ops_done = 1;
    393c:	4b18      	ldr	r3, [pc, #96]	; (39a0 <pm_system_resume+0x70>)
    393e:	2201      	movs	r2, #1
    3940:	601a      	str	r2, [r3, #0]
		exit_pos_ops(z_power_state);
    3942:	4b18      	ldr	r3, [pc, #96]	; (39a4 <pm_system_resume+0x74>)
    3944:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3948:	ab04      	add	r3, sp, #16
    394a:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    394e:	4b16      	ldr	r3, [pc, #88]	; (39a8 <pm_system_resume+0x78>)
    3950:	b163      	cbz	r3, 396c <pm_system_resume+0x3c>
		pm_power_state_exit_post_ops(info);
    3952:	f00a fbd5 	bl	e100 <pm_power_state_exit_post_ops>
	__asm__ volatile(
    3956:	f04f 0320 	mov.w	r3, #32
    395a:	f3ef 8511 	mrs	r5, BASEPRI
    395e:	f383 8812 	msr	BASEPRI_MAX, r3
    3962:	f3bf 8f6f 	isb	sy
    3966:	4b11      	ldr	r3, [pc, #68]	; (39ac <pm_system_resume+0x7c>)
    3968:	681c      	ldr	r4, [r3, #0]
    396a:	e00a      	b.n	3982 <pm_system_resume+0x52>
	__asm__ volatile(
    396c:	2300      	movs	r3, #0
    396e:	f383 8811 	msr	BASEPRI, r3
    3972:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    3976:	e7ee      	b.n	3956 <pm_system_resume+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3978:	4623      	mov	r3, r4
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    397a:	b10c      	cbz	r4, 3980 <pm_system_resume+0x50>
	return node->next;
    397c:	6823      	ldr	r3, [r4, #0]
    397e:	b143      	cbz	r3, 3992 <pm_system_resume+0x62>
{
    3980:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3982:	b134      	cbz	r4, 3992 <pm_system_resume+0x62>
			callback = notifier->state_exit;
    3984:	68a3      	ldr	r3, [r4, #8]
		if (callback) {
    3986:	2b00      	cmp	r3, #0
    3988:	d0f6      	beq.n	3978 <pm_system_resume+0x48>
			callback(z_power_state.state);
    398a:	4a06      	ldr	r2, [pc, #24]	; (39a4 <pm_system_resume+0x74>)
    398c:	7810      	ldrb	r0, [r2, #0]
    398e:	4798      	blx	r3
    3990:	e7f2      	b.n	3978 <pm_system_resume+0x48>
	__asm__ volatile(
    3992:	f385 8811 	msr	BASEPRI, r5
    3996:	f3bf 8f6f 	isb	sy
		pm_state_notify(false);
	}
}
    399a:	b005      	add	sp, #20
    399c:	bd30      	pop	{r4, r5, pc}
    399e:	4770      	bx	lr
    39a0:	20000008 	.word	0x20000008
    39a4:	2001caf0 	.word	0x2001caf0
    39a8:	0000e101 	.word	0x0000e101
    39ac:	2001cae8 	.word	0x2001cae8

000039b0 <pm_system_suspend>:
	return PM_STATE_ACTIVE;
}
#endif

enum pm_state pm_system_suspend(int32_t ticks)
{
    39b0:	b570      	push	{r4, r5, r6, lr}
    39b2:	b088      	sub	sp, #32
    39b4:	4606      	mov	r6, r0
	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);
	z_power_state = pm_policy_next_state(ticks);
    39b6:	4c2a      	ldr	r4, [pc, #168]	; (3a60 <pm_system_suspend+0xb0>)
    39b8:	466d      	mov	r5, sp
    39ba:	4601      	mov	r1, r0
    39bc:	4628      	mov	r0, r5
    39be:	f00a fd3c 	bl	e43a <pm_policy_next_state>
    39c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    39c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	if (z_power_state.state == PM_STATE_ACTIVE) {
    39ca:	7820      	ldrb	r0, [r4, #0]
    39cc:	2800      	cmp	r0, #0
    39ce:	d045      	beq.n	3a5c <pm_system_suspend+0xac>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
		return z_power_state.state;
	}
	post_ops_done = 0;
    39d0:	4b24      	ldr	r3, [pc, #144]	; (3a64 <pm_system_suspend+0xb4>)
    39d2:	2200      	movs	r2, #0
    39d4:	601a      	str	r2, [r3, #0]

	if (ticks != K_TICKS_FOREVER) {
    39d6:	f1b6 3fff 	cmp.w	r6, #4294967295
    39da:	d10c      	bne.n	39f6 <pm_system_suspend+0x46>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    39dc:	f007 ff36 	bl	b84c <k_sched_lock>
	__asm__ volatile(
    39e0:	f04f 0320 	mov.w	r3, #32
    39e4:	f3ef 8511 	mrs	r5, BASEPRI
    39e8:	f383 8812 	msr	BASEPRI_MAX, r3
    39ec:	f3bf 8f6f 	isb	sy
	return list->head;
    39f0:	4b1d      	ldr	r3, [pc, #116]	; (3a68 <pm_system_suspend+0xb8>)
    39f2:	681c      	ldr	r4, [r3, #0]
    39f4:	e016      	b.n	3a24 <pm_system_suspend+0x74>
		     k_us_to_ticks_ceil32(z_power_state.exit_latency_us), true);
    39f6:	68a3      	ldr	r3, [r4, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    39f8:	0c59      	lsrs	r1, r3, #17
    39fa:	03d8      	lsls	r0, r3, #15
    39fc:	4c1b      	ldr	r4, [pc, #108]	; (3a6c <pm_system_suspend+0xbc>)
    39fe:	4a1c      	ldr	r2, [pc, #112]	; (3a70 <pm_system_suspend+0xc0>)
    3a00:	2300      	movs	r3, #0
    3a02:	1900      	adds	r0, r0, r4
    3a04:	f04f 0400 	mov.w	r4, #0
    3a08:	eb44 0101 	adc.w	r1, r4, r1
    3a0c:	f7fd fb6c 	bl	10e8 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    3a10:	2101      	movs	r1, #1
    3a12:	1a30      	subs	r0, r6, r0
    3a14:	f00c faf6 	bl	10004 <z_set_timeout_expiry>
    3a18:	e7e0      	b.n	39dc <pm_system_suspend+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3a1a:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    3a1c:	b10c      	cbz	r4, 3a22 <pm_system_suspend+0x72>
	return node->next;
    3a1e:	6823      	ldr	r3, [r4, #0]
    3a20:	b143      	cbz	r3, 3a34 <pm_system_suspend+0x84>
{
    3a22:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3a24:	b134      	cbz	r4, 3a34 <pm_system_suspend+0x84>
			callback = notifier->state_entry;
    3a26:	6863      	ldr	r3, [r4, #4]
		if (callback) {
    3a28:	2b00      	cmp	r3, #0
    3a2a:	d0f6      	beq.n	3a1a <pm_system_suspend+0x6a>
			callback(z_power_state.state);
    3a2c:	4a0c      	ldr	r2, [pc, #48]	; (3a60 <pm_system_suspend+0xb0>)
    3a2e:	7810      	ldrb	r0, [r2, #0]
    3a30:	4798      	blx	r3
    3a32:	e7f2      	b.n	3a1a <pm_system_suspend+0x6a>
	__asm__ volatile(
    3a34:	f385 8811 	msr	BASEPRI, r5
    3a38:	f3bf 8f6f 	isb	sy
	pm_debug_start_timer();
	/* Enter power state */
	pm_state_notify(true);
	pm_state_set(z_power_state);
    3a3c:	4b08      	ldr	r3, [pc, #32]	; (3a60 <pm_system_suspend+0xb0>)
    3a3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3a42:	ab08      	add	r3, sp, #32
    3a44:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    3a48:	4b0a      	ldr	r3, [pc, #40]	; (3a74 <pm_system_suspend+0xc4>)
    3a4a:	b10b      	cbz	r3, 3a50 <pm_system_suspend+0xa0>
		pm_power_state_set(info);
    3a4c:	f7ff fede 	bl	380c <pm_power_state_set>
		/* Turn on peripherals and restore device states as necessary */
		pm_resume_devices();
	}
#endif
	pm_log_debug_info(z_power_state.state);
	pm_system_resume();
    3a50:	f7ff ff6e 	bl	3930 <pm_system_resume>
	k_sched_unlock();
    3a54:	f008 f8f8 	bl	bc48 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
	return z_power_state.state;
    3a58:	4b01      	ldr	r3, [pc, #4]	; (3a60 <pm_system_suspend+0xb0>)
    3a5a:	7818      	ldrb	r0, [r3, #0]
}
    3a5c:	b008      	add	sp, #32
    3a5e:	bd70      	pop	{r4, r5, r6, pc}
    3a60:	2001caf0 	.word	0x2001caf0
    3a64:	20000008 	.word	0x20000008
    3a68:	2001cae8 	.word	0x2001cae8
    3a6c:	000f423f 	.word	0x000f423f
    3a70:	000f4240 	.word	0x000f4240
    3a74:	0000380d 	.word	0x0000380d

00003a78 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    3a78:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    3a7a:	4802      	ldr	r0, [pc, #8]	; (3a84 <nrf_cc3xx_platform_abort_init+0xc>)
    3a7c:	f008 fc4c 	bl	c318 <nrf_cc3xx_platform_set_abort>
}
    3a80:	bd08      	pop	{r3, pc}
    3a82:	bf00      	nop
    3a84:	000551e0 	.word	0x000551e0

00003a88 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    3a88:	b308      	cbz	r0, 3ace <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x36>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3a8a:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    3a8c:	6843      	ldr	r3, [r0, #4]
    3a8e:	2b04      	cmp	r3, #4
    3a90:	d007      	beq.n	3aa2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa>
    3a92:	2b08      	cmp	r3, #8
    3a94:	d012      	beq.n	3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3a96:	b1fb      	cbz	r3, 3ad8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x40>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    3a98:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    3a9a:	f007 fdcb 	bl	b634 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    3a9e:	2000      	movs	r0, #0
    3aa0:	e014      	b.n	3acc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x34>
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    3aa2:	6803      	ldr	r3, [r0, #0]
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3aa4:	2200      	movs	r2, #0
    3aa6:	e8d3 1fef 	ldaex	r1, [r3]
    3aaa:	2901      	cmp	r1, #1
    3aac:	d103      	bne.n	3ab6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1e>
    3aae:	e8c3 2fe0 	stlex	r0, r2, [r3]
    3ab2:	2800      	cmp	r0, #0
    3ab4:	d1f7      	bne.n	3aa6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3ab6:	d10d      	bne.n	3ad4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3c>
    3ab8:	4610      	mov	r0, r2
    3aba:	e007      	b.n	3acc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x34>
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    3abc:	6803      	ldr	r3, [r0, #0]
    3abe:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    3ac0:	f503 7380 	add.w	r3, r3, #256	; 0x100
    3ac4:	2000      	movs	r0, #0
    3ac6:	4a05      	ldr	r2, [pc, #20]	; (3adc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x44>)
    3ac8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    }
}
    3acc:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    3ace:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    3ad2:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3ad4:	4802      	ldr	r0, [pc, #8]	; (3ae0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x48>)
    3ad6:	e7f9      	b.n	3acc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x34>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    3ad8:	4802      	ldr	r0, [pc, #8]	; (3ae4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4c>)
    3ada:	e7f7      	b.n	3acc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x34>
    3adc:	50030000 	.word	0x50030000
    3ae0:	ffff8fe9 	.word	0xffff8fe9
    3ae4:	ffff8fea 	.word	0xffff8fea

00003ae8 <mutex_lock_platform>:
    if(mutex == NULL) {
    3ae8:	b370      	cbz	r0, 3b48 <mutex_lock_platform+0x60>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3aea:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    3aec:	6843      	ldr	r3, [r0, #4]
    3aee:	2b04      	cmp	r3, #4
    3af0:	d004      	beq.n	3afc <mutex_lock_platform+0x14>
    3af2:	2b08      	cmp	r3, #8
    3af4:	d00f      	beq.n	3b16 <mutex_lock_platform+0x2e>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3af6:	b9c3      	cbnz	r3, 3b2a <mutex_lock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    3af8:	4815      	ldr	r0, [pc, #84]	; (3b50 <mutex_lock_platform+0x68>)
    3afa:	e00b      	b.n	3b14 <mutex_lock_platform+0x2c>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    3afc:	6803      	ldr	r3, [r0, #0]
    3afe:	2201      	movs	r2, #1
    3b00:	e8d3 1fef 	ldaex	r1, [r3]
    3b04:	2900      	cmp	r1, #0
    3b06:	d103      	bne.n	3b10 <mutex_lock_platform+0x28>
    3b08:	e8c3 2fe0 	stlex	r0, r2, [r3]
    3b0c:	2800      	cmp	r0, #0
    3b0e:	d1f7      	bne.n	3b00 <mutex_lock_platform+0x18>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3b10:	d116      	bne.n	3b40 <mutex_lock_platform+0x58>
    3b12:	2000      	movs	r0, #0
}
    3b14:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    3b16:	6803      	ldr	r3, [r0, #0]
    3b18:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    3b1a:	f503 7380 	add.w	r3, r3, #256	; 0x100
    3b1e:	4a0d      	ldr	r2, [pc, #52]	; (3b54 <mutex_lock_platform+0x6c>)
    3b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3b24:	b973      	cbnz	r3, 3b44 <mutex_lock_platform+0x5c>
    3b26:	2000      	movs	r0, #0
    3b28:	e7f4      	b.n	3b14 <mutex_lock_platform+0x2c>
        p_mutex = (struct k_mutex *)mutex->mutex;
    3b2a:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    3b2c:	f04f 32ff 	mov.w	r2, #4294967295
    3b30:	f04f 33ff 	mov.w	r3, #4294967295
    3b34:	f007 fcf4 	bl	b520 <z_impl_k_mutex_lock>
        if (ret == 0) {
    3b38:	2800      	cmp	r0, #0
    3b3a:	d0eb      	beq.n	3b14 <mutex_lock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    3b3c:	4806      	ldr	r0, [pc, #24]	; (3b58 <mutex_lock_platform+0x70>)
    3b3e:	e7e9      	b.n	3b14 <mutex_lock_platform+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3b40:	4805      	ldr	r0, [pc, #20]	; (3b58 <mutex_lock_platform+0x70>)
    3b42:	e7e7      	b.n	3b14 <mutex_lock_platform+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3b44:	4804      	ldr	r0, [pc, #16]	; (3b58 <mutex_lock_platform+0x70>)
    3b46:	e7e5      	b.n	3b14 <mutex_lock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    3b48:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    3b4c:	4770      	bx	lr
    3b4e:	bf00      	nop
    3b50:	ffff8fea 	.word	0xffff8fea
    3b54:	50030000 	.word	0x50030000
    3b58:	ffff8fe9 	.word	0xffff8fe9

00003b5c <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3b5c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    3b5e:	4604      	mov	r4, r0
    3b60:	b190      	cbz	r0, 3b88 <mutex_free_platform+0x2c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    3b62:	6863      	ldr	r3, [r4, #4]
    3b64:	2b04      	cmp	r3, #4
    3b66:	d00e      	beq.n	3b86 <mutex_free_platform+0x2a>
    3b68:	2b08      	cmp	r3, #8
    3b6a:	d00c      	beq.n	3b86 <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3b6c:	b15b      	cbz	r3, 3b86 <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    3b6e:	f013 0f02 	tst.w	r3, #2
    3b72:	d10e      	bne.n	3b92 <mutex_free_platform+0x36>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    3b74:	6823      	ldr	r3, [r4, #0]

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    3b76:	2200      	movs	r2, #0
    3b78:	601a      	str	r2, [r3, #0]
    3b7a:	605a      	str	r2, [r3, #4]
    3b7c:	609a      	str	r2, [r3, #8]
    3b7e:	60da      	str	r2, [r3, #12]
    3b80:	611a      	str	r2, [r3, #16]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    3b82:	2300      	movs	r3, #0
    3b84:	6063      	str	r3, [r4, #4]
}
    3b86:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    3b88:	4b05      	ldr	r3, [pc, #20]	; (3ba0 <mutex_free_platform+0x44>)
    3b8a:	685b      	ldr	r3, [r3, #4]
    3b8c:	4805      	ldr	r0, [pc, #20]	; (3ba4 <mutex_free_platform+0x48>)
    3b8e:	4798      	blx	r3
    3b90:	e7e7      	b.n	3b62 <mutex_free_platform+0x6>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    3b92:	4621      	mov	r1, r4
    3b94:	4804      	ldr	r0, [pc, #16]	; (3ba8 <mutex_free_platform+0x4c>)
    3b96:	f00c f86b 	bl	fc70 <k_mem_slab_free>
        mutex->mutex = NULL;
    3b9a:	2300      	movs	r3, #0
    3b9c:	6023      	str	r3, [r4, #0]
    3b9e:	e7f0      	b.n	3b82 <mutex_free_platform+0x26>
    3ba0:	20000070 	.word	0x20000070
    3ba4:	000551e8 	.word	0x000551e8
    3ba8:	2001cafc 	.word	0x2001cafc

00003bac <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3bac:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    3bae:	4604      	mov	r4, r0
    3bb0:	b178      	cbz	r0, 3bd2 <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    3bb2:	6863      	ldr	r3, [r4, #4]
    3bb4:	2b04      	cmp	r3, #4
    3bb6:	d00b      	beq.n	3bd0 <mutex_init_platform+0x24>
    3bb8:	2b08      	cmp	r3, #8
    3bba:	d009      	beq.n	3bd0 <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    3bbc:	b90b      	cbnz	r3, 3bc2 <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    3bbe:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    3bc0:	b163      	cbz	r3, 3bdc <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    3bc2:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    3bc4:	f00c f8c5 	bl	fd52 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    3bc8:	6863      	ldr	r3, [r4, #4]
    3bca:	f043 0301 	orr.w	r3, r3, #1
    3bce:	6063      	str	r3, [r4, #4]
}
    3bd0:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    3bd2:	4b10      	ldr	r3, [pc, #64]	; (3c14 <mutex_init_platform+0x68>)
    3bd4:	685b      	ldr	r3, [r3, #4]
    3bd6:	4810      	ldr	r0, [pc, #64]	; (3c18 <mutex_init_platform+0x6c>)
    3bd8:	4798      	blx	r3
    3bda:	e7ea      	b.n	3bb2 <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    3bdc:	f04f 32ff 	mov.w	r2, #4294967295
    3be0:	f04f 33ff 	mov.w	r3, #4294967295
    3be4:	4621      	mov	r1, r4
    3be6:	480d      	ldr	r0, [pc, #52]	; (3c1c <mutex_init_platform+0x70>)
    3be8:	f007 fbc6 	bl	b378 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    3bec:	b908      	cbnz	r0, 3bf2 <mutex_init_platform+0x46>
    3bee:	6823      	ldr	r3, [r4, #0]
    3bf0:	b91b      	cbnz	r3, 3bfa <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    3bf2:	4b08      	ldr	r3, [pc, #32]	; (3c14 <mutex_init_platform+0x68>)
    3bf4:	685b      	ldr	r3, [r3, #4]
    3bf6:	480a      	ldr	r0, [pc, #40]	; (3c20 <mutex_init_platform+0x74>)
    3bf8:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    3bfa:	6823      	ldr	r3, [r4, #0]
    3bfc:	2200      	movs	r2, #0
    3bfe:	601a      	str	r2, [r3, #0]
    3c00:	605a      	str	r2, [r3, #4]
    3c02:	609a      	str	r2, [r3, #8]
    3c04:	60da      	str	r2, [r3, #12]
    3c06:	611a      	str	r2, [r3, #16]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    3c08:	6863      	ldr	r3, [r4, #4]
    3c0a:	f043 0302 	orr.w	r3, r3, #2
    3c0e:	6063      	str	r3, [r4, #4]
    3c10:	e7d7      	b.n	3bc2 <mutex_init_platform+0x16>
    3c12:	bf00      	nop
    3c14:	20000070 	.word	0x20000070
    3c18:	000551e8 	.word	0x000551e8
    3c1c:	2001cafc 	.word	0x2001cafc
    3c20:	00055210 	.word	0x00055210

00003c24 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    3c24:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    3c26:	2340      	movs	r3, #64	; 0x40
    3c28:	2214      	movs	r2, #20
    3c2a:	4904      	ldr	r1, [pc, #16]	; (3c3c <nrf_cc3xx_platform_mutex_init+0x18>)
    3c2c:	4804      	ldr	r0, [pc, #16]	; (3c40 <nrf_cc3xx_platform_mutex_init+0x1c>)
    3c2e:	f00c f810 	bl	fc52 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    3c32:	4904      	ldr	r1, [pc, #16]	; (3c44 <nrf_cc3xx_platform_mutex_init+0x20>)
    3c34:	4804      	ldr	r0, [pc, #16]	; (3c48 <nrf_cc3xx_platform_mutex_init+0x24>)
    3c36:	f008 fbcd 	bl	c3d4 <nrf_cc3xx_platform_set_mutexes>
}
    3c3a:	bd08      	pop	{r3, pc}
    3c3c:	2001cb1c 	.word	0x2001cb1c
    3c40:	2001cafc 	.word	0x2001cafc
    3c44:	00055250 	.word	0x00055250
    3c48:	00055240 	.word	0x00055240

00003c4c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    3c4c:	4901      	ldr	r1, [pc, #4]	; (3c54 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    3c4e:	2210      	movs	r2, #16
	str	r2, [r1]
    3c50:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    3c52:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    3c54:	e000ed10 	.word	0xe000ed10

00003c58 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    3c58:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    3c5a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    3c5c:	f380 8811 	msr	BASEPRI, r0
	isb
    3c60:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    3c64:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    3c68:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    3c6a:	b662      	cpsie	i
	isb
    3c6c:	f3bf 8f6f 	isb	sy

	bx	lr
    3c70:	4770      	bx	lr
    3c72:	bf00      	nop

00003c74 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    3c74:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    3c76:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    3c78:	f381 8811 	msr	BASEPRI, r1

	wfe
    3c7c:	bf20      	wfe

	msr	BASEPRI, r0
    3c7e:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    3c82:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    3c84:	4770      	bx	lr
    3c86:	bf00      	nop

00003c88 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    3c88:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    3c8a:	2b00      	cmp	r3, #0
    3c8c:	db08      	blt.n	3ca0 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3c8e:	f000 001f 	and.w	r0, r0, #31
    3c92:	095b      	lsrs	r3, r3, #5
    3c94:	2201      	movs	r2, #1
    3c96:	fa02 f000 	lsl.w	r0, r2, r0
    3c9a:	4a02      	ldr	r2, [pc, #8]	; (3ca4 <arch_irq_enable+0x1c>)
    3c9c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    3ca0:	4770      	bx	lr
    3ca2:	bf00      	nop
    3ca4:	e000e100 	.word	0xe000e100

00003ca8 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    3ca8:	0942      	lsrs	r2, r0, #5
    3caa:	4b05      	ldr	r3, [pc, #20]	; (3cc0 <arch_irq_is_enabled+0x18>)
    3cac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3cb0:	f000 001f 	and.w	r0, r0, #31
    3cb4:	2301      	movs	r3, #1
    3cb6:	fa03 f000 	lsl.w	r0, r3, r0
}
    3cba:	4010      	ands	r0, r2
    3cbc:	4770      	bx	lr
    3cbe:	bf00      	nop
    3cc0:	e000e100 	.word	0xe000e100

00003cc4 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    3cc4:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    3cc6:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    3cc8:	2b00      	cmp	r3, #0
    3cca:	db08      	blt.n	3cde <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3ccc:	0149      	lsls	r1, r1, #5
    3cce:	b2c9      	uxtb	r1, r1
    3cd0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3cd4:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3cd8:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    3cdc:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3cde:	f000 000f 	and.w	r0, r0, #15
    3ce2:	0149      	lsls	r1, r1, #5
    3ce4:	b2c9      	uxtb	r1, r1
    3ce6:	4b01      	ldr	r3, [pc, #4]	; (3cec <z_arm_irq_priority_set+0x28>)
    3ce8:	5419      	strb	r1, [r3, r0]
}
    3cea:	4770      	bx	lr
    3cec:	e000ed14 	.word	0xe000ed14

00003cf0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    3cf0:	bf30      	wfi
    b z_SysNmiOnReset
    3cf2:	f7ff bffd 	b.w	3cf0 <z_SysNmiOnReset>
    3cf6:	bf00      	nop

00003cf8 <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    3cf8:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    3cfa:	4b0b      	ldr	r3, [pc, #44]	; (3d28 <z_arm_prep_c+0x30>)
    3cfc:	4a0b      	ldr	r2, [pc, #44]	; (3d2c <z_arm_prep_c+0x34>)
    3cfe:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    3d02:	609a      	str	r2, [r3, #8]
    3d04:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3d08:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    3d0c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    3d10:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    3d14:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    3d18:	f007 face 	bl	b2b8 <z_bss_zero>
	z_data_copy();
    3d1c:	f008 f900 	bl	bf20 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    3d20:	f000 f9d2 	bl	40c8 <z_arm_interrupt_init>
	z_cstart();
    3d24:	f007 fad4 	bl	b2d0 <z_cstart>
    3d28:	e000ed00 	.word	0xe000ed00
    3d2c:	00000000 	.word	0x00000000

00003d30 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    3d30:	4a09      	ldr	r2, [pc, #36]	; (3d58 <arch_swap+0x28>)
    3d32:	6893      	ldr	r3, [r2, #8]
    3d34:	6758      	str	r0, [r3, #116]	; 0x74
	_current->arch.swap_return_value = _k_neg_eagain;
    3d36:	4909      	ldr	r1, [pc, #36]	; (3d5c <arch_swap+0x2c>)
    3d38:	6809      	ldr	r1, [r1, #0]
    3d3a:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3d3c:	4908      	ldr	r1, [pc, #32]	; (3d60 <arch_swap+0x30>)
    3d3e:	684b      	ldr	r3, [r1, #4]
    3d40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    3d44:	604b      	str	r3, [r1, #4]
    3d46:	2300      	movs	r3, #0
    3d48:	f383 8811 	msr	BASEPRI, r3
    3d4c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    3d50:	6893      	ldr	r3, [r2, #8]
}
    3d52:	6f98      	ldr	r0, [r3, #120]	; 0x78
    3d54:	4770      	bx	lr
    3d56:	bf00      	nop
    3d58:	2001d1d0 	.word	0x2001d1d0
    3d5c:	000577f4 	.word	0x000577f4
    3d60:	e000ed00 	.word	0xe000ed00

00003d64 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    3d64:	4913      	ldr	r1, [pc, #76]	; (3db4 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    3d66:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    3d68:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    3d6c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    3d6e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    3d72:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3d76:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    3d78:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    3d7c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    3d80:	4f0d      	ldr	r7, [pc, #52]	; (3db8 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    3d82:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    3d86:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    3d88:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    3d8a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    3d8c:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    3d8e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    3d90:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    3d92:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    3d96:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    3d9a:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    3d9e:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    3da2:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    3da6:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    3da8:	f00a fb66 	bl	e478 <configure_builtin_stack_guard>
    pop {r2, lr}
    3dac:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    3db0:	4770      	bx	lr
    3db2:	0000      	.short	0x0000
    ldr r1, =_kernel
    3db4:	2001d1d0 	.word	0x2001d1d0
    ldr v4, =_SCS_ICSR
    3db8:	e000ed04 	.word	0xe000ed04

00003dbc <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    3dbc:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    3dc0:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    3dc2:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    3dc6:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    3dca:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    3dcc:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    3dd0:	2902      	cmp	r1, #2
    beq _oops
    3dd2:	d0ff      	beq.n	3dd4 <_oops>

00003dd4 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    3dd4:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    3dd6:	f00a fb3d 	bl	e454 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    3dda:	bd01      	pop	{r0, pc}

00003ddc <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    3ddc:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    3dde:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    3de2:	490c      	ldr	r1, [pc, #48]	; (3e14 <arch_new_thread+0x38>)
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    3de4:	f021 0101 	bic.w	r1, r1, #1
    3de8:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    3dec:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    3df0:	9b01      	ldr	r3, [sp, #4]
    3df2:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    3df6:	9b02      	ldr	r3, [sp, #8]
    3df8:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    3dfc:	9b03      	ldr	r3, [sp, #12]
    3dfe:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    3e02:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    3e06:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    3e0a:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    3e0c:	2300      	movs	r3, #0
    3e0e:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    3e10:	bc10      	pop	{r4}
    3e12:	4770      	bx	lr
    3e14:	0000decb 	.word	0x0000decb

00003e18 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    3e18:	4b08      	ldr	r3, [pc, #32]	; (3e3c <arch_switch_to_main_thread+0x24>)
    3e1a:	6098      	str	r0, [r3, #8]
#endif

#if defined(CONFIG_BUILTIN_STACK_GUARD)
	/* Set PSPLIM register for built-in stack guarding of main thread. */
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
	__set_PSPLIM(main_thread->stack_info.start);
    3e1c:	6e43      	ldr	r3, [r0, #100]	; 0x64
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    3e1e:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    3e22:	4610      	mov	r0, r2
    3e24:	f381 8809 	msr	PSP, r1
    3e28:	2100      	movs	r1, #0
    3e2a:	b663      	cpsie	if
    3e2c:	f381 8811 	msr	BASEPRI, r1
    3e30:	f3bf 8f6f 	isb	sy
    3e34:	2200      	movs	r2, #0
    3e36:	2300      	movs	r3, #0
    3e38:	f00a f847 	bl	deca <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    3e3c:	2001d1d0 	.word	0x2001d1d0

00003e40 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    3e40:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    3e42:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    3e44:	4a0b      	ldr	r2, [pc, #44]	; (3e74 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    3e46:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    3e48:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    3e4a:	bf1e      	ittt	ne
	movne	r1, #0
    3e4c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    3e4e:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    3e50:	f00b ff57 	blne	fd02 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    3e54:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    3e56:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    3e5a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    3e5e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    3e62:	4905      	ldr	r1, [pc, #20]	; (3e78 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    3e64:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    3e66:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    3e68:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    3e6a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    3e6e:	4903      	ldr	r1, [pc, #12]	; (3e7c <_isr_wrapper+0x3c>)
	bx r1
    3e70:	4708      	bx	r1
    3e72:	0000      	.short	0x0000
	ldr r2, =_kernel
    3e74:	2001d1d0 	.word	0x2001d1d0
	ldr r1, =_sw_isr_table
    3e78:	00010d78 	.word	0x00010d78
	ldr r1, =z_arm_int_exit
    3e7c:	00003e81 	.word	0x00003e81

00003e80 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    3e80:	4b04      	ldr	r3, [pc, #16]	; (3e94 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    3e82:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    3e84:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    3e86:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    3e88:	d003      	beq.n	3e92 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    3e8a:	4903      	ldr	r1, [pc, #12]	; (3e98 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    3e8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    3e90:	600a      	str	r2, [r1, #0]

00003e92 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    3e92:	4770      	bx	lr
	ldr r3, =_kernel
    3e94:	2001d1d0 	.word	0x2001d1d0
	ldr r1, =_SCS_ICSR
    3e98:	e000ed04 	.word	0xe000ed04

00003e9c <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    3e9c:	b510      	push	{r4, lr}
    3e9e:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    3ea0:	4b13      	ldr	r3, [pc, #76]	; (3ef0 <mem_manage_fault+0x54>)
    3ea2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    3ea4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    3ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ea8:	f013 0f02 	tst.w	r3, #2
    3eac:	d00b      	beq.n	3ec6 <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    3eae:	4b10      	ldr	r3, [pc, #64]	; (3ef0 <mem_manage_fault+0x54>)
    3eb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    3eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3eb4:	f013 0f80 	tst.w	r3, #128	; 0x80
    3eb8:	d005      	beq.n	3ec6 <mem_manage_fault+0x2a>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    3eba:	b121      	cbz	r1, 3ec6 <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    3ebc:	4a0c      	ldr	r2, [pc, #48]	; (3ef0 <mem_manage_fault+0x54>)
    3ebe:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3ec0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    3ec4:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    3ec6:	4b0a      	ldr	r3, [pc, #40]	; (3ef0 <mem_manage_fault+0x54>)
    3ec8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    3eca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ece:	f013 0f10 	tst.w	r3, #16
    3ed2:	d101      	bne.n	3ed8 <mem_manage_fault+0x3c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    3ed4:	4b06      	ldr	r3, [pc, #24]	; (3ef0 <mem_manage_fault+0x54>)
    3ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    3ed8:	4a05      	ldr	r2, [pc, #20]	; (3ef0 <mem_manage_fault+0x54>)
    3eda:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3edc:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    3ee0:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    3ee2:	2101      	movs	r1, #1
    3ee4:	f00a fad3 	bl	e48e <memory_fault_recoverable>
    3ee8:	7020      	strb	r0, [r4, #0]

	return reason;
}
    3eea:	2000      	movs	r0, #0
    3eec:	bd10      	pop	{r4, pc}
    3eee:	bf00      	nop
    3ef0:	e000ed00 	.word	0xe000ed00

00003ef4 <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    3ef4:	b510      	push	{r4, lr}
    3ef6:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    3ef8:	4b12      	ldr	r3, [pc, #72]	; (3f44 <bus_fault+0x50>)
    3efa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    3efc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    3efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f00:	f413 7f00 	tst.w	r3, #512	; 0x200
    3f04:	d00b      	beq.n	3f1e <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    3f06:	4b0f      	ldr	r3, [pc, #60]	; (3f44 <bus_fault+0x50>)
    3f08:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    3f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f0c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3f10:	d005      	beq.n	3f1e <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    3f12:	b121      	cbz	r1, 3f1e <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    3f14:	4a0b      	ldr	r2, [pc, #44]	; (3f44 <bus_fault+0x50>)
    3f16:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f18:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    3f1c:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    3f1e:	4b09      	ldr	r3, [pc, #36]	; (3f44 <bus_fault+0x50>)
    3f20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    3f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f24:	f413 7f80 	tst.w	r3, #256	; 0x100
    3f28:	d101      	bne.n	3f2e <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3f2a:	4b06      	ldr	r3, [pc, #24]	; (3f44 <bus_fault+0x50>)
    3f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3f2e:	4a05      	ldr	r2, [pc, #20]	; (3f44 <bus_fault+0x50>)
    3f30:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f32:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    3f36:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    3f38:	2101      	movs	r1, #1
    3f3a:	f00a faa8 	bl	e48e <memory_fault_recoverable>
    3f3e:	7020      	strb	r0, [r4, #0]

	return reason;
}
    3f40:	2000      	movs	r0, #0
    3f42:	bd10      	pop	{r4, pc}
    3f44:	e000ed00 	.word	0xe000ed00

00003f48 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    3f48:	4b0a      	ldr	r3, [pc, #40]	; (3f74 <usage_fault+0x2c>)
    3f4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    3f4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    3f4e:	6a98      	ldr	r0, [r3, #40]	; 0x28
    3f50:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
    3f54:	d10b      	bne.n	3f6e <usage_fault+0x26>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    3f56:	4b07      	ldr	r3, [pc, #28]	; (3f74 <usage_fault+0x2c>)
    3f58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    3f5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    3f5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    3f5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3f60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3f62:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    3f66:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    3f6a:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    3f6c:	4770      	bx	lr
		reason = K_ERR_STACK_CHK_FAIL;
    3f6e:	2002      	movs	r0, #2
    3f70:	e7f1      	b.n	3f56 <usage_fault+0xe>
    3f72:	bf00      	nop
    3f74:	e000ed00 	.word	0xe000ed00

00003f78 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    3f78:	b510      	push	{r4, lr}
    3f7a:	4604      	mov	r4, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    3f7c:	2300      	movs	r3, #0
    3f7e:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    3f80:	4b1b      	ldr	r3, [pc, #108]	; (3ff0 <hard_fault+0x78>)
    3f82:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    3f84:	f010 0002 	ands.w	r0, r0, #2
    3f88:	d12d      	bne.n	3fe6 <hard_fault+0x6e>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    3f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3f8c:	2b00      	cmp	r3, #0
    3f8e:	db2b      	blt.n	3fe8 <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    3f90:	4b17      	ldr	r3, [pc, #92]	; (3ff0 <hard_fault+0x78>)
    3f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3f94:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    3f98:	d027      	beq.n	3fea <hard_fault+0x72>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    3f9a:	69a3      	ldr	r3, [r4, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    3f9c:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    3fa0:	f64d 7302 	movw	r3, #57090	; 0xdf02
    3fa4:	429a      	cmp	r2, r3
    3fa6:	d010      	beq.n	3fca <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    3fa8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3fac:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    3fb0:	781b      	ldrb	r3, [r3, #0]
    3fb2:	b963      	cbnz	r3, 3fce <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    3fb4:	4b0f      	ldr	r3, [pc, #60]	; (3ff4 <hard_fault+0x7c>)
    3fb6:	781b      	ldrb	r3, [r3, #0]
    3fb8:	b97b      	cbnz	r3, 3fda <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    3fba:	4b0f      	ldr	r3, [pc, #60]	; (3ff8 <hard_fault+0x80>)
    3fbc:	881b      	ldrh	r3, [r3, #0]
    3fbe:	b29b      	uxth	r3, r3
    3fc0:	b193      	cbz	r3, 3fe8 <hard_fault+0x70>
			reason = usage_fault(esf);
    3fc2:	4620      	mov	r0, r4
    3fc4:	f7ff ffc0 	bl	3f48 <usage_fault>
    3fc8:	e00e      	b.n	3fe8 <hard_fault+0x70>
			reason = esf->basic.r0;
    3fca:	6820      	ldr	r0, [r4, #0]
    3fcc:	e00c      	b.n	3fe8 <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    3fce:	460a      	mov	r2, r1
    3fd0:	2101      	movs	r1, #1
    3fd2:	4620      	mov	r0, r4
    3fd4:	f7ff ff62 	bl	3e9c <mem_manage_fault>
    3fd8:	e006      	b.n	3fe8 <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    3fda:	460a      	mov	r2, r1
    3fdc:	2101      	movs	r1, #1
    3fde:	4620      	mov	r0, r4
    3fe0:	f7ff ff88 	bl	3ef4 <bus_fault>
    3fe4:	e000      	b.n	3fe8 <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    3fe6:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    3fe8:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    3fea:	4618      	mov	r0, r3
	return reason;
    3fec:	e7fc      	b.n	3fe8 <hard_fault+0x70>
    3fee:	bf00      	nop
    3ff0:	e000ed00 	.word	0xe000ed00
    3ff4:	e000ed29 	.word	0xe000ed29
    3ff8:	e000ed2a 	.word	0xe000ed2a

00003ffc <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    3ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ffe:	b08b      	sub	sp, #44	; 0x2c
    4000:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    4002:	4b25      	ldr	r3, [pc, #148]	; (4098 <CONFIG_FPROTECT_BLOCK_SIZE+0x98>)
    4004:	6859      	ldr	r1, [r3, #4]
    4006:	f3c1 0108 	ubfx	r1, r1, #0, #9
    400a:	2300      	movs	r3, #0
    400c:	f383 8811 	msr	BASEPRI, r3
    4010:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    4014:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    4018:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    401c:	d115      	bne.n	404a <CONFIG_FPROTECT_BLOCK_SIZE+0x4a>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    401e:	f002 030c 	and.w	r3, r2, #12
    4022:	2b08      	cmp	r3, #8
    4024:	d014      	beq.n	4050 <CONFIG_FPROTECT_BLOCK_SIZE+0x50>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    4026:	f012 0f08 	tst.w	r2, #8
    402a:	d00b      	beq.n	4044 <CONFIG_FPROTECT_BLOCK_SIZE+0x44>
	*nested_exc = false;
    402c:	2700      	movs	r7, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    402e:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    4032:	4620      	mov	r0, r4
    4034:	f00a fa30 	bl	e498 <fault_handle>
    4038:	4606      	mov	r6, r0
	if (recoverable) {
    403a:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    403e:	b153      	cbz	r3, 4056 <CONFIG_FPROTECT_BLOCK_SIZE+0x56>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    4040:	b00b      	add	sp, #44	; 0x2c
    4042:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    4044:	4604      	mov	r4, r0
			*nested_exc = true;
    4046:	2701      	movs	r7, #1
    4048:	e7f1      	b.n	402e <CONFIG_FPROTECT_BLOCK_SIZE+0x2e>
	*nested_exc = false;
    404a:	2700      	movs	r7, #0
		return NULL;
    404c:	463c      	mov	r4, r7
    404e:	e7ee      	b.n	402e <CONFIG_FPROTECT_BLOCK_SIZE+0x2e>
	*nested_exc = false;
    4050:	2700      	movs	r7, #0
		return NULL;
    4052:	463c      	mov	r4, r7
    4054:	e7eb      	b.n	402e <CONFIG_FPROTECT_BLOCK_SIZE+0x2e>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    4056:	ad01      	add	r5, sp, #4
    4058:	6820      	ldr	r0, [r4, #0]
    405a:	6861      	ldr	r1, [r4, #4]
    405c:	68a2      	ldr	r2, [r4, #8]
    405e:	68e3      	ldr	r3, [r4, #12]
    4060:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    4062:	6920      	ldr	r0, [r4, #16]
    4064:	6961      	ldr	r1, [r4, #20]
    4066:	69a2      	ldr	r2, [r4, #24]
    4068:	69e3      	ldr	r3, [r4, #28]
    406a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	if (nested_exc) {
    406c:	b14f      	cbz	r7, 4082 <CONFIG_FPROTECT_BLOCK_SIZE+0x82>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    406e:	9b08      	ldr	r3, [sp, #32]
    4070:	f3c3 0208 	ubfx	r2, r3, #0, #9
    4074:	b95a      	cbnz	r2, 408e <CONFIG_FPROTECT_BLOCK_SIZE+0x8e>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    4076:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    407a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    407e:	9308      	str	r3, [sp, #32]
    4080:	e005      	b.n	408e <CONFIG_FPROTECT_BLOCK_SIZE+0x8e>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    4082:	9b08      	ldr	r3, [sp, #32]
    4084:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    4088:	f023 0301 	bic.w	r3, r3, #1
    408c:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    408e:	a901      	add	r1, sp, #4
    4090:	4630      	mov	r0, r6
    4092:	f00a f9db 	bl	e44c <z_arm_fatal_error>
    4096:	e7d3      	b.n	4040 <CONFIG_FPROTECT_BLOCK_SIZE+0x40>
    4098:	e000ed00 	.word	0xe000ed00

0000409c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    409c:	4b04      	ldr	r3, [pc, #16]	; (40b0 <z_arm_fault_init+0x14>)
    409e:	695a      	ldr	r2, [r3, #20]
    40a0:	f042 0210 	orr.w	r2, r2, #16
    40a4:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    40a6:	695a      	ldr	r2, [r3, #20]
    40a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    40ac:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    40ae:	4770      	bx	lr
    40b0:	e000ed00 	.word	0xe000ed00

000040b4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    40b4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    40b8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    40bc:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    40be:	4672      	mov	r2, lr
	bl z_arm_fault
    40c0:	f7ff ff9c 	bl	3ffc <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    40c4:	bd01      	pop	{r0, pc}
    40c6:	bf00      	nop

000040c8 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    40c8:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    40ca:	e006      	b.n	40da <z_arm_interrupt_init+0x12>
    40cc:	f002 010f 	and.w	r1, r2, #15
    40d0:	4b09      	ldr	r3, [pc, #36]	; (40f8 <z_arm_interrupt_init+0x30>)
    40d2:	440b      	add	r3, r1
    40d4:	2120      	movs	r1, #32
    40d6:	7619      	strb	r1, [r3, #24]
    40d8:	3201      	adds	r2, #1
    40da:	2a44      	cmp	r2, #68	; 0x44
    40dc:	dc0a      	bgt.n	40f4 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    40de:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    40e0:	2b00      	cmp	r3, #0
    40e2:	dbf3      	blt.n	40cc <z_arm_interrupt_init+0x4>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    40e4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    40e8:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    40ec:	2120      	movs	r1, #32
    40ee:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    40f2:	e7f1      	b.n	40d8 <z_arm_interrupt_init+0x10>
	}
}
    40f4:	4770      	bx	lr
    40f6:	bf00      	nop
    40f8:	e000ecfc 	.word	0xe000ecfc

000040fc <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    40fc:	2000      	movs	r0, #0
    msr CONTROL, r0
    40fe:	f380 8814 	msr	CONTROL, r0
    isb
    4102:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    4106:	2000      	movs	r0, #0
    msr MSPLIM, r0
    4108:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    410c:	f380 880b 	msr	PSPLIM, r0
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    4110:	f00c fdc0 	bl	10c94 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    4114:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    4116:	490e      	ldr	r1, [pc, #56]	; (4150 <__start+0x54>)
    str r0, [r1]
    4118:	6008      	str	r0, [r1, #0]
    dsb
    411a:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    411e:	480d      	ldr	r0, [pc, #52]	; (4154 <__start+0x58>)
    msr msp, r0
    4120:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    4124:	f000 f83c 	bl	41a0 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    4128:	2020      	movs	r0, #32
    msr BASEPRI, r0
    412a:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    412e:	480a      	ldr	r0, [pc, #40]	; (4158 <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    4130:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    4134:	1840      	adds	r0, r0, r1
    msr PSP, r0
    4136:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    413a:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    413e:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    4140:	4308      	orrs	r0, r1
    msr CONTROL, r0
    4142:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    4146:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    414a:	f7ff fdd5 	bl	3cf8 <z_arm_prep_c>
    414e:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    4150:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    4154:	20025400 	.word	0x20025400
    ldr r0, =z_interrupt_stacks
    4158:	20025540 	.word	0x20025540

0000415c <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    415c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    4160:	4905      	ldr	r1, [pc, #20]	; (4178 <sys_arch_reboot+0x1c>)
    4162:	68ca      	ldr	r2, [r1, #12]
    4164:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4168:	4b04      	ldr	r3, [pc, #16]	; (417c <sys_arch_reboot+0x20>)
    416a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    416c:	60cb      	str	r3, [r1, #12]
    416e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    4172:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    4174:	e7fd      	b.n	4172 <sys_arch_reboot+0x16>
    4176:	bf00      	nop
    4178:	e000ed00 	.word	0xe000ed00
    417c:	05fa0004 	.word	0x05fa0004

00004180 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    4180:	4b06      	ldr	r3, [pc, #24]	; (419c <z_arm_clear_arm_mpu_config+0x1c>)
    4182:	6818      	ldr	r0, [r3, #0]
	int num_regions =
    4184:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    4188:	2300      	movs	r3, #0
    418a:	4283      	cmp	r3, r0
    418c:	da05      	bge.n	419a <z_arm_clear_arm_mpu_config+0x1a>
* \param mpu Pointer to MPU to be used.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
    418e:	4a03      	ldr	r2, [pc, #12]	; (419c <z_arm_clear_arm_mpu_config+0x1c>)
    4190:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    4192:	2100      	movs	r1, #0
    4194:	6111      	str	r1, [r2, #16]
    4196:	3301      	adds	r3, #1
    4198:	e7f7      	b.n	418a <z_arm_clear_arm_mpu_config+0xa>
		ARM_MPU_ClrRegion(i);
	}
}
    419a:	4770      	bx	lr
    419c:	e000ed90 	.word	0xe000ed90

000041a0 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    41a0:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    41a2:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    41a4:	2400      	movs	r4, #0
    41a6:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    41aa:	f7ff ffe9 	bl	4180 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    41ae:	4623      	mov	r3, r4
    41b0:	2b0f      	cmp	r3, #15
    41b2:	d809      	bhi.n	41c8 <z_arm_init_arch_hw_at_boot+0x28>
		NVIC->ICER[i] = 0xFFFFFFFF;
    41b4:	f103 0120 	add.w	r1, r3, #32
    41b8:	4a0d      	ldr	r2, [pc, #52]	; (41f0 <z_arm_init_arch_hw_at_boot+0x50>)
    41ba:	f04f 30ff 	mov.w	r0, #4294967295
    41be:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    41c2:	3301      	adds	r3, #1
    41c4:	b2db      	uxtb	r3, r3
    41c6:	e7f3      	b.n	41b0 <z_arm_init_arch_hw_at_boot+0x10>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    41c8:	2300      	movs	r3, #0
    41ca:	2b0f      	cmp	r3, #15
    41cc:	d809      	bhi.n	41e2 <z_arm_init_arch_hw_at_boot+0x42>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    41ce:	f103 0160 	add.w	r1, r3, #96	; 0x60
    41d2:	4a07      	ldr	r2, [pc, #28]	; (41f0 <z_arm_init_arch_hw_at_boot+0x50>)
    41d4:	f04f 30ff 	mov.w	r0, #4294967295
    41d8:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    41dc:	3301      	adds	r3, #1
    41de:	b2db      	uxtb	r3, r3
    41e0:	e7f3      	b.n	41ca <z_arm_init_arch_hw_at_boot+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
    41e2:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    41e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    41e8:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    41ec:	bd10      	pop	{r4, pc}
    41ee:	bf00      	nop
    41f0:	e000e100 	.word	0xe000e100

000041f4 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    41f4:	b508      	push	{r3, lr}
	if (_current == thread) {
    41f6:	4b08      	ldr	r3, [pc, #32]	; (4218 <z_impl_k_thread_abort+0x24>)
    41f8:	689b      	ldr	r3, [r3, #8]
    41fa:	4283      	cmp	r3, r0
    41fc:	d002      	beq.n	4204 <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
    41fe:	f007 fe67 	bl	bed0 <z_thread_abort>
}
    4202:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4204:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    4208:	2b00      	cmp	r3, #0
    420a:	d0f8      	beq.n	41fe <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    420c:	4a03      	ldr	r2, [pc, #12]	; (421c <z_impl_k_thread_abort+0x28>)
    420e:	6853      	ldr	r3, [r2, #4]
    4210:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    4214:	6053      	str	r3, [r2, #4]
    4216:	e7f2      	b.n	41fe <z_impl_k_thread_abort+0xa>
    4218:	2001d1d0 	.word	0x2001d1d0
    421c:	e000ed00 	.word	0xe000ed00

00004220 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    4220:	b510      	push	{r4, lr}
    4222:	b084      	sub	sp, #16
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    4224:	4c09      	ldr	r4, [pc, #36]	; (424c <z_arm_configure_static_mpu_regions+0x2c>)
    4226:	4623      	mov	r3, r4
    4228:	4a09      	ldr	r2, [pc, #36]	; (4250 <z_arm_configure_static_mpu_regions+0x30>)
    422a:	2101      	movs	r1, #1
    422c:	4809      	ldr	r0, [pc, #36]	; (4254 <z_arm_configure_static_mpu_regions+0x34>)
    422e:	f00a f998 	bl	e562 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    4232:	2300      	movs	r3, #0
    4234:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    4236:	4b08      	ldr	r3, [pc, #32]	; (4258 <z_arm_configure_static_mpu_regions+0x38>)
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    4238:	9301      	str	r3, [sp, #4]
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    423a:	1ae4      	subs	r4, r4, r3
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    423c:	9402      	str	r4, [sp, #8]
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    423e:	2101      	movs	r1, #1
    4240:	a801      	add	r0, sp, #4
    4242:	f00a f992 	bl	e56a <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    4246:	b004      	add	sp, #16
    4248:	bd10      	pop	{r4, pc}
    424a:	bf00      	nop
    424c:	20080000 	.word	0x20080000
    4250:	20000000 	.word	0x20000000
    4254:	00055264 	.word	0x00055264
    4258:	20000340 	.word	0x20000340

0000425c <mpu_init>:

	/* Flash region(s): Attribute-0
	 * SRAM region(s): Attribute-1
	 * SRAM no cache-able regions(s): Attribute-2
	 */
	MPU->MAIR0 =
    425c:	4b01      	ldr	r3, [pc, #4]	; (4264 <mpu_init+0x8>)
    425e:	4a02      	ldr	r2, [pc, #8]	; (4268 <mpu_init+0xc>)
    4260:	631a      	str	r2, [r3, #48]	; 0x30
		((MPU_MAIR_ATTR_SRAM << MPU_MAIR0_Attr1_Pos) &
			MPU_MAIR0_Attr1_Msk)
		|
		((MPU_MAIR_ATTR_SRAM_NOCACHE << MPU_MAIR0_Attr2_Pos) &
			MPU_MAIR0_Attr2_Msk);
}
    4262:	4770      	bx	lr
    4264:	e000ed90 	.word	0xe000ed90
    4268:	0044ffaa 	.word	0x0044ffaa

0000426c <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    426c:	b410      	push	{r4}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    426e:	680b      	ldr	r3, [r1, #0]
    4270:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    4274:	7a0c      	ldrb	r4, [r1, #8]
    4276:	f004 031f 	and.w	r3, r4, #31
    427a:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    427c:	68cb      	ldr	r3, [r1, #12]
    427e:	f023 031f 	bic.w	r3, r3, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    4282:	0964      	lsrs	r4, r4, #5
    4284:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    4288:	f043 0301 	orr.w	r3, r3, #1
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    428c:	4902      	ldr	r1, [pc, #8]	; (4298 <region_init+0x2c>)
    428e:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    4290:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    4292:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    4294:	bc10      	pop	{r4}
    4296:	4770      	bx	lr
    4298:	e000ed90 	.word	0xe000ed90

0000429c <mpu_configure_regions_and_partition>:
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    429c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    42a0:	b087      	sub	sp, #28
    42a2:	4681      	mov	r9, r0
    42a4:	9100      	str	r1, [sp, #0]
    42a6:	9301      	str	r3, [sp, #4]
	int i;
	int reg_index = start_reg_index;
    42a8:	4614      	mov	r4, r2

	for (i = 0; i < regions_num; i++) {
    42aa:	2700      	movs	r7, #0
    42ac:	e034      	b.n	4318 <mpu_configure_regions_and_partition+0x7c>
	return -EINVAL;
    42ae:	f06f 0615 	mvn.w	r6, #21
    42b2:	e053      	b.n	435c <mpu_configure_regions_and_partition+0xc0>
		 */
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
		uint32_t u_reg_last = mpu_region_get_last_addr(u_reg_index);
		uint32_t reg_last = regions[i].start + regions[i].size - 1;

		if ((regions[i].start == u_reg_base) &&
    42b4:	45d8      	cmp	r8, fp
    42b6:	d169      	bne.n	438c <mpu_configure_regions_and_partition+0xf0>
			 * underlying region. In this case we simply
			 * update the partition attributes of the
			 * underlying region with those of the new
			 * region.
			 */
			mpu_configure_region(u_reg_index, &regions[i]);
    42b8:	4629      	mov	r1, r5
    42ba:	b2f0      	uxtb	r0, r6
    42bc:	f00a f936 	bl	e52c <mpu_configure_region>
    42c0:	e029      	b.n	4316 <mpu_configure_regions_and_partition+0x7a>
	MPU->RNR = index;
    42c2:	4b58      	ldr	r3, [pc, #352]	; (4424 <mpu_configure_regions_and_partition+0x188>)
    42c4:	6098      	str	r0, [r3, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    42c6:	68d9      	ldr	r1, [r3, #12]
    42c8:	f001 011f 	and.w	r1, r1, #31
		| (base & MPU_RBAR_BASE_Msk);
    42cc:	f022 021f 	bic.w	r2, r2, #31
    42d0:	430a      	orrs	r2, r1
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    42d2:	60da      	str	r2, [r3, #12]
			 */
			mpu_region_set_base(u_reg_index,
				regions[i].start + regions[i].size);

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    42d4:	4629      	mov	r1, r5
    42d6:	b2e0      	uxtb	r0, r4
    42d8:	f00a f928 	bl	e52c <mpu_configure_region>
    42dc:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    42de:	f110 0f16 	cmn.w	r0, #22
    42e2:	f000 8097 	beq.w	4414 <mpu_configure_regions_and_partition+0x178>
				return reg_index;
			}

			reg_index++;
    42e6:	3401      	adds	r4, #1
    42e8:	e015      	b.n	4316 <mpu_configure_regions_and_partition+0x7a>
			 * underlying region; the end of the underlying
			 * region needs to be set to the start of the
			 * new region.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    42ea:	3b01      	subs	r3, #1
	MPU->RNR = index;
    42ec:	494d      	ldr	r1, [pc, #308]	; (4424 <mpu_configure_regions_and_partition+0x188>)
    42ee:	6088      	str	r0, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    42f0:	690a      	ldr	r2, [r1, #16]
    42f2:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    42f6:	f023 031f 	bic.w	r3, r3, #31
    42fa:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    42fc:	610b      	str	r3, [r1, #16]

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    42fe:	4629      	mov	r1, r5
    4300:	b2e0      	uxtb	r0, r4
    4302:	f00a f913 	bl	e52c <mpu_configure_region>
    4306:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    4308:	f110 0f16 	cmn.w	r0, #22
    430c:	f000 8082 	beq.w	4414 <mpu_configure_regions_and_partition+0x178>
				return reg_index;
			}

			reg_index++;
    4310:	3401      	adds	r4, #1
    4312:	e000      	b.n	4316 <mpu_configure_regions_and_partition+0x7a>

			if (reg_index == -EINVAL) {
				return reg_index;
			}

			reg_index++;
    4314:	3401      	adds	r4, #1
	for (i = 0; i < regions_num; i++) {
    4316:	3701      	adds	r7, #1
    4318:	9b00      	ldr	r3, [sp, #0]
    431a:	429f      	cmp	r7, r3
    431c:	da7a      	bge.n	4414 <mpu_configure_regions_and_partition+0x178>
		if (regions[i].size == 0U) {
    431e:	eb07 0547 	add.w	r5, r7, r7, lsl #1
    4322:	ea4f 0a85 	mov.w	sl, r5, lsl #2
    4326:	eb09 0585 	add.w	r5, r9, r5, lsl #2
    432a:	f8d5 8004 	ldr.w	r8, [r5, #4]
    432e:	f1b8 0f00 	cmp.w	r8, #0
    4332:	d0f0      	beq.n	4316 <mpu_configure_regions_and_partition+0x7a>
		if (do_sanity_check &&
    4334:	9b01      	ldr	r3, [sp, #4]
    4336:	b123      	cbz	r3, 4342 <mpu_configure_regions_and_partition+0xa6>
			(!mpu_partition_is_valid(&regions[i]))) {
    4338:	4628      	mov	r0, r5
    433a:	f00a f8da 	bl	e4f2 <mpu_partition_is_valid>
		if (do_sanity_check &&
    433e:	2800      	cmp	r0, #0
    4340:	d064      	beq.n	440c <mpu_configure_regions_and_partition+0x170>
			get_region_index(regions[i].start, regions[i].size);
    4342:	f859 b00a 	ldr.w	fp, [r9, sl]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    4346:	4658      	mov	r0, fp
    4348:	f00a f8c9 	bl	e4de <arm_cmse_mpu_region_get>
    434c:	4606      	mov	r6, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    434e:	eb08 000b 	add.w	r0, r8, fp
    4352:	3801      	subs	r0, #1
    4354:	f00a f8c3 	bl	e4de <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    4358:	4286      	cmp	r6, r0
    435a:	d1a8      	bne.n	42ae <mpu_configure_regions_and_partition+0x12>
		if ((u_reg_index == -EINVAL) ||
    435c:	f116 0f16 	cmn.w	r6, #22
    4360:	d057      	beq.n	4412 <mpu_configure_regions_and_partition+0x176>
			(u_reg_index > (reg_index - 1))) {
    4362:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    4364:	42b3      	cmp	r3, r6
    4366:	db59      	blt.n	441c <mpu_configure_regions_and_partition+0x180>
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
    4368:	4630      	mov	r0, r6
	MPU->RNR = index;
    436a:	4b2e      	ldr	r3, [pc, #184]	; (4424 <mpu_configure_regions_and_partition+0x188>)
    436c:	609e      	str	r6, [r3, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    436e:	68d9      	ldr	r1, [r3, #12]
    4370:	f021 011f 	bic.w	r1, r1, #31
	MPU->RNR = index;
    4374:	609e      	str	r6, [r3, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    4376:	691b      	ldr	r3, [r3, #16]
    4378:	f043 081f 	orr.w	r8, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    437c:	f859 300a 	ldr.w	r3, [r9, sl]
    4380:	686a      	ldr	r2, [r5, #4]
    4382:	441a      	add	r2, r3
    4384:	f102 3bff 	add.w	fp, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    4388:	4299      	cmp	r1, r3
    438a:	d093      	beq.n	42b4 <mpu_configure_regions_and_partition+0x18>
		} else if (regions[i].start == u_reg_base) {
    438c:	4299      	cmp	r1, r3
    438e:	d098      	beq.n	42c2 <mpu_configure_regions_and_partition+0x26>
		} else if (reg_last == u_reg_last) {
    4390:	45d8      	cmp	r8, fp
    4392:	d0aa      	beq.n	42ea <mpu_configure_regions_and_partition+0x4e>
				regions[i].start - 1);
    4394:	3b01      	subs	r3, #1
	MPU->RNR = index;
    4396:	4923      	ldr	r1, [pc, #140]	; (4424 <mpu_configure_regions_and_partition+0x188>)
    4398:	4606      	mov	r6, r0
    439a:	6088      	str	r0, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    439c:	690a      	ldr	r2, [r1, #16]
    439e:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    43a2:	f023 031f 	bic.w	r3, r3, #31
    43a6:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    43a8:	610b      	str	r3, [r1, #16]
				mpu_configure_region(reg_index, &regions[i]);
    43aa:	4629      	mov	r1, r5
    43ac:	b2e0      	uxtb	r0, r4
    43ae:	f00a f8bd 	bl	e52c <mpu_configure_region>
    43b2:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    43b4:	f110 0f16 	cmn.w	r0, #22
    43b8:	d02c      	beq.n	4414 <mpu_configure_regions_and_partition+0x178>
			reg_index++;
    43ba:	3001      	adds	r0, #1
	MPU->RNR = index;
    43bc:	4b19      	ldr	r3, [pc, #100]	; (4424 <mpu_configure_regions_and_partition+0x188>)
    43be:	609e      	str	r6, [r3, #8]
	attr->rbar = MPU->RBAR &
    43c0:	68d9      	ldr	r1, [r3, #12]
    43c2:	f89d 2010 	ldrb.w	r2, [sp, #16]
    43c6:	f361 0204 	bfi	r2, r1, #0, #5
    43ca:	f88d 2010 	strb.w	r2, [sp, #16]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    43ce:	691b      	ldr	r3, [r3, #16]
    43d0:	f3c3 0342 	ubfx	r3, r3, #1, #3
    43d4:	b2d2      	uxtb	r2, r2
    43d6:	f363 1247 	bfi	r2, r3, #5, #3
    43da:	f88d 2010 	strb.w	r2, [sp, #16]
			fill_region.base = regions[i].start +
    43de:	f859 300a 	ldr.w	r3, [r9, sl]
				regions[i].size;
    43e2:	686a      	ldr	r2, [r5, #4]
			fill_region.base = regions[i].start +
    43e4:	4413      	add	r3, r2
    43e6:	9302      	str	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    43e8:	f023 031f 	bic.w	r3, r3, #31
    43ec:	eba8 080b 	sub.w	r8, r8, fp
    43f0:	4443      	add	r3, r8
    43f2:	3b01      	subs	r3, #1
    43f4:	f023 031f 	bic.w	r3, r3, #31
			fill_region.attr.r_limit =
    43f8:	9305      	str	r3, [sp, #20]
				region_allocate_and_init(reg_index,
    43fa:	a902      	add	r1, sp, #8
    43fc:	b2c0      	uxtb	r0, r0
    43fe:	f00a f88a 	bl	e516 <region_allocate_and_init>
    4402:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    4404:	f110 0f16 	cmn.w	r0, #22
    4408:	d184      	bne.n	4314 <mpu_configure_regions_and_partition+0x78>
    440a:	e003      	b.n	4414 <mpu_configure_regions_and_partition+0x178>
			return -EINVAL;
    440c:	f06f 0415 	mvn.w	r4, #21
    4410:	e000      	b.n	4414 <mpu_configure_regions_and_partition+0x178>
			return -EINVAL;
    4412:	4634      	mov	r4, r6
		}
	}

	return reg_index;
}
    4414:	4620      	mov	r0, r4
    4416:	b007      	add	sp, #28
    4418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    441c:	f06f 0415 	mvn.w	r4, #21
    4420:	e7f8      	b.n	4414 <mpu_configure_regions_and_partition+0x178>
    4422:	bf00      	nop
    4424:	e000ed90 	.word	0xe000ed90

00004428 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    4428:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    442a:	4c03      	ldr	r4, [pc, #12]	; (4438 <mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    442c:	2301      	movs	r3, #1
    442e:	7822      	ldrb	r2, [r4, #0]
    4430:	f7ff ff34 	bl	429c <mpu_configure_regions_and_partition>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    4434:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    4436:	bd10      	pop	{r4, pc}
    4438:	2001d239 	.word	0x2001d239

0000443c <mpu_mark_areas_for_dynamic_regions>:
 * -EINVAL on error.
 */
static int mpu_mark_areas_for_dynamic_regions(
		const struct z_arm_mpu_partition dyn_region_areas[],
		const uint8_t dyn_region_areas_num)
{
    443c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4440:	4607      	mov	r7, r0
    4442:	4688      	mov	r8, r1
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    4444:	2400      	movs	r4, #0
    4446:	e003      	b.n	4450 <mpu_mark_areas_for_dynamic_regions+0x14>
	return -EINVAL;
    4448:	f06f 0515 	mvn.w	r5, #21
    444c:	e017      	b.n	447e <mpu_mark_areas_for_dynamic_regions+0x42>
	for (int i = 0; i < dyn_region_areas_num; i++) {
    444e:	3401      	adds	r4, #1
    4450:	45a0      	cmp	r8, r4
    4452:	dd3c      	ble.n	44ce <mpu_mark_areas_for_dynamic_regions+0x92>
		if (dyn_region_areas[i].size == 0U) {
    4454:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    4458:	009a      	lsls	r2, r3, #2
    445a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    445e:	685e      	ldr	r6, [r3, #4]
    4460:	2e00      	cmp	r6, #0
    4462:	d0f4      	beq.n	444e <mpu_mark_areas_for_dynamic_regions+0x12>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    4464:	f857 9002 	ldr.w	r9, [r7, r2]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    4468:	4648      	mov	r0, r9
    446a:	f00a f838 	bl	e4de <arm_cmse_mpu_region_get>
    446e:	4605      	mov	r5, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    4470:	eb06 0009 	add.w	r0, r6, r9
    4474:	3801      	subs	r0, #1
    4476:	f00a f832 	bl	e4de <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    447a:	4285      	cmp	r5, r0
    447c:	d1e4      	bne.n	4448 <mpu_mark_areas_for_dynamic_regions+0xc>
		dyn_reg_info[i].index =
    447e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    4482:	4a16      	ldr	r2, [pc, #88]	; (44dc <mpu_mark_areas_for_dynamic_regions+0xa0>)
    4484:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    4488:	f115 0f16 	cmn.w	r5, #22
    448c:	d020      	beq.n	44d0 <mpu_mark_areas_for_dynamic_regions+0x94>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    448e:	4b14      	ldr	r3, [pc, #80]	; (44e0 <mpu_mark_areas_for_dynamic_regions+0xa4>)
    4490:	781b      	ldrb	r3, [r3, #0]
    4492:	42ab      	cmp	r3, r5
    4494:	dd1f      	ble.n	44d6 <mpu_mark_areas_for_dynamic_regions+0x9a>

			return -EINVAL;
		}

		/* Store default configuration */
		mpu_region_get_conf(dyn_reg_info[i].index,
    4496:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    449a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	MPU->RNR = index;
    449e:	4a11      	ldr	r2, [pc, #68]	; (44e4 <mpu_mark_areas_for_dynamic_regions+0xa8>)
    44a0:	6095      	str	r5, [r2, #8]
	MPU->RNR = index;
    44a2:	6095      	str	r5, [r2, #8]
	attr->rbar = MPU->RBAR &
    44a4:	68d5      	ldr	r5, [r2, #12]
    44a6:	7b18      	ldrb	r0, [r3, #12]
    44a8:	f365 0004 	bfi	r0, r5, #0, #5
    44ac:	7318      	strb	r0, [r3, #12]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    44ae:	6910      	ldr	r0, [r2, #16]
    44b0:	f3c0 0042 	ubfx	r0, r0, #1, #3
    44b4:	7b1d      	ldrb	r5, [r3, #12]
    44b6:	f360 1547 	bfi	r5, r0, #5, #3
    44ba:	731d      	strb	r5, [r3, #12]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    44bc:	68d1      	ldr	r1, [r2, #12]
    44be:	f021 011f 	bic.w	r1, r1, #31
    44c2:	6059      	str	r1, [r3, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    44c4:	6912      	ldr	r2, [r2, #16]
    44c6:	f022 021f 	bic.w	r2, r2, #31
    44ca:	611a      	str	r2, [r3, #16]
}
    44cc:	e7bf      	b.n	444e <mpu_mark_areas_for_dynamic_regions+0x12>
			&dyn_reg_info[i].region_conf);
	}

	return 0;
    44ce:	2500      	movs	r5, #0
}
    44d0:	4628      	mov	r0, r5
    44d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    44d6:	f06f 0515 	mvn.w	r5, #21
    44da:	e7f9      	b.n	44d0 <mpu_mark_areas_for_dynamic_regions+0x94>
    44dc:	2001d01c 	.word	0x2001d01c
    44e0:	2001d239 	.word	0x2001d239
    44e4:	e000ed90 	.word	0xe000ed90

000044e8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    44e8:	4b03      	ldr	r3, [pc, #12]	; (44f8 <arm_core_mpu_enable+0x10>)
    44ea:	2205      	movs	r2, #5
    44ec:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    44ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    44f2:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    44f6:	4770      	bx	lr
    44f8:	e000ed90 	.word	0xe000ed90

000044fc <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    44fc:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    4500:	4b01      	ldr	r3, [pc, #4]	; (4508 <arm_core_mpu_disable+0xc>)
    4502:	2200      	movs	r2, #0
    4504:	605a      	str	r2, [r3, #4]
}
    4506:	4770      	bx	lr
    4508:	e000ed90 	.word	0xe000ed90

0000450c <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    450c:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    450e:	4b0e      	ldr	r3, [pc, #56]	; (4548 <z_arm_mpu_init+0x3c>)
    4510:	681d      	ldr	r5, [r3, #0]
    4512:	2d08      	cmp	r5, #8
    4514:	d815      	bhi.n	4542 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    4516:	f7ff fff1 	bl	44fc <arm_core_mpu_disable>
	}
#endif
#endif /* CONFIG_NOCACHE_MEMORY */

	/* Architecture-specific configuration */
	mpu_init();
    451a:	f7ff fe9f 	bl	425c <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    451e:	2400      	movs	r4, #0
    4520:	42a5      	cmp	r5, r4
    4522:	d908      	bls.n	4536 <z_arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    4524:	4b08      	ldr	r3, [pc, #32]	; (4548 <z_arm_mpu_init+0x3c>)
    4526:	6859      	ldr	r1, [r3, #4]
    4528:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    452c:	4620      	mov	r0, r4
    452e:	f7ff fe9d 	bl	426c <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4532:	3401      	adds	r4, #1
    4534:	e7f4      	b.n	4520 <z_arm_mpu_init+0x14>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    4536:	4b05      	ldr	r3, [pc, #20]	; (454c <z_arm_mpu_init+0x40>)
    4538:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    453a:	f7ff ffd5 	bl	44e8 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    453e:	2000      	movs	r0, #0
}
    4540:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    4542:	f04f 30ff 	mov.w	r0, #4294967295
    4546:	e7fb      	b.n	4540 <z_arm_mpu_init+0x34>
    4548:	00055288 	.word	0x00055288
    454c:	2001d239 	.word	0x2001d239

00004550 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    4550:	4b01      	ldr	r3, [pc, #4]	; (4558 <__stdout_hook_install+0x8>)
    4552:	6018      	str	r0, [r3, #0]
}
    4554:	4770      	bx	lr
    4556:	bf00      	nop
    4558:	20000030 	.word	0x20000030

0000455c <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
    455c:	b570      	push	{r4, r5, r6, lr}
    455e:	4606      	mov	r6, r0
    4560:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
    4562:	2400      	movs	r4, #0
    4564:	e000      	b.n	4568 <z_impl_zephyr_read_stdin+0xc>
    4566:	3401      	adds	r4, #1
    4568:	42ac      	cmp	r4, r5
    456a:	da08      	bge.n	457e <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
    456c:	4b05      	ldr	r3, [pc, #20]	; (4584 <z_impl_zephyr_read_stdin+0x28>)
    456e:	681b      	ldr	r3, [r3, #0]
    4570:	4798      	blx	r3
    4572:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
    4574:	280a      	cmp	r0, #10
    4576:	d001      	beq.n	457c <z_impl_zephyr_read_stdin+0x20>
    4578:	280d      	cmp	r0, #13
    457a:	d1f4      	bne.n	4566 <z_impl_zephyr_read_stdin+0xa>
			i++;
    457c:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
    457e:	4620      	mov	r0, r4
    4580:	bd70      	pop	{r4, r5, r6, pc}
    4582:	bf00      	nop
    4584:	2000002c 	.word	0x2000002c

00004588 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
    4588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    458a:	4605      	mov	r5, r0
    458c:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
    458e:	2400      	movs	r4, #0
    4590:	e004      	b.n	459c <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
    4592:	4b09      	ldr	r3, [pc, #36]	; (45b8 <z_impl_zephyr_write_stdout+0x30>)
    4594:	681b      	ldr	r3, [r3, #0]
    4596:	7830      	ldrb	r0, [r6, #0]
    4598:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
    459a:	3401      	adds	r4, #1
    459c:	42bc      	cmp	r4, r7
    459e:	da08      	bge.n	45b2 <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
    45a0:	192e      	adds	r6, r5, r4
    45a2:	5d2b      	ldrb	r3, [r5, r4]
    45a4:	2b0a      	cmp	r3, #10
    45a6:	d1f4      	bne.n	4592 <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
    45a8:	4b03      	ldr	r3, [pc, #12]	; (45b8 <z_impl_zephyr_write_stdout+0x30>)
    45aa:	681b      	ldr	r3, [r3, #0]
    45ac:	200d      	movs	r0, #13
    45ae:	4798      	blx	r3
    45b0:	e7ef      	b.n	4592 <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
    45b2:	4638      	mov	r0, r7
    45b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    45b6:	bf00      	nop
    45b8:	20000030 	.word	0x20000030

000045bc <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
    45bc:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
    45be:	2205      	movs	r2, #5
    45c0:	4902      	ldr	r1, [pc, #8]	; (45cc <_exit+0x10>)
    45c2:	2001      	movs	r0, #1
    45c4:	f009 ffe2 	bl	e58c <_write>
	while (1) {
    45c8:	e7fe      	b.n	45c8 <_exit+0xc>
    45ca:	bf00      	nop
    45cc:	00055270 	.word	0x00055270

000045d0 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
    45d0:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
    45d2:	4b08      	ldr	r3, [pc, #32]	; (45f4 <_sbrk+0x24>)
    45d4:	6819      	ldr	r1, [r3, #0]
    45d6:	4b08      	ldr	r3, [pc, #32]	; (45f8 <_sbrk+0x28>)
    45d8:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
    45da:	440a      	add	r2, r1
    45dc:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    45e0:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
    45e4:	429a      	cmp	r2, r3
    45e6:	d202      	bcs.n	45ee <_sbrk+0x1e>
		heap_sz += count;
    45e8:	4b02      	ldr	r3, [pc, #8]	; (45f4 <_sbrk+0x24>)
    45ea:	601a      	str	r2, [r3, #0]
		ret = ptr;
    45ec:	4770      	bx	lr
	} else {
		ret = (void *)-1;
    45ee:	f04f 30ff 	mov.w	r0, #4294967295
	}

	return ret;
}
    45f2:	4770      	bx	lr
    45f4:	2001d030 	.word	0x2001d030
    45f8:	20025d40 	.word	0x20025d40

000045fc <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    45fc:	4800      	ldr	r0, [pc, #0]	; (4600 <get_hf_flags+0x4>)
    45fe:	4770      	bx	lr
    4600:	2001d0cc 	.word	0x2001d0cc

00004604 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    4604:	4b01      	ldr	r3, [pc, #4]	; (460c <get_subsys+0x8>)
    4606:	1ac0      	subs	r0, r0, r3

	return (clock_control_subsys_t)offset;
}
    4608:	1140      	asrs	r0, r0, #5
    460a:	4770      	bx	lr
    460c:	2001d044 	.word	0x2001d044

00004610 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4610:	b538      	push	{r3, r4, r5, lr}
    4612:	4605      	mov	r5, r0
    4614:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4616:	f7ff fff5 	bl	4604 <get_subsys>
    461a:	4601      	mov	r1, r0
    461c:	2240      	movs	r2, #64	; 0x40
    461e:	4803      	ldr	r0, [pc, #12]	; (462c <onoff_stop+0x1c>)
    4620:	f00a f85b 	bl	e6da <stop>
    4624:	4601      	mov	r1, r0
	notify(mgr, res);
    4626:	4628      	mov	r0, r5
    4628:	47a0      	blx	r4
}
    462a:	bd38      	pop	{r3, r4, r5, pc}
    462c:	00010d00 	.word	0x00010d00

00004630 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4630:	b530      	push	{r4, r5, lr}
    4632:	b083      	sub	sp, #12
    4634:	4605      	mov	r5, r0
    4636:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4638:	f7ff ffe4 	bl	4604 <get_subsys>
    463c:	4601      	mov	r1, r0
    463e:	2340      	movs	r3, #64	; 0x40
    4640:	9300      	str	r3, [sp, #0]
    4642:	4623      	mov	r3, r4
    4644:	4a05      	ldr	r2, [pc, #20]	; (465c <onoff_start+0x2c>)
    4646:	4806      	ldr	r0, [pc, #24]	; (4660 <onoff_start+0x30>)
    4648:	f00a f861 	bl	e70e <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    464c:	1e01      	subs	r1, r0, #0
    464e:	db01      	blt.n	4654 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    4650:	b003      	add	sp, #12
    4652:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    4654:	4628      	mov	r0, r5
    4656:	47a0      	blx	r4
}
    4658:	e7fa      	b.n	4650 <onoff_start+0x20>
    465a:	bf00      	nop
    465c:	0000e757 	.word	0x0000e757
    4660:	00010d00 	.word	0x00010d00

00004664 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    4664:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    4666:	2805      	cmp	r0, #5
    4668:	d815      	bhi.n	4696 <clock_event_handler+0x32>
    466a:	e8df f000 	tbb	[pc, r0]
    466e:	1a03      	.short	0x1a03
    4670:	10151414 	.word	0x10151414
	case NRFX_CLOCK_EVT_HFCLK_STARTED:
	{
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    4674:	2100      	movs	r1, #0
    4676:	480d      	ldr	r0, [pc, #52]	; (46ac <clock_event_handler+0x48>)
    4678:	f009 ffba 	bl	e5f0 <get_sub_data>

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    467c:	6883      	ldr	r3, [r0, #8]
    467e:	f013 0f07 	tst.w	r3, #7
    4682:	d108      	bne.n	4696 <clock_event_handler+0x32>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    4684:	2100      	movs	r1, #0
    4686:	4809      	ldr	r0, [pc, #36]	; (46ac <clock_event_handler+0x48>)
    4688:	f00a f815 	bl	e6b6 <clkstarted_handle>
    468c:	e003      	b.n	4696 <clock_event_handler+0x32>

		break;
	}
#if NRF_CLOCK_HAS_HFCLK192M
	case NRFX_CLOCK_EVT_HFCLK192M_STARTED:
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    468e:	2102      	movs	r1, #2
    4690:	4806      	ldr	r0, [pc, #24]	; (46ac <clock_event_handler+0x48>)
    4692:	f00a f810 	bl	e6b6 <clkstarted_handle>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    4696:	bd08      	pop	{r3, pc}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    4698:	2103      	movs	r1, #3
    469a:	4804      	ldr	r0, [pc, #16]	; (46ac <clock_event_handler+0x48>)
    469c:	f00a f80b 	bl	e6b6 <clkstarted_handle>
		break;
    46a0:	e7f9      	b.n	4696 <clock_event_handler+0x32>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    46a2:	2101      	movs	r1, #1
    46a4:	4801      	ldr	r0, [pc, #4]	; (46ac <clock_event_handler+0x48>)
    46a6:	f00a f806 	bl	e6b6 <clkstarted_handle>
}
    46aa:	e7f4      	b.n	4696 <clock_event_handler+0x32>
    46ac:	00010d00 	.word	0x00010d00

000046b0 <generic_hfclk_start>:
{
    46b0:	b510      	push	{r4, lr}
	__asm__ volatile(
    46b2:	f04f 0320 	mov.w	r3, #32
    46b6:	f3ef 8411 	mrs	r4, BASEPRI
    46ba:	f383 8812 	msr	BASEPRI_MAX, r3
    46be:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    46c2:	4a13      	ldr	r2, [pc, #76]	; (4710 <generic_hfclk_start+0x60>)
    46c4:	6813      	ldr	r3, [r2, #0]
    46c6:	f043 0302 	orr.w	r3, r3, #2
    46ca:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    46cc:	f013 0f01 	tst.w	r3, #1
    46d0:	d108      	bne.n	46e4 <generic_hfclk_start+0x34>
	bool already_started = false;
    46d2:	2300      	movs	r3, #0
	__asm__ volatile(
    46d4:	f384 8811 	msr	BASEPRI, r4
    46d8:	f3bf 8f6f 	isb	sy
	if (already_started) {
    46dc:	b99b      	cbnz	r3, 4706 <generic_hfclk_start+0x56>
	hfclk_start();
    46de:	f00a f842 	bl	e766 <hfclk_start>
}
    46e2:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    46e4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    46e8:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    46ec:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    46f0:	f012 0f01 	tst.w	r2, #1
    46f4:	d101      	bne.n	46fa <generic_hfclk_start+0x4a>
	bool already_started = false;
    46f6:	2300      	movs	r3, #0
    46f8:	e7ec      	b.n	46d4 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    46fa:	f7ff ff7f 	bl	45fc <get_hf_flags>
    46fe:	f009 ffc7 	bl	e690 <set_on_state>
			already_started = true;
    4702:	2301      	movs	r3, #1
    4704:	e7e6      	b.n	46d4 <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    4706:	2100      	movs	r1, #0
    4708:	4802      	ldr	r0, [pc, #8]	; (4714 <generic_hfclk_start+0x64>)
    470a:	f009 ffd4 	bl	e6b6 <clkstarted_handle>
		return;
    470e:	e7e8      	b.n	46e2 <generic_hfclk_start+0x32>
    4710:	2001d0f4 	.word	0x2001d0f4
    4714:	00010d00 	.word	0x00010d00

00004718 <generic_hfclk_stop>:
{
    4718:	b508      	push	{r3, lr}
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    471a:	4b08      	ldr	r3, [pc, #32]	; (473c <generic_hfclk_stop+0x24>)
    471c:	e8d3 2fef 	ldaex	r2, [r3]
    4720:	f022 0102 	bic.w	r1, r2, #2
    4724:	e8c3 1fe0 	stlex	r0, r1, [r3]
    4728:	2800      	cmp	r0, #0
    472a:	d1f7      	bne.n	471c <generic_hfclk_stop+0x4>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    472c:	f012 0f01 	tst.w	r2, #1
    4730:	d000      	beq.n	4734 <generic_hfclk_stop+0x1c>
}
    4732:	bd08      	pop	{r3, pc}
	hfclk_stop();
    4734:	f00a f82b 	bl	e78e <hfclk_stop>
    4738:	e7fb      	b.n	4732 <generic_hfclk_stop+0x1a>
    473a:	bf00      	nop
    473c:	2001d0f4 	.word	0x2001d0f4

00004740 <api_blocking_start>:
{
    4740:	b500      	push	{lr}
    4742:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4744:	f8cd d000 	str.w	sp, [sp]
    4748:	f8cd d004 	str.w	sp, [sp, #4]
    474c:	2300      	movs	r3, #0
    474e:	9302      	str	r3, [sp, #8]
    4750:	2301      	movs	r3, #1
    4752:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4754:	466b      	mov	r3, sp
    4756:	4a07      	ldr	r2, [pc, #28]	; (4774 <api_blocking_start+0x34>)
    4758:	f009 fff5 	bl	e746 <api_start>
	if (err < 0) {
    475c:	2800      	cmp	r0, #0
    475e:	db05      	blt.n	476c <api_blocking_start+0x2c>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    4760:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4764:	2300      	movs	r3, #0
    4766:	4668      	mov	r0, sp
    4768:	f006 ffc8 	bl	b6fc <z_impl_k_sem_take>
}
    476c:	b005      	add	sp, #20
    476e:	f85d fb04 	ldr.w	pc, [sp], #4
    4772:	bf00      	nop
    4774:	0000e7b7 	.word	0x0000e7b7

00004778 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    4778:	b570      	push	{r4, r5, r6, lr}
    477a:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    477c:	2200      	movs	r2, #0
    477e:	2101      	movs	r1, #1
    4780:	2005      	movs	r0, #5
    4782:	f7ff fa9f 	bl	3cc4 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    4786:	2005      	movs	r0, #5
    4788:	f7ff fa7e 	bl	3c88 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    478c:	4811      	ldr	r0, [pc, #68]	; (47d4 <clk_init+0x5c>)
    478e:	f001 f92b 	bl	59e8 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    4792:	4b11      	ldr	r3, [pc, #68]	; (47d8 <clk_init+0x60>)
    4794:	4298      	cmp	r0, r3
    4796:	d119      	bne.n	47cc <clk_init+0x54>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    4798:	f00a fb30 	bl	edfc <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    479c:	2400      	movs	r4, #0
    479e:	2c03      	cmp	r4, #3
    47a0:	d812      	bhi.n	47c8 <clk_init+0x50>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    47a2:	4621      	mov	r1, r4
    47a4:	4630      	mov	r0, r6
    47a6:	f009 ff23 	bl	e5f0 <get_sub_data>
    47aa:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    47ac:	4621      	mov	r1, r4
    47ae:	4630      	mov	r0, r6
    47b0:	f009 ff29 	bl	e606 <get_onoff_manager>
    47b4:	4909      	ldr	r1, [pc, #36]	; (47dc <clk_init+0x64>)
    47b6:	f009 fb10 	bl	ddda <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    47ba:	2800      	cmp	r0, #0
    47bc:	db05      	blt.n	47ca <clk_init+0x52>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    47be:	2301      	movs	r3, #1
    47c0:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    47c2:	441c      	add	r4, r3
    47c4:	b2e4      	uxtb	r4, r4
    47c6:	e7ea      	b.n	479e <clk_init+0x26>
	}

	return 0;
    47c8:	2000      	movs	r0, #0
}
    47ca:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    47cc:	f06f 0004 	mvn.w	r0, #4
    47d0:	e7fb      	b.n	47ca <clk_init+0x52>
    47d2:	bf00      	nop
    47d4:	00004665 	.word	0x00004665
    47d8:	0bad0000 	.word	0x0bad0000
    47dc:	000552ec 	.word	0x000552ec

000047e0 <lfclk_spinwait>:
{
    47e0:	b570      	push	{r4, r5, r6, lr}
    47e2:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    47e4:	2801      	cmp	r0, #1
    47e6:	d107      	bne.n	47f8 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    47e8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    47ec:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    47f0:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    47f4:	2b02      	cmp	r3, #2
    47f6:	d03f      	beq.n	4878 <lfclk_spinwait+0x98>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    47f8:	f00b fa6e 	bl	fcd8 <k_is_in_isr>
    47fc:	b920      	cbnz	r0, 4808 <lfclk_spinwait+0x28>
	return !z_sys_post_kernel;
    47fe:	4b30      	ldr	r3, [pc, #192]	; (48c0 <lfclk_spinwait+0xe0>)
    4800:	781b      	ldrb	r3, [r3, #0]
    4802:	b19b      	cbz	r3, 482c <lfclk_spinwait+0x4c>
    4804:	2300      	movs	r3, #0
    4806:	e000      	b.n	480a <lfclk_spinwait+0x2a>
    4808:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    480a:	461c      	mov	r4, r3
    480c:	b183      	cbz	r3, 4830 <lfclk_spinwait+0x50>
	__asm__ volatile(
    480e:	f04f 0320 	mov.w	r3, #32
    4812:	f3ef 8611 	mrs	r6, BASEPRI
    4816:	f383 8812 	msr	BASEPRI_MAX, r3
    481a:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    481e:	b9a4      	cbnz	r4, 484a <lfclk_spinwait+0x6a>
    p_reg->INTENCLR = mask;
    4820:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4824:	2202      	movs	r2, #2
    4826:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    482a:	e00e      	b.n	484a <lfclk_spinwait+0x6a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    482c:	2301      	movs	r3, #1
    482e:	e7ec      	b.n	480a <lfclk_spinwait+0x2a>
	int key = isr_mode ? irq_lock() : 0;
    4830:	2600      	movs	r6, #0
    4832:	e7f4      	b.n	481e <lfclk_spinwait+0x3e>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    4834:	b30c      	cbz	r4, 487a <lfclk_spinwait+0x9a>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    4836:	4630      	mov	r0, r6
    4838:	f7ff fa1c 	bl	3c74 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    483c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4840:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    4844:	b2db      	uxtb	r3, r3
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    4846:	2b01      	cmp	r3, #1
    4848:	d01c      	beq.n	4884 <lfclk_spinwait+0xa4>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    484a:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    484e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    4852:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4856:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    485a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    485e:	d126      	bne.n	48ae <lfclk_spinwait+0xce>
    return false;
    4860:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    4862:	2a00      	cmp	r2, #0
    4864:	d0e6      	beq.n	4834 <lfclk_spinwait+0x54>
    4866:	2b02      	cmp	r3, #2
    4868:	d001      	beq.n	486e <lfclk_spinwait+0x8e>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    486a:	2d01      	cmp	r5, #1
    486c:	d1e2      	bne.n	4834 <lfclk_spinwait+0x54>
	if (isr_mode) {
    486e:	b304      	cbz	r4, 48b2 <lfclk_spinwait+0xd2>
	__asm__ volatile(
    4870:	f386 8811 	msr	BASEPRI, r6
    4874:	f3bf 8f6f 	isb	sy
}
    4878:	bd70      	pop	{r4, r5, r6, pc}
	return z_impl_k_sleep(timeout);
    487a:	2021      	movs	r0, #33	; 0x21
    487c:	2100      	movs	r1, #0
    487e:	f007 faf5 	bl	be6c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    4882:	e7db      	b.n	483c <lfclk_spinwait+0x5c>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4884:	4b0f      	ldr	r3, [pc, #60]	; (48c4 <lfclk_spinwait+0xe4>)
    4886:	681b      	ldr	r3, [r3, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    4888:	2b00      	cmp	r3, #0
    488a:	d0de      	beq.n	484a <lfclk_spinwait+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    488c:	4b0d      	ldr	r3, [pc, #52]	; (48c4 <lfclk_spinwait+0xe4>)
    488e:	2200      	movs	r2, #0
    4890:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    4892:	681b      	ldr	r3, [r3, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    4894:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4898:	2202      	movs	r2, #2
    489a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    489e:	4b0a      	ldr	r3, [pc, #40]	; (48c8 <lfclk_spinwait+0xe8>)
    48a0:	2220      	movs	r2, #32
    48a2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    48a6:	4b09      	ldr	r3, [pc, #36]	; (48cc <lfclk_spinwait+0xec>)
    48a8:	2201      	movs	r2, #1
    48aa:	601a      	str	r2, [r3, #0]
}
    48ac:	e7cd      	b.n	484a <lfclk_spinwait+0x6a>
                return true;
    48ae:	2201      	movs	r2, #1
    48b0:	e7d7      	b.n	4862 <lfclk_spinwait+0x82>
    p_reg->INTENSET = mask;
    48b2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    48b6:	2202      	movs	r2, #2
    48b8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    48bc:	e7dc      	b.n	4878 <lfclk_spinwait+0x98>
    48be:	bf00      	nop
    48c0:	2001d23b 	.word	0x2001d23b
    48c4:	50005104 	.word	0x50005104
    48c8:	e000e100 	.word	0xe000e100
    48cc:	50005008 	.word	0x50005008

000048d0 <z_nrf_clock_control_lf_on>:
{
    48d0:	b510      	push	{r4, lr}
    48d2:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    48d4:	4b0e      	ldr	r3, [pc, #56]	; (4910 <z_nrf_clock_control_lf_on+0x40>)
    48d6:	2101      	movs	r1, #1
    48d8:	e8d3 2fef 	ldaex	r2, [r3]
    48dc:	e8c3 1fe0 	stlex	r0, r1, [r3]
    48e0:	2800      	cmp	r0, #0
    48e2:	d1f9      	bne.n	48d8 <z_nrf_clock_control_lf_on+0x8>
	if (atomic_set(&on, 1) == 0) {
    48e4:	b11a      	cbz	r2, 48ee <z_nrf_clock_control_lf_on+0x1e>
	switch (start_mode) {
    48e6:	1e63      	subs	r3, r4, #1
    48e8:	2b01      	cmp	r3, #1
    48ea:	d90c      	bls.n	4906 <z_nrf_clock_control_lf_on+0x36>
}
    48ec:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    48ee:	4809      	ldr	r0, [pc, #36]	; (4914 <z_nrf_clock_control_lf_on+0x44>)
    48f0:	f009 fe89 	bl	e606 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    48f4:	4908      	ldr	r1, [pc, #32]	; (4918 <z_nrf_clock_control_lf_on+0x48>)
    48f6:	2300      	movs	r3, #0
    48f8:	604b      	str	r3, [r1, #4]
    48fa:	60cb      	str	r3, [r1, #12]
    48fc:	2301      	movs	r3, #1
    48fe:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    4900:	f009 fa87 	bl	de12 <onoff_request>
    4904:	e7ef      	b.n	48e6 <z_nrf_clock_control_lf_on+0x16>
		lfclk_spinwait(start_mode);
    4906:	4620      	mov	r0, r4
    4908:	f7ff ff6a 	bl	47e0 <lfclk_spinwait>
		break;
    490c:	e7ee      	b.n	48ec <z_nrf_clock_control_lf_on+0x1c>
    490e:	bf00      	nop
    4910:	2001d0f8 	.word	0x2001d0f8
    4914:	00010d00 	.word	0x00010d00
    4918:	2001d034 	.word	0x2001d034

0000491c <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    491c:	b538      	push	{r3, r4, r5, lr}
    491e:	4604      	mov	r4, r0
#ifdef CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS

	int handled_by_debug_server = HANDLE_DEBUG_HOOK_OUT(c);
    4920:	b2c5      	uxtb	r5, r0
    4922:	4b0b      	ldr	r3, [pc, #44]	; (4950 <console_out+0x34>)
    4924:	681b      	ldr	r3, [r3, #0]
    4926:	4628      	mov	r0, r5
    4928:	4798      	blx	r3

	if (handled_by_debug_server) {
    492a:	2801      	cmp	r0, #1
    492c:	d007      	beq.n	493e <console_out+0x22>
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    492e:	2c0a      	cmp	r4, #10
    4930:	d007      	beq.n	4942 <console_out+0x26>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    4932:	4b08      	ldr	r3, [pc, #32]	; (4954 <console_out+0x38>)
    4934:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4936:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4938:	685b      	ldr	r3, [r3, #4]
    493a:	4629      	mov	r1, r5
    493c:	4798      	blx	r3

	return c;
}
    493e:	4620      	mov	r0, r4
    4940:	bd38      	pop	{r3, r4, r5, pc}
		uart_poll_out(uart_console_dev, '\r');
    4942:	4b04      	ldr	r3, [pc, #16]	; (4954 <console_out+0x38>)
    4944:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4946:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4948:	685b      	ldr	r3, [r3, #4]
    494a:	210d      	movs	r1, #13
    494c:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    494e:	e7f0      	b.n	4932 <console_out+0x16>
    4950:	20000034 	.word	0x20000034
    4954:	2001d0fc 	.word	0x2001d0fc

00004958 <uart_console_hook_install>:
 *
 * @return N/A
 */

static void uart_console_hook_install(void)
{
    4958:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    495a:	4c04      	ldr	r4, [pc, #16]	; (496c <uart_console_hook_install+0x14>)
    495c:	4620      	mov	r0, r4
    495e:	f7ff fdf7 	bl	4550 <__stdout_hook_install>
	__printk_hook_install(console_out);
    4962:	4620      	mov	r0, r4
    4964:	f7fe f8c2 	bl	2aec <__printk_hook_install>
}
    4968:	bd10      	pop	{r4, pc}
    496a:	bf00      	nop
    496c:	0000491d 	.word	0x0000491d

00004970 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    4970:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    4972:	4806      	ldr	r0, [pc, #24]	; (498c <uart_console_init+0x1c>)
    4974:	4b06      	ldr	r3, [pc, #24]	; (4990 <uart_console_init+0x20>)
    4976:	6018      	str	r0, [r3, #0]
    4978:	f00b f92d 	bl	fbd6 <z_device_ready>
    497c:	b118      	cbz	r0, 4986 <uart_console_init+0x16>
	if (!device_is_ready(uart_console_dev)) {
		return -ENODEV;
	}

	uart_console_hook_install();
    497e:	f7ff ffeb 	bl	4958 <uart_console_hook_install>

	return 0;
    4982:	2000      	movs	r0, #0
}
    4984:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4986:	f06f 0012 	mvn.w	r0, #18
    498a:	e7fb      	b.n	4984 <uart_console_init+0x14>
    498c:	00010d18 	.word	0x00010d18
    4990:	2001d0fc 	.word	0x2001d0fc

00004994 <gpio_nrfx_config>:
	return res;
}

static int gpio_nrfx_config(const struct device *port,
			    gpio_pin_t pin, gpio_flags_t flags)
{
    4994:	b4f0      	push	{r4, r5, r6, r7}
	return port->config;
    4996:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4998:	f8d3 c004 	ldr.w	ip, [r3, #4]
	nrf_gpio_pin_pull_t pull;
	nrf_gpio_pin_drive_t drive;
	nrf_gpio_pin_dir_t dir;
	nrf_gpio_pin_input_t input;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    499c:	4b38      	ldr	r3, [pc, #224]	; (4a80 <gpio_nrfx_config+0xec>)
    499e:	4013      	ands	r3, r2
    49a0:	4c38      	ldr	r4, [pc, #224]	; (4a84 <gpio_nrfx_config+0xf0>)
    49a2:	42a3      	cmp	r3, r4
    49a4:	d027      	beq.n	49f6 <gpio_nrfx_config+0x62>
    49a6:	d812      	bhi.n	49ce <gpio_nrfx_config+0x3a>
    49a8:	2b06      	cmp	r3, #6
    49aa:	d026      	beq.n	49fa <gpio_nrfx_config+0x66>
    49ac:	d904      	bls.n	49b8 <gpio_nrfx_config+0x24>
    49ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    49b2:	d109      	bne.n	49c8 <gpio_nrfx_config+0x34>
	case GPIO_DS_DFLT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_H0S1;
    49b4:	2501      	movs	r5, #1
    49b6:	e016      	b.n	49e6 <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    49b8:	b30b      	cbz	r3, 49fe <gpio_nrfx_config+0x6a>
    49ba:	2b02      	cmp	r3, #2
    49bc:	d101      	bne.n	49c2 <gpio_nrfx_config+0x2e>
	case GPIO_DS_ALT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_H0D1;
		break;

	case GPIO_DS_DFLT_HIGH | GPIO_OPEN_SOURCE:
		drive = NRF_GPIO_PIN_D0S1;
    49be:	2504      	movs	r5, #4
    49c0:	e011      	b.n	49e6 <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    49c2:	f06f 0015 	mvn.w	r0, #21
    49c6:	e049      	b.n	4a5c <gpio_nrfx_config+0xc8>
    49c8:	f06f 0015 	mvn.w	r0, #21
    49cc:	e046      	b.n	4a5c <gpio_nrfx_config+0xc8>
    49ce:	4c2e      	ldr	r4, [pc, #184]	; (4a88 <gpio_nrfx_config+0xf4>)
    49d0:	42a3      	cmp	r3, r4
    49d2:	d016      	beq.n	4a02 <gpio_nrfx_config+0x6e>
    49d4:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    49d8:	d101      	bne.n	49de <gpio_nrfx_config+0x4a>
		drive = NRF_GPIO_PIN_H0H1;
    49da:	2503      	movs	r5, #3
    49dc:	e003      	b.n	49e6 <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    49de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    49e2:	d149      	bne.n	4a78 <gpio_nrfx_config+0xe4>
		drive = NRF_GPIO_PIN_S0H1;
    49e4:	2502      	movs	r5, #2

	default:
		return -EINVAL;
	}

	if ((flags & GPIO_PULL_UP) != 0) {
    49e6:	f012 0f10 	tst.w	r2, #16
    49ea:	d10c      	bne.n	4a06 <gpio_nrfx_config+0x72>
		pull = NRF_GPIO_PIN_PULLUP;
	} else if ((flags & GPIO_PULL_DOWN) != 0) {
    49ec:	f012 0f20 	tst.w	r2, #32
    49f0:	d036      	beq.n	4a60 <gpio_nrfx_config+0xcc>
		pull = NRF_GPIO_PIN_PULLDOWN;
    49f2:	2601      	movs	r6, #1
    49f4:	e008      	b.n	4a08 <gpio_nrfx_config+0x74>
		drive = NRF_GPIO_PIN_H0D1;
    49f6:	2507      	movs	r5, #7
    49f8:	e7f5      	b.n	49e6 <gpio_nrfx_config+0x52>
		drive = NRF_GPIO_PIN_S0D1;
    49fa:	2506      	movs	r5, #6
    49fc:	e7f3      	b.n	49e6 <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    49fe:	2500      	movs	r5, #0
    4a00:	e7f1      	b.n	49e6 <gpio_nrfx_config+0x52>
		drive = NRF_GPIO_PIN_D0H1;
    4a02:	2505      	movs	r5, #5
    4a04:	e7ef      	b.n	49e6 <gpio_nrfx_config+0x52>
		pull = NRF_GPIO_PIN_PULLUP;
    4a06:	2603      	movs	r6, #3
	} else {
		pull = NRF_GPIO_PIN_NOPULL;
	}

	dir = ((flags & GPIO_OUTPUT) != 0)
    4a08:	f3c2 2440 	ubfx	r4, r2, #9, #1
	      ? NRF_GPIO_PIN_DIR_OUTPUT
	      : NRF_GPIO_PIN_DIR_INPUT;

	input = ((flags & GPIO_INPUT) != 0)
		? NRF_GPIO_PIN_INPUT_CONNECT
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    4a0c:	f412 7f80 	tst.w	r2, #256	; 0x100
    4a10:	bf0c      	ite	eq
    4a12:	2701      	moveq	r7, #1
    4a14:	2700      	movne	r7, #0

	if ((flags & GPIO_OUTPUT) != 0) {
    4a16:	f412 7f00 	tst.w	r2, #512	; 0x200
    4a1a:	d006      	beq.n	4a2a <gpio_nrfx_config+0x96>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    4a1c:	f412 6f00 	tst.w	r2, #2048	; 0x800
    4a20:	d020      	beq.n	4a64 <gpio_nrfx_config+0xd0>
			nrf_gpio_port_out_set(reg, BIT(pin));
    4a22:	2301      	movs	r3, #1
    4a24:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    4a26:	f8cc 3008 	str.w	r3, [ip, #8]
	return port->config;
    4a2a:	6843      	ldr	r3, [r0, #4]
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
			nrf_gpio_port_out_clear(reg, BIT(pin));
		}
	}

	nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin),
    4a2c:	7a18      	ldrb	r0, [r3, #8]
    4a2e:	f001 031f 	and.w	r3, r1, #31
    4a32:	ea43 1140 	orr.w	r1, r3, r0, lsl #5
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    4a36:	0949      	lsrs	r1, r1, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4a38:	2901      	cmp	r1, #1
    4a3a:	d01b      	beq.n	4a74 <gpio_nrfx_config+0xe0>
        case 0: return NRF_P0;
    4a3c:	4813      	ldr	r0, [pc, #76]	; (4a8c <gpio_nrfx_config+0xf8>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    4a3e:	3380      	adds	r3, #128	; 0x80
    4a40:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
    4a44:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    4a48:	ea44 0247 	orr.w	r2, r4, r7, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    4a4c:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4a50:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    4a54:	430a      	orrs	r2, r1
    reg->PIN_CNF[pin_number] = cnf;
    4a56:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		     dir, input, pull, drive, NRF_GPIO_PIN_NOSENSE);

	return 0;
    4a5a:	2000      	movs	r0, #0
}
    4a5c:	bcf0      	pop	{r4, r5, r6, r7}
    4a5e:	4770      	bx	lr
		pull = NRF_GPIO_PIN_NOPULL;
    4a60:	2600      	movs	r6, #0
    4a62:	e7d1      	b.n	4a08 <gpio_nrfx_config+0x74>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    4a64:	f412 6f80 	tst.w	r2, #1024	; 0x400
    4a68:	d0df      	beq.n	4a2a <gpio_nrfx_config+0x96>
			nrf_gpio_port_out_clear(reg, BIT(pin));
    4a6a:	2301      	movs	r3, #1
    4a6c:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    4a6e:	f8cc 300c 	str.w	r3, [ip, #12]
}
    4a72:	e7da      	b.n	4a2a <gpio_nrfx_config+0x96>
        case 1: return NRF_P1;
    4a74:	4806      	ldr	r0, [pc, #24]	; (4a90 <gpio_nrfx_config+0xfc>)
    4a76:	e7e2      	b.n	4a3e <gpio_nrfx_config+0xaa>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4a78:	f06f 0015 	mvn.w	r0, #21
    4a7c:	e7ee      	b.n	4a5c <gpio_nrfx_config+0xc8>
    4a7e:	bf00      	nop
    4a80:	00f00006 	.word	0x00f00006
    4a84:	00100006 	.word	0x00100006
    4a88:	00400002 	.word	0x00400002
    4a8c:	50842500 	.word	0x50842500
    4a90:	50842800 	.word	0x50842800

00004a94 <cfg_level_pins>:
	 */
	return out;
}

static void cfg_level_pins(const struct device *port)
{
    4a94:	b4f0      	push	{r4, r5, r6, r7}
	return port->data;
    4a96:	6905      	ldr	r5, [r0, #16]
	return port->config;
    4a98:	6846      	ldr	r6, [r0, #4]
	uint32_t out = data->pin_int_en;
    4a9a:	68e9      	ldr	r1, [r5, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    4a9c:	696a      	ldr	r2, [r5, #20]
    4a9e:	69ab      	ldr	r3, [r5, #24]
    4aa0:	4313      	orrs	r3, r2
    4aa2:	ea21 0103 	bic.w	r1, r1, r3
	const struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;
    4aa6:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    4aa8:	2000      	movs	r0, #0
	uint32_t level_pins = get_level_pins(port);

	/* Configure sense detection on all pins that use it. */
	while (level_pins) {
    4aaa:	e010      	b.n	4ace <cfg_level_pins+0x3a>
		return NRF_GPIO_PIN_SENSE_HIGH;
    4aac:	f04f 0c02 	mov.w	ip, #2
    4ab0:	e01c      	b.n	4aec <cfg_level_pins+0x58>
    4ab2:	4f13      	ldr	r7, [pc, #76]	; (4b00 <cfg_level_pins+0x6c>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4ab4:	3480      	adds	r4, #128	; 0x80
    4ab6:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
    4aba:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4abe:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
    4ac2:	f847 2024 	str.w	r2, [r7, r4, lsl #2]
		if (level_pins & bit) {
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
			uint32_t sense = sense_for_pin(data, pin);

			nrf_gpio_cfg_sense_set(abs_pin, sense);
			level_pins &= ~bit;
    4ac6:	ea21 0103 	bic.w	r1, r1, r3
		}
		++pin;
    4aca:	3001      	adds	r0, #1
		bit <<= 1;
    4acc:	005b      	lsls	r3, r3, #1
	while (level_pins) {
    4ace:	b1a1      	cbz	r1, 4afa <cfg_level_pins+0x66>
		if (level_pins & bit) {
    4ad0:	420b      	tst	r3, r1
    4ad2:	d0fa      	beq.n	4aca <cfg_level_pins+0x36>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4ad4:	7a34      	ldrb	r4, [r6, #8]
    4ad6:	f000 021f 	and.w	r2, r0, #31
    4ada:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
	if ((BIT(pin) & data->int_active_level) != 0U) {
    4ade:	692c      	ldr	r4, [r5, #16]
    4ae0:	40c4      	lsrs	r4, r0
    4ae2:	f014 0f01 	tst.w	r4, #1
    4ae6:	d1e1      	bne.n	4aac <cfg_level_pins+0x18>
	return NRF_GPIO_PIN_SENSE_LOW;
    4ae8:	f04f 0c03 	mov.w	ip, #3
    *p_pin = pin_number & 0x1F;
    4aec:	f002 041f 	and.w	r4, r2, #31
    return pin_number >> 5;
    4af0:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4af2:	2a01      	cmp	r2, #1
    4af4:	d0dd      	beq.n	4ab2 <cfg_level_pins+0x1e>
        case 0: return NRF_P0;
    4af6:	4f03      	ldr	r7, [pc, #12]	; (4b04 <cfg_level_pins+0x70>)
    4af8:	e7dc      	b.n	4ab4 <cfg_level_pins+0x20>
	}
}
    4afa:	bcf0      	pop	{r4, r5, r6, r7}
    4afc:	4770      	bx	lr
    4afe:	bf00      	nop
    4b00:	50842800 	.word	0x50842800
    4b04:	50842500 	.word	0x50842500

00004b08 <check_level_trigger_pins>:
 *
 * @return Bitmask where 1 marks pin as trigger source.
 */
static uint32_t check_level_trigger_pins(const struct device *port,
					 uint32_t *sense_levels)
{
    4b08:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b0a:	468c      	mov	ip, r1
	return port->data;
    4b0c:	6903      	ldr	r3, [r0, #16]
	return port->config;
    4b0e:	6841      	ldr	r1, [r0, #4]
	uint32_t out = data->pin_int_en;
    4b10:	68df      	ldr	r7, [r3, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    4b12:	695a      	ldr	r2, [r3, #20]
    4b14:	6998      	ldr	r0, [r3, #24]
    4b16:	4302      	orrs	r2, r0
    4b18:	ea27 0702 	bic.w	r7, r7, r2
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t level_pins = get_level_pins(port);
	uint32_t port_in = nrf_gpio_port_in_read(cfg->port);
    4b1c:	684a      	ldr	r2, [r1, #4]
    return p_reg->IN;
    4b1e:	6912      	ldr	r2, [r2, #16]

	/* Extract which pins have logic level same as interrupt trigger level.
	 */
	uint32_t pin_states = ~(port_in ^ data->int_active_level);
    4b20:	6918      	ldr	r0, [r3, #16]
    4b22:	4050      	eors	r0, r2

	/* Discard pins that aren't configured for level. */
	uint32_t out = pin_states & level_pins;
    4b24:	ea27 0000 	bic.w	r0, r7, r0
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;

	uint32_t port_latch = 0;

	uint32_t check_pins = level_pins;
    4b28:	463c      	mov	r4, r7
	uint32_t bit = 1U << pin;
    4b2a:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    4b2c:	2500      	movs	r5, #0
#if IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE)
	/* Read LATCH, which will tell us which pin has changed its state. */
	port_latch = cfg->port->LATCH;
#endif

	while (check_pins) {
    4b2e:	e015      	b.n	4b5c <check_level_trigger_pins+0x54>
        case 1: return NRF_P1;
    4b30:	f8df e070 	ldr.w	lr, [pc, #112]	; 4ba4 <check_level_trigger_pins+0x9c>
    4b34:	e025      	b.n	4b82 <check_level_trigger_pins+0x7a>
    *p_pin = pin_number & 0x1F;
    4b36:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    4b3a:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4b3c:	2a01      	cmp	r2, #1
    4b3e:	d02d      	beq.n	4b9c <check_level_trigger_pins+0x94>
        case 0: return NRF_P0;
    4b40:	f8df e064 	ldr.w	lr, [pc, #100]	; 4ba8 <check_level_trigger_pins+0xa0>
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4b44:	f106 0280 	add.w	r2, r6, #128	; 0x80
    4b48:	f85e 6022 	ldr.w	r6, [lr, r2, lsl #2]
    4b4c:	f426 3640 	bic.w	r6, r6, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4b50:	f84e 6022 	str.w	r6, [lr, r2, lsl #2]
					*sense_levels |= bit;
				}
			}

			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
			check_pins &= ~bit;
    4b54:	ea24 0403 	bic.w	r4, r4, r3
		}
		++pin;
    4b58:	3501      	adds	r5, #1
		bit <<= 1;
    4b5a:	005b      	lsls	r3, r3, #1
	while (check_pins) {
    4b5c:	b30c      	cbz	r4, 4ba2 <check_level_trigger_pins+0x9a>
		if (check_pins & bit) {
    4b5e:	4223      	tst	r3, r4
    4b60:	d0fa      	beq.n	4b58 <check_level_trigger_pins+0x50>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4b62:	7a0e      	ldrb	r6, [r1, #8]
    4b64:	f005 021f 	and.w	r2, r5, #31
    4b68:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
			if (!(level_pins & bit)) {
    4b6c:	423b      	tst	r3, r7
    4b6e:	d1e2      	bne.n	4b36 <check_level_trigger_pins+0x2e>
    *p_pin = pin_number & 0x1F;
    4b70:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    4b74:	ea4f 1e52 	mov.w	lr, r2, lsr #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4b78:	f1be 0f01 	cmp.w	lr, #1
    4b7c:	d0d8      	beq.n	4b30 <check_level_trigger_pins+0x28>
        case 0: return NRF_P0;
    4b7e:	f8df e028 	ldr.w	lr, [pc, #40]	; 4ba8 <check_level_trigger_pins+0xa0>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4b82:	3680      	adds	r6, #128	; 0x80
    4b84:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    4b88:	f3c6 4601 	ubfx	r6, r6, #16, #2
				if (high) {
    4b8c:	2e02      	cmp	r6, #2
    4b8e:	d1d2      	bne.n	4b36 <check_level_trigger_pins+0x2e>
					*sense_levels |= bit;
    4b90:	f8dc 6000 	ldr.w	r6, [ip]
    4b94:	431e      	orrs	r6, r3
    4b96:	f8cc 6000 	str.w	r6, [ip]
    4b9a:	e7cc      	b.n	4b36 <check_level_trigger_pins+0x2e>
        case 1: return NRF_P1;
    4b9c:	f8df e004 	ldr.w	lr, [pc, #4]	; 4ba4 <check_level_trigger_pins+0x9c>
    4ba0:	e7d0      	b.n	4b44 <check_level_trigger_pins+0x3c>
	 */
	cfg->port->LATCH = port_latch;
#endif

	return out;
}
    4ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ba4:	50842800 	.word	0x50842800
    4ba8:	50842500 	.word	0x50842500

00004bac <gpiote_pin_cleanup>:
{
    4bac:	b510      	push	{r4, lr}
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    4bae:	4b14      	ldr	r3, [pc, #80]	; (4c00 <gpiote_pin_cleanup+0x54>)
    4bb0:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    4bb4:	b2e4      	uxtb	r4, r4
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    4bb6:	2300      	movs	r3, #0
    4bb8:	e000      	b.n	4bbc <gpiote_pin_cleanup+0x10>
    4bba:	3301      	adds	r3, #1
    4bbc:	2b07      	cmp	r3, #7
    4bbe:	d81d      	bhi.n	4bfc <gpiote_pin_cleanup+0x50>
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    4bc0:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    4bc4:	490e      	ldr	r1, [pc, #56]	; (4c00 <gpiote_pin_cleanup+0x54>)
    4bc6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    4bca:	f3c2 2205 	ubfx	r2, r2, #8, #6
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    4bce:	4290      	cmp	r0, r2
    4bd0:	d1f3      	bne.n	4bba <gpiote_pin_cleanup+0xe>
		    && (intenset & BIT(i))) {
    4bd2:	fa24 f203 	lsr.w	r2, r4, r3
    4bd6:	f012 0f01 	tst.w	r2, #1
    4bda:	d0ee      	beq.n	4bba <gpiote_pin_cleanup+0xe>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    4bdc:	460a      	mov	r2, r1
    4bde:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    4be2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    4be6:	f021 0101 	bic.w	r1, r1, #1
    4bea:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    4bee:	2101      	movs	r1, #1
    4bf0:	4099      	lsls	r1, r3
    p_reg->INTENCLR = mask;
    4bf2:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
			nrfx_gpiote_channel_free(i);
    4bf6:	b2d8      	uxtb	r0, r3
    4bf8:	f001 f968 	bl	5ecc <nrfx_gpiote_channel_free>
}
    4bfc:	bd10      	pop	{r4, pc}
    4bfe:	bf00      	nop
    4c00:	5000d000 	.word	0x5000d000

00004c04 <gpiote_channel_alloc>:
{
    4c04:	b570      	push	{r4, r5, r6, lr}
    4c06:	b082      	sub	sp, #8
    4c08:	4604      	mov	r4, r0
    4c0a:	460d      	mov	r5, r1
	if (nrfx_gpiote_channel_alloc(&channel) != NRFX_SUCCESS) {
    4c0c:	f10d 0007 	add.w	r0, sp, #7
    4c10:	f001 f978 	bl	5f04 <nrfx_gpiote_channel_alloc>
    4c14:	4b1c      	ldr	r3, [pc, #112]	; (4c88 <gpiote_channel_alloc+0x84>)
    4c16:	4298      	cmp	r0, r3
    4c18:	d132      	bne.n	4c80 <gpiote_channel_alloc+0x7c>
	nrf_gpiote_event_t evt = offsetof(NRF_GPIOTE_Type, EVENTS_IN[channel]);
    4c1a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    4c1e:	f103 0240 	add.w	r2, r3, #64	; 0x40
    4c22:	0092      	lsls	r2, r2, #2
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    4c24:	4e19      	ldr	r6, [pc, #100]	; (4c8c <gpiote_channel_alloc+0x88>)
    4c26:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4c2a:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    4c2e:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    4c32:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    4c36:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4c3a:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    4c3e:	0224      	lsls	r4, r4, #8
    4c40:	f404 547c 	and.w	r4, r4, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    4c44:	042d      	lsls	r5, r5, #16
    4c46:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4c4a:	432c      	orrs	r4, r5
    4c4c:	430c      	orrs	r4, r1
    4c4e:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
    return ((uint32_t)p_reg + event);
    4c52:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    4c56:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4c5a:	2000      	movs	r0, #0
    4c5c:	6018      	str	r0, [r3, #0]
    4c5e:	681b      	ldr	r3, [r3, #0]
	nrf_gpiote_event_enable(NRF_GPIOTE, channel);
    4c60:	f89d 1007 	ldrb.w	r1, [sp, #7]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4c64:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    4c68:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
    4c6c:	f042 0201 	orr.w	r2, r2, #1
    4c70:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
	nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    4c74:	2301      	movs	r3, #1
    4c76:	408b      	lsls	r3, r1
    p_reg->INTENSET = mask;
    4c78:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
}
    4c7c:	b002      	add	sp, #8
    4c7e:	bd70      	pop	{r4, r5, r6, pc}
		return -ENODEV;
    4c80:	f06f 0012 	mvn.w	r0, #18
    4c84:	e7fa      	b.n	4c7c <gpiote_channel_alloc+0x78>
    4c86:	bf00      	nop
    4c88:	0bad0000 	.word	0x0bad0000
    4c8c:	5000d000 	.word	0x5000d000

00004c90 <gpiote_pin_int_cfg>:
{
    4c90:	b570      	push	{r4, r5, r6, lr}
    4c92:	460d      	mov	r5, r1
	return port->data;
    4c94:	6906      	ldr	r6, [r0, #16]
	return port->config;
    4c96:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4c98:	7a1b      	ldrb	r3, [r3, #8]
    4c9a:	f001 041f 	and.w	r4, r1, #31
    4c9e:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
	gpiote_pin_cleanup(abs_pin);
    4ca2:	4620      	mov	r0, r4
    4ca4:	f7ff ff82 	bl	4bac <gpiote_pin_cleanup>
    *p_pin = pin_number & 0x1F;
    4ca8:	f004 001f 	and.w	r0, r4, #31
    return pin_number >> 5;
    4cac:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4cae:	2b01      	cmp	r3, #1
    4cb0:	d01f      	beq.n	4cf2 <gpiote_pin_int_cfg+0x62>
        case 0: return NRF_P0;
    4cb2:	4a1f      	ldr	r2, [pc, #124]	; (4d30 <gpiote_pin_int_cfg+0xa0>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4cb4:	f100 0180 	add.w	r1, r0, #128	; 0x80
    4cb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    4cbc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4cc0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if (data->pin_int_en & BIT(pin)) {
    4cc4:	68f3      	ldr	r3, [r6, #12]
    4cc6:	40eb      	lsrs	r3, r5
    4cc8:	f013 0f01 	tst.w	r3, #1
    4ccc:	d02e      	beq.n	4d2c <gpiote_pin_int_cfg+0x9c>
		if (data->trig_edge & BIT(pin)) {
    4cce:	6973      	ldr	r3, [r6, #20]
    4cd0:	40eb      	lsrs	r3, r5
    4cd2:	f013 0f01 	tst.w	r3, #1
    4cd6:	d015      	beq.n	4d04 <gpiote_pin_int_cfg+0x74>
				if (data->double_edge & BIT(pin)) {
    4cd8:	69b3      	ldr	r3, [r6, #24]
    4cda:	40eb      	lsrs	r3, r5
    4cdc:	f013 0f01 	tst.w	r3, #1
    4ce0:	d109      	bne.n	4cf6 <gpiote_pin_int_cfg+0x66>
				} else if ((data->int_active_level & BIT(pin)) != 0U) {
    4ce2:	6931      	ldr	r1, [r6, #16]
    4ce4:	fa21 f505 	lsr.w	r5, r1, r5
    4ce8:	f015 0f01 	tst.w	r5, #1
    4cec:	d008      	beq.n	4d00 <gpiote_pin_int_cfg+0x70>
					pol = NRF_GPIOTE_POLARITY_LOTOHI;
    4cee:	2101      	movs	r1, #1
    4cf0:	e002      	b.n	4cf8 <gpiote_pin_int_cfg+0x68>
        case 1: return NRF_P1;
    4cf2:	4a10      	ldr	r2, [pc, #64]	; (4d34 <gpiote_pin_int_cfg+0xa4>)
    4cf4:	e7de      	b.n	4cb4 <gpiote_pin_int_cfg+0x24>
					pol = NRF_GPIOTE_POLARITY_TOGGLE;
    4cf6:	2103      	movs	r1, #3
				res = gpiote_channel_alloc(abs_pin, pol);
    4cf8:	4620      	mov	r0, r4
    4cfa:	f7ff ff83 	bl	4c04 <gpiote_channel_alloc>
    4cfe:	e016      	b.n	4d2e <gpiote_pin_int_cfg+0x9e>
					pol = NRF_GPIOTE_POLARITY_HITOLO;
    4d00:	2102      	movs	r1, #2
    4d02:	e7f9      	b.n	4cf8 <gpiote_pin_int_cfg+0x68>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    4d04:	6931      	ldr	r1, [r6, #16]
    4d06:	fa21 f505 	lsr.w	r5, r1, r5
    4d0a:	f015 0f01 	tst.w	r5, #1
    4d0e:	d10b      	bne.n	4d28 <gpiote_pin_int_cfg+0x98>
	return NRF_GPIO_PIN_SENSE_LOW;
    4d10:	2103      	movs	r1, #3
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4d12:	3080      	adds	r0, #128	; 0x80
    4d14:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
    4d18:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4d1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    4d20:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	int res = 0;
    4d24:	2000      	movs	r0, #0
}
    4d26:	e002      	b.n	4d2e <gpiote_pin_int_cfg+0x9e>
		return NRF_GPIO_PIN_SENSE_HIGH;
    4d28:	2102      	movs	r1, #2
    4d2a:	e7f2      	b.n	4d12 <gpiote_pin_int_cfg+0x82>
	int res = 0;
    4d2c:	2000      	movs	r0, #0
}
    4d2e:	bd70      	pop	{r4, r5, r6, pc}
    4d30:	50842500 	.word	0x50842500
    4d34:	50842800 	.word	0x50842800

00004d38 <gpio_nrfx_pin_interrupt_configure>:
{
    4d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return port->data;
    4d3a:	6904      	ldr	r4, [r0, #16]
	return port->config;
    4d3c:	6845      	ldr	r5, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4d3e:	7a2e      	ldrb	r6, [r5, #8]
    4d40:	f001 051f 	and.w	r5, r1, #31
    4d44:	ea45 1546 	orr.w	r5, r5, r6, lsl #5
	if (!IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE) &&
    4d48:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    4d4c:	d025      	beq.n	4d9a <gpio_nrfx_pin_interrupt_configure+0x62>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    4d4e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    4d52:	d034      	beq.n	4dbe <gpio_nrfx_pin_interrupt_configure+0x86>
    4d54:	68e5      	ldr	r5, [r4, #12]
    4d56:	2601      	movs	r6, #1
    4d58:	408e      	lsls	r6, r1
    4d5a:	4335      	orrs	r5, r6
    4d5c:	60e5      	str	r5, [r4, #12]
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    4d5e:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    4d62:	d032      	beq.n	4dca <gpio_nrfx_pin_interrupt_configure+0x92>
    4d64:	6962      	ldr	r2, [r4, #20]
    4d66:	2501      	movs	r5, #1
    4d68:	408d      	lsls	r5, r1
    4d6a:	ea22 0205 	bic.w	r2, r2, r5
    4d6e:	6162      	str	r2, [r4, #20]
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    4d70:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    4d74:	d02e      	beq.n	4dd4 <gpio_nrfx_pin_interrupt_configure+0x9c>
    4d76:	69a2      	ldr	r2, [r4, #24]
    4d78:	2501      	movs	r5, #1
    4d7a:	408d      	lsls	r5, r1
    4d7c:	ea22 0205 	bic.w	r2, r2, r5
    4d80:	61a2      	str	r2, [r4, #24]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    4d82:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    4d86:	d02a      	beq.n	4dde <gpio_nrfx_pin_interrupt_configure+0xa6>
    4d88:	6923      	ldr	r3, [r4, #16]
    4d8a:	2201      	movs	r2, #1
    4d8c:	408a      	lsls	r2, r1
    4d8e:	ea23 0302 	bic.w	r3, r3, r2
    4d92:	6123      	str	r3, [r4, #16]
	return gpiote_pin_int_cfg(port, pin);
    4d94:	f7ff ff7c 	bl	4c90 <gpiote_pin_int_cfg>
}
    4d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *p_pin = pin_number & 0x1F;
    4d9a:	f005 061f 	and.w	r6, r5, #31
    return pin_number >> 5;
    4d9e:	096d      	lsrs	r5, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4da0:	2d01      	cmp	r5, #1
    4da2:	d00a      	beq.n	4dba <gpio_nrfx_pin_interrupt_configure+0x82>
        case 0: return NRF_P0;
    4da4:	4f10      	ldr	r7, [pc, #64]	; (4de8 <gpio_nrfx_pin_interrupt_configure+0xb0>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    4da6:	f106 0580 	add.w	r5, r6, #128	; 0x80
    4daa:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    4dae:	f015 0f01 	tst.w	r5, #1
    4db2:	d0cc      	beq.n	4d4e <gpio_nrfx_pin_interrupt_configure+0x16>
		return -ENOTSUP;
    4db4:	f06f 0085 	mvn.w	r0, #133	; 0x85
    4db8:	e7ee      	b.n	4d98 <gpio_nrfx_pin_interrupt_configure+0x60>
        case 1: return NRF_P1;
    4dba:	4f0c      	ldr	r7, [pc, #48]	; (4dec <gpio_nrfx_pin_interrupt_configure+0xb4>)
    4dbc:	e7f3      	b.n	4da6 <gpio_nrfx_pin_interrupt_configure+0x6e>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    4dbe:	68e5      	ldr	r5, [r4, #12]
    4dc0:	2601      	movs	r6, #1
    4dc2:	408e      	lsls	r6, r1
    4dc4:	ea25 0506 	bic.w	r5, r5, r6
    4dc8:	e7c8      	b.n	4d5c <gpio_nrfx_pin_interrupt_configure+0x24>
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    4dca:	6962      	ldr	r2, [r4, #20]
    4dcc:	2501      	movs	r5, #1
    4dce:	408d      	lsls	r5, r1
    4dd0:	432a      	orrs	r2, r5
    4dd2:	e7cc      	b.n	4d6e <gpio_nrfx_pin_interrupt_configure+0x36>
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    4dd4:	69a2      	ldr	r2, [r4, #24]
    4dd6:	2501      	movs	r5, #1
    4dd8:	408d      	lsls	r5, r1
    4dda:	432a      	orrs	r2, r5
    4ddc:	e7d0      	b.n	4d80 <gpio_nrfx_pin_interrupt_configure+0x48>
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    4dde:	6923      	ldr	r3, [r4, #16]
    4de0:	2201      	movs	r2, #1
    4de2:	408a      	lsls	r2, r1
    4de4:	4313      	orrs	r3, r2
    4de6:	e7d4      	b.n	4d92 <gpio_nrfx_pin_interrupt_configure+0x5a>
    4de8:	50842500 	.word	0x50842500
    4dec:	50842800 	.word	0x50842800

00004df0 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    4df0:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    4df2:	4b0b      	ldr	r3, [pc, #44]	; (4e20 <gpio_nrfx_init+0x30>)
    4df4:	781b      	ldrb	r3, [r3, #0]
    4df6:	b10b      	cbz	r3, 4dfc <gpio_nrfx_init+0xc>
		irq_enable(DT_IRQN(GPIOTE_NODE));
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    4df8:	2000      	movs	r0, #0
    4dfa:	bd08      	pop	{r3, pc}
		gpio_initialized = true;
    4dfc:	4b08      	ldr	r3, [pc, #32]	; (4e20 <gpio_nrfx_init+0x30>)
    4dfe:	2201      	movs	r2, #1
    4e00:	701a      	strb	r2, [r3, #0]
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    4e02:	2200      	movs	r2, #0
    4e04:	2105      	movs	r1, #5
    4e06:	200d      	movs	r0, #13
    4e08:	f7fe ff5c 	bl	3cc4 <z_arm_irq_priority_set>
		irq_enable(DT_IRQN(GPIOTE_NODE));
    4e0c:	200d      	movs	r0, #13
    4e0e:	f7fe ff3b 	bl	3c88 <arch_irq_enable>
    4e12:	4b04      	ldr	r3, [pc, #16]	; (4e24 <gpio_nrfx_init+0x34>)
    4e14:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4e18:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    4e1c:	e7ec      	b.n	4df8 <gpio_nrfx_init+0x8>
    4e1e:	bf00      	nop
    4e20:	2001d23a 	.word	0x2001d23a
    4e24:	5000d000 	.word	0x5000d000

00004e28 <gpiote_event_handler>:
{
    4e28:	b570      	push	{r4, r5, r6, lr}
    4e2a:	b084      	sub	sp, #16
	uint32_t fired_triggers[GPIO_COUNT] = {0};
    4e2c:	2300      	movs	r3, #0
    4e2e:	9302      	str	r3, [sp, #8]
    4e30:	9303      	str	r3, [sp, #12]
	uint32_t sense_levels[GPIO_COUNT] = {0};
    4e32:	9300      	str	r3, [sp, #0]
    4e34:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4e36:	4b46      	ldr	r3, [pc, #280]	; (4f50 <gpiote_event_handler+0x128>)
    4e38:	681c      	ldr	r4, [r3, #0]
	if (port_event) {
    4e3a:	b90c      	cbnz	r4, 4e40 <gpiote_event_handler+0x18>
{
    4e3c:	2100      	movs	r1, #0
    4e3e:	e011      	b.n	4e64 <gpiote_event_handler+0x3c>
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(0)),
    4e40:	4d44      	ldr	r5, [pc, #272]	; (4f54 <gpiote_event_handler+0x12c>)
    4e42:	4669      	mov	r1, sp
    4e44:	4628      	mov	r0, r5
    4e46:	f7ff fe5f 	bl	4b08 <check_level_trigger_pins>
		fired_triggers[0] =
    4e4a:	9002      	str	r0, [sp, #8]
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(1)),
    4e4c:	a901      	add	r1, sp, #4
    4e4e:	f105 0018 	add.w	r0, r5, #24
    4e52:	f7ff fe59 	bl	4b08 <check_level_trigger_pins>
		fired_triggers[1] =
    4e56:	9003      	str	r0, [sp, #12]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4e58:	4b3d      	ldr	r3, [pc, #244]	; (4f50 <gpiote_event_handler+0x128>)
    4e5a:	2200      	movs	r2, #0
    4e5c:	601a      	str	r2, [r3, #0]
    4e5e:	681b      	ldr	r3, [r3, #0]
}
    4e60:	e7ec      	b.n	4e3c <gpiote_event_handler+0x14>
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    4e62:	3101      	adds	r1, #1
    4e64:	2907      	cmp	r1, #7
    4e66:	d82d      	bhi.n	4ec4 <gpiote_event_handler+0x9c>
		nrf_gpiote_event_t evt =
    4e68:	f101 0340 	add.w	r3, r1, #64	; 0x40
    4e6c:	009b      	lsls	r3, r3, #2
    4e6e:	b29a      	uxth	r2, r3
		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    4e70:	2301      	movs	r3, #1
    4e72:	408b      	lsls	r3, r1
    return p_reg->INTENSET & mask;
    4e74:	4838      	ldr	r0, [pc, #224]	; (4f58 <gpiote_event_handler+0x130>)
    4e76:	f8d0 0304 	ldr.w	r0, [r0, #772]	; 0x304
    4e7a:	4203      	tst	r3, r0
    4e7c:	d0f1      	beq.n	4e62 <gpiote_event_handler+0x3a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4e7e:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    4e82:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    4e86:	681b      	ldr	r3, [r3, #0]
    4e88:	2b00      	cmp	r3, #0
    4e8a:	d0ea      	beq.n	4e62 <gpiote_event_handler+0x3a>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    4e8c:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    4e90:	4831      	ldr	r0, [pc, #196]	; (4f58 <gpiote_event_handler+0x130>)
    4e92:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    4e96:	f3c0 3340 	ubfx	r3, r0, #13, #1
    4e9a:	f3c0 2004 	ubfx	r0, r0, #8, #5
    4e9e:	2501      	movs	r5, #1
    4ea0:	fa05 f000 	lsl.w	r0, r5, r0
    4ea4:	ad04      	add	r5, sp, #16
    4ea6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    4eaa:	f853 5c08 	ldr.w	r5, [r3, #-8]
    4eae:	4305      	orrs	r5, r0
    4eb0:	f843 5c08 	str.w	r5, [r3, #-8]
    return ((uint32_t)p_reg + event);
    4eb4:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    4eb8:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4ebc:	2200      	movs	r2, #0
    4ebe:	601a      	str	r2, [r3, #0]
    4ec0:	681b      	ldr	r3, [r3, #0]
}
    4ec2:	e7ce      	b.n	4e62 <gpiote_event_handler+0x3a>
	if (fired_triggers[0]) {
    4ec4:	9e02      	ldr	r6, [sp, #8]
    4ec6:	b92e      	cbnz	r6, 4ed4 <gpiote_event_handler+0xac>
	if (fired_triggers[1]) {
    4ec8:	9e03      	ldr	r6, [sp, #12]
    4eca:	b9ee      	cbnz	r6, 4f08 <gpiote_event_handler+0xe0>
	if (port_event) {
    4ecc:	2c00      	cmp	r4, #0
    4ece:	d135      	bne.n	4f3c <gpiote_event_handler+0x114>
}
    4ed0:	b004      	add	sp, #16
    4ed2:	bd70      	pop	{r4, r5, r6, pc}
	return list->head;
    4ed4:	4b21      	ldr	r3, [pc, #132]	; (4f5c <gpiote_event_handler+0x134>)
    4ed6:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4ed8:	b119      	cbz	r1, 4ee2 <gpiote_event_handler+0xba>
    4eda:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    4edc:	b149      	cbz	r1, 4ef2 <gpiote_event_handler+0xca>
	return node->next;
    4ede:	680d      	ldr	r5, [r1, #0]
    4ee0:	e007      	b.n	4ef2 <gpiote_event_handler+0xca>
    4ee2:	460d      	mov	r5, r1
    4ee4:	e005      	b.n	4ef2 <gpiote_event_handler+0xca>
    4ee6:	b16d      	cbz	r5, 4f04 <gpiote_event_handler+0xdc>
    4ee8:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    4eea:	b105      	cbz	r5, 4eee <gpiote_event_handler+0xc6>
	return node->next;
    4eec:	682b      	ldr	r3, [r5, #0]
    4eee:	4629      	mov	r1, r5
    4ef0:	461d      	mov	r5, r3
    4ef2:	2900      	cmp	r1, #0
    4ef4:	d0e8      	beq.n	4ec8 <gpiote_event_handler+0xa0>
		if (cb->pin_mask & pins) {
    4ef6:	688a      	ldr	r2, [r1, #8]
    4ef8:	4032      	ands	r2, r6
    4efa:	d0f4      	beq.n	4ee6 <gpiote_event_handler+0xbe>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    4efc:	684b      	ldr	r3, [r1, #4]
    4efe:	4815      	ldr	r0, [pc, #84]	; (4f54 <gpiote_event_handler+0x12c>)
    4f00:	4798      	blx	r3
    4f02:	e7f0      	b.n	4ee6 <gpiote_event_handler+0xbe>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4f04:	462b      	mov	r3, r5
    4f06:	e7f2      	b.n	4eee <gpiote_event_handler+0xc6>
	return list->head;
    4f08:	4b15      	ldr	r3, [pc, #84]	; (4f60 <gpiote_event_handler+0x138>)
    4f0a:	6859      	ldr	r1, [r3, #4]
    4f0c:	b119      	cbz	r1, 4f16 <gpiote_event_handler+0xee>
    4f0e:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    4f10:	b149      	cbz	r1, 4f26 <gpiote_event_handler+0xfe>
	return node->next;
    4f12:	680d      	ldr	r5, [r1, #0]
    4f14:	e007      	b.n	4f26 <gpiote_event_handler+0xfe>
    4f16:	460d      	mov	r5, r1
    4f18:	e005      	b.n	4f26 <gpiote_event_handler+0xfe>
    4f1a:	b16d      	cbz	r5, 4f38 <gpiote_event_handler+0x110>
    4f1c:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    4f1e:	b105      	cbz	r5, 4f22 <gpiote_event_handler+0xfa>
	return node->next;
    4f20:	682b      	ldr	r3, [r5, #0]
    4f22:	4629      	mov	r1, r5
    4f24:	461d      	mov	r5, r3
    4f26:	2900      	cmp	r1, #0
    4f28:	d0d0      	beq.n	4ecc <gpiote_event_handler+0xa4>
		if (cb->pin_mask & pins) {
    4f2a:	688a      	ldr	r2, [r1, #8]
    4f2c:	4032      	ands	r2, r6
    4f2e:	d0f4      	beq.n	4f1a <gpiote_event_handler+0xf2>
			cb->handler(port, cb, cb->pin_mask & pins);
    4f30:	684b      	ldr	r3, [r1, #4]
    4f32:	480c      	ldr	r0, [pc, #48]	; (4f64 <gpiote_event_handler+0x13c>)
    4f34:	4798      	blx	r3
    4f36:	e7f0      	b.n	4f1a <gpiote_event_handler+0xf2>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4f38:	462b      	mov	r3, r5
    4f3a:	e7f2      	b.n	4f22 <gpiote_event_handler+0xfa>
		cfg_level_pins(DEVICE_DT_GET(GPIO(0)));
    4f3c:	4c05      	ldr	r4, [pc, #20]	; (4f54 <gpiote_event_handler+0x12c>)
    4f3e:	4620      	mov	r0, r4
    4f40:	f7ff fda8 	bl	4a94 <cfg_level_pins>
		cfg_level_pins(DEVICE_DT_GET(GPIO(1)));
    4f44:	f104 0018 	add.w	r0, r4, #24
    4f48:	f7ff fda4 	bl	4a94 <cfg_level_pins>
}
    4f4c:	e7c0      	b.n	4ed0 <gpiote_event_handler+0xa8>
    4f4e:	bf00      	nop
    4f50:	5000d17c 	.word	0x5000d17c
    4f54:	00010d48 	.word	0x00010d48
    4f58:	5000d000 	.word	0x5000d000
    4f5c:	2001d100 	.word	0x2001d100
    4f60:	2001d11c 	.word	0x2001d11c
    4f64:	00010d60 	.word	0x00010d60

00004f68 <baudrate_set>:
	return dev->data;
}

static inline const struct uarte_nrfx_config *get_dev_config(const struct device *dev)
{
	return dev->config;
    4f68:	6843      	ldr	r3, [r0, #4]

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    4f6a:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    4f6c:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    4f70:	d06f      	beq.n	5052 <baudrate_set+0xea>
    4f72:	d83a      	bhi.n	4fea <baudrate_set+0x82>
    4f74:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    4f78:	d06e      	beq.n	5058 <baudrate_set+0xf0>
    4f7a:	d90a      	bls.n	4f92 <baudrate_set+0x2a>
    4f7c:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    4f80:	d075      	beq.n	506e <baudrate_set+0x106>
    4f82:	d924      	bls.n	4fce <baudrate_set+0x66>
    4f84:	f647 2312 	movw	r3, #31250	; 0x7a12
    4f88:	4299      	cmp	r1, r3
    4f8a:	d12b      	bne.n	4fe4 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    4f8c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    4f90:	e013      	b.n	4fba <baudrate_set+0x52>
	switch (baudrate) {
    4f92:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    4f96:	d061      	beq.n	505c <baudrate_set+0xf4>
    4f98:	d907      	bls.n	4faa <baudrate_set+0x42>
    4f9a:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    4f9e:	d063      	beq.n	5068 <baudrate_set+0x100>
    4fa0:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    4fa4:	d110      	bne.n	4fc8 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    4fa6:	4b3c      	ldr	r3, [pc, #240]	; (5098 <baudrate_set+0x130>)
    4fa8:	e007      	b.n	4fba <baudrate_set+0x52>
	switch (baudrate) {
    4faa:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    4fae:	d058      	beq.n	5062 <baudrate_set+0xfa>
    4fb0:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    4fb4:	d105      	bne.n	4fc2 <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    4fb6:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    4fba:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    4fbe:	2000      	movs	r0, #0
    4fc0:	4770      	bx	lr
	switch (baudrate) {
    4fc2:	f06f 0015 	mvn.w	r0, #21
    4fc6:	4770      	bx	lr
    4fc8:	f06f 0015 	mvn.w	r0, #21
    4fcc:	4770      	bx	lr
    4fce:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    4fd2:	d04e      	beq.n	5072 <baudrate_set+0x10a>
    4fd4:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    4fd8:	d101      	bne.n	4fde <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    4fda:	4b30      	ldr	r3, [pc, #192]	; (509c <baudrate_set+0x134>)
    4fdc:	e7ed      	b.n	4fba <baudrate_set+0x52>
	switch (baudrate) {
    4fde:	f06f 0015 	mvn.w	r0, #21
    4fe2:	4770      	bx	lr
    4fe4:	f06f 0015 	mvn.w	r0, #21
    4fe8:	4770      	bx	lr
    4fea:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    4fee:	d042      	beq.n	5076 <baudrate_set+0x10e>
    4ff0:	d909      	bls.n	5006 <baudrate_set+0x9e>
    4ff2:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    4ff6:	d046      	beq.n	5086 <baudrate_set+0x11e>
    4ff8:	d91f      	bls.n	503a <baudrate_set+0xd2>
    4ffa:	4b29      	ldr	r3, [pc, #164]	; (50a0 <baudrate_set+0x138>)
    4ffc:	4299      	cmp	r1, r3
    4ffe:	d148      	bne.n	5092 <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    5000:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5004:	e7d9      	b.n	4fba <baudrate_set+0x52>
	switch (baudrate) {
    5006:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    500a:	d037      	beq.n	507c <baudrate_set+0x114>
    500c:	d905      	bls.n	501a <baudrate_set+0xb2>
    500e:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    5012:	d10f      	bne.n	5034 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    5014:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    5018:	e7cf      	b.n	4fba <baudrate_set+0x52>
	switch (baudrate) {
    501a:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    501e:	4299      	cmp	r1, r3
    5020:	d02e      	beq.n	5080 <baudrate_set+0x118>
    5022:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    5026:	d102      	bne.n	502e <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    5028:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    502c:	e7c5      	b.n	4fba <baudrate_set+0x52>
	switch (baudrate) {
    502e:	f06f 0015 	mvn.w	r0, #21
    5032:	4770      	bx	lr
    5034:	f06f 0015 	mvn.w	r0, #21
    5038:	4770      	bx	lr
    503a:	4b1a      	ldr	r3, [pc, #104]	; (50a4 <baudrate_set+0x13c>)
    503c:	4299      	cmp	r1, r3
    503e:	d025      	beq.n	508c <baudrate_set+0x124>
    5040:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    5044:	d102      	bne.n	504c <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    5046:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    504a:	e7b6      	b.n	4fba <baudrate_set+0x52>
	switch (baudrate) {
    504c:	f06f 0015 	mvn.w	r0, #21
    5050:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    5052:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    5056:	e7b0      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    5058:	4b13      	ldr	r3, [pc, #76]	; (50a8 <baudrate_set+0x140>)
    505a:	e7ae      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    505c:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    5060:	e7ab      	b.n	4fba <baudrate_set+0x52>
	switch (baudrate) {
    5062:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    5066:	e7a8      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    5068:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    506c:	e7a5      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    506e:	4b0f      	ldr	r3, [pc, #60]	; (50ac <baudrate_set+0x144>)
    5070:	e7a3      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    5072:	4b0f      	ldr	r3, [pc, #60]	; (50b0 <baudrate_set+0x148>)
    5074:	e7a1      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    5076:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    507a:	e79e      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    507c:	4b0d      	ldr	r3, [pc, #52]	; (50b4 <baudrate_set+0x14c>)
    507e:	e79c      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    5080:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    5084:	e799      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    5086:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    508a:	e796      	b.n	4fba <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    508c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    5090:	e793      	b.n	4fba <baudrate_set+0x52>
	switch (baudrate) {
    5092:	f06f 0015 	mvn.w	r0, #21
}
    5096:	4770      	bx	lr
    5098:	0013b000 	.word	0x0013b000
    509c:	004ea000 	.word	0x004ea000
    50a0:	000f4240 	.word	0x000f4240
    50a4:	0003d090 	.word	0x0003d090
    50a8:	00275000 	.word	0x00275000
    50ac:	0075c000 	.word	0x0075c000
    50b0:	003af000 	.word	0x003af000
    50b4:	013a9000 	.word	0x013a9000

000050b8 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    50b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    50bc:	4605      	mov	r5, r0
    50be:	460f      	mov	r7, r1
	return dev->data;
    50c0:	f8d0 8010 	ldr.w	r8, [r0, #16]
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    50c4:	f00a fe08 	bl	fcd8 <k_is_in_isr>
    50c8:	b920      	cbnz	r0, 50d4 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    50ca:	4b16      	ldr	r3, [pc, #88]	; (5124 <uarte_nrfx_poll_out+0x6c>)
    50cc:	781b      	ldrb	r3, [r3, #0]
    50ce:	b1ab      	cbz	r3, 50fc <uarte_nrfx_poll_out+0x44>
    50d0:	2300      	movs	r3, #0
    50d2:	e000      	b.n	50d6 <uarte_nrfx_poll_out+0x1e>
    50d4:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    50d6:	b19b      	cbz	r3, 5100 <uarte_nrfx_poll_out+0x48>
	__asm__ volatile(
    50d8:	f04f 0320 	mov.w	r3, #32
    50dc:	f3ef 8411 	mrs	r4, BASEPRI
    50e0:	f383 8812 	msr	BASEPRI_MAX, r3
    50e4:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
    50e8:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    50ea:	4628      	mov	r0, r5
    50ec:	f009 fca2 	bl	ea34 <is_tx_ready>
    50f0:	b950      	cbnz	r0, 5108 <uarte_nrfx_poll_out+0x50>
	__asm__ volatile(
    50f2:	f384 8811 	msr	BASEPRI, r4
    50f6:	f3bf 8f6f 	isb	sy
}
    50fa:	e7ed      	b.n	50d8 <uarte_nrfx_poll_out+0x20>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    50fc:	2301      	movs	r3, #1
    50fe:	e7ea      	b.n	50d6 <uarte_nrfx_poll_out+0x1e>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    5100:	4628      	mov	r0, r5
    5102:	f009 fdb4 	bl	ec6e <wait_tx_ready>
    5106:	4606      	mov	r6, r0
	}

	data->char_out = c;
    5108:	4641      	mov	r1, r8
    510a:	f801 7f14 	strb.w	r7, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    510e:	2201      	movs	r2, #1
    5110:	4628      	mov	r0, r5
    5112:	f009 fca9 	bl	ea68 <tx_start>
	__asm__ volatile(
    5116:	f386 8811 	msr	BASEPRI, r6
    511a:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    511e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5122:	bf00      	nop
    5124:	2001d23b 	.word	0x2001d23b

00005128 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    5128:	b538      	push	{r3, r4, r5, lr}
    512a:	4605      	mov	r5, r0
    512c:	460c      	mov	r4, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    512e:	f101 0016 	add.w	r0, r1, #22
    5132:	f000 fe7d 	bl	5e30 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    5136:	4b0a      	ldr	r3, [pc, #40]	; (5160 <endtx_stoptx_ppi_init+0x38>)
    5138:	4298      	cmp	r0, r3
    513a:	d10e      	bne.n	515a <endtx_stoptx_ppi_init+0x32>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    513c:	7da3      	ldrb	r3, [r4, #22]
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    513e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    5142:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    5146:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    514a:	7da2      	ldrb	r2, [r4, #22]
    514c:	2301      	movs	r3, #1
    514e:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    5150:	4a04      	ldr	r2, [pc, #16]	; (5164 <endtx_stoptx_ppi_init+0x3c>)
    5152:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    5156:	2000      	movs	r0, #0
}
    5158:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    515a:	f06f 0004 	mvn.w	r0, #4
    515e:	e7fb      	b.n	5158 <endtx_stoptx_ppi_init+0x30>
    5160:	0bad0000 	.word	0x0bad0000
    5164:	50017000 	.word	0x50017000

00005168 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    5168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return dev->config;
    516a:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
    516c:	6825      	ldr	r5, [r4, #0]
	return dev->data;
    516e:	6906      	ldr	r6, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5170:	2300      	movs	r3, #0
    5172:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	struct uarte_nrfx_data *data = get_dev_data(dev);
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    5176:	6030      	str	r0, [r6, #0]

	nrf_gpio_pin_write(cfg->pseltxd, 1);
    5178:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    517a:	f003 011f 	and.w	r1, r3, #31
    return pin_number >> 5;
    517e:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5180:	2b01      	cmp	r3, #1
    5182:	f000 80a0 	beq.w	52c6 <uarte_instance_init+0x15e>
        case 0: return NRF_P0;
    5186:	4a5a      	ldr	r2, [pc, #360]	; (52f0 <uarte_instance_init+0x188>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5188:	2301      	movs	r3, #1
    518a:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    518c:	6093      	str	r3, [r2, #8]
	nrf_gpio_cfg_output(cfg->pseltxd);
    518e:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    5190:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5194:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5196:	2b01      	cmp	r3, #1
    5198:	f000 8097 	beq.w	52ca <uarte_instance_init+0x162>
        case 0: return NRF_P0;
    519c:	4954      	ldr	r1, [pc, #336]	; (52f0 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    519e:	3280      	adds	r2, #128	; 0x80
    51a0:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    51a4:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    51a8:	f043 0303 	orr.w	r3, r3, #3
    reg->PIN_CNF[pin_number] = cnf;
    51ac:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

	if (cfg->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    51b0:	68e3      	ldr	r3, [r4, #12]
    51b2:	f1b3 3fff 	cmp.w	r3, #4294967295
    51b6:	d010      	beq.n	51da <uarte_instance_init+0x72>
		nrf_gpio_cfg_input(cfg->pselrxd, cfg->rxd_pull);
    51b8:	7e27      	ldrb	r7, [r4, #24]
    *p_pin = pin_number & 0x1F;
    51ba:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    51be:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    51c0:	2b01      	cmp	r3, #1
    51c2:	f000 8084 	beq.w	52ce <uarte_instance_init+0x166>
        case 0: return NRF_P0;
    51c6:	494a      	ldr	r1, [pc, #296]	; (52f0 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    51c8:	3280      	adds	r2, #128	; 0x80
    51ca:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    51ce:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    51d2:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    51d6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	nrf_uarte_txrx_pins_set(uarte, cfg->pseltxd, cfg->pselrxd);
    51da:	68a2      	ldr	r2, [r4, #8]
    51dc:	68e3      	ldr	r3, [r4, #12]
    p_reg->PSEL.TXD = pseltxd;
    51de:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    51e2:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514

	if (cfg->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
    51e6:	6923      	ldr	r3, [r4, #16]
    51e8:	f1b3 3fff 	cmp.w	r3, #4294967295
    51ec:	d00f      	beq.n	520e <uarte_instance_init+0xa6>
		nrf_gpio_cfg_input(cfg->pselcts, cfg->cts_pull);
    51ee:	7e67      	ldrb	r7, [r4, #25]
    *p_pin = pin_number & 0x1F;
    51f0:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    51f4:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    51f6:	2b01      	cmp	r3, #1
    51f8:	d06b      	beq.n	52d2 <uarte_instance_init+0x16a>
        case 0: return NRF_P0;
    51fa:	493d      	ldr	r1, [pc, #244]	; (52f0 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    51fc:	3280      	adds	r2, #128	; 0x80
    51fe:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    5202:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    5206:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    520a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	if (cfg->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    520e:	6963      	ldr	r3, [r4, #20]
    5210:	f1b3 3fff 	cmp.w	r3, #4294967295
    5214:	d018      	beq.n	5248 <uarte_instance_init+0xe0>
    *p_pin = pin_number & 0x1F;
    5216:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    521a:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    521c:	2b01      	cmp	r3, #1
    521e:	d05a      	beq.n	52d6 <uarte_instance_init+0x16e>
        case 0: return NRF_P0;
    5220:	4933      	ldr	r1, [pc, #204]	; (52f0 <uarte_instance_init+0x188>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5222:	2301      	movs	r3, #1
    5224:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    5226:	608b      	str	r3, [r1, #8]
		nrf_gpio_pin_write(cfg->pselrts, 1);
		nrf_gpio_cfg_output(cfg->pselrts);
    5228:	6963      	ldr	r3, [r4, #20]
    *p_pin = pin_number & 0x1F;
    522a:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    522e:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5230:	2b01      	cmp	r3, #1
    5232:	d052      	beq.n	52da <uarte_instance_init+0x172>
        case 0: return NRF_P0;
    5234:	492e      	ldr	r1, [pc, #184]	; (52f0 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    5236:	3280      	adds	r2, #128	; 0x80
    5238:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    523c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    5240:	f043 0303 	orr.w	r3, r3, #3
    reg->PIN_CNF[pin_number] = cnf;
    5244:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	nrf_uarte_hwfc_pins_set(uarte, cfg->pselrts, cfg->pselcts);
    5248:	6962      	ldr	r2, [r4, #20]
    524a:	6923      	ldr	r3, [r4, #16]
    p_reg->PSEL.RTS = pselrts;
    524c:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    5250:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
	return dev->data;
    5254:	6901      	ldr	r1, [r0, #16]

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    5256:	3104      	adds	r1, #4
    5258:	f009 fb70 	bl	e93c <uarte_nrfx_configure>
	if (err) {
    525c:	4607      	mov	r7, r0
    525e:	bb80      	cbnz	r0, 52c2 <uarte_instance_init+0x15a>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    5260:	6863      	ldr	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    5262:	f013 0f08 	tst.w	r3, #8
    5266:	d13a      	bne.n	52de <uarte_instance_init+0x176>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5268:	2308      	movs	r3, #8
    526a:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (cfg->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    526e:	68e3      	ldr	r3, [r4, #12]
    5270:	f1b3 3fff 	cmp.w	r3, #4294967295
    5274:	d00c      	beq.n	5290 <uarte_instance_init+0x128>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5276:	2300      	movs	r3, #0
    5278:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    527c:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    5280:	f106 0315 	add.w	r3, r6, #21

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    5284:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    5288:	2301      	movs	r3, #1
    528a:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    528e:	602b      	str	r3, [r5, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    5290:	6863      	ldr	r3, [r4, #4]
    5292:	f013 0f08 	tst.w	r3, #8
    5296:	d103      	bne.n	52a0 <uarte_instance_init+0x138>
    p_reg->INTENSET = mask;
    5298:	f44f 7380 	mov.w	r3, #256	; 0x100
    529c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    52a0:	6863      	ldr	r3, [r4, #4]
    52a2:	f013 0f10 	tst.w	r3, #16
    52a6:	d003      	beq.n	52b0 <uarte_instance_init+0x148>
    52a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    52ac:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    52b0:	3614      	adds	r6, #20
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    52b2:	f8c5 6544 	str.w	r6, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    52b6:	2300      	movs	r3, #0
    52b8:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    52bc:	2301      	movs	r3, #1
    52be:	60ab      	str	r3, [r5, #8]
    52c0:	60eb      	str	r3, [r5, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    52c2:	4638      	mov	r0, r7
    52c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    52c6:	4a0b      	ldr	r2, [pc, #44]	; (52f4 <uarte_instance_init+0x18c>)
    52c8:	e75e      	b.n	5188 <uarte_instance_init+0x20>
    52ca:	490a      	ldr	r1, [pc, #40]	; (52f4 <uarte_instance_init+0x18c>)
    52cc:	e767      	b.n	519e <uarte_instance_init+0x36>
    52ce:	4909      	ldr	r1, [pc, #36]	; (52f4 <uarte_instance_init+0x18c>)
    52d0:	e77a      	b.n	51c8 <uarte_instance_init+0x60>
    52d2:	4908      	ldr	r1, [pc, #32]	; (52f4 <uarte_instance_init+0x18c>)
    52d4:	e792      	b.n	51fc <uarte_instance_init+0x94>
    52d6:	4907      	ldr	r1, [pc, #28]	; (52f4 <uarte_instance_init+0x18c>)
    52d8:	e7a3      	b.n	5222 <uarte_instance_init+0xba>
    52da:	4906      	ldr	r1, [pc, #24]	; (52f4 <uarte_instance_init+0x18c>)
    52dc:	e7ab      	b.n	5236 <uarte_instance_init+0xce>
		err = endtx_stoptx_ppi_init(uarte, data);
    52de:	4631      	mov	r1, r6
    52e0:	4628      	mov	r0, r5
    52e2:	f7ff ff21 	bl	5128 <endtx_stoptx_ppi_init>
		if (err < 0) {
    52e6:	2800      	cmp	r0, #0
    52e8:	dabe      	bge.n	5268 <uarte_instance_init+0x100>
			return err;
    52ea:	4607      	mov	r7, r0
    52ec:	e7e9      	b.n	52c2 <uarte_instance_init+0x15a>
    52ee:	bf00      	nop
    52f0:	50842500 	.word	0x50842500
    52f4:	50842800 	.word	0x50842800

000052f8 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    52f8:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    52fc:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    5300:	4b01      	ldr	r3, [pc, #4]	; (5308 <set_comparator+0x10>)
    5302:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    5306:	4770      	bx	lr
    5308:	50015000 	.word	0x50015000

0000530c <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    530c:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    5310:	4b01      	ldr	r3, [pc, #4]	; (5318 <get_comparator+0xc>)
    5312:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    5316:	4770      	bx	lr
    5318:	50015000 	.word	0x50015000

0000531c <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    531c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5320:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    5322:	4a02      	ldr	r2, [pc, #8]	; (532c <event_enable+0x10>)
    5324:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    5328:	4770      	bx	lr
    532a:	bf00      	nop
    532c:	50015000 	.word	0x50015000

00005330 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5330:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5334:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    5336:	4a02      	ldr	r2, [pc, #8]	; (5340 <event_disable+0x10>)
    5338:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    533c:	4770      	bx	lr
    533e:	bf00      	nop
    5340:	50015000 	.word	0x50015000

00005344 <counter>:
     return p_reg->COUNTER;
    5344:	4b01      	ldr	r3, [pc, #4]	; (534c <counter+0x8>)
    5346:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    534a:	4770      	bx	lr
    534c:	50015000 	.word	0x50015000

00005350 <compare_int_lock>:
	__ASSERT_NO_MSG(chan < CHAN_COUNT);
	return nrf_rtc_event_address_get(RTC, nrf_rtc_compare_event_get(chan));
}

static bool compare_int_lock(int32_t chan)
{
    5350:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    5352:	2301      	movs	r3, #1
    5354:	4083      	lsls	r3, r0
    5356:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5358:	4a0d      	ldr	r2, [pc, #52]	; (5390 <compare_int_lock+0x40>)
    535a:	e8d2 1fef 	ldaex	r1, [r2]
    535e:	ea01 0c04 	and.w	ip, r1, r4
    5362:	e8c2 cfee 	stlex	lr, ip, [r2]
    5366:	f1be 0f00 	cmp.w	lr, #0
    536a:	d1f6      	bne.n	535a <compare_int_lock+0xa>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    536c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    5370:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    5374:	f102 2250 	add.w	r2, r2, #1342197760	; 0x50005000
    5378:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    537c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5380:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    5384:	420b      	tst	r3, r1
}
    5386:	bf14      	ite	ne
    5388:	2001      	movne	r0, #1
    538a:	2000      	moveq	r0, #0
    538c:	bd10      	pop	{r4, pc}
    538e:	bf00      	nop
    5390:	2001d15c 	.word	0x2001d15c

00005394 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    5394:	b570      	push	{r4, r5, r6, lr}
    5396:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    5398:	f009 fcb5 	bl	ed06 <full_int_lock>
    539c:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    539e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    53a2:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    53a4:	4a15      	ldr	r2, [pc, #84]	; (53fc <channel_processing_check_and_clear+0x68>)
    53a6:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    53aa:	4213      	tst	r3, r2
    53ac:	d105      	bne.n	53ba <channel_processing_check_and_clear+0x26>
	bool result = false;
    53ae:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    53b0:	4628      	mov	r0, r5
    53b2:	f009 fcb1 	bl	ed18 <full_int_unlock>

	return result;
}
    53b6:	4630      	mov	r0, r6
    53b8:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    53ba:	2301      	movs	r3, #1
    53bc:	40a3      	lsls	r3, r4
    53be:	43db      	mvns	r3, r3
    53c0:	4a0f      	ldr	r2, [pc, #60]	; (5400 <channel_processing_check_and_clear+0x6c>)
    53c2:	e8d2 1fef 	ldaex	r1, [r2]
    53c6:	ea01 0003 	and.w	r0, r1, r3
    53ca:	e8c2 0fe6 	stlex	r6, r0, [r2]
    53ce:	2e00      	cmp	r6, #0
    53d0:	d1f7      	bne.n	53c2 <channel_processing_check_and_clear+0x2e>
    53d2:	b959      	cbnz	r1, 53ec <channel_processing_check_and_clear+0x58>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    53d4:	f104 0350 	add.w	r3, r4, #80	; 0x50
    53d8:	009b      	lsls	r3, r3, #2
    53da:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    53dc:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    53e0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    53e4:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    53e6:	b113      	cbz	r3, 53ee <channel_processing_check_and_clear+0x5a>
    53e8:	2301      	movs	r3, #1
    53ea:	e000      	b.n	53ee <channel_processing_check_and_clear+0x5a>
    53ec:	2301      	movs	r3, #1
		if (result) {
    53ee:	461e      	mov	r6, r3
    53f0:	2b00      	cmp	r3, #0
    53f2:	d0dd      	beq.n	53b0 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    53f4:	4620      	mov	r0, r4
    53f6:	f009 fc77 	bl	ece8 <event_clear>
    53fa:	e7d9      	b.n	53b0 <channel_processing_check_and_clear+0x1c>
    53fc:	50015000 	.word	0x50015000
    5400:	2001d158 	.word	0x2001d158

00005404 <compare_int_unlock>:
	if (key) {
    5404:	b901      	cbnz	r1, 5408 <compare_int_unlock+0x4>
}
    5406:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    5408:	2301      	movs	r3, #1
    540a:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    540c:	4a0e      	ldr	r2, [pc, #56]	; (5448 <compare_int_unlock+0x44>)
    540e:	e8d2 1fef 	ldaex	r1, [r2]
    5412:	4319      	orrs	r1, r3
    5414:	e8c2 1fec 	stlex	ip, r1, [r2]
    5418:	f1bc 0f00 	cmp.w	ip, #0
    541c:	d1f7      	bne.n	540e <compare_int_unlock+0xa>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    541e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5422:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    5424:	4a09      	ldr	r2, [pc, #36]	; (544c <compare_int_unlock+0x48>)
    5426:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    542a:	4b09      	ldr	r3, [pc, #36]	; (5450 <compare_int_unlock+0x4c>)
    542c:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    5430:	fa23 f000 	lsr.w	r0, r3, r0
    5434:	f010 0f01 	tst.w	r0, #1
    5438:	d0e5      	beq.n	5406 <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    543a:	4b06      	ldr	r3, [pc, #24]	; (5454 <compare_int_unlock+0x50>)
    543c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    5440:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    5444:	e7df      	b.n	5406 <compare_int_unlock+0x2>
    5446:	bf00      	nop
    5448:	2001d15c 	.word	0x2001d15c
    544c:	50015000 	.word	0x50015000
    5450:	2001d158 	.word	0x2001d158
    5454:	e000e100 	.word	0xe000e100

00005458 <sys_clock_timeout_handler>:
{
    5458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    545a:	4607      	mov	r7, r0
    545c:	4614      	mov	r4, r2
    545e:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    5460:	4610      	mov	r0, r2
    5462:	4619      	mov	r1, r3
    5464:	f009 fc4c 	bl	ed00 <absolute_time_to_cc>
    5468:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    546a:	4b15      	ldr	r3, [pc, #84]	; (54c0 <sys_clock_timeout_handler+0x68>)
    546c:	681a      	ldr	r2, [r3, #0]
    546e:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    5470:	601c      	str	r4, [r3, #0]
    5472:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    5474:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    5478:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    547c:	d308      	bcc.n	5490 <sys_clock_timeout_handler+0x38>
	return false;
    547e:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    5480:	f006 fe5a 	bl	c138 <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    5484:	4638      	mov	r0, r7
    5486:	f7ff ff41 	bl	530c <get_comparator>
    548a:	42a8      	cmp	r0, r5
    548c:	d00c      	beq.n	54a8 <sys_clock_timeout_handler+0x50>
}
    548e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    5490:	4b0c      	ldr	r3, [pc, #48]	; (54c4 <sys_clock_timeout_handler+0x6c>)
    5492:	6819      	ldr	r1, [r3, #0]
    5494:	0a0b      	lsrs	r3, r1, #8
    5496:	060a      	lsls	r2, r1, #24
    5498:	1952      	adds	r2, r2, r5
    549a:	f143 0300 	adc.w	r3, r3, #0
    549e:	490a      	ldr	r1, [pc, #40]	; (54c8 <sys_clock_timeout_handler+0x70>)
    54a0:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    54a4:	2401      	movs	r4, #1
    54a6:	e7eb      	b.n	5480 <sys_clock_timeout_handler+0x28>
		if (!anchor_updated) {
    54a8:	b11c      	cbz	r4, 54b2 <sys_clock_timeout_handler+0x5a>
		event_enable(chan);
    54aa:	4638      	mov	r0, r7
    54ac:	f7ff ff36 	bl	531c <event_enable>
}
    54b0:	e7ed      	b.n	548e <sys_clock_timeout_handler+0x36>
			set_comparator(chan, COUNTER_HALF_SPAN);
    54b2:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    54b6:	4638      	mov	r0, r7
    54b8:	f7ff ff1e 	bl	52f8 <set_comparator>
    54bc:	e7f5      	b.n	54aa <sys_clock_timeout_handler+0x52>
    54be:	bf00      	nop
    54c0:	20000358 	.word	0x20000358
    54c4:	2001d160 	.word	0x2001d160
    54c8:	20000340 	.word	0x20000340

000054cc <z_nrf_rtc_timer_read>:
{
    54cc:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    54ce:	4b0d      	ldr	r3, [pc, #52]	; (5504 <z_nrf_rtc_timer_read+0x38>)
    54d0:	681b      	ldr	r3, [r3, #0]
    54d2:	0a1d      	lsrs	r5, r3, #8
    54d4:	061c      	lsls	r4, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    54d6:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    54da:	f7ff ff33 	bl	5344 <counter>
    54de:	4603      	mov	r3, r0
	val += cntr;
    54e0:	1820      	adds	r0, r4, r0
    54e2:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    54e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    54ea:	d20a      	bcs.n	5502 <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    54ec:	4b06      	ldr	r3, [pc, #24]	; (5508 <z_nrf_rtc_timer_read+0x3c>)
    54ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    54f2:	4299      	cmp	r1, r3
    54f4:	bf08      	it	eq
    54f6:	4290      	cmpeq	r0, r2
    54f8:	d203      	bcs.n	5502 <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    54fa:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    54fe:	f141 0100 	adc.w	r1, r1, #0
}
    5502:	bd38      	pop	{r3, r4, r5, pc}
    5504:	2001d160 	.word	0x2001d160
    5508:	20000340 	.word	0x20000340

0000550c <compare_set_nolocks>:
{
    550c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5510:	4606      	mov	r6, r0
    5512:	4614      	mov	r4, r2
    5514:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    5516:	4610      	mov	r0, r2
    5518:	4619      	mov	r1, r3
    551a:	f009 fbf1 	bl	ed00 <absolute_time_to_cc>
    551e:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    5520:	f7ff ffd4 	bl	54cc <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    5524:	42a9      	cmp	r1, r5
    5526:	bf08      	it	eq
    5528:	42a0      	cmpeq	r0, r4
    552a:	d21e      	bcs.n	556a <compare_set_nolocks+0x5e>
		if (target_time - curr_time > COUNTER_SPAN) {
    552c:	ebb4 0800 	subs.w	r8, r4, r0
    5530:	eb65 0901 	sbc.w	r9, r5, r1
    5534:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5538:	2300      	movs	r3, #0
    553a:	454b      	cmp	r3, r9
    553c:	bf08      	it	eq
    553e:	4542      	cmpeq	r2, r8
    5540:	d32a      	bcc.n	5598 <compare_set_nolocks+0x8c>
		if (target_time != cc_data[chan].target_time) {
    5542:	4b17      	ldr	r3, [pc, #92]	; (55a0 <compare_set_nolocks+0x94>)
    5544:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    5548:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    554c:	42ab      	cmp	r3, r5
    554e:	bf08      	it	eq
    5550:	42a2      	cmpeq	r2, r4
    5552:	d014      	beq.n	557e <compare_set_nolocks+0x72>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    5554:	4639      	mov	r1, r7
    5556:	4630      	mov	r0, r6
    5558:	f009 fbe3 	bl	ed22 <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    555c:	4639      	mov	r1, r7
    555e:	f009 fbbf 	bl	ece0 <counter_sub>
    5562:	1824      	adds	r4, r4, r0
    5564:	f145 0500 	adc.w	r5, r5, #0
    5568:	e009      	b.n	557e <compare_set_nolocks+0x72>
		atomic_or(&force_isr_mask, BIT(chan));
    556a:	2301      	movs	r3, #1
    556c:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    556e:	4a0d      	ldr	r2, [pc, #52]	; (55a4 <compare_set_nolocks+0x98>)
    5570:	e8d2 1fef 	ldaex	r1, [r2]
    5574:	4319      	orrs	r1, r3
    5576:	e8c2 1fe0 	stlex	r0, r1, [r2]
    557a:	2800      	cmp	r0, #0
    557c:	d1f8      	bne.n	5570 <compare_set_nolocks+0x64>
	cc_data[chan].target_time = target_time;
    557e:	4b08      	ldr	r3, [pc, #32]	; (55a0 <compare_set_nolocks+0x94>)
    5580:	0132      	lsls	r2, r6, #4
    5582:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    5586:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    558a:	9908      	ldr	r1, [sp, #32]
    558c:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    558e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5590:	6073      	str	r3, [r6, #4]
	return ret;
    5592:	2000      	movs	r0, #0
}
    5594:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    5598:	f06f 0015 	mvn.w	r0, #21
    559c:	e7fa      	b.n	5594 <compare_set_nolocks+0x88>
    559e:	bf00      	nop
    55a0:	20000348 	.word	0x20000348
    55a4:	2001d158 	.word	0x2001d158

000055a8 <process_channel>:

static void process_channel(int32_t chan)
{
    55a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    55ac:	b082      	sub	sp, #8
    55ae:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    55b0:	f7ff fef0 	bl	5394 <channel_processing_check_and_clear>
    55b4:	b910      	cbnz	r0, 55bc <process_channel+0x14>

		if (handler) {
			handler(chan, expire_time, user_context);
		}
	}
}
    55b6:	b002      	add	sp, #8
    55b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    55bc:	f7ff ff86 	bl	54cc <z_nrf_rtc_timer_read>
    55c0:	4606      	mov	r6, r0
    55c2:	460f      	mov	r7, r1
		mcu_critical_state = full_int_lock();
    55c4:	f009 fb9f 	bl	ed06 <full_int_lock>
    55c8:	4682      	mov	sl, r0
		expire_time = cc_data[chan].target_time;
    55ca:	4b13      	ldr	r3, [pc, #76]	; (5618 <process_channel+0x70>)
    55cc:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    55d0:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    55d4:	454f      	cmp	r7, r9
    55d6:	bf08      	it	eq
    55d8:	4546      	cmpeq	r6, r8
    55da:	d20b      	bcs.n	55f4 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    55dc:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    55de:	4650      	mov	r0, sl
    55e0:	f009 fb9a 	bl	ed18 <full_int_unlock>
		if (handler) {
    55e4:	2e00      	cmp	r6, #0
    55e6:	d0e6      	beq.n	55b6 <process_channel+0xe>
			handler(chan, expire_time, user_context);
    55e8:	9500      	str	r5, [sp, #0]
    55ea:	4642      	mov	r2, r8
    55ec:	464b      	mov	r3, r9
    55ee:	4620      	mov	r0, r4
    55f0:	47b0      	blx	r6
}
    55f2:	e7e0      	b.n	55b6 <process_channel+0xe>
			handler = cc_data[chan].callback;
    55f4:	4a08      	ldr	r2, [pc, #32]	; (5618 <process_channel+0x70>)
    55f6:	0123      	lsls	r3, r4, #4
    55f8:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    55fc:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    55fe:	684d      	ldr	r5, [r1, #4]
			cc_data[chan].callback = NULL;
    5600:	2000      	movs	r0, #0
    5602:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    5604:	f04f 32ff 	mov.w	r2, #4294967295
    5608:	f04f 33ff 	mov.w	r3, #4294967295
    560c:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    5610:	4620      	mov	r0, r4
    5612:	f7ff fe8d 	bl	5330 <event_disable>
    5616:	e7e2      	b.n	55de <process_channel+0x36>
    5618:	20000348 	.word	0x20000348

0000561c <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    561c:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    561e:	4b0d      	ldr	r3, [pc, #52]	; (5654 <rtc_nrf_isr+0x38>)
    5620:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	ARG_UNUSED(arg);

	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    5624:	f013 0f02 	tst.w	r3, #2
    5628:	d00a      	beq.n	5640 <rtc_nrf_isr+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    562a:	4b0b      	ldr	r3, [pc, #44]	; (5658 <rtc_nrf_isr+0x3c>)
    562c:	681b      	ldr	r3, [r3, #0]
    562e:	b13b      	cbz	r3, 5640 <rtc_nrf_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5630:	4b09      	ldr	r3, [pc, #36]	; (5658 <rtc_nrf_isr+0x3c>)
    5632:	2200      	movs	r2, #0
    5634:	601a      	str	r2, [r3, #0]
    5636:	681b      	ldr	r3, [r3, #0]
	    nrf_rtc_event_check(RTC, NRF_RTC_EVENT_OVERFLOW)) {
		nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_OVERFLOW);
		overflow_cnt++;
    5638:	4a08      	ldr	r2, [pc, #32]	; (565c <rtc_nrf_isr+0x40>)
    563a:	6813      	ldr	r3, [r2, #0]
    563c:	3301      	adds	r3, #1
    563e:	6013      	str	r3, [r2, #0]
{
    5640:	2400      	movs	r4, #0
	}

	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5642:	2c00      	cmp	r4, #0
    5644:	dd00      	ble.n	5648 <rtc_nrf_isr+0x2c>
		process_channel(chan);
	}
}
    5646:	bd10      	pop	{r4, pc}
		process_channel(chan);
    5648:	4620      	mov	r0, r4
    564a:	f7ff ffad 	bl	55a8 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    564e:	3401      	adds	r4, #1
    5650:	e7f7      	b.n	5642 <rtc_nrf_isr+0x26>
    5652:	bf00      	nop
    5654:	50015000 	.word	0x50015000
    5658:	50015104 	.word	0x50015104
    565c:	2001d160 	.word	0x2001d160

00005660 <sys_clock_driver_init>:

	atomic_or(&alloc_mask, BIT(chan));
}

int sys_clock_driver_init(const struct device *dev)
{
    5660:	b530      	push	{r4, r5, lr}
    5662:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    5664:	2300      	movs	r3, #0
    5666:	4a1f      	ldr	r2, [pc, #124]	; (56e4 <sys_clock_driver_init+0x84>)
    5668:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    566c:	2b00      	cmp	r3, #0
    566e:	dd27      	ble.n	56c0 <sys_clock_driver_init+0x60>
    p_reg->INTENSET = mask;
    5670:	4c1c      	ldr	r4, [pc, #112]	; (56e4 <sys_clock_driver_init+0x84>)
    5672:	2502      	movs	r5, #2
    5674:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5678:	4b1b      	ldr	r3, [pc, #108]	; (56e8 <sys_clock_driver_init+0x88>)
    567a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    567e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    5682:	2200      	movs	r2, #0
    5684:	2101      	movs	r1, #1
    5686:	2015      	movs	r0, #21
    5688:	f7fe fb1c 	bl	3cc4 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    568c:	2015      	movs	r0, #21
    568e:	f7fe fafb 	bl	3c88 <arch_irq_enable>
    5692:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    5696:	2301      	movs	r3, #1
    5698:	4a14      	ldr	r2, [pc, #80]	; (56ec <sys_clock_driver_init+0x8c>)
    569a:	6013      	str	r3, [r2, #0]
    569c:	6023      	str	r3, [r4, #0]

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    569e:	4a14      	ldr	r2, [pc, #80]	; (56f0 <sys_clock_driver_init+0x90>)
    56a0:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
				(COUNTER_HALF_SPAN - 1) :
				(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    56a2:	2400      	movs	r4, #0
    56a4:	9401      	str	r4, [sp, #4]
    56a6:	4b13      	ldr	r3, [pc, #76]	; (56f4 <sys_clock_driver_init+0x94>)
    56a8:	9300      	str	r3, [sp, #0]
    56aa:	4a13      	ldr	r2, [pc, #76]	; (56f8 <sys_clock_driver_init+0x98>)
    56ac:	2300      	movs	r3, #0
    56ae:	4620      	mov	r0, r4
    56b0:	f009 fb72 	bl	ed98 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    56b4:	4628      	mov	r0, r5
    56b6:	f7ff f90b 	bl	48d0 <z_nrf_clock_control_lf_on>

	return 0;
}
    56ba:	4620      	mov	r0, r4
    56bc:	b003      	add	sp, #12
    56be:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    56c0:	4a0e      	ldr	r2, [pc, #56]	; (56fc <sys_clock_driver_init+0x9c>)
    56c2:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    56c6:	f04f 30ff 	mov.w	r0, #4294967295
    56ca:	f04f 31ff 	mov.w	r1, #4294967295
    56ce:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    56d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    56d6:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    56d8:	4902      	ldr	r1, [pc, #8]	; (56e4 <sys_clock_driver_init+0x84>)
    56da:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    56de:	3301      	adds	r3, #1
    56e0:	e7c4      	b.n	566c <sys_clock_driver_init+0xc>
    56e2:	bf00      	nop
    56e4:	50015000 	.word	0x50015000
    56e8:	e000e100 	.word	0xe000e100
    56ec:	50015008 	.word	0x50015008
    56f0:	2001d15c 	.word	0x2001d15c
    56f4:	00005459 	.word	0x00005459
    56f8:	007fffff 	.word	0x007fffff
    56fc:	20000348 	.word	0x20000348

00005700 <sys_clock_set_timeout>:

void sys_clock_set_timeout(int32_t ticks, bool idle)
{
    5700:	b510      	push	{r4, lr}
    5702:	b082      	sub	sp, #8

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5704:	f1b0 3fff 	cmp.w	r0, #4294967295
    5708:	d007      	beq.n	571a <sys_clock_set_timeout+0x1a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    570a:	1e44      	subs	r4, r0, #1
    570c:	2c00      	cmp	r4, #0
    570e:	dd07      	ble.n	5720 <sys_clock_set_timeout+0x20>
    5710:	4b11      	ldr	r3, [pc, #68]	; (5758 <sys_clock_set_timeout+0x58>)
    5712:	429c      	cmp	r4, r3
    5714:	dd05      	ble.n	5722 <sys_clock_set_timeout+0x22>
    5716:	4c11      	ldr	r4, [pc, #68]	; (575c <sys_clock_set_timeout+0x5c>)
    5718:	e003      	b.n	5722 <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    571a:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
    571e:	e7f4      	b.n	570a <sys_clock_set_timeout+0xa>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    5720:	2400      	movs	r4, #0

	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    5722:	f7ff fed3 	bl	54cc <z_nrf_rtc_timer_read>
    5726:	4b0e      	ldr	r3, [pc, #56]	; (5760 <sys_clock_set_timeout+0x60>)
    5728:	e9d3 2300 	ldrd	r2, r3, [r3]
    572c:	1a80      	subs	r0, r0, r2
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
    572e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5732:	d300      	bcc.n	5736 <sys_clock_set_timeout+0x36>
		ticks = 0;
    5734:	2400      	movs	r4, #0
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    5736:	4404      	add	r4, r0
    5738:	3401      	adds	r4, #1
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;

	/* Due to elapsed time the calculation above might produce a
	 * duration that laps the counter.  Don't let it.
	 */
	if (cyc > MAX_CYCLES) {
    573a:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    573e:	d300      	bcc.n	5742 <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    5740:	4c06      	ldr	r4, [pc, #24]	; (575c <sys_clock_set_timeout+0x5c>)
	}

	uint64_t target_time = cyc + last_count;

	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    5742:	2000      	movs	r0, #0
    5744:	9001      	str	r0, [sp, #4]
    5746:	4907      	ldr	r1, [pc, #28]	; (5764 <sys_clock_set_timeout+0x64>)
    5748:	9100      	str	r1, [sp, #0]
    574a:	1912      	adds	r2, r2, r4
    574c:	f143 0300 	adc.w	r3, r3, #0
    5750:	f009 fb22 	bl	ed98 <compare_set>
}
    5754:	b002      	add	sp, #8
    5756:	bd10      	pop	{r4, pc}
    5758:	007ffffe 	.word	0x007ffffe
    575c:	007fffff 	.word	0x007fffff
    5760:	20000358 	.word	0x20000358
    5764:	00005459 	.word	0x00005459

00005768 <sys_clock_elapsed>:

uint32_t sys_clock_elapsed(void)
{
    5768:	b508      	push	{r3, lr}
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    576a:	f7ff feaf 	bl	54cc <z_nrf_rtc_timer_read>
    576e:	4b02      	ldr	r3, [pc, #8]	; (5778 <sys_clock_elapsed+0x10>)
    5770:	681b      	ldr	r3, [r3, #0]
}
    5772:	1ac0      	subs	r0, r0, r3
    5774:	bd08      	pop	{r3, pc}
    5776:	bf00      	nop
    5778:	20000358 	.word	0x20000358

0000577c <nrf53_errata_42>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    577c:	4b08      	ldr	r3, [pc, #32]	; (57a0 <nrf53_errata_42+0x24>)
    577e:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5780:	3304      	adds	r3, #4
    5782:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5784:	2a07      	cmp	r2, #7
    5786:	d001      	beq.n	578c <nrf53_errata_42+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5788:	2000      	movs	r0, #0
    578a:	4770      	bx	lr
                    switch(var2)
    578c:	3b02      	subs	r3, #2
    578e:	2b00      	cmp	r3, #0
    5790:	d804      	bhi.n	579c <nrf53_errata_42+0x20>
    5792:	e8df f003 	tbb	[pc, r3]
    5796:	01          	.byte	0x01
    5797:	00          	.byte	0x00
                if (var1 == 0x07)
    5798:	2001      	movs	r0, #1
    579a:	4770      	bx	lr
                            return false;
    579c:	2000      	movs	r0, #0
    #endif
}
    579e:	4770      	bx	lr
    57a0:	00ff0130 	.word	0x00ff0130

000057a4 <nrf53_errata_46>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    57a4:	4b0a      	ldr	r3, [pc, #40]	; (57d0 <nrf53_errata_46+0x2c>)
    57a6:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    57a8:	3304      	adds	r3, #4
    57aa:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    57ac:	2a07      	cmp	r2, #7
    57ae:	d001      	beq.n	57b4 <nrf53_errata_46+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    57b0:	2000      	movs	r0, #0
    57b2:	4770      	bx	lr
                    switch(var2)
    57b4:	2b04      	cmp	r3, #4
    57b6:	d007      	beq.n	57c8 <nrf53_errata_46+0x24>
    57b8:	d808      	bhi.n	57cc <nrf53_errata_46+0x28>
    57ba:	3b02      	subs	r3, #2
    57bc:	2b01      	cmp	r3, #1
    57be:	d801      	bhi.n	57c4 <nrf53_errata_46+0x20>
    57c0:	2001      	movs	r0, #1
    #endif
}
    57c2:	4770      	bx	lr
                            return false;
    57c4:	2000      	movs	r0, #0
    57c6:	4770      	bx	lr
                            return false;
    57c8:	2000      	movs	r0, #0
    57ca:	4770      	bx	lr
                            return false;
    57cc:	2000      	movs	r0, #0
    57ce:	4770      	bx	lr
    57d0:	00ff0130 	.word	0x00ff0130

000057d4 <nrf53_errata_49>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    57d4:	4b08      	ldr	r3, [pc, #32]	; (57f8 <nrf53_errata_49+0x24>)
    57d6:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    57d8:	3304      	adds	r3, #4
    57da:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    57dc:	2a07      	cmp	r2, #7
    57de:	d001      	beq.n	57e4 <nrf53_errata_49+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    57e0:	2000      	movs	r0, #0
    57e2:	4770      	bx	lr
                    switch(var2)
    57e4:	3b02      	subs	r3, #2
    57e6:	2b00      	cmp	r3, #0
    57e8:	d804      	bhi.n	57f4 <nrf53_errata_49+0x20>
    57ea:	e8df f003 	tbb	[pc, r3]
    57ee:	01          	.byte	0x01
    57ef:	00          	.byte	0x00
                if (var1 == 0x07)
    57f0:	2001      	movs	r0, #1
    57f2:	4770      	bx	lr
                            return false;
    57f4:	2000      	movs	r0, #0
    #endif
}
    57f6:	4770      	bx	lr
    57f8:	00ff0130 	.word	0x00ff0130

000057fc <nrf53_errata_55>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    57fc:	4b03      	ldr	r3, [pc, #12]	; (580c <nrf53_errata_55+0x10>)
    57fe:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5800:	2b07      	cmp	r3, #7
    5802:	d001      	beq.n	5808 <nrf53_errata_55+0xc>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    5804:	2000      	movs	r0, #0
    5806:	4770      	bx	lr
                            return true;
    5808:	2001      	movs	r0, #1
    #endif
}
    580a:	4770      	bx	lr
    580c:	00ff0130 	.word	0x00ff0130

00005810 <nrf53_errata_64>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5810:	4b08      	ldr	r3, [pc, #32]	; (5834 <nrf53_errata_64+0x24>)
    5812:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5814:	3304      	adds	r3, #4
    5816:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5818:	2a07      	cmp	r2, #7
    581a:	d001      	beq.n	5820 <nrf53_errata_64+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    581c:	2000      	movs	r0, #0
    581e:	4770      	bx	lr
                    switch(var2)
    5820:	3b02      	subs	r3, #2
    5822:	2b00      	cmp	r3, #0
    5824:	d804      	bhi.n	5830 <nrf53_errata_64+0x20>
    5826:	e8df f003 	tbb	[pc, r3]
    582a:	01          	.byte	0x01
    582b:	00          	.byte	0x00
                if (var1 == 0x07)
    582c:	2001      	movs	r0, #1
    582e:	4770      	bx	lr
                            return false;
    5830:	2000      	movs	r0, #0
    #endif
}
    5832:	4770      	bx	lr
    5834:	00ff0130 	.word	0x00ff0130

00005838 <nrf53_errata_69>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5838:	4b08      	ldr	r3, [pc, #32]	; (585c <nrf53_errata_69+0x24>)
    583a:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    583c:	3304      	adds	r3, #4
    583e:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5840:	2a07      	cmp	r2, #7
    5842:	d001      	beq.n	5848 <nrf53_errata_69+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5844:	2000      	movs	r0, #0
    5846:	4770      	bx	lr
                    switch(var2)
    5848:	3b02      	subs	r3, #2
    584a:	2b00      	cmp	r3, #0
    584c:	d804      	bhi.n	5858 <nrf53_errata_69+0x20>
    584e:	e8df f003 	tbb	[pc, r3]
    5852:	01          	.byte	0x01
    5853:	00          	.byte	0x00
                if (var1 == 0x07)
    5854:	2001      	movs	r0, #1
    5856:	4770      	bx	lr
                            return false;
    5858:	2000      	movs	r0, #0
    #endif
}
    585a:	4770      	bx	lr
    585c:	00ff0130 	.word	0x00ff0130

00005860 <nrf53_errata_97>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5860:	4b08      	ldr	r3, [pc, #32]	; (5884 <nrf53_errata_97+0x24>)
    5862:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5864:	3304      	adds	r3, #4
    5866:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5868:	2a07      	cmp	r2, #7
    586a:	d001      	beq.n	5870 <nrf53_errata_97+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    586c:	2000      	movs	r0, #0
    586e:	4770      	bx	lr
                    switch(var2)
    5870:	3b02      	subs	r3, #2
    5872:	2b00      	cmp	r3, #0
    5874:	d804      	bhi.n	5880 <nrf53_errata_97+0x20>
    5876:	e8df f003 	tbb	[pc, r3]
    587a:	01          	.byte	0x01
    587b:	00          	.byte	0x00
                if (var1 == 0x07)
    587c:	2001      	movs	r0, #1
    587e:	4770      	bx	lr
                            return false;
    5880:	2000      	movs	r0, #0
    #endif
}
    5882:	4770      	bx	lr
    5884:	00ff0130 	.word	0x00ff0130

00005888 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    5888:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    588c:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    5890:	f002 0203 	and.w	r2, r2, #3
    5894:	4b02      	ldr	r3, [pc, #8]	; (58a0 <SystemCoreClockUpdate+0x18>)
    5896:	40d3      	lsrs	r3, r2
    5898:	4a02      	ldr	r2, [pc, #8]	; (58a4 <SystemCoreClockUpdate+0x1c>)
    589a:	6013      	str	r3, [r2, #0]
#endif
}
    589c:	4770      	bx	lr
    589e:	bf00      	nop
    58a0:	07a12000 	.word	0x07a12000
    58a4:	20000064 	.word	0x20000064

000058a8 <SystemInit>:

void SystemInit(void)
{
    58a8:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    58aa:	f7ff ffd9 	bl	5860 <nrf53_errata_97>
    58ae:	b158      	cbz	r0, 58c8 <SystemInit+0x20>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    58b0:	4b3b      	ldr	r3, [pc, #236]	; (59a0 <SystemInit+0xf8>)
    58b2:	681b      	ldr	r3, [r3, #0]
    58b4:	b943      	cbnz	r3, 58c8 <SystemInit+0x20>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    58b6:	4b3a      	ldr	r3, [pc, #232]	; (59a0 <SystemInit+0xf8>)
    58b8:	220d      	movs	r2, #13
    58ba:	601a      	str	r2, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    58bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    58c0:	2201      	movs	r2, #1
    58c2:	601a      	str	r2, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    58c4:	2200      	movs	r2, #0
    58c6:	601a      	str	r2, [r3, #0]
{
    58c8:	2200      	movs	r2, #0
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    58ca:	2a1f      	cmp	r2, #31
    58cc:	d815      	bhi.n	58fa <SystemInit+0x52>
    58ce:	f102 0360 	add.w	r3, r2, #96	; 0x60
    58d2:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    58d6:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    58da:	f1b3 3fff 	cmp.w	r3, #4294967295
    58de:	d00c      	beq.n	58fa <SystemInit+0x52>
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    58e0:	f102 0360 	add.w	r3, r2, #96	; 0x60
    58e4:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    58e8:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    58ec:	00db      	lsls	r3, r3, #3
    58ee:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    58f2:	685b      	ldr	r3, [r3, #4]
    58f4:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    58f6:	3201      	adds	r2, #1
    58f8:	e7e7      	b.n	58ca <SystemInit+0x22>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    58fa:	f7ff ff89 	bl	5810 <nrf53_errata_64>
    58fe:	b128      	cbz	r0, 590c <SystemInit+0x64>
        {
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    5900:	4b28      	ldr	r3, [pc, #160]	; (59a4 <SystemInit+0xfc>)
    5902:	2229      	movs	r2, #41	; 0x29
    5904:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    5906:	3330      	adds	r3, #48	; 0x30
    5908:	2203      	movs	r2, #3
    590a:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    590c:	f7ff ff36 	bl	577c <nrf53_errata_42>
    5910:	b138      	cbz	r0, 5922 <SystemInit+0x7a>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    5912:	4b25      	ldr	r3, [pc, #148]	; (59a8 <SystemInit+0x100>)
    5914:	4a25      	ldr	r2, [pc, #148]	; (59ac <SystemInit+0x104>)
    5916:	601a      	str	r2, [r3, #0]
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    5918:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    591c:	2201      	movs	r2, #1
    591e:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    5922:	f7ff ff3f 	bl	57a4 <nrf53_errata_46>
    5926:	b110      	cbz	r0, 592e <SystemInit+0x86>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    5928:	4b21      	ldr	r3, [pc, #132]	; (59b0 <SystemInit+0x108>)
    592a:	2200      	movs	r2, #0
    592c:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    592e:	f7ff ff51 	bl	57d4 <nrf53_errata_49>
    5932:	b168      	cbz	r0, 5950 <SystemInit+0xa8>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    5934:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5938:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    593c:	f013 0f01 	tst.w	r3, #1
    5940:	d006      	beq.n	5950 <SystemInit+0xa8>
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    5942:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5946:	2200      	movs	r2, #0
    5948:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    594c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
            }
        }

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
    5950:	f7ff ff54 	bl	57fc <nrf53_errata_55>
    5954:	b160      	cbz	r0, 5970 <SystemInit+0xc8>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    5956:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    595a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    595e:	f013 0f01 	tst.w	r3, #1
    5962:	d005      	beq.n	5970 <SystemInit+0xc8>
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    5964:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5968:	f06f 0201 	mvn.w	r2, #1
    596c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    5970:	f7ff ff62 	bl	5838 <nrf53_errata_69>
    5974:	b110      	cbz	r0, 597c <SystemInit+0xd4>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    5976:	4b0b      	ldr	r3, [pc, #44]	; (59a4 <SystemInit+0xfc>)
    5978:	2265      	movs	r2, #101	; 0x65
    597a:	601a      	str	r2, [r3, #0]

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    597c:	4a0d      	ldr	r2, [pc, #52]	; (59b4 <SystemInit+0x10c>)
    597e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    5982:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    5986:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    598a:	4a0b      	ldr	r2, [pc, #44]	; (59b8 <SystemInit+0x110>)
    598c:	6811      	ldr	r1, [r2, #0]
    598e:	4b0b      	ldr	r3, [pc, #44]	; (59bc <SystemInit+0x114>)
    5990:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    5994:	69d2      	ldr	r2, [r2, #28]
    5996:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
    599a:	f7ff ff75 	bl	5888 <SystemCoreClockUpdate>
}
    599e:	bd08      	pop	{r3, pc}
    59a0:	50004a20 	.word	0x50004a20
    59a4:	5000470c 	.word	0x5000470c
    59a8:	50039530 	.word	0x50039530
    59ac:	beef0044 	.word	0xbeef0044
    59b0:	5003254c 	.word	0x5003254c
    59b4:	e000ed00 	.word	0xe000ed00
    59b8:	00ff8000 	.word	0x00ff8000
    59bc:	50006000 	.word	0x50006000

000059c0 <nrf53_errata_4>:
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    59c0:	4b08      	ldr	r3, [pc, #32]	; (59e4 <nrf53_errata_4+0x24>)
    59c2:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    59c4:	3304      	adds	r3, #4
    59c6:	681b      	ldr	r3, [r3, #0]
                if (var1 == 0x07)
    59c8:	2a07      	cmp	r2, #7
    59ca:	d001      	beq.n	59d0 <nrf53_errata_4+0x10>
        return false;
    59cc:	2000      	movs	r0, #0
    59ce:	4770      	bx	lr
                    switch(var2)
    59d0:	3b02      	subs	r3, #2
    59d2:	2b00      	cmp	r3, #0
    59d4:	d804      	bhi.n	59e0 <nrf53_errata_4+0x20>
    59d6:	e8df f003 	tbb	[pc, r3]
    59da:	01          	.byte	0x01
    59db:	00          	.byte	0x00
                if (var1 == 0x07)
    59dc:	2001      	movs	r0, #1
    59de:	4770      	bx	lr
                            return false;
    59e0:	2000      	movs	r0, #0
}
    59e2:	4770      	bx	lr
    59e4:	00ff0130 	.word	0x00ff0130

000059e8 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    59e8:	4b05      	ldr	r3, [pc, #20]	; (5a00 <nrfx_clock_init+0x18>)
    59ea:	791b      	ldrb	r3, [r3, #4]
    59ec:	b92b      	cbnz	r3, 59fa <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    59ee:	4b04      	ldr	r3, [pc, #16]	; (5a00 <nrfx_clock_init+0x18>)
    59f0:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    59f2:	2201      	movs	r2, #1
    59f4:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    59f6:	4803      	ldr	r0, [pc, #12]	; (5a04 <nrfx_clock_init+0x1c>)
    59f8:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    59fa:	4803      	ldr	r0, [pc, #12]	; (5a08 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    59fc:	4770      	bx	lr
    59fe:	bf00      	nop
    5a00:	2001d164 	.word	0x2001d164
    5a04:	0bad0000 	.word	0x0bad0000
    5a08:	0bad000c 	.word	0x0bad000c

00005a0c <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5a0c:	2803      	cmp	r0, #3
    5a0e:	d84e      	bhi.n	5aae <nrfx_clock_start+0xa2>
    5a10:	e8df f000 	tbb	[pc, r0]
    5a14:	40322702 	.word	0x40322702
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5a18:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5a1c:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5a20:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5a24:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    5a28:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    5a2c:	d111      	bne.n	5a52 <nrfx_clock_start+0x46>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5a2e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5a32:	2201      	movs	r2, #1
    5a34:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5a38:	4b1d      	ldr	r3, [pc, #116]	; (5ab0 <nrfx_clock_start+0xa4>)
    5a3a:	2200      	movs	r2, #0
    5a3c:	601a      	str	r2, [r3, #0]
    5a3e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5a40:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5a44:	2202      	movs	r2, #2
    5a46:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5a4a:	3308      	adds	r3, #8
    5a4c:	2201      	movs	r2, #1
    5a4e:	601a      	str	r2, [r3, #0]
}
    5a50:	4770      	bx	lr
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    5a52:	2b02      	cmp	r3, #2
    5a54:	d1eb      	bne.n	5a2e <nrfx_clock_start+0x22>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5a56:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5a5a:	2202      	movs	r2, #2
    5a5c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    5a60:	e7ea      	b.n	5a38 <nrfx_clock_start+0x2c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5a62:	4b14      	ldr	r3, [pc, #80]	; (5ab4 <nrfx_clock_start+0xa8>)
    5a64:	2200      	movs	r2, #0
    5a66:	601a      	str	r2, [r3, #0]
    5a68:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5a6a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5a6e:	2201      	movs	r2, #1
    5a70:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5a74:	601a      	str	r2, [r3, #0]
}
    5a76:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5a78:	4b0f      	ldr	r3, [pc, #60]	; (5ab8 <nrfx_clock_start+0xac>)
    5a7a:	2200      	movs	r2, #0
    5a7c:	601a      	str	r2, [r3, #0]
    5a7e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5a80:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5a84:	f44f 7200 	mov.w	r2, #512	; 0x200
    5a88:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5a8c:	3320      	adds	r3, #32
    5a8e:	2201      	movs	r2, #1
    5a90:	601a      	str	r2, [r3, #0]
}
    5a92:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5a94:	4b09      	ldr	r3, [pc, #36]	; (5abc <nrfx_clock_start+0xb0>)
    5a96:	2200      	movs	r2, #0
    5a98:	601a      	str	r2, [r3, #0]
    5a9a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5a9c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5aa0:	f44f 7280 	mov.w	r2, #256	; 0x100
    5aa4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5aa8:	3318      	adds	r3, #24
    5aaa:	2201      	movs	r2, #1
    5aac:	601a      	str	r2, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    5aae:	4770      	bx	lr
    5ab0:	50005104 	.word	0x50005104
    5ab4:	50005100 	.word	0x50005100
    5ab8:	50005124 	.word	0x50005124
    5abc:	50005120 	.word	0x50005120

00005ac0 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    5ac0:	b570      	push	{r4, r5, r6, lr}
    5ac2:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5ac4:	2803      	cmp	r0, #3
    5ac6:	f200 80cd 	bhi.w	5c64 <nrfx_clock_stop+0x1a4>
    5aca:	e8df f000 	tbb	[pc, r0]
    5ace:	1402      	.short	0x1402
    5ad0:	3021      	.short	0x3021
    p_reg->INTENCLR = mask;
    5ad2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5ad6:	2202      	movs	r2, #2
    5ad8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5adc:	f503 7382 	add.w	r3, r3, #260	; 0x104
    5ae0:	2200      	movs	r2, #0
    5ae2:	601a      	str	r2, [r3, #0]
    5ae4:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5ae6:	4b60      	ldr	r3, [pc, #384]	; (5c68 <nrfx_clock_stop+0x1a8>)
    5ae8:	2201      	movs	r2, #1
    5aea:	601a      	str	r2, [r3, #0]
            NRFX_ASSERT(0);
            return;
    }

    bool stopped;
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5aec:	2c01      	cmp	r4, #1
    5aee:	d02d      	beq.n	5b4c <nrfx_clock_stop+0x8c>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
                       (clk_src != NRF_CLOCK_HFCLK_HIGH_ACCURACY)), 10000, 1, stopped);
    }
    else
    {
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    5af0:	f242 7510 	movw	r5, #10000	; 0x2710
    5af4:	e0a1      	b.n	5c3a <nrfx_clock_stop+0x17a>
    p_reg->INTENCLR = mask;
    5af6:	2301      	movs	r3, #1
    5af8:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5afc:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b00:	f502 7280 	add.w	r2, r2, #256	; 0x100
    5b04:	2100      	movs	r1, #0
    5b06:	6011      	str	r1, [r2, #0]
    5b08:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b0a:	4a58      	ldr	r2, [pc, #352]	; (5c6c <nrfx_clock_stop+0x1ac>)
    5b0c:	6013      	str	r3, [r2, #0]
}
    5b0e:	e7ed      	b.n	5aec <nrfx_clock_stop+0x2c>
    p_reg->INTENCLR = mask;
    5b10:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5b14:	f44f 7200 	mov.w	r2, #512	; 0x200
    5b18:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b1c:	f503 7392 	add.w	r3, r3, #292	; 0x124
    5b20:	2200      	movs	r2, #0
    5b22:	601a      	str	r2, [r3, #0]
    5b24:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b26:	4b52      	ldr	r3, [pc, #328]	; (5c70 <nrfx_clock_stop+0x1b0>)
    5b28:	2201      	movs	r2, #1
    5b2a:	601a      	str	r2, [r3, #0]
}
    5b2c:	e7de      	b.n	5aec <nrfx_clock_stop+0x2c>
    p_reg->INTENCLR = mask;
    5b2e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5b32:	f44f 7280 	mov.w	r2, #256	; 0x100
    5b36:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b3a:	f503 7390 	add.w	r3, r3, #288	; 0x120
    5b3e:	2200      	movs	r2, #0
    5b40:	601a      	str	r2, [r3, #0]
    5b42:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b44:	4b4b      	ldr	r3, [pc, #300]	; (5c74 <nrfx_clock_stop+0x1b4>)
    5b46:	2201      	movs	r2, #1
    5b48:	601a      	str	r2, [r3, #0]
}
    5b4a:	e7cf      	b.n	5aec <nrfx_clock_stop+0x2c>
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    5b4c:	4626      	mov	r6, r4
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    5b4e:	f242 7510 	movw	r5, #10000	; 0x2710
    5b52:	e035      	b.n	5bc0 <nrfx_clock_stop+0x100>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5b54:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5b58:	f8d3 6418 	ldr.w	r6, [r3, #1048]	; 0x418
    5b5c:	f006 0603 	and.w	r6, r6, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5b60:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    5b64:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5b68:	d13a      	bne.n	5be0 <nrfx_clock_stop+0x120>
    return false;
    5b6a:	2300      	movs	r3, #0
    5b6c:	e01f      	b.n	5bae <nrfx_clock_stop+0xee>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5b6e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5b72:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
    5b76:	f006 0601 	and.w	r6, r6, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5b7a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    5b7e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5b82:	d12f      	bne.n	5be4 <nrfx_clock_stop+0x124>
    return false;
    5b84:	2300      	movs	r3, #0
    5b86:	e012      	b.n	5bae <nrfx_clock_stop+0xee>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    5b88:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5b8c:	f8d3 645c 	ldr.w	r6, [r3, #1116]	; 0x45c
    5b90:	f006 0601 	and.w	r6, r6, #1
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    5b94:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
    5b98:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5b9c:	d124      	bne.n	5be8 <nrfx_clock_stop+0x128>
    return false;
    5b9e:	2300      	movs	r3, #0
    5ba0:	e005      	b.n	5bae <nrfx_clock_stop+0xee>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    5ba2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5ba6:	f8d3 3454 	ldr.w	r3, [r3, #1108]	; 0x454
    5baa:	f3c3 4300 	ubfx	r3, r3, #16, #1
    5bae:	2b00      	cmp	r3, #0
    5bb0:	d058      	beq.n	5c64 <nrfx_clock_stop+0x1a4>
    5bb2:	2e01      	cmp	r6, #1
    5bb4:	d156      	bne.n	5c64 <nrfx_clock_stop+0x1a4>
    5bb6:	2001      	movs	r0, #1
    5bb8:	f009 f91c 	bl	edf4 <nrfx_busy_wait>
    5bbc:	3d01      	subs	r5, #1
    5bbe:	d051      	beq.n	5c64 <nrfx_clock_stop+0x1a4>
    switch (domain)
    5bc0:	2c03      	cmp	r4, #3
    5bc2:	d80b      	bhi.n	5bdc <nrfx_clock_stop+0x11c>
    5bc4:	a301      	add	r3, pc, #4	; (adr r3, 5bcc <nrfx_clock_stop+0x10c>)
    5bc6:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    5bca:	bf00      	nop
    5bcc:	00005b55 	.word	0x00005b55
    5bd0:	00005b6f 	.word	0x00005b6f
    5bd4:	00005b89 	.word	0x00005b89
    5bd8:	00005ba3 	.word	0x00005ba3
    5bdc:	2300      	movs	r3, #0
    5bde:	e7e6      	b.n	5bae <nrfx_clock_stop+0xee>
                return true;
    5be0:	2301      	movs	r3, #1
    5be2:	e7e4      	b.n	5bae <nrfx_clock_stop+0xee>
                return true;
    5be4:	2301      	movs	r3, #1
    5be6:	e7e2      	b.n	5bae <nrfx_clock_stop+0xee>
                return true;
    5be8:	2301      	movs	r3, #1
    5bea:	e7e0      	b.n	5bae <nrfx_clock_stop+0xee>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5bec:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5bf0:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    5bf4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5bf8:	d12e      	bne.n	5c58 <nrfx_clock_stop+0x198>
    return false;
    5bfa:	2300      	movs	r3, #0
    5bfc:	e017      	b.n	5c2e <nrfx_clock_stop+0x16e>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5bfe:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5c02:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    5c06:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5c0a:	d127      	bne.n	5c5c <nrfx_clock_stop+0x19c>
    return false;
    5c0c:	2300      	movs	r3, #0
    5c0e:	e00e      	b.n	5c2e <nrfx_clock_stop+0x16e>
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    5c10:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5c14:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
    5c18:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5c1c:	d120      	bne.n	5c60 <nrfx_clock_stop+0x1a0>
    return false;
    5c1e:	2300      	movs	r3, #0
    5c20:	e005      	b.n	5c2e <nrfx_clock_stop+0x16e>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    5c22:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5c26:	f8d3 3454 	ldr.w	r3, [r3, #1108]	; 0x454
    5c2a:	f3c3 4300 	ubfx	r3, r3, #16, #1
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    5c2e:	b1cb      	cbz	r3, 5c64 <nrfx_clock_stop+0x1a4>
    5c30:	2001      	movs	r0, #1
    5c32:	f009 f8df 	bl	edf4 <nrfx_busy_wait>
    5c36:	3d01      	subs	r5, #1
    5c38:	d014      	beq.n	5c64 <nrfx_clock_stop+0x1a4>
    switch (domain)
    5c3a:	2c03      	cmp	r4, #3
    5c3c:	d80a      	bhi.n	5c54 <nrfx_clock_stop+0x194>
    5c3e:	a301      	add	r3, pc, #4	; (adr r3, 5c44 <nrfx_clock_stop+0x184>)
    5c40:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    5c44:	00005bed 	.word	0x00005bed
    5c48:	00005bff 	.word	0x00005bff
    5c4c:	00005c11 	.word	0x00005c11
    5c50:	00005c23 	.word	0x00005c23
    5c54:	2300      	movs	r3, #0
    5c56:	e7ea      	b.n	5c2e <nrfx_clock_stop+0x16e>
                return true;
    5c58:	2301      	movs	r3, #1
    5c5a:	e7e8      	b.n	5c2e <nrfx_clock_stop+0x16e>
                return true;
    5c5c:	2301      	movs	r3, #1
    5c5e:	e7e6      	b.n	5c2e <nrfx_clock_stop+0x16e>
                return true;
    5c60:	2301      	movs	r3, #1
    5c62:	e7e4      	b.n	5c2e <nrfx_clock_stop+0x16e>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    5c64:	bd70      	pop	{r4, r5, r6, pc}
    5c66:	bf00      	nop
    5c68:	5000500c 	.word	0x5000500c
    5c6c:	50005004 	.word	0x50005004
    5c70:	50005024 	.word	0x50005024
    5c74:	5000501c 	.word	0x5000501c

00005c78 <nrfx_clock_divider_set>:
}

#if defined(CLOCK_FEATURE_HFCLK_DIVIDE_PRESENT) || NRF_CLOCK_HAS_HFCLK192M
nrfx_err_t nrfx_clock_divider_set(nrf_clock_domain_t domain,
                                  nrf_clock_hfclk_div_t div)
{
    5c78:	b510      	push	{r4, lr}
    5c7a:	460c      	mov	r4, r1
    switch(domain)
    5c7c:	2801      	cmp	r0, #1
    5c7e:	d003      	beq.n	5c88 <nrfx_clock_divider_set+0x10>
    5c80:	2802      	cmp	r0, #2
    5c82:	d05a      	beq.n	5d3a <nrfx_clock_divider_set+0xc2>
    5c84:	4834      	ldr	r0, [pc, #208]	; (5d58 <nrfx_clock_divider_set+0xe0>)
#endif
        default:
            NRFX_ASSERT(0);
            return NRFX_ERROR_NOT_SUPPORTED;
    }
}
    5c86:	bd10      	pop	{r4, pc}
            switch (div)
    5c88:	b359      	cbz	r1, 5ce2 <nrfx_clock_divider_set+0x6a>
    5c8a:	2901      	cmp	r1, #1
    5c8c:	d15f      	bne.n	5d4e <nrfx_clock_divider_set+0xd6>
                    if (nrf53_errata_4())
    5c8e:	f7ff fe97 	bl	59c0 <nrf53_errata_4>
    5c92:	b1f8      	cbz	r0, 5cd4 <nrfx_clock_divider_set+0x5c>
	__asm__ volatile(
    5c94:	f04f 0320 	mov.w	r3, #32
    5c98:	f3ef 8211 	mrs	r2, BASEPRI
    5c9c:	f383 8812 	msr	BASEPRI_MAX, r3
    5ca0:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
    5ca4:	f3bf 8f4f 	dsb	sy

#if defined(CLOCK_FEATURE_HFCLK_DIVIDE_PRESENT)
NRF_STATIC_INLINE
void nrf_clock_hfclk_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider)
{
    p_reg->HFCLKCTRL = (((uint8_t)(divider) << CLOCK_HFCLKCTRL_HCLK_Pos) &
    5ca8:	f004 0403 	and.w	r4, r4, #3
    5cac:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5cb0:	f8c3 4558 	str.w	r4, [r3, #1368]	; 0x558
                        *(volatile uint32_t *)0x5084450C = 0x0;
    5cb4:	2300      	movs	r3, #0
    5cb6:	4929      	ldr	r1, [pc, #164]	; (5d5c <nrfx_clock_divider_set+0xe4>)
    5cb8:	600b      	str	r3, [r1, #0]
                        *(volatile uint32_t *)0x50026548 = 0x0;
    5cba:	4929      	ldr	r1, [pc, #164]	; (5d60 <nrfx_clock_divider_set+0xe8>)
    5cbc:	600b      	str	r3, [r1, #0]
                        *(volatile uint32_t *)0x50081EE4 = 0x0D;
    5cbe:	4b29      	ldr	r3, [pc, #164]	; (5d64 <nrfx_clock_divider_set+0xec>)
    5cc0:	210d      	movs	r1, #13
    5cc2:	6019      	str	r1, [r3, #0]
	__asm__ volatile(
    5cc4:	f382 8811 	msr	BASEPRI, r2
    5cc8:	f3bf 8f6f 	isb	sy
            SystemCoreClockUpdate();
    5ccc:	f7ff fddc 	bl	5888 <SystemCoreClockUpdate>
            return NRFX_SUCCESS;
    5cd0:	4825      	ldr	r0, [pc, #148]	; (5d68 <nrfx_clock_divider_set+0xf0>)
    5cd2:	e7d8      	b.n	5c86 <nrfx_clock_divider_set+0xe>
    5cd4:	f004 0403 	and.w	r4, r4, #3
    5cd8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5cdc:	f8c3 4558 	str.w	r4, [r3, #1368]	; 0x558
                        CLOCK_HFCLKCTRL_HCLK_Msk);
}
    5ce0:	e7f4      	b.n	5ccc <nrfx_clock_divider_set+0x54>
                    if (nrf53_errata_4())
    5ce2:	f7ff fe6d 	bl	59c0 <nrf53_errata_4>
    5ce6:	b308      	cbz	r0, 5d2c <nrfx_clock_divider_set+0xb4>
	__asm__ volatile(
    5ce8:	f04f 0220 	mov.w	r2, #32
    5cec:	f3ef 8311 	mrs	r3, BASEPRI
    5cf0:	f382 8812 	msr	BASEPRI_MAX, r2
    5cf4:	f3bf 8f6f 	isb	sy
    5cf8:	f3bf 8f4f 	dsb	sy
                        *(volatile uint32_t *)0x5084450C = 0x4040;
    5cfc:	4a17      	ldr	r2, [pc, #92]	; (5d5c <nrfx_clock_divider_set+0xe4>)
    5cfe:	f244 0140 	movw	r1, #16448	; 0x4040
    5d02:	6011      	str	r1, [r2, #0]
                        *(volatile uint32_t *)0x50026548 = 0x40;
    5d04:	4a16      	ldr	r2, [pc, #88]	; (5d60 <nrfx_clock_divider_set+0xe8>)
    5d06:	2140      	movs	r1, #64	; 0x40
    5d08:	6011      	str	r1, [r2, #0]
                        *(volatile uint32_t *)0x50081EE4 = 0x4D;
    5d0a:	f502 22b7 	add.w	r2, r2, #374784	; 0x5b800
    5d0e:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
    5d12:	214d      	movs	r1, #77	; 0x4d
    5d14:	6011      	str	r1, [r2, #0]
    p_reg->HFCLKCTRL = (((uint8_t)(divider) << CLOCK_HFCLKCTRL_HCLK_Pos) &
    5d16:	f004 0403 	and.w	r4, r4, #3
    5d1a:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5d1e:	f8c2 4558 	str.w	r4, [r2, #1368]	; 0x558
	__asm__ volatile(
    5d22:	f383 8811 	msr	BASEPRI, r3
    5d26:	f3bf 8f6f 	isb	sy
}
    5d2a:	e7cf      	b.n	5ccc <nrfx_clock_divider_set+0x54>
    5d2c:	f004 0403 	and.w	r4, r4, #3
    5d30:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5d34:	f8c3 4558 	str.w	r4, [r3, #1368]	; 0x558
}
    5d38:	e7c8      	b.n	5ccc <nrfx_clock_divider_set+0x54>
            if (div > NRF_CLOCK_HFCLK_DIV_4)
    5d3a:	2902      	cmp	r1, #2
    5d3c:	d809      	bhi.n	5d52 <nrfx_clock_divider_set+0xda>

#if NRF_CLOCK_HAS_HFCLK192M
NRF_STATIC_INLINE
void nrf_clock_hfclk192m_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider)
{
    p_reg->HFCLK192MCTRL = (((uint8_t)(divider) << CLOCK_HFCLK192MCTRL_HCLK192M_Pos) &
    5d3e:	f001 0403 	and.w	r4, r1, #3
    5d42:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5d46:	f8c3 45b8 	str.w	r4, [r3, #1464]	; 0x5b8
            return NRFX_SUCCESS;
    5d4a:	4807      	ldr	r0, [pc, #28]	; (5d68 <nrfx_clock_divider_set+0xf0>)
    5d4c:	e79b      	b.n	5c86 <nrfx_clock_divider_set+0xe>
    5d4e:	4807      	ldr	r0, [pc, #28]	; (5d6c <nrfx_clock_divider_set+0xf4>)
    5d50:	e799      	b.n	5c86 <nrfx_clock_divider_set+0xe>
                return NRFX_ERROR_INVALID_PARAM;
    5d52:	4806      	ldr	r0, [pc, #24]	; (5d6c <nrfx_clock_divider_set+0xf4>)
    5d54:	e797      	b.n	5c86 <nrfx_clock_divider_set+0xe>
    5d56:	bf00      	nop
    5d58:	0bad0003 	.word	0x0bad0003
    5d5c:	5084450c 	.word	0x5084450c
    5d60:	50026548 	.word	0x50026548
    5d64:	50081ee4 	.word	0x50081ee4
    5d68:	0bad0000 	.word	0x0bad0000
    5d6c:	0bad0004 	.word	0x0bad0004

00005d70 <nrfx_power_clock_irq_handler>:
#endif

void nrfx_clock_irq_handler(void)
{
    5d70:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5d72:	4b2a      	ldr	r3, [pc, #168]	; (5e1c <nrfx_power_clock_irq_handler+0xac>)
    5d74:	681b      	ldr	r3, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    5d76:	b15b      	cbz	r3, 5d90 <nrfx_power_clock_irq_handler+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5d78:	4b28      	ldr	r3, [pc, #160]	; (5e1c <nrfx_power_clock_irq_handler+0xac>)
    5d7a:	2000      	movs	r0, #0
    5d7c:	6018      	str	r0, [r3, #0]
    5d7e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5d80:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5d84:	2201      	movs	r2, #1
    5d86:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    5d8a:	4b25      	ldr	r3, [pc, #148]	; (5e20 <nrfx_power_clock_irq_handler+0xb0>)
    5d8c:	681b      	ldr	r3, [r3, #0]
    5d8e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5d90:	4b24      	ldr	r3, [pc, #144]	; (5e24 <nrfx_power_clock_irq_handler+0xb4>)
    5d92:	681b      	ldr	r3, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    5d94:	b1b3      	cbz	r3, 5dc4 <nrfx_power_clock_irq_handler+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5d96:	4b23      	ldr	r3, [pc, #140]	; (5e24 <nrfx_power_clock_irq_handler+0xb4>)
    5d98:	2200      	movs	r2, #0
    5d9a:	601a      	str	r2, [r3, #0]
    5d9c:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5d9e:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5da2:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5da6:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5daa:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    5dae:	2b01      	cmp	r3, #1
    5db0:	d02b      	beq.n	5e0a <nrfx_power_clock_irq_handler+0x9a>
    p_reg->INTENCLR = mask;
    5db2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5db6:	2202      	movs	r2, #2
    5db8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    5dbc:	4b18      	ldr	r3, [pc, #96]	; (5e20 <nrfx_power_clock_irq_handler+0xb0>)
    5dbe:	681b      	ldr	r3, [r3, #0]
    5dc0:	2001      	movs	r0, #1
    5dc2:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5dc4:	4b18      	ldr	r3, [pc, #96]	; (5e28 <nrfx_power_clock_irq_handler+0xb8>)
    5dc6:	681b      	ldr	r3, [r3, #0]
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    5dc8:	b16b      	cbz	r3, 5de6 <nrfx_power_clock_irq_handler+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5dca:	4b17      	ldr	r3, [pc, #92]	; (5e28 <nrfx_power_clock_irq_handler+0xb8>)
    5dcc:	2200      	movs	r2, #0
    5dce:	601a      	str	r2, [r3, #0]
    5dd0:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5dd2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5dd6:	f44f 7280 	mov.w	r2, #256	; 0x100
    5dda:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    5dde:	4b10      	ldr	r3, [pc, #64]	; (5e20 <nrfx_power_clock_irq_handler+0xb0>)
    5de0:	681b      	ldr	r3, [r3, #0]
    5de2:	2004      	movs	r0, #4
    5de4:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5de6:	4b11      	ldr	r3, [pc, #68]	; (5e2c <nrfx_power_clock_irq_handler+0xbc>)
    5de8:	681b      	ldr	r3, [r3, #0]
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    5dea:	b16b      	cbz	r3, 5e08 <nrfx_power_clock_irq_handler+0x98>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5dec:	4b0f      	ldr	r3, [pc, #60]	; (5e2c <nrfx_power_clock_irq_handler+0xbc>)
    5dee:	2200      	movs	r2, #0
    5df0:	601a      	str	r2, [r3, #0]
    5df2:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5df4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5df8:	f44f 7200 	mov.w	r2, #512	; 0x200
    5dfc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    5e00:	4b07      	ldr	r3, [pc, #28]	; (5e20 <nrfx_power_clock_irq_handler+0xb0>)
    5e02:	681b      	ldr	r3, [r3, #0]
    5e04:	2005      	movs	r0, #5
    5e06:	4798      	blx	r3
    }
#endif
}
    5e08:	bd08      	pop	{r3, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    5e0a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e0e:	2202      	movs	r2, #2
    5e10:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e14:	3308      	adds	r3, #8
    5e16:	2201      	movs	r2, #1
    5e18:	601a      	str	r2, [r3, #0]
}
    5e1a:	e7d3      	b.n	5dc4 <nrfx_power_clock_irq_handler+0x54>
    5e1c:	50005100 	.word	0x50005100
    5e20:	2001d164 	.word	0x2001d164
    5e24:	50005104 	.word	0x50005104
    5e28:	50005120 	.word	0x50005120
    5e2c:	50005124 	.word	0x50005124

00005e30 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = 0;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    5e30:	b470      	push	{r4, r5, r6}
	__asm__ volatile(
    5e32:	f04f 0320 	mov.w	r3, #32
    5e36:	f3ef 8611 	mrs	r6, BASEPRI
    5e3a:	f383 8812 	msr	BASEPRI_MAX, r3
    5e3e:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code;

    NRFX_CRITICAL_SECTION_ENTER();
    // Get mask of available DPPI channels
    uint32_t remaining_channels = DPPI_AVAILABLE_CHANNELS_MASK & ~(m_allocated_channels);
    5e42:	4b0e      	ldr	r3, [pc, #56]	; (5e7c <nrfx_dppi_channel_alloc+0x4c>)
    5e44:	681d      	ldr	r5, [r3, #0]
    uint8_t channel = 0;

    if (!remaining_channels)
    5e46:	43e9      	mvns	r1, r5
    5e48:	d016      	beq.n	5e78 <nrfx_dppi_channel_alloc+0x48>
    uint8_t channel = 0;
    5e4a:	2300      	movs	r3, #0
        err_code = NRFX_ERROR_NO_MEM;
    }
    else
    {
        // Find first free channel
        while (!(remaining_channels & DPPI_BIT_SET(channel)))
    5e4c:	fa21 f203 	lsr.w	r2, r1, r3
    5e50:	f012 0f01 	tst.w	r2, #1
    5e54:	d102      	bne.n	5e5c <nrfx_dppi_channel_alloc+0x2c>
        {
            channel++;
    5e56:	3301      	adds	r3, #1
    5e58:	b2db      	uxtb	r3, r3
    5e5a:	e7f7      	b.n	5e4c <nrfx_dppi_channel_alloc+0x1c>
        }

        m_allocated_channels |= DPPI_BIT_SET(channel);
    5e5c:	2201      	movs	r2, #1
    5e5e:	fa02 f403 	lsl.w	r4, r2, r3
    5e62:	4325      	orrs	r5, r4
    5e64:	4a05      	ldr	r2, [pc, #20]	; (5e7c <nrfx_dppi_channel_alloc+0x4c>)
    5e66:	6015      	str	r5, [r2, #0]
        *p_channel = channel;
    5e68:	7003      	strb	r3, [r0, #0]

        err_code = NRFX_SUCCESS;
    5e6a:	4805      	ldr	r0, [pc, #20]	; (5e80 <nrfx_dppi_channel_alloc+0x50>)
	__asm__ volatile(
    5e6c:	f386 8811 	msr	BASEPRI, r6
    5e70:	f3bf 8f6f 	isb	sy
        NRFX_LOG_INFO("Function: %s, error code: %s.",
                      __func__,
                      NRFX_LOG_ERROR_STRING_GET(err_code));
    }
    return err_code;
}
    5e74:	bc70      	pop	{r4, r5, r6}
    5e76:	4770      	bx	lr
        err_code = NRFX_ERROR_NO_MEM;
    5e78:	4802      	ldr	r0, [pc, #8]	; (5e84 <nrfx_dppi_channel_alloc+0x54>)
    5e7a:	e7f7      	b.n	5e6c <nrfx_dppi_channel_alloc+0x3c>
    5e7c:	2001d16c 	.word	0x2001d16c
    5e80:	0bad0000 	.word	0x0bad0000
    5e84:	0bad0002 	.word	0x0bad0002

00005e88 <is_allocated_channel>:
    NRFX_LOG_INFO("Uninitialized.");
}

static bool is_allocated_channel(uint8_t index)
{
    return m_cb.allocated_channels_mask & (1UL << index);
    5e88:	4b04      	ldr	r3, [pc, #16]	; (5e9c <is_allocated_channel+0x14>)
    5e8a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    5e8c:	2301      	movs	r3, #1
    5e8e:	4083      	lsls	r3, r0
    5e90:	421a      	tst	r2, r3
}
    5e92:	bf14      	ite	ne
    5e94:	2001      	movne	r0, #1
    5e96:	2000      	moveq	r0, #0
    5e98:	4770      	bx	lr
    5e9a:	bf00      	nop
    5e9c:	2001d170 	.word	0x2001d170

00005ea0 <channel_allocated_set>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
}

static void channel_allocated_set(uint8_t index)
{
    m_cb.allocated_channels_mask |= (1UL << index);
    5ea0:	2301      	movs	r3, #1
    5ea2:	fa03 f000 	lsl.w	r0, r3, r0
    5ea6:	4a02      	ldr	r2, [pc, #8]	; (5eb0 <channel_allocated_set+0x10>)
    5ea8:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    5eaa:	4303      	orrs	r3, r0
    5eac:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    5eae:	4770      	bx	lr
    5eb0:	2001d170 	.word	0x2001d170

00005eb4 <channel_allocated_clr>:

static void channel_allocated_clr(uint8_t index)
{
    m_cb.allocated_channels_mask &= ~(1UL << index);
    5eb4:	2301      	movs	r3, #1
    5eb6:	fa03 f000 	lsl.w	r0, r3, r0
    5eba:	4a03      	ldr	r2, [pc, #12]	; (5ec8 <channel_allocated_clr+0x14>)
    5ebc:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    5ebe:	ea23 0300 	bic.w	r3, r3, r0
    5ec2:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    5ec4:	4770      	bx	lr
    5ec6:	bf00      	nop
    5ec8:	2001d170 	.word	0x2001d170

00005ecc <nrfx_gpiote_channel_free>:

nrfx_err_t nrfx_gpiote_channel_free(uint8_t channel)
{
    5ecc:	b538      	push	{r3, r4, r5, lr}
    5ece:	4604      	mov	r4, r0
    nrfx_err_t err_code = NRFX_SUCCESS;

    if (!is_app_channel(channel))
    5ed0:	f008 ffa5 	bl	ee1e <is_app_channel>
    5ed4:	b908      	cbnz	r0, 5eda <nrfx_gpiote_channel_free+0xe>
    {
        err_code = NRFX_ERROR_INVALID_PARAM;
    5ed6:	4809      	ldr	r0, [pc, #36]	; (5efc <nrfx_gpiote_channel_free+0x30>)
        NRFX_CRITICAL_SECTION_EXIT();
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5ed8:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5eda:	f04f 0320 	mov.w	r3, #32
    5ede:	f3ef 8511 	mrs	r5, BASEPRI
    5ee2:	f383 8812 	msr	BASEPRI_MAX, r3
    5ee6:	f3bf 8f6f 	isb	sy
        channel_allocated_clr(channel);
    5eea:	4620      	mov	r0, r4
    5eec:	f7ff ffe2 	bl	5eb4 <channel_allocated_clr>
	__asm__ volatile(
    5ef0:	f385 8811 	msr	BASEPRI, r5
    5ef4:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code = NRFX_SUCCESS;
    5ef8:	4801      	ldr	r0, [pc, #4]	; (5f00 <nrfx_gpiote_channel_free+0x34>)
}
    5efa:	e7ed      	b.n	5ed8 <nrfx_gpiote_channel_free+0xc>
    5efc:	0bad0004 	.word	0x0bad0004
    5f00:	0bad0000 	.word	0x0bad0000

00005f04 <nrfx_gpiote_channel_alloc>:

nrfx_err_t nrfx_gpiote_channel_alloc(uint8_t * p_channel)
{
    5f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5f08:	4680      	mov	r8, r0
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;

    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5f0a:	2400      	movs	r4, #0
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;
    5f0c:	25ff      	movs	r5, #255	; 0xff
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    5f0e:	4f17      	ldr	r7, [pc, #92]	; (5f6c <nrfx_gpiote_channel_alloc+0x68>)
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5f10:	e013      	b.n	5f3a <nrfx_gpiote_channel_alloc+0x36>
    {
        NRFX_CRITICAL_SECTION_ENTER();
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
        {
            channel_allocated_set(ch_idx);
    5f12:	4620      	mov	r0, r4
    5f14:	f7ff ffc4 	bl	5ea0 <channel_allocated_set>
            *p_channel = ch_idx;
    5f18:	f888 4000 	strb.w	r4, [r8]
            err_code = NRFX_SUCCESS;
    5f1c:	4f14      	ldr	r7, [pc, #80]	; (5f70 <nrfx_gpiote_channel_alloc+0x6c>)
	__asm__ volatile(
    5f1e:	f386 8811 	msr	BASEPRI, r6
    5f22:	f3bf 8f6f 	isb	sy
        }
        NRFX_CRITICAL_SECTION_EXIT();

        if (err_code == NRFX_SUCCESS)
    5f26:	4b12      	ldr	r3, [pc, #72]	; (5f70 <nrfx_gpiote_channel_alloc+0x6c>)
    5f28:	429f      	cmp	r7, r3
    5f2a:	d01b      	beq.n	5f64 <nrfx_gpiote_channel_alloc+0x60>
        {
            NRFX_LOG_INFO("Allocated channel: %d.", ch_idx);
            break;
        }

        mask &= ~(1UL << ch_idx);
    5f2c:	2301      	movs	r3, #1
    5f2e:	fa03 f309 	lsl.w	r3, r3, r9
    5f32:	ea25 0503 	bic.w	r5, r5, r3
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5f36:	3401      	adds	r4, #1
    5f38:	b2e4      	uxtb	r4, r4
    5f3a:	b19d      	cbz	r5, 5f64 <nrfx_gpiote_channel_alloc+0x60>
	__asm__ volatile(
    5f3c:	f04f 0320 	mov.w	r3, #32
    5f40:	f3ef 8611 	mrs	r6, BASEPRI
    5f44:	f383 8812 	msr	BASEPRI_MAX, r3
    5f48:	f3bf 8f6f 	isb	sy
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
    5f4c:	46a1      	mov	r9, r4
    5f4e:	fa25 f304 	lsr.w	r3, r5, r4
    5f52:	f013 0f01 	tst.w	r3, #1
    5f56:	d0e2      	beq.n	5f1e <nrfx_gpiote_channel_alloc+0x1a>
    5f58:	4620      	mov	r0, r4
    5f5a:	f7ff ff95 	bl	5e88 <is_allocated_channel>
    5f5e:	2800      	cmp	r0, #0
    5f60:	d1dd      	bne.n	5f1e <nrfx_gpiote_channel_alloc+0x1a>
    5f62:	e7d6      	b.n	5f12 <nrfx_gpiote_channel_alloc+0xe>
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5f64:	4638      	mov	r0, r7
    5f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    5f6a:	bf00      	nop
    5f6c:	0bad0002 	.word	0x0bad0002
    5f70:	0bad0000 	.word	0x0bad0000

00005f74 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj>:
}

SimpleMemoryAllocator::~SimpleMemoryAllocator() {}

TfLiteStatus SimpleMemoryAllocator::SetHeadBufferSize(size_t size,
                                                      size_t alignment) {
    5f74:	b570      	push	{r4, r5, r6, lr}
    5f76:	b082      	sub	sp, #8
    5f78:	4604      	mov	r4, r0
  if (head_ != temp_) {
    5f7a:	6905      	ldr	r5, [r0, #16]
    5f7c:	6983      	ldr	r3, [r0, #24]
    5f7e:	429d      	cmp	r5, r3
    5f80:	d006      	beq.n	5f90 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x1c>
    TF_LITE_REPORT_ERROR(
    5f82:	490f      	ldr	r1, [pc, #60]	; (5fc0 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x4c>)
    5f84:	6840      	ldr	r0, [r0, #4]
    5f86:	f009 fcee 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Internal error: SetHeadBufferSize() needs to be called "
        "after ResetTempAllocations().");
    return kTfLiteError;
    5f8a:	2001      	movs	r0, #1
  }
  head_ = aligned_result + size;
  temp_ = head_;

  return kTfLiteOk;
}
    5f8c:	b002      	add	sp, #8
    5f8e:	bd70      	pop	{r4, r5, r6, pc}
    5f90:	460e      	mov	r6, r1
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
    5f92:	4611      	mov	r1, r2
    5f94:	6880      	ldr	r0, [r0, #8]
    5f96:	f008 ff7f 	bl	ee98 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    5f9a:	6963      	ldr	r3, [r4, #20]
    5f9c:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    5f9e:	42b3      	cmp	r3, r6
    5fa0:	d304      	bcc.n	5fac <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x38>
  head_ = aligned_result + size;
    5fa2:	4430      	add	r0, r6
    5fa4:	6120      	str	r0, [r4, #16]
  temp_ = head_;
    5fa6:	61a0      	str	r0, [r4, #24]
  return kTfLiteOk;
    5fa8:	2000      	movs	r0, #0
    5faa:	e7ef      	b.n	5f8c <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    TF_LITE_REPORT_ERROR(
    5fac:	1af2      	subs	r2, r6, r3
    5fae:	9200      	str	r2, [sp, #0]
    5fb0:	4632      	mov	r2, r6
    5fb2:	4904      	ldr	r1, [pc, #16]	; (5fc4 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x50>)
    5fb4:	6860      	ldr	r0, [r4, #4]
    5fb6:	f009 fcd6 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    5fba:	2001      	movs	r0, #1
    5fbc:	e7e6      	b.n	5f8c <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    5fbe:	bf00      	nop
    5fc0:	000553c0 	.word	0x000553c0
    5fc4:	00055418 	.word	0x00055418

00005fc8 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj>:
  }
  tail_ = aligned_result;
  return aligned_result;
}

uint8_t* SimpleMemoryAllocator::AllocateTemp(size_t size, size_t alignment) {
    5fc8:	b530      	push	{r4, r5, lr}
    5fca:	b083      	sub	sp, #12
    5fcc:	4605      	mov	r5, r0
    5fce:	460c      	mov	r4, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
    5fd0:	4611      	mov	r1, r2
    5fd2:	6980      	ldr	r0, [r0, #24]
    5fd4:	f008 ff60 	bl	ee98 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    5fd8:	696b      	ldr	r3, [r5, #20]
    5fda:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    5fdc:	42a3      	cmp	r3, r4
    5fde:	d303      	bcc.n	5fe8 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x20>
                         "Failed to allocate temp memory. Requested: %u, "
                         "available %u, missing: %u",
                         size, available_memory, size - available_memory);
    return nullptr;
  }
  temp_ = aligned_result + size;
    5fe0:	4404      	add	r4, r0
    5fe2:	61ac      	str	r4, [r5, #24]
  return aligned_result;
}
    5fe4:	b003      	add	sp, #12
    5fe6:	bd30      	pop	{r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    5fe8:	1ae2      	subs	r2, r4, r3
    5fea:	9200      	str	r2, [sp, #0]
    5fec:	4622      	mov	r2, r4
    5fee:	4903      	ldr	r1, [pc, #12]	; (5ffc <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x34>)
    5ff0:	6868      	ldr	r0, [r5, #4]
    5ff2:	f009 fcb8 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    5ff6:	2000      	movs	r0, #0
    5ff8:	e7f4      	b.n	5fe4 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x1c>
    5ffa:	bf00      	nop
    5ffc:	0005545c 	.word	0x0005545c

00006000 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>:
                                                 size_t alignment) {
    6000:	b530      	push	{r4, r5, lr}
    6002:	b083      	sub	sp, #12
    6004:	4604      	mov	r4, r0
    6006:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
    6008:	6940      	ldr	r0, [r0, #20]
    600a:	4611      	mov	r1, r2
    600c:	1b40      	subs	r0, r0, r5
    600e:	f008 ff4a 	bl	eea6 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
    6012:	6923      	ldr	r3, [r4, #16]
    6014:	4283      	cmp	r3, r0
    6016:	d802      	bhi.n	601e <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1e>
  tail_ = aligned_result;
    6018:	6160      	str	r0, [r4, #20]
}
    601a:	b003      	add	sp, #12
    601c:	bd30      	pop	{r4, r5, pc}
    const size_t missing_memory = head_ - aligned_result;
    601e:	1a1b      	subs	r3, r3, r0
    TF_LITE_REPORT_ERROR(error_reporter_,
    6020:	9300      	str	r3, [sp, #0]
    6022:	1aeb      	subs	r3, r5, r3
    6024:	462a      	mov	r2, r5
    6026:	4903      	ldr	r1, [pc, #12]	; (6034 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x34>)
    6028:	6860      	ldr	r0, [r4, #4]
    602a:	f009 fc9c 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    602e:	2000      	movs	r0, #0
    6030:	e7f3      	b.n	601a <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1a>
    6032:	bf00      	nop
    6034:	000554a8 	.word	0x000554a8

00006038 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
    6038:	b430      	push	{r4, r5}
      temp_(buffer_head_) {}
    603a:	4d05      	ldr	r5, [pc, #20]	; (6050 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_+0x18>)
    603c:	6005      	str	r5, [r0, #0]
    603e:	6041      	str	r1, [r0, #4]
    6040:	6082      	str	r2, [r0, #8]
    6042:	60c3      	str	r3, [r0, #12]
    6044:	6102      	str	r2, [r0, #16]
    6046:	6143      	str	r3, [r0, #20]
    6048:	6182      	str	r2, [r0, #24]
    604a:	bc30      	pop	{r4, r5}
    604c:	4770      	bx	lr
    604e:	bf00      	nop
    6050:	000554fc 	.word	0x000554fc

00006054 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>:
    ErrorReporter* error_reporter, uint8_t* buffer_head, size_t buffer_size) {
    6054:	b510      	push	{r4, lr}
    6056:	b088      	sub	sp, #32
  TFLITE_DCHECK(error_reporter != nullptr);
    6058:	b300      	cbz	r0, 609c <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x48>
    605a:	460c      	mov	r4, r1
    605c:	4613      	mov	r3, r2
    605e:	4601      	mov	r1, r0
  TFLITE_DCHECK(buffer_head != nullptr);
    6060:	b1f4      	cbz	r4, 60a0 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x4c>
      SimpleMemoryAllocator(error_reporter, buffer_head, buffer_size);
    6062:	4622      	mov	r2, r4
    6064:	a801      	add	r0, sp, #4
    6066:	f008 feec 	bl	ee42 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>
  uint8_t* allocator_buffer = tmp.AllocateFromTail(
    606a:	2204      	movs	r2, #4
    606c:	211c      	movs	r1, #28
    606e:	eb0d 0002 	add.w	r0, sp, r2
    6072:	f7ff ffc5 	bl	6000 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>
  return new (allocator_buffer) SimpleMemoryAllocator(tmp);
    6076:	4603      	mov	r3, r0
    6078:	b168      	cbz	r0, 6096 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x42>
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SimpleMemoryAllocator {
    607a:	4a0a      	ldr	r2, [pc, #40]	; (60a4 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x50>)
    607c:	6002      	str	r2, [r0, #0]
    607e:	9a02      	ldr	r2, [sp, #8]
    6080:	6042      	str	r2, [r0, #4]
    6082:	9a03      	ldr	r2, [sp, #12]
    6084:	6082      	str	r2, [r0, #8]
    6086:	9a04      	ldr	r2, [sp, #16]
    6088:	60c2      	str	r2, [r0, #12]
    608a:	9a05      	ldr	r2, [sp, #20]
    608c:	6102      	str	r2, [r0, #16]
    608e:	9a06      	ldr	r2, [sp, #24]
    6090:	6142      	str	r2, [r0, #20]
    6092:	9a07      	ldr	r2, [sp, #28]
    6094:	6182      	str	r2, [r0, #24]
}
    6096:	4618      	mov	r0, r3
    6098:	b008      	add	sp, #32
    609a:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    609c:	f00a f80b 	bl	100b6 <abort>
  TFLITE_DCHECK(buffer_head != nullptr);
    60a0:	f00a f809 	bl	100b6 <abort>
    60a4:	000554fc 	.word	0x000554fc

000060a8 <DebugLog>:

#ifndef TF_LITE_STRIP_ERROR_STRINGS
#include <cstdio>
#endif

extern "C" void DebugLog(const char* s) {
    60a8:	b508      	push	{r3, lr}
    60aa:	4602      	mov	r2, r0
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  // Reusing TF_LITE_STRIP_ERROR_STRINGS to disable DebugLog completely to get
  // maximum reduction in binary size. This is because we have DebugLog calls
  // via TF_LITE_CHECK that are not stubbed out by TF_LITE_REPORT_ERROR.
  fprintf(stderr, "%s", s);
    60ac:	4b03      	ldr	r3, [pc, #12]	; (60bc <DebugLog+0x14>)
    60ae:	681b      	ldr	r3, [r3, #0]
    60b0:	4903      	ldr	r1, [pc, #12]	; (60c0 <DebugLog+0x18>)
    60b2:	68d8      	ldr	r0, [r3, #12]
    60b4:	f006 fb1a 	bl	c6ec <fiprintf>
#endif
}
    60b8:	bd08      	pop	{r3, pc}
    60ba:	bf00      	nop
    60bc:	200000d0 	.word	0x200000d0
    60c0:	00055514 	.word	0x00055514

000060c4 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>:

namespace {
uint8_t micro_error_reporter_buffer[sizeof(tflite::MicroErrorReporter)];
tflite::MicroErrorReporter* error_reporter_ = nullptr;

void Log(const char* format, va_list args) {
    60c4:	b500      	push	{lr}
    60c6:	b0c1      	sub	sp, #260	; 0x104
    60c8:	4602      	mov	r2, r0
    60ca:	460b      	mov	r3, r1
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
    60cc:	f44f 7180 	mov.w	r1, #256	; 0x100
    60d0:	4668      	mov	r0, sp
    60d2:	f000 f917 	bl	6304 <MicroVsnprintf>
  DebugLog(log_buffer);
    60d6:	4668      	mov	r0, sp
    60d8:	f7ff ffe6 	bl	60a8 <DebugLog>
  DebugLog("\r\n");
    60dc:	4802      	ldr	r0, [pc, #8]	; (60e8 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list+0x24>)
    60de:	f7ff ffe3 	bl	60a8 <DebugLog>
#endif
}
    60e2:	b041      	add	sp, #260	; 0x104
    60e4:	f85d fb04 	ldr.w	pc, [sp], #4
    60e8:	000578ac 	.word	0x000578ac

000060ec <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>:
  return kTfLiteOk;
}

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size,
                                    ErrorReporter* error_reporter) {
    60ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    60f0:	b083      	sub	sp, #12
    60f2:	4680      	mov	r8, r0
    60f4:	468b      	mov	fp, r1
    60f6:	4692      	mov	sl, r2
    60f8:	4699      	mov	r9, r3
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_SHAPE);
    60fa:	4606      	mov	r6, r0
    return data_ - ReadScalar<soffset_t>(data_);
    60fc:	f007 fd48 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6100:	eba8 0400 	sub.w	r4, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6104:	4620      	mov	r0, r4
    6106:	f007 fd49 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    610a:	2804      	cmp	r0, #4
    610c:	d90d      	bls.n	612a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x3e>
    610e:	1d20      	adds	r0, r4, #4
    6110:	f007 fd44 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
  }

  template<typename P> P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
    6114:	eb08 0400 	add.w	r4, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6118:	b148      	cbz	r0, 612e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x42>
    611a:	4620      	mov	r0, r4
    611c:	f007 fd32 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6120:	4404      	add	r4, r0
  int element_count = 1;
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    6122:	b3ac      	cbz	r4, 6190 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa4>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    6124:	2500      	movs	r5, #0
  int element_count = 1;
    6126:	2701      	movs	r7, #1
    6128:	e01e      	b.n	6168 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x7c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    612a:	2000      	movs	r0, #0
    612c:	e7f2      	b.n	6114 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    612e:	2400      	movs	r4, #0
    6130:	e7f7      	b.n	6122 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6132:	1d20      	adds	r0, r4, #4
    6134:	f007 fd32 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6138:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    613a:	b300      	cbz	r0, 617e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
    613c:	4620      	mov	r0, r4
    613e:	f007 fd21 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6142:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6144:	6820      	ldr	r0, [r4, #0]
    6146:	f007 fd1c 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    614a:	4285      	cmp	r5, r0
    614c:	d221      	bcs.n	6192 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa6>
    614e:	6820      	ldr	r0, [r4, #0]
    6150:	f007 fd17 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6154:	4285      	cmp	r5, r0
    6156:	d214      	bcs.n	6182 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6158:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    615a:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
    615e:	f007 fd16 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      element_count *= flatbuffer_tensor.shape()->Get(n);
    6162:	fb00 f707 	mul.w	r7, r0, r7
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    6166:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6168:	4630      	mov	r0, r6
    616a:	f007 fd11 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    616e:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6170:	4620      	mov	r0, r4
    6172:	f007 fd13 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6176:	2804      	cmp	r0, #4
    6178:	d8db      	bhi.n	6132 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x46>
    617a:	2000      	movs	r0, #0
    617c:	e7dc      	b.n	6138 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x4c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    617e:	2400      	movs	r4, #0
    6180:	e7e0      	b.n	6144 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x58>
    FLATBUFFERS_ASSERT(i < size());
    6182:	4b1a      	ldr	r3, [pc, #104]	; (61ec <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x100>)
    6184:	4a1a      	ldr	r2, [pc, #104]	; (61f0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x104>)
    6186:	f44f 7183 	mov.w	r1, #262	; 0x106
    618a:	481a      	ldr	r0, [pc, #104]	; (61f4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x108>)
    618c:	f006 fa90 	bl	c6b0 <__assert_func>
  int element_count = 1;
    6190:	2701      	movs	r7, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6192:	4640      	mov	r0, r8
    6194:	f007 fcfc 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6198:	eba8 0400 	sub.w	r4, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    619c:	4620      	mov	r0, r4
    619e:	f007 fcfd 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    61a2:	2806      	cmp	r0, #6
    61a4:	d910      	bls.n	61c8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xdc>
    61a6:	1da0      	adds	r0, r4, #6
    61a8:	f007 fcf8 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    61ac:	b170      	cbz	r0, 61cc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe0>
    61ae:	4440      	add	r0, r8
    61b0:	f008 feea 	bl	ef88 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    61b4:	464a      	mov	r2, r9
    61b6:	f10d 0107 	add.w	r1, sp, #7
    61ba:	b2c0      	uxtb	r0, r0
    61bc:	f003 f84c 	bl	9258 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    61c0:	b130      	cbz	r0, 61d0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe4>
                                          &tf_lite_type, error_reporter));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
  *bytes = element_count * (*type_size);
  return kTfLiteOk;
}
    61c2:	b003      	add	sp, #12
    61c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    61c8:	2000      	movs	r0, #0
    61ca:	e7ef      	b.n	61ac <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc0>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    61cc:	2000      	movs	r0, #0
    61ce:	e7f1      	b.n	61b4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc8>
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
    61d0:	4651      	mov	r1, sl
    61d2:	f89d 0007 	ldrb.w	r0, [sp, #7]
    61d6:	f008 fe72 	bl	eebe <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
    61da:	2800      	cmp	r0, #0
    61dc:	d1f1      	bne.n	61c2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
  *bytes = element_count * (*type_size);
    61de:	f8da 3000 	ldr.w	r3, [sl]
    61e2:	fb07 f703 	mul.w	r7, r7, r3
    61e6:	f8cb 7000 	str.w	r7, [fp]
  return kTfLiteOk;
    61ea:	e7ea      	b.n	61c2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
    61ec:	0005552c 	.word	0x0005552c
    61f0:	00055538 	.word	0x00055538
    61f4:	000555f8 	.word	0x000555f8

000061f8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>:

// Populates the provided buffer with ASCII representation of the float number.
// Avoids the use of any floating point instructions (since these aren't
// supported on many microcontrollers) and as a consequence prints values with
// power-of-two exponents.
char* FastFloatToBufferLeft(float f, char* buffer) {
    61f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    61fa:	b089      	sub	sp, #36	; 0x24
    61fc:	9001      	str	r0, [sp, #4]
    61fe:	460e      	mov	r6, r1
  char* current = buffer;
  char* current_end = buffer + (kFastToBufferSize - 1);
    6200:	f101 052f 	add.w	r5, r1, #47	; 0x2f
  const uint32_t exponent_mask = 0x7f800000;
  const int32_t exponent_shift = 23;
  const int32_t exponent_bias = 127;
  const uint32_t fraction_mask = 0x007fffff;
  uint32_t u;
  memcpy(&u, &f, sizeof(int32_t));
    6204:	2204      	movs	r2, #4
    6206:	eb0d 0102 	add.w	r1, sp, r2
    620a:	a807      	add	r0, sp, #28
    620c:	f009 ff6c 	bl	100e8 <memcpy>
  const int32_t exponent =
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
    6210:	9b07      	ldr	r3, [sp, #28]
    6212:	f3c3 54c7 	ubfx	r4, r3, #23, #8
    6216:	3c7f      	subs	r4, #127	; 0x7f
  const uint32_t fraction = (u & fraction_mask);
    6218:	f3c3 0716 	ubfx	r7, r3, #0, #23
  // Expect ~0x2B1B9D3 for fraction.
  if (u & sign_mask) {
    621c:	2b00      	cmp	r3, #0
    621e:	db0e      	blt.n	623e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x46>
    *current = '-';
    current += 1;
  }
  *current = 0;
    6220:	2300      	movs	r3, #0
    6222:	7033      	strb	r3, [r6, #0]
  // These are special cases for infinities and not-a-numbers.
  if (exponent == 128) {
    6224:	2c80      	cmp	r4, #128	; 0x80
    6226:	d00e      	beq.n	6246 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x4e>
  // conversion function. This scale should be 10000000/8388608 = 1.1920928955.
  // We can approximate this using multiply-adds and right-shifts using the
  // values in this array. The 1. portion of the number string is printed out
  // in a fixed way before the fraction, below.
  const int32_t scale_shifts_size = 13;
  const int8_t scale_shifts[13] = {3,  4,  8,  11, 13, 14, 17,
    6228:	4b32      	ldr	r3, [pc, #200]	; (62f4 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xfc>)
    622a:	f10d 0c0c 	add.w	ip, sp, #12
    622e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6230:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6234:	f88c 3000 	strb.w	r3, [ip]
                                   18, 19, 20, 21, 22, 23};
  uint32_t scaled_fraction = fraction;
    6238:	463a      	mov	r2, r7
  for (int i = 0; i < scale_shifts_size; ++i) {
    623a:	2300      	movs	r3, #0
    623c:	e01a      	b.n	6274 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x7c>
    *current = '-';
    623e:	232d      	movs	r3, #45	; 0x2d
    6240:	f806 3b01 	strb.w	r3, [r6], #1
    current += 1;
    6244:	e7ec      	b.n	6220 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x28>
    if (fraction == 0) {
    6246:	b937      	cbnz	r7, 6256 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x5e>
      current = StrCatStr(current, (current_end - current), "Inf");
    6248:	4a2b      	ldr	r2, [pc, #172]	; (62f8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x100>)
    624a:	1ba9      	subs	r1, r5, r6
    624c:	4630      	mov	r0, r6
    624e:	f008 feb2 	bl	efb6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    6252:	4607      	mov	r7, r0
      return current;
    6254:	e04a      	b.n	62ec <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
      current = StrCatStr(current, (current_end - current), "NaN");
    6256:	4a29      	ldr	r2, [pc, #164]	; (62fc <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x104>)
    6258:	1ba9      	subs	r1, r5, r6
    625a:	4630      	mov	r0, r6
    625c:	f008 feab 	bl	efb6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    6260:	4607      	mov	r7, r0
      return current;
    6262:	e043      	b.n	62ec <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    scaled_fraction += (fraction >> scale_shifts[i]);
    6264:	a908      	add	r1, sp, #32
    6266:	18c8      	adds	r0, r1, r3
    6268:	f910 0c14 	ldrsb.w	r0, [r0, #-20]
    626c:	fa27 f000 	lsr.w	r0, r7, r0
    6270:	4402      	add	r2, r0
  for (int i = 0; i < scale_shifts_size; ++i) {
    6272:	3301      	adds	r3, #1
    6274:	2b0c      	cmp	r3, #12
    6276:	ddf5      	ble.n	6264 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x6c>
  }
  *current = '1';
    6278:	2331      	movs	r3, #49	; 0x31
    627a:	7033      	strb	r3, [r6, #0]
  current += 1;
  *current = '.';
    627c:	232e      	movs	r3, #46	; 0x2e
    627e:	7073      	strb	r3, [r6, #1]
  current += 1;
    6280:	1cb7      	adds	r7, r6, #2
  *current = 0;
    6282:	2300      	movs	r3, #0
    6284:	70b3      	strb	r3, [r6, #2]
  // For example, 2500 would be written into the buffer as 0002500 since it
  // represents .00025.
  constexpr int kMaxFractionalDigits = 7;

  // Abort early if there is not enough space in the buffer.
  if (current_end - current <= kMaxFractionalDigits) {
    6286:	1be9      	subs	r1, r5, r7
    6288:	2907      	cmp	r1, #7
    628a:	dd2f      	ble.n	62ec <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    return current;
  }

  // Pre-fill buffer with zeros to ensure zero-truncation works properly.
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    628c:	2301      	movs	r3, #1
    628e:	2b06      	cmp	r3, #6
    6290:	dc03      	bgt.n	629a <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xa2>
    *(current + i) = '0';
    6292:	2030      	movs	r0, #48	; 0x30
    6294:	54f8      	strb	r0, [r7, r3]
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    6296:	3301      	adds	r3, #1
    6298:	e7f9      	b.n	628e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x96>
  }

  // Track how large the fraction is to add leading zeros.
  char* previous = current;
  current = StrCatUInt32(current, (current_end - current), scaled_fraction, 10);
    629a:	230a      	movs	r3, #10
    629c:	4638      	mov	r0, r7
    629e:	f008 fed7 	bl	f050 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>
  int fraction_digits = current - previous;
    62a2:	1bc1      	subs	r1, r0, r7
  int leading_zeros = kMaxFractionalDigits - fraction_digits;

  // Overwrite the null terminator from StrCatUInt32 to ensure zero-trunctaion
  // works properly.
  *current = '0';
    62a4:	2330      	movs	r3, #48	; 0x30
    62a6:	7003      	strb	r3, [r0, #0]

  // Shift fraction values and prepend zeros if necessary.
  if (leading_zeros != 0) {
    62a8:	f1d1 0607 	rsbs	r6, r1, #7
    62ac:	d00c      	beq.n	62c8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
    for (int i = 0; i < fraction_digits; i++) {
    62ae:	2300      	movs	r3, #0
    62b0:	428b      	cmp	r3, r1
    62b2:	da06      	bge.n	62c2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xca>
      current--;
      *(current + leading_zeros) = *current;
    62b4:	f810 2d01 	ldrb.w	r2, [r0, #-1]!
    62b8:	5582      	strb	r2, [r0, r6]
      *current = '0';
    62ba:	2230      	movs	r2, #48	; 0x30
    62bc:	7002      	strb	r2, [r0, #0]
    for (int i = 0; i < fraction_digits; i++) {
    62be:	3301      	adds	r3, #1
    62c0:	e7f6      	b.n	62b0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xb8>
    }
    current += kMaxFractionalDigits;
    62c2:	3007      	adds	r0, #7
    62c4:	e000      	b.n	62c8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
  }

  // Truncate trailing zeros for cleaner logs. Ensure we leave at least one
  // fractional character for the case when scaled_fraction is 0.
  while (*(current - 1) == '0' && (current - 1) > previous) {
    current--;
    62c6:	4618      	mov	r0, r3
  while (*(current - 1) == '0' && (current - 1) > previous) {
    62c8:	f810 3c01 	ldrb.w	r3, [r0, #-1]
    62cc:	2b30      	cmp	r3, #48	; 0x30
    62ce:	d102      	bne.n	62d6 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xde>
    62d0:	1e43      	subs	r3, r0, #1
    62d2:	42bb      	cmp	r3, r7
    62d4:	d8f7      	bhi.n	62c6 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xce>
  }
  *current = 0;
    62d6:	2300      	movs	r3, #0
    62d8:	7003      	strb	r3, [r0, #0]
  current = StrCatStr(current, (current_end - current), "*2^");
    62da:	4a09      	ldr	r2, [pc, #36]	; (6300 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x108>)
    62dc:	1a29      	subs	r1, r5, r0
    62de:	f008 fe6a 	bl	efb6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
  current = StrCatInt32(current, (current_end - current), exponent);
    62e2:	4622      	mov	r2, r4
    62e4:	1a29      	subs	r1, r5, r0
    62e6:	f008 fea4 	bl	f032 <_ZN12_GLOBAL__N_111StrCatInt32EPcii>
    62ea:	4607      	mov	r7, r0
  return current;
}
    62ec:	4638      	mov	r0, r7
    62ee:	b009      	add	sp, #36	; 0x24
    62f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    62f2:	bf00      	nop
    62f4:	0005566c 	.word	0x0005566c
    62f8:	00055660 	.word	0x00055660
    62fc:	00055664 	.word	0x00055664
    6300:	00055668 	.word	0x00055668

00006304 <MicroVsnprintf>:
}

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
    6304:	b5f0      	push	{r4, r5, r6, r7, lr}
    6306:	b083      	sub	sp, #12
    6308:	4607      	mov	r7, r0
    630a:	4615      	mov	r5, r2
    630c:	9301      	str	r3, [sp, #4]
  int output_index = 0;
  const char* current = format;
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
    630e:	1e4e      	subs	r6, r1, #1
  int output_index = 0;
    6310:	2400      	movs	r4, #0
    6312:	e07c      	b.n	640e <MicroVsnprintf+0x10a>
    if (*current == '%') {
      current++;
      switch (*current) {
        case 'd':
          // Cut off log message if format could exceed log buffer length.
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    6314:	1b33      	subs	r3, r6, r4
    6316:	2b0a      	cmp	r3, #10
    6318:	dd09      	ble.n	632e <MicroVsnprintf+0x2a>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatInt32(&output[output_index], va_arg(args, int32_t));
    631a:	9b01      	ldr	r3, [sp, #4]
    631c:	1d1a      	adds	r2, r3, #4
    631e:	9201      	str	r2, [sp, #4]
    6320:	6819      	ldr	r1, [r3, #0]
    6322:	1938      	adds	r0, r7, r4
    6324:	f008 fea4 	bl	f070 <_ZN12_GLOBAL__N_111FormatInt32EPci>
          output_index +=
    6328:	4404      	add	r4, r0
          current++;
    632a:	1caa      	adds	r2, r5, #2
          break;
    632c:	e06e      	b.n	640c <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    632e:	1c60      	adds	r0, r4, #1
    6330:	2300      	movs	r3, #0
    6332:	553b      	strb	r3, [r7, r4]
            return output_index;
    6334:	e0b1      	b.n	649a <MicroVsnprintf+0x196>
        case 'u':
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    6336:	1b33      	subs	r3, r6, r4
    6338:	2b0a      	cmp	r3, #10
    633a:	dd09      	ble.n	6350 <MicroVsnprintf+0x4c>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatUInt32(&output[output_index], va_arg(args, uint32_t));
    633c:	9b01      	ldr	r3, [sp, #4]
    633e:	1d1a      	adds	r2, r3, #4
    6340:	9201      	str	r2, [sp, #4]
    6342:	6819      	ldr	r1, [r3, #0]
    6344:	1938      	adds	r0, r7, r4
    6346:	f008 fe9b 	bl	f080 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>
          output_index +=
    634a:	4404      	add	r4, r0
          current++;
    634c:	1caa      	adds	r2, r5, #2
          break;
    634e:	e05d      	b.n	640c <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6350:	1c60      	adds	r0, r4, #1
    6352:	2300      	movs	r3, #0
    6354:	553b      	strb	r3, [r7, r4]
            return output_index;
    6356:	e0a0      	b.n	649a <MicroVsnprintf+0x196>
        case 'x':
          if (usable_length - output_index < kMaxHexCharsNeeded) {
    6358:	1b33      	subs	r3, r6, r4
    635a:	2b09      	cmp	r3, #9
    635c:	dd0f      	ble.n	637e <MicroVsnprintf+0x7a>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = '0';
    635e:	1c63      	adds	r3, r4, #1
    6360:	2230      	movs	r2, #48	; 0x30
    6362:	553a      	strb	r2, [r7, r4]
          output[output_index++] = 'x';
    6364:	3402      	adds	r4, #2
    6366:	2278      	movs	r2, #120	; 0x78
    6368:	54fa      	strb	r2, [r7, r3]
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
    636a:	9b01      	ldr	r3, [sp, #4]
    636c:	1d1a      	adds	r2, r3, #4
    636e:	9201      	str	r2, [sp, #4]
    6370:	6819      	ldr	r1, [r3, #0]
    6372:	1938      	adds	r0, r7, r4
    6374:	f008 fe8d 	bl	f092 <_ZN12_GLOBAL__N_19FormatHexEPcj>
          output_index +=
    6378:	4404      	add	r4, r0
          current++;
    637a:	1caa      	adds	r2, r5, #2
          break;
    637c:	e046      	b.n	640c <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    637e:	1c60      	adds	r0, r4, #1
    6380:	2300      	movs	r3, #0
    6382:	553b      	strb	r3, [r7, r4]
            return output_index;
    6384:	e089      	b.n	649a <MicroVsnprintf+0x196>
        case 'f':
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
    6386:	1b30      	subs	r0, r6, r4
    6388:	f7fa fc6e 	bl	c68 <__aeabi_i2f>
    638c:	4944      	ldr	r1, [pc, #272]	; (64a0 <MicroVsnprintf+0x19c>)
    638e:	f7fa fe5d 	bl	104c <__aeabi_fcmplt>
    6392:	b988      	cbnz	r0, 63b8 <MicroVsnprintf+0xb4>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatFloat(&output[output_index], va_arg(args, double));
    6394:	9b01      	ldr	r3, [sp, #4]
    6396:	3307      	adds	r3, #7
    6398:	f023 0307 	bic.w	r3, r3, #7
    639c:	f103 0208 	add.w	r2, r3, #8
    63a0:	9201      	str	r2, [sp, #4]
    63a2:	e9d3 0100 	ldrd	r0, r1, [r3]
    63a6:	f7fa fb55 	bl	a54 <__aeabi_d2f>
    63aa:	4601      	mov	r1, r0
    63ac:	1938      	adds	r0, r7, r4
    63ae:	f008 fe79 	bl	f0a4 <_ZN12_GLOBAL__N_111FormatFloatEPcf>
          output_index +=
    63b2:	4404      	add	r4, r0
          current++;
    63b4:	1caa      	adds	r2, r5, #2
          break;
    63b6:	e029      	b.n	640c <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    63b8:	1c60      	adds	r0, r4, #1
    63ba:	2300      	movs	r3, #0
    63bc:	553b      	strb	r3, [r7, r4]
            return output_index;
    63be:	e06c      	b.n	649a <MicroVsnprintf+0x196>
        case '%':
          output[output_index++] = *current++;
    63c0:	1caa      	adds	r2, r5, #2
    63c2:	553b      	strb	r3, [r7, r4]
    63c4:	3401      	adds	r4, #1
          break;
    63c6:	e021      	b.n	640c <MicroVsnprintf+0x108>
        case 'c':
          if (usable_length - output_index < 1) {
    63c8:	1b33      	subs	r3, r6, r4
    63ca:	2b00      	cmp	r3, #0
    63cc:	dd07      	ble.n	63de <MicroVsnprintf+0xda>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = va_arg(args, int32_t);
    63ce:	9b01      	ldr	r3, [sp, #4]
    63d0:	1d1a      	adds	r2, r3, #4
    63d2:	9201      	str	r2, [sp, #4]
    63d4:	681b      	ldr	r3, [r3, #0]
    63d6:	553b      	strb	r3, [r7, r4]
          current++;
    63d8:	1caa      	adds	r2, r5, #2
          output[output_index++] = va_arg(args, int32_t);
    63da:	3401      	adds	r4, #1
          break;
    63dc:	e016      	b.n	640c <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    63de:	1c60      	adds	r0, r4, #1
    63e0:	2300      	movs	r3, #0
    63e2:	553b      	strb	r3, [r7, r4]
            return output_index;
    63e4:	e059      	b.n	649a <MicroVsnprintf+0x196>
        case 's':
          char* string = va_arg(args, char*);
    63e6:	9b01      	ldr	r3, [sp, #4]
    63e8:	1d1a      	adds	r2, r3, #4
    63ea:	9201      	str	r2, [sp, #4]
    63ec:	6819      	ldr	r1, [r3, #0]
          int string_idx = 0;
    63ee:	2300      	movs	r3, #0
          while (string_idx + output_index < usable_length &&
    63f0:	18e2      	adds	r2, r4, r3
    63f2:	42b2      	cmp	r2, r6
    63f4:	da05      	bge.n	6402 <MicroVsnprintf+0xfe>
                 string[string_idx] != '\0') {
    63f6:	5cca      	ldrb	r2, [r1, r3]
          while (string_idx + output_index < usable_length &&
    63f8:	b11a      	cbz	r2, 6402 <MicroVsnprintf+0xfe>
            output[output_index++] = string[string_idx++];
    63fa:	3301      	adds	r3, #1
    63fc:	553a      	strb	r2, [r7, r4]
    63fe:	3401      	adds	r4, #1
          while (string_idx + output_index < usable_length &&
    6400:	e7f6      	b.n	63f0 <MicroVsnprintf+0xec>
          }
          current++;
    6402:	1caa      	adds	r2, r5, #2
    6404:	e002      	b.n	640c <MicroVsnprintf+0x108>
      }
    } else {
      output[output_index++] = *current++;
    6406:	1c6a      	adds	r2, r5, #1
    6408:	553b      	strb	r3, [r7, r4]
    640a:	3401      	adds	r4, #1
          output[output_index++] = va_arg(args, int32_t);
    640c:	4615      	mov	r5, r2
  while (*current != '\0' && output_index < usable_length) {
    640e:	782b      	ldrb	r3, [r5, #0]
    6410:	2b00      	cmp	r3, #0
    6412:	d03f      	beq.n	6494 <MicroVsnprintf+0x190>
    6414:	42b4      	cmp	r4, r6
    6416:	da3d      	bge.n	6494 <MicroVsnprintf+0x190>
    if (*current == '%') {
    6418:	2b25      	cmp	r3, #37	; 0x25
    641a:	d1f4      	bne.n	6406 <MicroVsnprintf+0x102>
      current++;
    641c:	1c6a      	adds	r2, r5, #1
      switch (*current) {
    641e:	786b      	ldrb	r3, [r5, #1]
    6420:	2b25      	cmp	r3, #37	; 0x25
    6422:	d0cd      	beq.n	63c0 <MicroVsnprintf+0xbc>
    6424:	d3f2      	bcc.n	640c <MicroVsnprintf+0x108>
    6426:	2b78      	cmp	r3, #120	; 0x78
    6428:	d8f0      	bhi.n	640c <MicroVsnprintf+0x108>
    642a:	2b63      	cmp	r3, #99	; 0x63
    642c:	d3ee      	bcc.n	640c <MicroVsnprintf+0x108>
    642e:	3b63      	subs	r3, #99	; 0x63
    6430:	2b15      	cmp	r3, #21
    6432:	d8eb      	bhi.n	640c <MicroVsnprintf+0x108>
    6434:	a101      	add	r1, pc, #4	; (adr r1, 643c <MicroVsnprintf+0x138>)
    6436:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    643a:	bf00      	nop
    643c:	000063c9 	.word	0x000063c9
    6440:	00006315 	.word	0x00006315
    6444:	0000640d 	.word	0x0000640d
    6448:	00006387 	.word	0x00006387
    644c:	0000640d 	.word	0x0000640d
    6450:	0000640d 	.word	0x0000640d
    6454:	0000640d 	.word	0x0000640d
    6458:	0000640d 	.word	0x0000640d
    645c:	0000640d 	.word	0x0000640d
    6460:	0000640d 	.word	0x0000640d
    6464:	0000640d 	.word	0x0000640d
    6468:	0000640d 	.word	0x0000640d
    646c:	0000640d 	.word	0x0000640d
    6470:	0000640d 	.word	0x0000640d
    6474:	0000640d 	.word	0x0000640d
    6478:	0000640d 	.word	0x0000640d
    647c:	000063e7 	.word	0x000063e7
    6480:	0000640d 	.word	0x0000640d
    6484:	00006337 	.word	0x00006337
    6488:	0000640d 	.word	0x0000640d
    648c:	0000640d 	.word	0x0000640d
    6490:	00006359 	.word	0x00006359
    }
  }
  output[output_index++] = '\0';
    6494:	1c60      	adds	r0, r4, #1
    6496:	2300      	movs	r3, #0
    6498:	553b      	strb	r3, [r7, r4]
  return output_index;
}
    649a:	b003      	add	sp, #12
    649c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    649e:	bf00      	nop
    64a0:	41600000 	.word	0x41600000

000064a4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
  } else {
    return 0;
  }
}
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
    64a4:	b570      	push	{r4, r5, r6, lr}
    64a6:	4604      	mov	r4, r0
    64a8:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    64aa:	f007 fb71 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    64ae:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    64b0:	4630      	mov	r0, r6
    64b2:	f007 fb73 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    64b6:	2808      	cmp	r0, #8
    64b8:	d918      	bls.n	64ec <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x48>
    64ba:	f106 0008 	add.w	r0, r6, #8
    64be:	f007 fb6d 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    64c2:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    64c4:	b1a0      	cbz	r0, 64f0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4c>
    64c6:	4620      	mov	r0, r4
    64c8:	f007 fb5c 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    64cc:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    64ce:	6820      	ldr	r0, [r4, #0]
    64d0:	f007 fb57 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    64d4:	4285      	cmp	r5, r0
    64d6:	d20d      	bcs.n	64f4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x50>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    64d8:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    64da:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    64de:	4620      	mov	r0, r4
    64e0:	f007 fb50 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  return NumSubgraphOperators(subgraph);
    64e4:	4420      	add	r0, r4
    64e6:	f008 fdf3 	bl	f0d0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
}
    64ea:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    64ec:	2000      	movs	r0, #0
    64ee:	e7e8      	b.n	64c2 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    64f0:	2400      	movs	r4, #0
    64f2:	e7ec      	b.n	64ce <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x2a>
    FLATBUFFERS_ASSERT(i < size());
    64f4:	4b03      	ldr	r3, [pc, #12]	; (6504 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x60>)
    64f6:	4a04      	ldr	r2, [pc, #16]	; (6508 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x64>)
    64f8:	f44f 7183 	mov.w	r1, #262	; 0x106
    64fc:	4803      	ldr	r0, [pc, #12]	; (650c <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x68>)
    64fe:	f006 f8d7 	bl	c6b0 <__assert_func>
    6502:	bf00      	nop
    6504:	0005552c 	.word	0x0005552c
    6508:	0005567c 	.word	0x0005567c
    650c:	000555f8 	.word	0x000555f8

00006510 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>:
namespace tflite {
namespace {

#ifndef TF_LITE_STRIP_ERROR_STRINGS
const char* OpNameFromRegistration(const TfLiteRegistration* registration) {
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
    6510:	6943      	ldr	r3, [r0, #20]
    6512:	2b20      	cmp	r3, #32
    6514:	d007      	beq.n	6526 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x16>
    return registration->custom_name;
  } else {
    return EnumNameBuiltinOperator(BuiltinOperator(registration->builtin_code));
    6516:	b2da      	uxtb	r2, r3
  return (v < low) || (high < v);
    6518:	2a91      	cmp	r2, #145	; 0x91
    651a:	d806      	bhi.n	652a <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x1a>
  const size_t index = static_cast<size_t>(e);
    651c:	4613      	mov	r3, r2
  return EnumNamesBuiltinOperator()[index];
    651e:	4a04      	ldr	r2, [pc, #16]	; (6530 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x20>)
    6520:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    6524:	4770      	bx	lr
    return registration->custom_name;
    6526:	6980      	ldr	r0, [r0, #24]
    6528:	4770      	bx	lr
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    652a:	4802      	ldr	r0, [pc, #8]	; (6534 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x24>)
  }
}
    652c:	4770      	bx	lr
    652e:	bf00      	nop
    6530:	00056088 	.word	0x00056088
    6534:	000112d0 	.word	0x000112d0

00006538 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::PrepareSubgraphs() {
    6538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    653c:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
    653e:	f8d0 8014 	ldr.w	r8, [r0, #20]

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6542:	2600      	movs	r6, #0
    6544:	e024      	b.n	6590 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x58>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
                      OpNameFromRegistration(registration), i, prepare_status);
          return kTfLiteError;
        }
      }
      allocator_->FinishPrepareNodeAllocations(/*node_id=*/i);
    6546:	4621      	mov	r1, r4
    6548:	68e8      	ldr	r0, [r5, #12]
    654a:	f008 fff8 	bl	f53e <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (size_t i = 0; i < operators_size; ++i) {
    654e:	3401      	adds	r4, #1
    6550:	42bc      	cmp	r4, r7
    6552:	d21c      	bcs.n	658e <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x56>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    6554:	692b      	ldr	r3, [r5, #16]
    6556:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
    655a:	212c      	movs	r1, #44	; 0x2c
    655c:	fb01 3104 	mla	r1, r1, r4, r3
      const TfLiteRegistration* registration =
    6560:	f8d1 9028 	ldr.w	r9, [r1, #40]	; 0x28
      if (registration->prepare != nullptr) {
    6564:	f8d9 3008 	ldr.w	r3, [r9, #8]
    6568:	2b00      	cmp	r3, #0
    656a:	d0ec      	beq.n	6546 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
    656c:	6868      	ldr	r0, [r5, #4]
    656e:	4798      	blx	r3
        if (prepare_status != kTfLiteOk) {
    6570:	4682      	mov	sl, r0
    6572:	2800      	cmp	r0, #0
    6574:	d0e7      	beq.n	6546 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
    6576:	4648      	mov	r0, r9
    6578:	f7ff ffca 	bl	6510 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    657c:	4601      	mov	r1, r0
    657e:	4653      	mov	r3, sl
    6580:	4622      	mov	r2, r4
    6582:	480c      	ldr	r0, [pc, #48]	; (65b4 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x7c>)
    6584:	f008 fc7a 	bl	ee7c <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    6588:	2001      	movs	r0, #1
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}
    658a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    658e:	3601      	adds	r6, #1
    6590:	69ab      	ldr	r3, [r5, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    6592:	6818      	ldr	r0, [r3, #0]
    6594:	f007 faf5 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6598:	4286      	cmp	r6, r0
    659a:	d207      	bcs.n	65ac <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x74>
    current_subgraph_index_ = subgraph_idx;
    659c:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    659e:	4631      	mov	r1, r6
    65a0:	68a8      	ldr	r0, [r5, #8]
    65a2:	f7ff ff7f 	bl	64a4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    65a6:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
    65a8:	2400      	movs	r4, #0
    65aa:	e7d1      	b.n	6550 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x18>
  current_subgraph_index_ = previous_subgraph_idx;
    65ac:	f8c5 8014 	str.w	r8, [r5, #20]
  return kTfLiteOk;
    65b0:	2000      	movs	r0, #0
    65b2:	e7ea      	b.n	658a <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x52>
    65b4:	00055774 	.word	0x00055774

000065b8 <_ZN6tflite10MicroGraph14InvokeSubgraphEi>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::InvokeSubgraph(int subgraph_idx) {
    65b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    65bc:	b083      	sub	sp, #12
    65be:	4606      	mov	r6, r0
    65c0:	460c      	mov	r4, r1
  int previous_subgraph_idx = current_subgraph_index_;
    65c2:	f8d0 b014 	ldr.w	fp, [r0, #20]
  current_subgraph_index_ = subgraph_idx;
    65c6:	6141      	str	r1, [r0, #20]

  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
    65c8:	6983      	ldr	r3, [r0, #24]
    65ca:	6818      	ldr	r0, [r3, #0]
    65cc:	f007 fad9 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    65d0:	4284      	cmp	r4, r0
    65d2:	d207      	bcs.n	65e4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x2c>
    65d4:	46a2      	mov	sl, r4
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
                subgraph_idx, subgraphs_->size());
    return kTfLiteError;
  }
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    65d6:	4621      	mov	r1, r4
    65d8:	68b0      	ldr	r0, [r6, #8]
    65da:	f7ff ff63 	bl	64a4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    65de:	4681      	mov	r9, r0
  for (size_t i = 0; i < operators_size; ++i) {
    65e0:	2700      	movs	r7, #0
    65e2:	e01d      	b.n	6620 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x68>
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
    65e4:	4602      	mov	r2, r0
    65e6:	4621      	mov	r1, r4
    65e8:	4827      	ldr	r0, [pc, #156]	; (6688 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd0>)
    65ea:	f008 fc47 	bl	ee7c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
    65ee:	2501      	movs	r5, #1
      return invoke_status;
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
  return kTfLiteOk;
}
    65f0:	4628      	mov	r0, r5
    65f2:	b003      	add	sp, #12
    65f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TFLITE_DCHECK(registration->invoke);
    65f8:	f009 fd5d 	bl	100b6 <abort>
      MicroPrintf("Node %s (number %d) failed to invoke with status %d",
    65fc:	4640      	mov	r0, r8
    65fe:	f7ff ff87 	bl	6510 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    6602:	4601      	mov	r1, r0
    6604:	462b      	mov	r3, r5
    6606:	463a      	mov	r2, r7
    6608:	4820      	ldr	r0, [pc, #128]	; (668c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd4>)
    660a:	f008 fc37 	bl	ee7c <_Z11MicroPrintfPKcz>
      event_handle_ = profiler_->BeginEvent(tag);
    }
  }

  ~ScopedMicroProfiler() {
    if (profiler_ != nullptr) {
    660e:	2c00      	cmp	r4, #0
    6610:	d0ee      	beq.n	65f0 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
      profiler_->EndEvent(event_handle_);
    6612:	6823      	ldr	r3, [r4, #0]
    6614:	68db      	ldr	r3, [r3, #12]
    6616:	9900      	ldr	r1, [sp, #0]
    6618:	4620      	mov	r0, r4
    661a:	4798      	blx	r3
    661c:	e7e8      	b.n	65f0 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
  for (size_t i = 0; i < operators_size; ++i) {
    661e:	3701      	adds	r7, #1
    6620:	454f      	cmp	r7, r9
    6622:	d22d      	bcs.n	6680 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xc8>
        &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    6624:	6933      	ldr	r3, [r6, #16]
    6626:	f853 303a 	ldr.w	r3, [r3, sl, lsl #3]
    662a:	252c      	movs	r5, #44	; 0x2c
    662c:	fb05 3507 	mla	r5, r5, r7, r3
    const TfLiteRegistration* registration = subgraph_allocations_[subgraph_idx]
    6630:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
        reinterpret_cast<MicroProfiler*>(context_->profiler));
    6634:	4640      	mov	r0, r8
    6636:	f7ff ff6b 	bl	6510 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    663a:	4601      	mov	r1, r0
    663c:	6873      	ldr	r3, [r6, #4]
    663e:	6b5c      	ldr	r4, [r3, #52]	; 0x34
      : profiler_(profiler) {
    6640:	2300      	movs	r3, #0
    6642:	9300      	str	r3, [sp, #0]
    if (profiler_ != nullptr) {
    6644:	b124      	cbz	r4, 6650 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x98>
      event_handle_ = profiler_->BeginEvent(tag);
    6646:	6823      	ldr	r3, [r4, #0]
    6648:	689b      	ldr	r3, [r3, #8]
    664a:	4620      	mov	r0, r4
    664c:	4798      	blx	r3
    664e:	9000      	str	r0, [sp, #0]
    TFLITE_DCHECK(registration->invoke);
    6650:	f8d8 300c 	ldr.w	r3, [r8, #12]
    6654:	2b00      	cmp	r3, #0
    6656:	d0cf      	beq.n	65f8 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x40>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
    6658:	4629      	mov	r1, r5
    665a:	6870      	ldr	r0, [r6, #4]
    665c:	4798      	blx	r3
    665e:	4605      	mov	r5, r0
    allocator_->ResetTempAllocations();
    6660:	68f0      	ldr	r0, [r6, #12]
    6662:	6803      	ldr	r3, [r0, #0]
    6664:	689b      	ldr	r3, [r3, #8]
    6666:	4798      	blx	r3
    if (invoke_status == kTfLiteError) {
    6668:	2d01      	cmp	r5, #1
    666a:	d0c7      	beq.n	65fc <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x44>
    } else if (invoke_status != kTfLiteOk) {
    666c:	2d00      	cmp	r5, #0
    666e:	d1ce      	bne.n	660e <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x56>
    if (profiler_ != nullptr) {
    6670:	2c00      	cmp	r4, #0
    6672:	d0d4      	beq.n	661e <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
      profiler_->EndEvent(event_handle_);
    6674:	6823      	ldr	r3, [r4, #0]
    6676:	68db      	ldr	r3, [r3, #12]
    6678:	9900      	ldr	r1, [sp, #0]
    667a:	4620      	mov	r0, r4
    667c:	4798      	blx	r3
    667e:	e7ce      	b.n	661e <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
  current_subgraph_index_ = previous_subgraph_idx;
    6680:	f8c6 b014 	str.w	fp, [r6, #20]
  return kTfLiteOk;
    6684:	2500      	movs	r5, #0
    6686:	e7b3      	b.n	65f0 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
    6688:	000557ac 	.word	0x000557ac
    668c:	000557e0 	.word	0x000557e0

00006690 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>:
MicroGraph::MicroGraph(TfLiteContext* context, const Model* model,
    6690:	b570      	push	{r4, r5, r6, lr}
    6692:	4604      	mov	r4, r0
    6694:	4615      	mov	r5, r2
      current_subgraph_index_(0) {
    6696:	4a11      	ldr	r2, [pc, #68]	; (66dc <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x4c>)
    6698:	6002      	str	r2, [r0, #0]
    669a:	6041      	str	r1, [r0, #4]
    669c:	6085      	str	r5, [r0, #8]
    669e:	60c3      	str	r3, [r0, #12]
    66a0:	2300      	movs	r3, #0
    66a2:	6103      	str	r3, [r0, #16]
    66a4:	6143      	str	r3, [r0, #20]
  if (model != nullptr) {
    66a6:	b19d      	cbz	r5, 66d0 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    66a8:	4628      	mov	r0, r5
    66aa:	f007 fa71 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    66ae:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    66b0:	4630      	mov	r0, r6
    66b2:	f007 fa73 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    66b6:	2808      	cmp	r0, #8
    66b8:	d90c      	bls.n	66d4 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x44>
    66ba:	f106 0008 	add.w	r0, r6, #8
    66be:	f007 fa6d 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    66c2:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    66c4:	b140      	cbz	r0, 66d8 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x48>
    66c6:	4628      	mov	r0, r5
    66c8:	f007 fa5c 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    66cc:	4405      	add	r5, r0
    subgraphs_ = model->subgraphs();
    66ce:	61a5      	str	r5, [r4, #24]
}
    66d0:	4620      	mov	r0, r4
    66d2:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    66d4:	2000      	movs	r0, #0
    66d6:	e7f4      	b.n	66c2 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x32>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    66d8:	2500      	movs	r5, #0
    66da:	e7f8      	b.n	66ce <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x3e>
    66dc:	000562dc 	.word	0x000562dc

000066e0 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi>:
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
}

size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
    66e0:	b570      	push	{r4, r5, r6, lr}
    66e2:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
    66e4:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    66e6:	4620      	mov	r0, r4
    66e8:	f007 fa52 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    66ec:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    66ee:	4630      	mov	r0, r6
    66f0:	f007 fa54 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    66f4:	2808      	cmp	r0, #8
    66f6:	d92c      	bls.n	6752 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x72>
    66f8:	f106 0008 	add.w	r0, r6, #8
    66fc:	f007 fa4e 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6700:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6702:	b340      	cbz	r0, 6756 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x76>
    6704:	4620      	mov	r0, r4
    6706:	f007 fa3d 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    670a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    670c:	6820      	ldr	r0, [r4, #0]
    670e:	f007 fa38 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6712:	4285      	cmp	r5, r0
    6714:	d221      	bcs.n	675a <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x7a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6716:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6718:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    671c:	4620      	mov	r0, r4
    671e:	f007 fa31 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6722:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6724:	4620      	mov	r0, r4
    6726:	f007 fa33 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    672a:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    672c:	4628      	mov	r0, r5
    672e:	f007 fa35 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6732:	2808      	cmp	r0, #8
    6734:	d918      	bls.n	6768 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x88>
    6736:	f105 0008 	add.w	r0, r5, #8
    673a:	f007 fa2f 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    673e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6740:	b1a0      	cbz	r0, 676c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x8c>
    6742:	4620      	mov	r0, r4
    6744:	f007 fa1e 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6748:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    674a:	6820      	ldr	r0, [r4, #0]
    674c:	f007 fa19 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    6750:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6752:	2000      	movs	r0, #0
    6754:	e7d4      	b.n	6700 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6756:	2400      	movs	r4, #0
    6758:	e7d8      	b.n	670c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    675a:	4b05      	ldr	r3, [pc, #20]	; (6770 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x90>)
    675c:	4a05      	ldr	r2, [pc, #20]	; (6774 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x94>)
    675e:	f44f 7183 	mov.w	r1, #262	; 0x106
    6762:	4805      	ldr	r0, [pc, #20]	; (6778 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x98>)
    6764:	f005 ffa4 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6768:	2000      	movs	r0, #0
    676a:	e7e8      	b.n	673e <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x5e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    676c:	2400      	movs	r4, #0
    676e:	e7ec      	b.n	674a <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x6a>
    6770:	0005552c 	.word	0x0005552c
    6774:	0005567c 	.word	0x0005567c
    6778:	000555f8 	.word	0x000555f8

0000677c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi>:
size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
    677c:	b570      	push	{r4, r5, r6, lr}
    677e:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
    6780:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6782:	4620      	mov	r0, r4
    6784:	f007 fa04 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6788:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    678a:	4630      	mov	r0, r6
    678c:	f007 fa06 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6790:	2808      	cmp	r0, #8
    6792:	d92b      	bls.n	67ec <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x70>
    6794:	f106 0008 	add.w	r0, r6, #8
    6798:	f007 fa00 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    679c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    679e:	b338      	cbz	r0, 67f0 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x74>
    67a0:	4620      	mov	r0, r4
    67a2:	f007 f9ef 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    67a6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    67a8:	6820      	ldr	r0, [r4, #0]
    67aa:	f007 f9ea 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    67ae:	4285      	cmp	r5, r0
    67b0:	d220      	bcs.n	67f4 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x78>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    67b2:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    67b4:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    67b8:	4620      	mov	r0, r4
    67ba:	f007 f9e3 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    67be:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    67c0:	4620      	mov	r0, r4
    67c2:	f007 f9e5 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    67c6:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    67c8:	4628      	mov	r0, r5
    67ca:	f007 f9e7 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    67ce:	2806      	cmp	r0, #6
    67d0:	d917      	bls.n	6802 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x86>
    67d2:	1da8      	adds	r0, r5, #6
    67d4:	f007 f9e2 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    67d8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    67da:	b1a0      	cbz	r0, 6806 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x8a>
    67dc:	4620      	mov	r0, r4
    67de:	f007 f9d1 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    67e2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    67e4:	6820      	ldr	r0, [r4, #0]
    67e6:	f007 f9cc 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    67ea:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    67ec:	2000      	movs	r0, #0
    67ee:	e7d5      	b.n	679c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    67f0:	2400      	movs	r4, #0
    67f2:	e7d9      	b.n	67a8 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    67f4:	4b05      	ldr	r3, [pc, #20]	; (680c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x90>)
    67f6:	4a06      	ldr	r2, [pc, #24]	; (6810 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x94>)
    67f8:	f44f 7183 	mov.w	r1, #262	; 0x106
    67fc:	4805      	ldr	r0, [pc, #20]	; (6814 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x98>)
    67fe:	f005 ff57 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6802:	2000      	movs	r0, #0
    6804:	e7e8      	b.n	67d8 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6806:	2400      	movs	r4, #0
    6808:	e7ec      	b.n	67e4 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x68>
    680a:	bf00      	nop
    680c:	0005552c 	.word	0x0005552c
    6810:	0005567c 	.word	0x0005567c
    6814:	000555f8 	.word	0x000555f8

00006818 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii>:

TfLiteEvalTensor* MicroGraph::GetSubgraphOutput(int subgraph_idx,
                                                int output_idx) {
    6818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    681c:	4606      	mov	r6, r0
    681e:	460d      	mov	r5, r1
    6820:	4617      	mov	r7, r2
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
    6822:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6824:	4620      	mov	r0, r4
    6826:	f007 f9b3 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    682a:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    682e:	4640      	mov	r0, r8
    6830:	f007 f9b4 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6834:	2808      	cmp	r0, #8
    6836:	d93d      	bls.n	68b4 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x9c>
    6838:	f108 0008 	add.w	r0, r8, #8
    683c:	f007 f9ae 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6840:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6842:	b3c8      	cbz	r0, 68b8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa0>
    6844:	4620      	mov	r0, r4
    6846:	f007 f99d 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    684a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    684c:	6820      	ldr	r0, [r4, #0]
    684e:	f007 f998 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6852:	4285      	cmp	r5, r0
    6854:	d232      	bcs.n	68bc <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6856:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6858:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    685c:	4620      	mov	r0, r4
    685e:	f007 f991 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6862:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6864:	4620      	mov	r0, r4
    6866:	f007 f993 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    686a:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    686e:	4640      	mov	r0, r8
    6870:	f007 f994 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6874:	2808      	cmp	r0, #8
    6876:	d928      	bls.n	68ca <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb2>
    6878:	f108 0008 	add.w	r0, r8, #8
    687c:	f007 f98e 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6880:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6882:	b320      	cbz	r0, 68ce <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb6>
    6884:	4620      	mov	r0, r4
    6886:	f007 f97d 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    688a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    688c:	6820      	ldr	r0, [r4, #0]
    688e:	f007 f978 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6892:	4287      	cmp	r7, r0
    6894:	d21d      	bcs.n	68d2 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6896:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6898:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    689c:	f007 f977 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    68a0:	6931      	ldr	r1, [r6, #16]
    68a2:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    68a6:	686b      	ldr	r3, [r5, #4]
    68a8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    68ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    68b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    68b4:	2000      	movs	r0, #0
    68b6:	e7c3      	b.n	6840 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    68b8:	2400      	movs	r4, #0
    68ba:	e7c7      	b.n	684c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    68bc:	4b08      	ldr	r3, [pc, #32]	; (68e0 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    68be:	4a09      	ldr	r2, [pc, #36]	; (68e4 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xcc>)
    68c0:	f44f 7183 	mov.w	r1, #262	; 0x106
    68c4:	4808      	ldr	r0, [pc, #32]	; (68e8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    68c6:	f005 fef3 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    68ca:	2000      	movs	r0, #0
    68cc:	e7d8      	b.n	6880 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    68ce:	2400      	movs	r4, #0
    68d0:	e7dc      	b.n	688c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    68d2:	4b03      	ldr	r3, [pc, #12]	; (68e0 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    68d4:	4a05      	ldr	r2, [pc, #20]	; (68ec <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd4>)
    68d6:	f44f 7183 	mov.w	r1, #262	; 0x106
    68da:	4803      	ldr	r0, [pc, #12]	; (68e8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    68dc:	f005 fee8 	bl	c6b0 <__assert_func>
    68e0:	0005552c 	.word	0x0005552c
    68e4:	0005567c 	.word	0x0005567c
    68e8:	000555f8 	.word	0x000555f8
    68ec:	00055538 	.word	0x00055538

000068f0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii>:
                                               int input_idx) {
    68f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    68f4:	4606      	mov	r6, r0
    68f6:	460d      	mov	r5, r1
    68f8:	4617      	mov	r7, r2
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
    68fa:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    68fc:	4620      	mov	r0, r4
    68fe:	f007 f947 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6902:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6906:	4640      	mov	r0, r8
    6908:	f007 f948 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    690c:	2808      	cmp	r0, #8
    690e:	d93d      	bls.n	698c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x9c>
    6910:	f108 0008 	add.w	r0, r8, #8
    6914:	f007 f942 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6918:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    691a:	b3c8      	cbz	r0, 6990 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa0>
    691c:	4620      	mov	r0, r4
    691e:	f007 f931 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6922:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6924:	6820      	ldr	r0, [r4, #0]
    6926:	f007 f92c 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    692a:	4285      	cmp	r5, r0
    692c:	d232      	bcs.n	6994 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    692e:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6930:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6934:	4620      	mov	r0, r4
    6936:	f007 f925 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    693a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    693c:	4620      	mov	r0, r4
    693e:	f007 f927 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6942:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6946:	4640      	mov	r0, r8
    6948:	f007 f928 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    694c:	2806      	cmp	r0, #6
    694e:	d928      	bls.n	69a2 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb2>
    6950:	f108 0006 	add.w	r0, r8, #6
    6954:	f007 f922 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6958:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    695a:	b320      	cbz	r0, 69a6 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb6>
    695c:	4620      	mov	r0, r4
    695e:	f007 f911 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6962:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6964:	6820      	ldr	r0, [r4, #0]
    6966:	f007 f90c 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    696a:	4287      	cmp	r7, r0
    696c:	d21d      	bcs.n	69aa <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    696e:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6970:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    6974:	f007 f90b 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    6978:	6931      	ldr	r1, [r6, #16]
    697a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    697e:	686b      	ldr	r3, [r5, #4]
    6980:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    6984:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    6988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    698c:	2000      	movs	r0, #0
    698e:	e7c3      	b.n	6918 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6990:	2400      	movs	r4, #0
    6992:	e7c7      	b.n	6924 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    6994:	4b08      	ldr	r3, [pc, #32]	; (69b8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    6996:	4a09      	ldr	r2, [pc, #36]	; (69bc <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xcc>)
    6998:	f44f 7183 	mov.w	r1, #262	; 0x106
    699c:	4808      	ldr	r0, [pc, #32]	; (69c0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    699e:	f005 fe87 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69a2:	2000      	movs	r0, #0
    69a4:	e7d8      	b.n	6958 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69a6:	2400      	movs	r4, #0
    69a8:	e7dc      	b.n	6964 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    69aa:	4b03      	ldr	r3, [pc, #12]	; (69b8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    69ac:	4a05      	ldr	r2, [pc, #20]	; (69c4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd4>)
    69ae:	f44f 7183 	mov.w	r1, #262	; 0x106
    69b2:	4803      	ldr	r0, [pc, #12]	; (69c0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    69b4:	f005 fe7c 	bl	c6b0 <__assert_func>
    69b8:	0005552c 	.word	0x0005552c
    69bc:	0005567c 	.word	0x0005567c
    69c0:	000555f8 	.word	0x000555f8
    69c4:	00055538 	.word	0x00055538

000069c8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>:
TfLiteStatus MicroGraph::ResetVariableTensors() {
    69c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    69cc:	b083      	sub	sp, #12
    69ce:	4680      	mov	r8, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    69d0:	2700      	movs	r7, #0
    69d2:	e0c8      	b.n	6b66 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19e>
    69d4:	4b71      	ldr	r3, [pc, #452]	; (6b9c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    69d6:	4a72      	ldr	r2, [pc, #456]	; (6ba0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d8>)
    69d8:	f44f 7183 	mov.w	r1, #262	; 0x106
    69dc:	4871      	ldr	r0, [pc, #452]	; (6ba4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    69de:	f005 fe67 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69e2:	2000      	movs	r0, #0
    69e4:	e01d      	b.n	6a22 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69e6:	2400      	movs	r4, #0
    69e8:	e022      	b.n	6a30 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x68>
    FLATBUFFERS_ASSERT(i < size());
    69ea:	4b6c      	ldr	r3, [pc, #432]	; (6b9c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    69ec:	4a6e      	ldr	r2, [pc, #440]	; (6ba8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e0>)
    69ee:	f44f 7183 	mov.w	r1, #262	; 0x106
    69f2:	486c      	ldr	r0, [pc, #432]	; (6ba4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    69f4:	f005 fe5c 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69f8:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    69fa:	b118      	cbz	r0, 6a04 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3c>
    69fc:	4420      	add	r0, r4
    69fe:	f008 fb86 	bl	f10e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    6a02:	e000      	b.n	6a06 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3e>
    6a04:	2000      	movs	r0, #0
      if (tensor->is_variable()) {
    6a06:	bba0      	cbnz	r0, 6a72 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xaa>
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6a08:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6a0a:	4630      	mov	r0, r6
    6a0c:	f007 f8c0 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6a10:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6a12:	4620      	mov	r0, r4
    6a14:	f007 f8c2 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a18:	2804      	cmp	r0, #4
    6a1a:	d9e2      	bls.n	69e2 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1a>
    6a1c:	1d20      	adds	r0, r4, #4
    6a1e:	f007 f8bd 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6a22:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6a24:	2800      	cmp	r0, #0
    6a26:	d0de      	beq.n	69e6 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e>
    6a28:	4620      	mov	r0, r4
    6a2a:	f007 f8ab 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6a2e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6a30:	6820      	ldr	r0, [r4, #0]
    6a32:	f007 f8a6 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6a36:	4285      	cmp	r5, r0
    6a38:	f080 8094 	bcs.w	6b64 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19c>
    6a3c:	6820      	ldr	r0, [r4, #0]
    6a3e:	f007 f8a0 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6a42:	4285      	cmp	r5, r0
    6a44:	d2d1      	bcs.n	69ea <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x22>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6a46:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6a48:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6a4c:	4620      	mov	r0, r4
    6a4e:	f007 f899 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6a52:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6a54:	4620      	mov	r0, r4
    6a56:	f007 f89b 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6a5a:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6a5e:	4648      	mov	r0, r9
    6a60:	f007 f89c 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a64:	280e      	cmp	r0, #14
    6a66:	d9c7      	bls.n	69f8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x30>
    6a68:	f109 000e 	add.w	r0, r9, #14
    6a6c:	f007 f896 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6a70:	e7c3      	b.n	69fa <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x32>
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
    6a72:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6a76:	ea4f 0ac7 	mov.w	sl, r7, lsl #3
    6a7a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    6a7e:	6858      	ldr	r0, [r3, #4]
    6a80:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    6a84:	ea4f 0b83 	mov.w	fp, r3, lsl #2
    6a88:	a901      	add	r1, sp, #4
    6a8a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    6a8e:	f008 fa59 	bl	ef44 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    6a92:	4603      	mov	r3, r0
    6a94:	2800      	cmp	r0, #0
    6a96:	d17d      	bne.n	6b94 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1cc>
    return data_ - ReadScalar<soffset_t>(data_);
    6a98:	4620      	mov	r0, r4
    6a9a:	f007 f879 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6a9e:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6aa2:	4648      	mov	r0, r9
    6aa4:	f007 f87a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6aa8:	2806      	cmp	r0, #6
    6aaa:	d914      	bls.n	6ad6 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x10e>
    6aac:	f109 0006 	add.w	r0, r9, #6
    6ab0:	f007 f874 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6ab4:	b188      	cbz	r0, 6ada <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x112>
    6ab6:	4420      	add	r0, r4
    6ab8:	f008 fa66 	bl	ef88 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        if (tensor->type() == tflite::TensorType_INT8) {
    6abc:	2809      	cmp	r0, #9
    6abe:	d00e      	beq.n	6ade <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x116>
        int value = 0;
    6ac0:	2100      	movs	r1, #0
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
    6ac2:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6ac6:	4453      	add	r3, sl
    6ac8:	685b      	ldr	r3, [r3, #4]
    6aca:	9a01      	ldr	r2, [sp, #4]
    6acc:	f853 000b 	ldr.w	r0, [r3, fp]
    6ad0:	f009 fb17 	bl	10102 <memset>
    6ad4:	e798      	b.n	6a08 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x40>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ad6:	2000      	movs	r0, #0
    6ad8:	e7ec      	b.n	6ab4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xec>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6ada:	2000      	movs	r0, #0
    6adc:	e7ee      	b.n	6abc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
    6ade:	4620      	mov	r0, r4
    6ae0:	f007 f856 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6ae4:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ae8:	4648      	mov	r0, r9
    6aea:	f007 f857 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6aee:	280c      	cmp	r0, #12
    6af0:	d928      	bls.n	6b44 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x17c>
    6af2:	f109 000c 	add.w	r0, r9, #12
    6af6:	f007 f851 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6afa:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6afc:	b320      	cbz	r0, 6b48 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x180>
    6afe:	4620      	mov	r0, r4
    6b00:	f007 f840 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b04:	4404      	add	r4, r0
    return GetPointer<const flatbuffers::Vector<int64_t> *>(VT_ZERO_POINT);
    6b06:	46a1      	mov	r9, r4
    return data_ - ReadScalar<soffset_t>(data_);
    6b08:	4620      	mov	r0, r4
    6b0a:	f007 f841 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6b0e:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6b10:	4620      	mov	r0, r4
    6b12:	f007 f843 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b16:	280a      	cmp	r0, #10
    6b18:	d918      	bls.n	6b4c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x184>
    6b1a:	f104 000a 	add.w	r0, r4, #10
    6b1e:	f007 f83d 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6b22:	4481      	add	r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b24:	b1a0      	cbz	r0, 6b50 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x188>
    6b26:	4648      	mov	r0, r9
    6b28:	f007 f82c 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b2c:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6b2e:	f8d9 0000 	ldr.w	r0, [r9]
    6b32:	f007 f826 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6b36:	b170      	cbz	r0, 6b56 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x18e>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6b38:	e9d9 0101 	ldrd	r0, r1, [r9, #4]
    6b3c:	f008 faec 	bl	f118 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    6b40:	4601      	mov	r1, r0
    6b42:	e7be      	b.n	6ac2 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xfa>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b44:	2000      	movs	r0, #0
    6b46:	e7d8      	b.n	6afa <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x132>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b48:	2400      	movs	r4, #0
    6b4a:	e7dc      	b.n	6b06 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x13e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b4c:	2000      	movs	r0, #0
    6b4e:	e7e8      	b.n	6b22 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x15a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b50:	f04f 0900 	mov.w	r9, #0
    6b54:	e7eb      	b.n	6b2e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x166>
    FLATBUFFERS_ASSERT(i < size());
    6b56:	4b11      	ldr	r3, [pc, #68]	; (6b9c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6b58:	4a14      	ldr	r2, [pc, #80]	; (6bac <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e4>)
    6b5a:	f44f 7183 	mov.w	r1, #262	; 0x106
    6b5e:	4811      	ldr	r0, [pc, #68]	; (6ba4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6b60:	f005 fda6 	bl	c6b0 <__assert_func>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6b64:	3701      	adds	r7, #1
    6b66:	f8d8 6018 	ldr.w	r6, [r8, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    6b6a:	6830      	ldr	r0, [r6, #0]
    6b6c:	f007 f809 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6b70:	4287      	cmp	r7, r0
    6b72:	d20e      	bcs.n	6b92 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1ca>
    6b74:	6830      	ldr	r0, [r6, #0]
    6b76:	f007 f804 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6b7a:	4287      	cmp	r7, r0
    6b7c:	f4bf af2a 	bcs.w	69d4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xc>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6b80:	3604      	adds	r6, #4
    p += i * sizeof(uoffset_t);
    6b82:	eb06 0687 	add.w	r6, r6, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6b86:	4630      	mov	r0, r6
    6b88:	f006 fffc 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b8c:	4406      	add	r6, r0
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6b8e:	2500      	movs	r5, #0
    6b90:	e73b      	b.n	6a0a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x42>
  return kTfLiteOk;
    6b92:	2300      	movs	r3, #0
}
    6b94:	4618      	mov	r0, r3
    6b96:	b003      	add	sp, #12
    6b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6b9c:	0005552c 	.word	0x0005552c
    6ba0:	0005567c 	.word	0x0005567c
    6ba4:	000555f8 	.word	0x000555f8
    6ba8:	00055814 	.word	0x00055814
    6bac:	00055908 	.word	0x00055908

00006bb0 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>:
    graph_.FreeSubgraphs();
  }
}

void MicroInterpreter::Init(MicroProfiler* profiler) {
  context_.impl_ = static_cast<void*>(this);
    6bb0:	6180      	str	r0, [r0, #24]
  context_.ReportError = ReportOpError;
    6bb2:	4b05      	ldr	r3, [pc, #20]	; (6bc8 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x18>)
    6bb4:	6203      	str	r3, [r0, #32]
  context_.GetTensor = GetTensor;
    6bb6:	4b05      	ldr	r3, [pc, #20]	; (6bcc <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x1c>)
    6bb8:	65c3      	str	r3, [r0, #92]	; 0x5c
  context_.ReportError = ReportOpError;
  context_.GetTensor = GetTensor;
  context_.GetEvalTensor = GetEvalTensor;
    6bba:	4b05      	ldr	r3, [pc, #20]	; (6bd0 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x20>)
    6bbc:	6603      	str	r3, [r0, #96]	; 0x60
  context_.profiler = profiler;
    6bbe:	6401      	str	r1, [r0, #64]	; 0x40

  initialization_status_ = kTfLiteOk;
    6bc0:	2300      	movs	r3, #0
    6bc2:	f880 3089 	strb.w	r3, [r0, #137]	; 0x89
}
    6bc6:	4770      	bx	lr
    6bc8:	0000f295 	.word	0x0000f295
    6bcc:	0000f243 	.word	0x0000f243
    6bd0:	0000f261 	.word	0x0000f261

00006bd4 <_ZN6tflite16MicroInterpreter6outputEj>:
    return nullptr;
  }
  return input_tensors_[index];
}

TfLiteTensor* MicroInterpreter::output(size_t index) {
    6bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6bd6:	4605      	mov	r5, r0
    6bd8:	460e      	mov	r6, r1
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const {
    return model_->subgraphs()->Get(0)->outputs()->size();
    6bda:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6bdc:	4620      	mov	r0, r4
    6bde:	f006 ffd7 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6be2:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6be4:	4638      	mov	r0, r7
    6be6:	f006 ffd9 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6bea:	2808      	cmp	r0, #8
    6bec:	d92f      	bls.n	6c4e <_ZN6tflite16MicroInterpreter6outputEj+0x7a>
    6bee:	f107 0008 	add.w	r0, r7, #8
    6bf2:	f006 ffd3 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6bf6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6bf8:	b358      	cbz	r0, 6c52 <_ZN6tflite16MicroInterpreter6outputEj+0x7e>
    6bfa:	4620      	mov	r0, r4
    6bfc:	f006 ffc2 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c00:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6c02:	6820      	ldr	r0, [r4, #0]
    6c04:	f006 ffbd 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6c08:	b328      	cbz	r0, 6c56 <_ZN6tflite16MicroInterpreter6outputEj+0x82>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6c0a:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6c0c:	4620      	mov	r0, r4
    6c0e:	f006 ffb9 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c12:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6c14:	4620      	mov	r0, r4
    6c16:	f006 ffbb 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c1a:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c1c:	4638      	mov	r0, r7
    6c1e:	f006 ffbd 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c22:	2808      	cmp	r0, #8
    6c24:	d91e      	bls.n	6c64 <_ZN6tflite16MicroInterpreter6outputEj+0x90>
    6c26:	f107 0008 	add.w	r0, r7, #8
    6c2a:	f006 ffb7 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6c2e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c30:	b1d0      	cbz	r0, 6c68 <_ZN6tflite16MicroInterpreter6outputEj+0x94>
    6c32:	4620      	mov	r0, r4
    6c34:	f006 ffa6 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c38:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6c3a:	6820      	ldr	r0, [r4, #0]
    6c3c:	f006 ffa1 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  const size_t length = outputs_size();
  if (index >= length) {
    6c40:	4286      	cmp	r6, r0
    6c42:	d213      	bcs.n	6c6c <_ZN6tflite16MicroInterpreter6outputEj+0x98>
    TF_LITE_REPORT_ERROR(error_reporter_,
                         "Output index %d out of range (length is %d)", index,
                         length);
    return nullptr;
  }
  return output_tensors_[index];
    6c44:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    6c48:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    6c4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c4e:	2000      	movs	r0, #0
    6c50:	e7d1      	b.n	6bf6 <_ZN6tflite16MicroInterpreter6outputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c52:	2400      	movs	r4, #0
    6c54:	e7d5      	b.n	6c02 <_ZN6tflite16MicroInterpreter6outputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    6c56:	4b09      	ldr	r3, [pc, #36]	; (6c7c <_ZN6tflite16MicroInterpreter6outputEj+0xa8>)
    6c58:	4a09      	ldr	r2, [pc, #36]	; (6c80 <_ZN6tflite16MicroInterpreter6outputEj+0xac>)
    6c5a:	f44f 7183 	mov.w	r1, #262	; 0x106
    6c5e:	4809      	ldr	r0, [pc, #36]	; (6c84 <_ZN6tflite16MicroInterpreter6outputEj+0xb0>)
    6c60:	f005 fd26 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c64:	2000      	movs	r0, #0
    6c66:	e7e2      	b.n	6c2e <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c68:	2400      	movs	r4, #0
    6c6a:	e7e6      	b.n	6c3a <_ZN6tflite16MicroInterpreter6outputEj+0x66>
    TF_LITE_REPORT_ERROR(error_reporter_,
    6c6c:	4603      	mov	r3, r0
    6c6e:	4632      	mov	r2, r6
    6c70:	4905      	ldr	r1, [pc, #20]	; (6c88 <_ZN6tflite16MicroInterpreter6outputEj+0xb4>)
    6c72:	68a8      	ldr	r0, [r5, #8]
    6c74:	f008 fe77 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6c78:	2000      	movs	r0, #0
    6c7a:	e7e7      	b.n	6c4c <_ZN6tflite16MicroInterpreter6outputEj+0x78>
    6c7c:	0005552c 	.word	0x0005552c
    6c80:	0005567c 	.word	0x0005567c
    6c84:	000555f8 	.word	0x000555f8
    6c88:	0005630c 	.word	0x0005630c

00006c8c <_ZN6tflite16MicroInterpreter5inputEj>:
TfLiteTensor* MicroInterpreter::input(size_t index) {
    6c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6c8e:	4605      	mov	r5, r0
    6c90:	460e      	mov	r6, r1
    return model_->subgraphs()->Get(0)->inputs()->size();
    6c92:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6c94:	4620      	mov	r0, r4
    6c96:	f006 ff7b 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c9a:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c9c:	4638      	mov	r0, r7
    6c9e:	f006 ff7d 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ca2:	2808      	cmp	r0, #8
    6ca4:	d92e      	bls.n	6d04 <_ZN6tflite16MicroInterpreter5inputEj+0x78>
    6ca6:	f107 0008 	add.w	r0, r7, #8
    6caa:	f006 ff77 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6cae:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6cb0:	b350      	cbz	r0, 6d08 <_ZN6tflite16MicroInterpreter5inputEj+0x7c>
    6cb2:	4620      	mov	r0, r4
    6cb4:	f006 ff66 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6cb8:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6cba:	6820      	ldr	r0, [r4, #0]
    6cbc:	f006 ff61 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6cc0:	b320      	cbz	r0, 6d0c <_ZN6tflite16MicroInterpreter5inputEj+0x80>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6cc2:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6cc4:	4620      	mov	r0, r4
    6cc6:	f006 ff5d 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6cca:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6ccc:	4620      	mov	r0, r4
    6cce:	f006 ff5f 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6cd2:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6cd4:	4638      	mov	r0, r7
    6cd6:	f006 ff61 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6cda:	2806      	cmp	r0, #6
    6cdc:	d91d      	bls.n	6d1a <_ZN6tflite16MicroInterpreter5inputEj+0x8e>
    6cde:	1db8      	adds	r0, r7, #6
    6ce0:	f006 ff5c 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6ce4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6ce6:	b1d0      	cbz	r0, 6d1e <_ZN6tflite16MicroInterpreter5inputEj+0x92>
    6ce8:	4620      	mov	r0, r4
    6cea:	f006 ff4b 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6cee:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6cf0:	6820      	ldr	r0, [r4, #0]
    6cf2:	f006 ff46 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  if (index >= length) {
    6cf6:	4286      	cmp	r6, r0
    6cf8:	d213      	bcs.n	6d22 <_ZN6tflite16MicroInterpreter5inputEj+0x96>
  return input_tensors_[index];
    6cfa:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    6cfe:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    6d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d04:	2000      	movs	r0, #0
    6d06:	e7d2      	b.n	6cae <_ZN6tflite16MicroInterpreter5inputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d08:	2400      	movs	r4, #0
    6d0a:	e7d6      	b.n	6cba <_ZN6tflite16MicroInterpreter5inputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    6d0c:	4b09      	ldr	r3, [pc, #36]	; (6d34 <_ZN6tflite16MicroInterpreter5inputEj+0xa8>)
    6d0e:	4a0a      	ldr	r2, [pc, #40]	; (6d38 <_ZN6tflite16MicroInterpreter5inputEj+0xac>)
    6d10:	f44f 7183 	mov.w	r1, #262	; 0x106
    6d14:	4809      	ldr	r0, [pc, #36]	; (6d3c <_ZN6tflite16MicroInterpreter5inputEj+0xb0>)
    6d16:	f005 fccb 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d1a:	2000      	movs	r0, #0
    6d1c:	e7e2      	b.n	6ce4 <_ZN6tflite16MicroInterpreter5inputEj+0x58>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d1e:	2400      	movs	r4, #0
    6d20:	e7e6      	b.n	6cf0 <_ZN6tflite16MicroInterpreter5inputEj+0x64>
    TF_LITE_REPORT_ERROR(error_reporter_,
    6d22:	4603      	mov	r3, r0
    6d24:	4632      	mov	r2, r6
    6d26:	4906      	ldr	r1, [pc, #24]	; (6d40 <_ZN6tflite16MicroInterpreter5inputEj+0xb4>)
    6d28:	68a8      	ldr	r0, [r5, #8]
    6d2a:	f008 fe1c 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6d2e:	2000      	movs	r0, #0
    6d30:	e7e7      	b.n	6d02 <_ZN6tflite16MicroInterpreter5inputEj+0x76>
    6d32:	bf00      	nop
    6d34:	0005552c 	.word	0x0005552c
    6d38:	0005567c 	.word	0x0005567c
    6d3c:	000555f8 	.word	0x000555f8
    6d40:	00056338 	.word	0x00056338

00006d44 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:
TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
    6d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6d48:	b08b      	sub	sp, #44	; 0x2c
    6d4a:	4683      	mov	fp, r0
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    6d4c:	2300      	movs	r3, #0
    6d4e:	9305      	str	r3, [sp, #20]
    6d50:	f10b 006c 	add.w	r0, fp, #108	; 0x6c
    6d54:	f008 fa4b 	bl	f1ee <_ZN6tflite10MicroGraph12NumSubgraphsEv>
    6d58:	9b05      	ldr	r3, [sp, #20]
    6d5a:	4298      	cmp	r0, r3
    6d5c:	f340 81f6 	ble.w	714c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x408>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
    6d60:	f8db 5000 	ldr.w	r5, [fp]
    return data_ - ReadScalar<soffset_t>(data_);
    6d64:	4628      	mov	r0, r5
    6d66:	f006 ff13 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6d6a:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6d6c:	4620      	mov	r0, r4
    6d6e:	f006 ff15 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d72:	2808      	cmp	r0, #8
    6d74:	d927      	bls.n	6dc6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x82>
    6d76:	f104 0008 	add.w	r0, r4, #8
    6d7a:	f006 ff0f 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6d7e:	182c      	adds	r4, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d80:	b318      	cbz	r0, 6dca <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x86>
    6d82:	4620      	mov	r0, r4
    6d84:	f006 fefe 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d88:	4404      	add	r4, r0
    6d8a:	9e05      	ldr	r6, [sp, #20]
    6d8c:	9600      	str	r6, [sp, #0]
  uoffset_t size() const { return EndianScalar(length_); }
    6d8e:	6820      	ldr	r0, [r4, #0]
    6d90:	f006 fef7 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6d94:	4286      	cmp	r6, r0
    6d96:	d21a      	bcs.n	6dce <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x8a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6d98:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6d9a:	9b05      	ldr	r3, [sp, #20]
    6d9c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6da0:	4620      	mov	r0, r4
    6da2:	f006 feef 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    6da6:	1823      	adds	r3, r4, r0
    6da8:	9302      	str	r3, [sp, #8]
    6daa:	d017      	beq.n	6ddc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x98>
    return data_ - ReadScalar<soffset_t>(data_);
    6dac:	4628      	mov	r0, r5
    6dae:	f006 feef 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6db2:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6db4:	4620      	mov	r0, r4
    6db6:	f006 fef1 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6dba:	2806      	cmp	r0, #6
    6dbc:	d910      	bls.n	6de0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9c>
    6dbe:	1da0      	adds	r0, r4, #6
    6dc0:	f006 feec 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6dc4:	e00d      	b.n	6de2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9e>
    6dc6:	2000      	movs	r0, #0
    6dc8:	e7d9      	b.n	6d7e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6dca:	2400      	movs	r4, #0
    6dcc:	e7dd      	b.n	6d8a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x46>
    FLATBUFFERS_ASSERT(i < size());
    6dce:	4b4e      	ldr	r3, [pc, #312]	; (6f08 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6dd0:	4a4e      	ldr	r2, [pc, #312]	; (6f0c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c8>)
    6dd2:	f44f 7183 	mov.w	r1, #262	; 0x106
    6dd6:	484e      	ldr	r0, [pc, #312]	; (6f10 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6dd8:	f005 fc6a 	bl	c6b0 <__assert_func>
    6ddc:	f009 f96b 	bl	100b6 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6de0:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6de2:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6de4:	b178      	cbz	r0, 6e06 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc2>
    6de6:	4628      	mov	r0, r5
    6de8:	f006 fecc 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6dec:	eb05 0900 	add.w	r9, r5, r0
        allocator_.GetBuiltinDataAllocator();
    6df0:	f8db 0068 	ldr.w	r0, [fp, #104]	; 0x68
    6df4:	f008 fbc2 	bl	f57c <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
    6df8:	9004      	str	r0, [sp, #16]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
    6dfa:	9802      	ldr	r0, [sp, #8]
    6dfc:	f008 f968 	bl	f0d0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    6e00:	9003      	str	r0, [sp, #12]
    for (size_t i = 0; i < operators_size; ++i) {
    6e02:	2700      	movs	r7, #0
    6e04:	e0dd      	b.n	6fc2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x27e>
    6e06:	f04f 0900 	mov.w	r9, #0
    6e0a:	e7f1      	b.n	6df0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e0c:	2000      	movs	r0, #0
    6e0e:	e0eb      	b.n	6fe8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e10:	2400      	movs	r4, #0
    6e12:	e0f2      	b.n	6ffa <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b6>
    FLATBUFFERS_ASSERT(i < size());
    6e14:	4b3c      	ldr	r3, [pc, #240]	; (6f08 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6e16:	4a3f      	ldr	r2, [pc, #252]	; (6f14 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d0>)
    6e18:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e1c:	483c      	ldr	r0, [pc, #240]	; (6f10 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6e1e:	f005 fc47 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e22:	2000      	movs	r0, #0
    6e24:	e103      	b.n	702e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2ea>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6e26:	2600      	movs	r6, #0
    6e28:	e108      	b.n	703c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2f8>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
    6e2a:	4631      	mov	r1, r6
    6e2c:	483a      	ldr	r0, [pc, #232]	; (6f18 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d4>)
    6e2e:	f008 f825 	bl	ee7c <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    6e32:	2301      	movs	r3, #1
    6e34:	461c      	mov	r4, r3
}
    6e36:	4620      	mov	r0, r4
    6e38:	b00b      	add	sp, #44	; 0x2c
    6e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    FLATBUFFERS_ASSERT(i < size());
    6e3e:	4b32      	ldr	r3, [pc, #200]	; (6f08 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6e40:	4a36      	ldr	r2, [pc, #216]	; (6f1c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d8>)
    6e42:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e46:	4832      	ldr	r0, [pc, #200]	; (6f10 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6e48:	f005 fc32 	bl	c6b0 <__assert_func>
    6e4c:	4604      	mov	r4, r0
        MicroPrintf("Failed to get registration from op code %s\n ",
    6e4e:	4650      	mov	r0, sl
    6e50:	f008 fda7 	bl	f9a2 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
  return (v < low) || (high < v);
    6e54:	2891      	cmp	r0, #145	; 0x91
    6e56:	d806      	bhi.n	6e66 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x122>
  return EnumNamesBuiltinOperator()[index];
    6e58:	4b31      	ldr	r3, [pc, #196]	; (6f20 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    6e5a:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
    6e5e:	4831      	ldr	r0, [pc, #196]	; (6f24 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>)
    6e60:	f008 f80c 	bl	ee7c <_Z11MicroPrintfPKcz>
        return status;
    6e64:	e7e7      	b.n	6e36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6e66:	4930      	ldr	r1, [pc, #192]	; (6f28 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    6e68:	e7f9      	b.n	6e5e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x11a>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
    6e6a:	4631      	mov	r1, r6
    6e6c:	482f      	ldr	r0, [pc, #188]	; (6f2c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e8>)
    6e6e:	f008 f805 	bl	ee7c <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    6e72:	2301      	movs	r3, #1
    6e74:	461c      	mov	r4, r3
    6e76:	e7de      	b.n	6e36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    return data_ - ReadScalar<soffset_t>(data_);
    6e78:	4620      	mov	r0, r4
    6e7a:	f006 fe89 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6e7e:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6e80:	4630      	mov	r0, r6
    6e82:	f006 fe8b 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e86:	280e      	cmp	r0, #14
    6e88:	d904      	bls.n	6e94 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x150>
    6e8a:	f106 000e 	add.w	r0, r6, #14
    6e8e:	f006 fe85 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6e92:	e000      	b.n	6e96 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x152>
    6e94:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6e96:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e98:	b160      	cbz	r0, 6eb4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x170>
    6e9a:	4630      	mov	r0, r6
    6e9c:	f006 fe72 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6ea0:	4430      	add	r0, r6
        if (op->custom_options() != nullptr) {
    6ea2:	b360      	cbz	r0, 6efe <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6ea4:	4603      	mov	r3, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6ea6:	f853 0b04 	ldr.w	r0, [r3], #4
    6eaa:	9301      	str	r3, [sp, #4]
    6eac:	f006 fe69 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6eb0:	4682      	mov	sl, r0
    6eb2:	e131      	b.n	7118 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6eb4:	2000      	movs	r0, #0
    6eb6:	e7f4      	b.n	6ea2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x15e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6eb8:	2000      	movs	r0, #0
    6eba:	e10b      	b.n	70d4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x390>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6ebc:	2300      	movs	r3, #0
    6ebe:	9301      	str	r3, [sp, #4]
    6ec0:	e113      	b.n	70ea <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a6>
  return (v < low) || (high < v);
    6ec2:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    6ec6:	d809      	bhi.n	6edc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x198>
  const size_t index = static_cast<size_t>(e);
    6ec8:	b2f2      	uxtb	r2, r6
  return EnumNamesBuiltinOperator()[index];
    6eca:	4b15      	ldr	r3, [pc, #84]	; (6f20 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    6ecc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
          MicroPrintf(
    6ed0:	4817      	ldr	r0, [pc, #92]	; (6f30 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ec>)
    6ed2:	f007 ffd3 	bl	ee7c <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    6ed6:	2301      	movs	r3, #1
    6ed8:	461c      	mov	r4, r3
    6eda:	e7ac      	b.n	6e36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6edc:	4912      	ldr	r1, [pc, #72]	; (6f28 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    6ede:	e7f7      	b.n	6ed0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x18c>
    6ee0:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    6ee4:	d804      	bhi.n	6ef0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ac>
  const size_t index = static_cast<size_t>(e);
    6ee6:	b2f3      	uxtb	r3, r6
  return EnumNamesBuiltinOperator()[index];
    6ee8:	4a0d      	ldr	r2, [pc, #52]	; (6f20 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    6eea:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    6eee:	e000      	b.n	6ef2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ae>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6ef0:	490d      	ldr	r1, [pc, #52]	; (6f28 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
          MicroPrintf("Did not find a parser for %s",
    6ef2:	4810      	ldr	r0, [pc, #64]	; (6f34 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f0>)
    6ef4:	f007 ffc2 	bl	ee7c <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    6ef8:	2301      	movs	r3, #1
    6efa:	461c      	mov	r4, r3
    6efc:	e79b      	b.n	6e36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
      const char* custom_data = nullptr;
    6efe:	9001      	str	r0, [sp, #4]
      size_t custom_data_size = 0;
    6f00:	f04f 0a00 	mov.w	sl, #0
    6f04:	e108      	b.n	7118 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    6f06:	bf00      	nop
    6f08:	0005552c 	.word	0x0005552c
    6f0c:	0005567c 	.word	0x0005567c
    6f10:	000555f8 	.word	0x000555f8
    6f14:	00056364 	.word	0x00056364
    6f18:	0005645c 	.word	0x0005645c
    6f1c:	00056488 	.word	0x00056488
    6f20:	00056088 	.word	0x00056088
    6f24:	00056588 	.word	0x00056588
    6f28:	000112d0 	.word	0x000112d0
    6f2c:	000565b8 	.word	0x000565b8
    6f30:	000565dc 	.word	0x000565dc
    6f34:	00056624 	.word	0x00056624
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f38:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6f3a:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f3c:	2800      	cmp	r0, #0
    6f3e:	f000 80fb 	beq.w	7138 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f4>
    6f42:	4630      	mov	r0, r6
    6f44:	f006 fe1e 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f48:	1831      	adds	r1, r6, r0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    6f4a:	aa08      	add	r2, sp, #32
    6f4c:	4640      	mov	r0, r8
    6f4e:	f008 fb21 	bl	f594 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    6f52:	2800      	cmp	r0, #0
    6f54:	f040 80ff 	bne.w	7156 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x412>
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    6f58:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    6f5c:	4620      	mov	r0, r4
    6f5e:	f006 fe17 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6f62:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6f64:	4630      	mov	r0, r6
    6f66:	f006 fe19 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f6a:	2808      	cmp	r0, #8
    6f6c:	f240 80e6 	bls.w	713c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f8>
    6f70:	f106 0008 	add.w	r0, r6, #8
    6f74:	f006 fe12 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6f78:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f7a:	2800      	cmp	r0, #0
    6f7c:	f000 80e0 	beq.w	7140 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3fc>
    6f80:	4620      	mov	r0, r4
    6f82:	f006 fdff 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f86:	1821      	adds	r1, r4, r0
    6f88:	aa09      	add	r2, sp, #36	; 0x24
    6f8a:	4640      	mov	r0, r8
    6f8c:	f008 fb02 	bl	f594 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    6f90:	2800      	cmp	r0, #0
    6f92:	f040 80e2 	bne.w	715a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x416>
  // to be the subgraph of that operator.
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }

  // Gets the list of alloctions for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    6f96:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
    6f9a:	9a00      	ldr	r2, [sp, #0]
    6f9c:	f853 6032 	ldr.w	r6, [r3, r2, lsl #3]
    6fa0:	1974      	adds	r4, r6, r5
      *node = {};
    6fa2:	2228      	movs	r2, #40	; 0x28
    6fa4:	2100      	movs	r1, #0
    6fa6:	4620      	mov	r0, r4
    6fa8:	f009 f8ab 	bl	10102 <memset>
      node->inputs = inputs_array;
    6fac:	9b08      	ldr	r3, [sp, #32]
    6fae:	5173      	str	r3, [r6, r5]
      node->outputs = outputs_array;
    6fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6fb2:	6063      	str	r3, [r4, #4]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
    6fb4:	9b07      	ldr	r3, [sp, #28]
    6fb6:	6163      	str	r3, [r4, #20]
      node->custom_initial_data = custom_data;
    6fb8:	9b01      	ldr	r3, [sp, #4]
    6fba:	61a3      	str	r3, [r4, #24]
      node->custom_initial_data_size = custom_data_size;
    6fbc:	f8c4 a01c 	str.w	sl, [r4, #28]
    for (size_t i = 0; i < operators_size; ++i) {
    6fc0:	3701      	adds	r7, #1
    6fc2:	9b03      	ldr	r3, [sp, #12]
    6fc4:	429f      	cmp	r7, r3
    6fc6:	f080 80bd 	bcs.w	7144 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x400>
    return data_ - ReadScalar<soffset_t>(data_);
    6fca:	9c02      	ldr	r4, [sp, #8]
    6fcc:	4620      	mov	r0, r4
    6fce:	f006 fddf 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6fd2:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6fd4:	4620      	mov	r0, r4
    6fd6:	f006 fde1 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6fda:	280a      	cmp	r0, #10
    6fdc:	f67f af16 	bls.w	6e0c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc8>
    6fe0:	f104 000a 	add.w	r0, r4, #10
    6fe4:	f006 fdda 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6fe8:	9b02      	ldr	r3, [sp, #8]
    6fea:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6fec:	2800      	cmp	r0, #0
    6fee:	f43f af0f 	beq.w	6e10 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xcc>
    6ff2:	4620      	mov	r0, r4
    6ff4:	f006 fdc6 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6ff8:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6ffa:	6820      	ldr	r0, [r4, #0]
    6ffc:	f006 fdc1 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7000:	4287      	cmp	r7, r0
    7002:	f4bf af07 	bcs.w	6e14 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xd0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7006:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7008:	eb04 0487 	add.w	r4, r4, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    700c:	4620      	mov	r0, r4
    700e:	f006 fdb9 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7012:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7014:	4620      	mov	r0, r4
    7016:	f006 fdbb 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    701a:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    701c:	4628      	mov	r0, r5
    701e:	f006 fdbd 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7022:	2804      	cmp	r0, #4
    7024:	f67f aefd 	bls.w	6e22 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xde>
    7028:	1d28      	adds	r0, r5, #4
    702a:	f006 fdb7 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    702e:	2800      	cmp	r0, #0
    7030:	f43f aef9 	beq.w	6e26 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe2>
    7034:	4420      	add	r0, r4
    7036:	f006 fda5 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    703a:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    703c:	f8d9 0000 	ldr.w	r0, [r9]
    7040:	f006 fd9f 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (index >= opcodes->size()) {
    7044:	42b0      	cmp	r0, r6
    7046:	f67f aef0 	bls.w	6e2a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe6>
    704a:	f8d9 0000 	ldr.w	r0, [r9]
    704e:	f006 fd98 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7052:	4286      	cmp	r6, r0
    7054:	f4bf aef3 	bcs.w	6e3e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xfa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7058:	f109 0a04 	add.w	sl, r9, #4
    p += i * sizeof(uoffset_t);
    705c:	eb0a 0a86 	add.w	sl, sl, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7060:	4650      	mov	r0, sl
    7062:	f006 fd8f 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7066:	4482      	add	sl, r0
    7068:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                          .node_and_registrations[i]
    706c:	9a00      	ldr	r2, [sp, #0]
    706e:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    7072:	252c      	movs	r5, #44	; 0x2c
    7074:	fb05 f507 	mul.w	r5, r5, r7
    7078:	442b      	add	r3, r5
          GetRegistrationFromOpCode(opcode, op_resolver_, error_reporter_,
    707a:	3328      	adds	r3, #40	; 0x28
    707c:	f8db 2008 	ldr.w	r2, [fp, #8]
    7080:	f8db 1004 	ldr.w	r1, [fp, #4]
    7084:	4650      	mov	r0, sl
    7086:	f002 fa17 	bl	94b8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>
      if (status != kTfLiteOk) {
    708a:	2800      	cmp	r0, #0
    708c:	f47f aede 	bne.w	6e4c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x108>
    7090:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                     .node_and_registrations[i]
    7094:	9a00      	ldr	r2, [sp, #0]
    7096:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    709a:	442b      	add	r3, r5
                                     .registration;
    709c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (registration == nullptr) {
    709e:	2b00      	cmp	r3, #0
    70a0:	f43f aee3 	beq.w	6e6a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x126>
          static_cast<BuiltinOperator>(registration->builtin_code);
    70a4:	695e      	ldr	r6, [r3, #20]
      BuiltinOperator op_type =
    70a6:	fa5f fa86 	uxtb.w	sl, r6
      unsigned char* builtin_data = nullptr;
    70aa:	2300      	movs	r3, #0
    70ac:	9307      	str	r3, [sp, #28]
      if (op_type == BuiltinOperator_CUSTOM) {
    70ae:	f1ba 0f20 	cmp.w	sl, #32
    70b2:	f43f aee1 	beq.w	6e78 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
    return data_ - ReadScalar<soffset_t>(data_);
    70b6:	4620      	mov	r0, r4
    70b8:	f006 fd6a 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    70bc:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    70c0:	4640      	mov	r0, r8
    70c2:	f006 fd6b 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    70c6:	280e      	cmp	r0, #14
    70c8:	f67f aef6 	bls.w	6eb8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x174>
    70cc:	f108 000e 	add.w	r0, r8, #14
    70d0:	f006 fd64 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    70d4:	eb04 0800 	add.w	r8, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    70d8:	2800      	cmp	r0, #0
    70da:	f43f aeef 	beq.w	6ebc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x178>
    70de:	4640      	mov	r0, r8
    70e0:	f006 fd50 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    70e4:	eb08 0300 	add.w	r3, r8, r0
    70e8:	9301      	str	r3, [sp, #4]
        if (op->custom_options() != nullptr) {
    70ea:	9b01      	ldr	r3, [sp, #4]
    70ec:	2b00      	cmp	r3, #0
    70ee:	f47f aee8 	bne.w	6ec2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17e>
            op_resolver_.GetOpDataParser(op_type);
    70f2:	f8db 0004 	ldr.w	r0, [fp, #4]
    70f6:	6803      	ldr	r3, [r0, #0]
    70f8:	6a1b      	ldr	r3, [r3, #32]
    70fa:	4651      	mov	r1, sl
    70fc:	4798      	blx	r3
        if (parser == nullptr) {
    70fe:	4680      	mov	r8, r0
    7100:	2800      	cmp	r0, #0
    7102:	f43f aeed 	beq.w	6ee0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x19c>
        TF_LITE_ENSURE_STATUS(parser(op, error_reporter_,
    7106:	ab07      	add	r3, sp, #28
    7108:	9a04      	ldr	r2, [sp, #16]
    710a:	f8db 1008 	ldr.w	r1, [fp, #8]
    710e:	4620      	mov	r0, r4
    7110:	47c0      	blx	r8
    7112:	b9f0      	cbnz	r0, 7152 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x40e>
      size_t custom_data_size = 0;
    7114:	f04f 0a00 	mov.w	sl, #0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    7118:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    711c:	4620      	mov	r0, r4
    711e:	f006 fd37 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7122:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7124:	4630      	mov	r0, r6
    7126:	f006 fd39 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    712a:	2806      	cmp	r0, #6
    712c:	f67f af04 	bls.w	6f38 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f4>
    7130:	1db0      	adds	r0, r6, #6
    7132:	f006 fd33 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7136:	e700      	b.n	6f3a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7138:	2100      	movs	r1, #0
    713a:	e706      	b.n	6f4a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x206>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    713c:	2000      	movs	r0, #0
    713e:	e71b      	b.n	6f78 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x234>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7140:	2100      	movs	r1, #0
    7142:	e721      	b.n	6f88 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x244>
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    7144:	9b05      	ldr	r3, [sp, #20]
    7146:	3301      	adds	r3, #1
    7148:	9305      	str	r3, [sp, #20]
    714a:	e601      	b.n	6d50 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc>
  return kTfLiteOk;
    714c:	2300      	movs	r3, #0
    714e:	461c      	mov	r4, r3
    7150:	e671      	b.n	6e36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    7152:	4604      	mov	r4, r0
    7154:	e66f      	b.n	6e36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    7156:	4604      	mov	r4, r0
    7158:	e66d      	b.n	6e36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    715a:	4604      	mov	r4, r0
    715c:	e66b      	b.n	6e36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    715e:	bf00      	nop

00007160 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
    7160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7164:	b083      	sub	sp, #12
    7166:	4605      	mov	r5, r0
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
    7168:	6801      	ldr	r1, [r0, #0]
    716a:	6e80      	ldr	r0, [r0, #104]	; 0x68
    716c:	f000 fe60 	bl	7e30 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
  if (allocations == nullptr) {
    7170:	b170      	cbz	r0, 7190 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x30>
    7172:	4601      	mov	r1, r0
  graph_.SetSubgraphAllocations(allocations);
    7174:	f105 066c 	add.w	r6, r5, #108	; 0x6c
    7178:	4630      	mov	r0, r6
    717a:	f007 ffd6 	bl	f12a <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
    717e:	4628      	mov	r0, r5
    7180:	f7ff fde0 	bl	6d44 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
    7184:	4603      	mov	r3, r0
    7186:	b158      	cbz	r0, 71a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40>
}
    7188:	4618      	mov	r0, r3
    718a:	b003      	add	sp, #12
    718c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    7190:	49bc      	ldr	r1, [pc, #752]	; (7484 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x324>)
    7192:	68a8      	ldr	r0, [r5, #8]
    7194:	f008 fbe7 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    initialization_status_ = kTfLiteError;
    7198:	2301      	movs	r3, #1
    719a:	f885 3089 	strb.w	r3, [r5, #137]	; 0x89
    return kTfLiteError;
    719e:	e7f3      	b.n	7188 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  context_.AllocatePersistentBuffer = AllocatePersistentBuffer;
    71a0:	4bb9      	ldr	r3, [pc, #740]	; (7488 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x328>)
    71a2:	646b      	str	r3, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    71a4:	2400      	movs	r4, #0
    71a6:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = nullptr;
    71a8:	652c      	str	r4, [r5, #80]	; 0x50
  context_.GetExecutionPlan = GetGraph;
    71aa:	4bb8      	ldr	r3, [pc, #736]	; (748c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x32c>)
    71ac:	612b      	str	r3, [r5, #16]
  graph_.InitSubgraphs();
    71ae:	4630      	mov	r0, r6
    71b0:	f007 ffbd 	bl	f12e <_ZN6tflite10MicroGraph13InitSubgraphsEv>
  context_.RequestScratchBufferInArena = RequestScratchBufferInArena;
    71b4:	4bb6      	ldr	r3, [pc, #728]	; (7490 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x330>)
    71b6:	64eb      	str	r3, [r5, #76]	; 0x4c
  graph_.PrepareSubgraphs();
    71b8:	4630      	mov	r0, r6
    71ba:	f7ff f9bd 	bl	6538 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>
  context_.AllocatePersistentBuffer = nullptr;
    71be:	646c      	str	r4, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    71c0:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = GetScratchBuffer;
    71c2:	4bb4      	ldr	r3, [pc, #720]	; (7494 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x334>)
    71c4:	652b      	str	r3, [r5, #80]	; 0x50
  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
    71c6:	462b      	mov	r3, r5
    71c8:	f853 1b8c 	ldr.w	r1, [r3], #140
    71cc:	6fea      	ldr	r2, [r5, #124]	; 0x7c
    71ce:	6ea8      	ldr	r0, [r5, #104]	; 0x68
    71d0:	f000 fb90 	bl	78f4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
    71d4:	4603      	mov	r3, r0
    71d6:	2800      	cmp	r0, #0
    71d8:	d1d6      	bne.n	7188 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    71da:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * inputs_size()));
    71dc:	6833      	ldr	r3, [r6, #0]
    71de:	68df      	ldr	r7, [r3, #12]
    71e0:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    71e2:	4620      	mov	r0, r4
    71e4:	f006 fcd4 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    71e8:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    71ec:	4640      	mov	r0, r8
    71ee:	f006 fcd5 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    71f2:	2808      	cmp	r0, #8
    71f4:	d921      	bls.n	723a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xda>
    71f6:	f108 0008 	add.w	r0, r8, #8
    71fa:	f006 fccf 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    71fe:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7200:	b1e8      	cbz	r0, 723e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xde>
    7202:	4620      	mov	r0, r4
    7204:	f006 fcbe 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7208:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    720a:	6820      	ldr	r0, [r4, #0]
    720c:	f006 fcb9 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7210:	b1b8      	cbz	r0, 7242 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xe2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7212:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7214:	4620      	mov	r0, r4
    7216:	f006 fcb5 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    721a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    721c:	4620      	mov	r0, r4
    721e:	f006 fcb7 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7222:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7226:	4640      	mov	r0, r8
    7228:	f006 fcb8 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    722c:	2806      	cmp	r0, #6
    722e:	d90f      	bls.n	7250 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf0>
    7230:	f108 0006 	add.w	r0, r8, #6
    7234:	f006 fcb2 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7238:	e00b      	b.n	7252 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf2>
    723a:	2000      	movs	r0, #0
    723c:	e7df      	b.n	71fe <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x9e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    723e:	2400      	movs	r4, #0
    7240:	e7e3      	b.n	720a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xaa>
    FLATBUFFERS_ASSERT(i < size());
    7242:	4b95      	ldr	r3, [pc, #596]	; (7498 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7244:	4a95      	ldr	r2, [pc, #596]	; (749c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7246:	f44f 7183 	mov.w	r1, #262	; 0x106
    724a:	4895      	ldr	r0, [pc, #596]	; (74a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    724c:	f005 fa30 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7250:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7252:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7254:	b178      	cbz	r0, 7276 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x116>
    7256:	4620      	mov	r0, r4
    7258:	f006 fc94 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    725c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    725e:	6820      	ldr	r0, [r4, #0]
    7260:	f006 fc8f 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    7264:	0081      	lsls	r1, r0, #2
    7266:	4630      	mov	r0, r6
    7268:	47b8      	blx	r7
    726a:	4604      	mov	r4, r0
  input_tensors_ =
    726c:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
  if (input_tensors_ == nullptr) {
    7270:	b118      	cbz	r0, 727a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x11a>
  for (size_t i = 0; i < inputs_size(); ++i) {
    7272:	2600      	movs	r6, #0
    7274:	e09c      	b.n	73b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x250>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7276:	2400      	movs	r4, #0
    7278:	e7f1      	b.n	725e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xfe>
    TF_LITE_REPORT_ERROR(
    727a:	68ae      	ldr	r6, [r5, #8]
    727c:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    727e:	4628      	mov	r0, r5
    7280:	f006 fc86 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7284:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7286:	4638      	mov	r0, r7
    7288:	f006 fc88 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    728c:	2808      	cmp	r0, #8
    728e:	d91f      	bls.n	72d0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x170>
    7290:	f107 0008 	add.w	r0, r7, #8
    7294:	f006 fc82 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7298:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    729a:	b1d8      	cbz	r0, 72d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x174>
    729c:	4628      	mov	r0, r5
    729e:	f006 fc71 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    72a2:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    72a4:	6828      	ldr	r0, [r5, #0]
    72a6:	f006 fc6c 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    72aa:	b1a8      	cbz	r0, 72d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x178>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    72ac:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    72ae:	4628      	mov	r0, r5
    72b0:	f006 fc68 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    72b4:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    72b6:	4628      	mov	r0, r5
    72b8:	f006 fc6a 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    72bc:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    72be:	4638      	mov	r0, r7
    72c0:	f006 fc6c 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    72c4:	2806      	cmp	r0, #6
    72c6:	d90e      	bls.n	72e6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x186>
    72c8:	1db8      	adds	r0, r7, #6
    72ca:	f006 fc67 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    72ce:	e00b      	b.n	72e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    72d0:	2000      	movs	r0, #0
    72d2:	e7e1      	b.n	7298 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x138>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72d4:	4625      	mov	r5, r4
    72d6:	e7e5      	b.n	72a4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x144>
    FLATBUFFERS_ASSERT(i < size());
    72d8:	4b6f      	ldr	r3, [pc, #444]	; (7498 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    72da:	4a70      	ldr	r2, [pc, #448]	; (749c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    72dc:	f44f 7183 	mov.w	r1, #262	; 0x106
    72e0:	486f      	ldr	r0, [pc, #444]	; (74a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    72e2:	f005 f9e5 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    72e6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    72e8:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72ea:	b118      	cbz	r0, 72f4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x194>
    72ec:	4628      	mov	r0, r5
    72ee:	f006 fc49 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    72f2:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    72f4:	6820      	ldr	r0, [r4, #0]
    72f6:	f006 fc44 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    72fa:	0082      	lsls	r2, r0, #2
    72fc:	4969      	ldr	r1, [pc, #420]	; (74a4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x344>)
    72fe:	4630      	mov	r0, r6
    7300:	f008 fb31 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7304:	2301      	movs	r3, #1
    7306:	e73f      	b.n	7188 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7308:	2000      	movs	r0, #0
    730a:	e05f      	b.n	73cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x26c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    730c:	2400      	movs	r4, #0
    730e:	e064      	b.n	73da <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x27a>
    FLATBUFFERS_ASSERT(i < size());
    7310:	4b61      	ldr	r3, [pc, #388]	; (7498 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7312:	4a62      	ldr	r2, [pc, #392]	; (749c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7314:	f44f 7183 	mov.w	r1, #262	; 0x106
    7318:	4861      	ldr	r0, [pc, #388]	; (74a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    731a:	f005 f9c9 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    731e:	2000      	movs	r0, #0
    7320:	e071      	b.n	7406 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2a6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7322:	2400      	movs	r4, #0
    7324:	e076      	b.n	7414 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7326:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7328:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    732a:	2800      	cmp	r0, #0
    732c:	f000 808f 	beq.w	744e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2ee>
    7330:	4620      	mov	r0, r4
    7332:	f006 fc27 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7336:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7338:	6820      	ldr	r0, [r4, #0]
    733a:	f006 fc22 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    733e:	2800      	cmp	r0, #0
    7340:	f000 8087 	beq.w	7452 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7344:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7346:	4620      	mov	r0, r4
    7348:	f006 fc1c 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    734c:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    734e:	4620      	mov	r0, r4
    7350:	f006 fc1e 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7354:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7358:	4658      	mov	r0, fp
    735a:	f006 fc1f 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    735e:	2806      	cmp	r0, #6
    7360:	d97e      	bls.n	7460 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x300>
    7362:	f10b 0006 	add.w	r0, fp, #6
    7366:	f006 fc19 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    736a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    736c:	2800      	cmp	r0, #0
    736e:	d079      	beq.n	7464 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x304>
    7370:	4620      	mov	r0, r4
    7372:	f006 fc07 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7376:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7378:	6820      	ldr	r0, [r4, #0]
    737a:	f006 fc02 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    737e:	4286      	cmp	r6, r0
    7380:	d272      	bcs.n	7468 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x308>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7382:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    7384:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    7388:	f006 fc01 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    738c:	4603      	mov	r3, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    738e:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90
    7392:	2200      	movs	r2, #0
    7394:	9200      	str	r2, [sp, #0]
    7396:	4652      	mov	r2, sl
    7398:	4639      	mov	r1, r7
    739a:	4640      	mov	r0, r8
    739c:	47c8      	blx	r9
    739e:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (input_tensors_[i] == nullptr) {
    73a2:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    73a6:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    73aa:	2b00      	cmp	r3, #0
    73ac:	d063      	beq.n	7476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x316>
  for (size_t i = 0; i < inputs_size(); ++i) {
    73ae:	3601      	adds	r6, #1
    73b0:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    73b2:	4620      	mov	r0, r4
    73b4:	f006 fbec 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    73b8:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    73ba:	4638      	mov	r0, r7
    73bc:	f006 fbee 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    73c0:	2808      	cmp	r0, #8
    73c2:	d9a1      	bls.n	7308 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1a8>
    73c4:	f107 0008 	add.w	r0, r7, #8
    73c8:	f006 fbe8 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    73cc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    73ce:	2800      	cmp	r0, #0
    73d0:	d09c      	beq.n	730c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ac>
    73d2:	4620      	mov	r0, r4
    73d4:	f006 fbd6 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    73d8:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    73da:	6820      	ldr	r0, [r4, #0]
    73dc:	f006 fbd1 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    73e0:	2800      	cmp	r0, #0
    73e2:	d095      	beq.n	7310 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1b0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    73e4:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    73e6:	4620      	mov	r0, r4
    73e8:	f006 fbcc 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    73ec:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    73ee:	4620      	mov	r0, r4
    73f0:	f006 fbce 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    73f4:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    73f6:	4638      	mov	r0, r7
    73f8:	f006 fbd0 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    73fc:	2806      	cmp	r0, #6
    73fe:	d98e      	bls.n	731e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1be>
    7400:	1db8      	adds	r0, r7, #6
    7402:	f006 fbcb 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7406:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7408:	2800      	cmp	r0, #0
    740a:	d08a      	beq.n	7322 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c2>
    740c:	4620      	mov	r0, r4
    740e:	f006 fbb9 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7412:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7414:	6820      	ldr	r0, [r4, #0]
    7416:	f006 fbb4 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    741a:	4286      	cmp	r6, r0
    741c:	d248      	bcs.n	74b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x350>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    741e:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
    7422:	f8d8 3000 	ldr.w	r3, [r8]
    7426:	f8d3 9000 	ldr.w	r9, [r3]
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    742a:	682f      	ldr	r7, [r5, #0]
    742c:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    7430:	4638      	mov	r0, r7
    7432:	f006 fbad 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7436:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7438:	4620      	mov	r0, r4
    743a:	f006 fbaf 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    743e:	2808      	cmp	r0, #8
    7440:	f67f af71 	bls.w	7326 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c6>
    7444:	f104 0008 	add.w	r0, r4, #8
    7448:	f006 fba8 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    744c:	e76c      	b.n	7328 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c8>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    744e:	2400      	movs	r4, #0
    7450:	e772      	b.n	7338 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1d8>
    FLATBUFFERS_ASSERT(i < size());
    7452:	4b11      	ldr	r3, [pc, #68]	; (7498 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7454:	4a11      	ldr	r2, [pc, #68]	; (749c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7456:	f44f 7183 	mov.w	r1, #262	; 0x106
    745a:	4811      	ldr	r0, [pc, #68]	; (74a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    745c:	f005 f928 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7460:	2000      	movs	r0, #0
    7462:	e782      	b.n	736a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7464:	2400      	movs	r4, #0
    7466:	e787      	b.n	7378 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x218>
    FLATBUFFERS_ASSERT(i < size());
    7468:	4b0b      	ldr	r3, [pc, #44]	; (7498 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    746a:	4a0f      	ldr	r2, [pc, #60]	; (74a8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x348>)
    746c:	f44f 7183 	mov.w	r1, #262	; 0x106
    7470:	480b      	ldr	r0, [pc, #44]	; (74a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7472:	f005 f91d 	bl	c6b0 <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    7476:	4632      	mov	r2, r6
    7478:	490c      	ldr	r1, [pc, #48]	; (74ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x34c>)
    747a:	68a8      	ldr	r0, [r5, #8]
    747c:	f008 fa73 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7480:	2301      	movs	r3, #1
    7482:	e681      	b.n	7188 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    7484:	00056644 	.word	0x00056644
    7488:	0000f229 	.word	0x0000f229
    748c:	0000f279 	.word	0x0000f279
    7490:	0000f283 	.word	0x0000f283
    7494:	0000f237 	.word	0x0000f237
    7498:	0005552c 	.word	0x0005552c
    749c:	0005567c 	.word	0x0005567c
    74a0:	000555f8 	.word	0x000555f8
    74a4:	00056668 	.word	0x00056668
    74a8:	00055538 	.word	0x00055538
    74ac:	000566b4 	.word	0x000566b4
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    74b0:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * outputs_size()));
    74b2:	6833      	ldr	r3, [r6, #0]
    74b4:	68df      	ldr	r7, [r3, #12]
    return model_->subgraphs()->Get(0)->outputs()->size();
    74b6:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    74b8:	4620      	mov	r0, r4
    74ba:	f006 fb69 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    74be:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    74c2:	4640      	mov	r0, r8
    74c4:	f006 fb6a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    74c8:	2808      	cmp	r0, #8
    74ca:	d904      	bls.n	74d6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x376>
    74cc:	f108 0008 	add.w	r0, r8, #8
    74d0:	f006 fb64 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    74d4:	e000      	b.n	74d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x378>
    74d6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    74d8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    74da:	b360      	cbz	r0, 7536 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3d6>
    74dc:	4620      	mov	r0, r4
    74de:	f006 fb51 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    74e2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    74e4:	6820      	ldr	r0, [r4, #0]
    74e6:	f006 fb4c 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    74ea:	b330      	cbz	r0, 753a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3da>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    74ec:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    74ee:	4620      	mov	r0, r4
    74f0:	f006 fb48 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    74f4:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    74f6:	4620      	mov	r0, r4
    74f8:	f006 fb4a 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    74fc:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7500:	4640      	mov	r0, r8
    7502:	f006 fb4b 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7506:	2808      	cmp	r0, #8
    7508:	d91e      	bls.n	7548 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3e8>
    750a:	f108 0008 	add.w	r0, r8, #8
    750e:	f006 fb45 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7512:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7514:	b1d0      	cbz	r0, 754c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3ec>
    7516:	4620      	mov	r0, r4
    7518:	f006 fb34 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    751c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    751e:	6820      	ldr	r0, [r4, #0]
    7520:	f006 fb2f 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    7524:	0081      	lsls	r1, r0, #2
    7526:	4630      	mov	r0, r6
    7528:	47b8      	blx	r7
    752a:	4604      	mov	r4, r0
  output_tensors_ =
    752c:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
  if (output_tensors_ == nullptr) {
    7530:	b170      	cbz	r0, 7550 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3f0>
  for (size_t i = 0; i < outputs_size(); ++i) {
    7532:	2600      	movs	r6, #0
    7534:	e0c6      	b.n	76c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x564>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7536:	2400      	movs	r4, #0
    7538:	e7d4      	b.n	74e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x384>
    FLATBUFFERS_ASSERT(i < size());
    753a:	4b8f      	ldr	r3, [pc, #572]	; (7778 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    753c:	4a8f      	ldr	r2, [pc, #572]	; (777c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    753e:	f44f 7183 	mov.w	r1, #262	; 0x106
    7542:	488f      	ldr	r0, [pc, #572]	; (7780 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7544:	f005 f8b4 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7548:	2000      	movs	r0, #0
    754a:	e7e2      	b.n	7512 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3b2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    754c:	2400      	movs	r4, #0
    754e:	e7e6      	b.n	751e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3be>
    TF_LITE_REPORT_ERROR(
    7550:	68ae      	ldr	r6, [r5, #8]
    7552:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7554:	4628      	mov	r0, r5
    7556:	f006 fb1b 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    755a:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    755c:	4638      	mov	r0, r7
    755e:	f006 fb1d 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7562:	2808      	cmp	r0, #8
    7564:	d920      	bls.n	75a8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x448>
    7566:	f107 0008 	add.w	r0, r7, #8
    756a:	f006 fb17 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    756e:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7570:	b1e0      	cbz	r0, 75ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x44c>
    7572:	4628      	mov	r0, r5
    7574:	f006 fb06 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7578:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    757a:	6828      	ldr	r0, [r5, #0]
    757c:	f006 fb01 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7580:	b1b0      	cbz	r0, 75b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x450>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7582:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7584:	4628      	mov	r0, r5
    7586:	f006 fafd 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    758a:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    758c:	4628      	mov	r0, r5
    758e:	f006 faff 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7592:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7594:	4638      	mov	r0, r7
    7596:	f006 fb01 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    759a:	2808      	cmp	r0, #8
    759c:	d90f      	bls.n	75be <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x45e>
    759e:	f107 0008 	add.w	r0, r7, #8
    75a2:	f006 fafb 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    75a6:	e00b      	b.n	75c0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x460>
    75a8:	2000      	movs	r0, #0
    75aa:	e7e0      	b.n	756e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75ac:	4625      	mov	r5, r4
    75ae:	e7e4      	b.n	757a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x41a>
    FLATBUFFERS_ASSERT(i < size());
    75b0:	4b71      	ldr	r3, [pc, #452]	; (7778 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    75b2:	4a72      	ldr	r2, [pc, #456]	; (777c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    75b4:	f44f 7183 	mov.w	r1, #262	; 0x106
    75b8:	4871      	ldr	r0, [pc, #452]	; (7780 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    75ba:	f005 f879 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    75be:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    75c0:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75c2:	b118      	cbz	r0, 75cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x46c>
    75c4:	4628      	mov	r0, r5
    75c6:	f006 fadd 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    75ca:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    75cc:	6820      	ldr	r0, [r4, #0]
    75ce:	f006 fad8 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    75d2:	0082      	lsls	r2, r0, #2
    75d4:	496b      	ldr	r1, [pc, #428]	; (7784 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x624>)
    75d6:	4630      	mov	r0, r6
    75d8:	f008 f9c5 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    75dc:	2301      	movs	r3, #1
    75de:	e5d3      	b.n	7188 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    75e0:	2000      	movs	r0, #0
    75e2:	e07d      	b.n	76e0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x580>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75e4:	2400      	movs	r4, #0
    75e6:	e083      	b.n	76f0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x590>
    FLATBUFFERS_ASSERT(i < size());
    75e8:	4b63      	ldr	r3, [pc, #396]	; (7778 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    75ea:	4a64      	ldr	r2, [pc, #400]	; (777c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    75ec:	f44f 7183 	mov.w	r1, #262	; 0x106
    75f0:	4863      	ldr	r0, [pc, #396]	; (7780 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    75f2:	f005 f85d 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    75f6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    75f8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75fa:	2800      	cmp	r0, #0
    75fc:	f000 8092 	beq.w	7724 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c4>
    7600:	4620      	mov	r0, r4
    7602:	f006 fabf 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7606:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7608:	6820      	ldr	r0, [r4, #0]
    760a:	f006 faba 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t i = 0; i < outputs_size(); ++i) {
    760e:	4286      	cmp	r6, r0
    7610:	f080 80a7 	bcs.w	7762 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x602>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7614:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), outputs().Get(i), 0);
    7618:	f8d8 3000 	ldr.w	r3, [r8]
    761c:	f8d3 9000 	ldr.w	r9, [r3]
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7620:	682f      	ldr	r7, [r5, #0]
    7622:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    7626:	4638      	mov	r0, r7
    7628:	f006 fab2 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    762c:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    762e:	4620      	mov	r0, r4
    7630:	f006 fab4 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7634:	2808      	cmp	r0, #8
    7636:	d977      	bls.n	7728 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c8>
    7638:	f104 0008 	add.w	r0, r4, #8
    763c:	f006 faae 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7640:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7642:	2800      	cmp	r0, #0
    7644:	d072      	beq.n	772c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5cc>
    7646:	4620      	mov	r0, r4
    7648:	f006 fa9c 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    764c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    764e:	6820      	ldr	r0, [r4, #0]
    7650:	f006 fa97 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7654:	2800      	cmp	r0, #0
    7656:	d06b      	beq.n	7730 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5d0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7658:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    765a:	4620      	mov	r0, r4
    765c:	f006 fa92 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7660:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7662:	4620      	mov	r0, r4
    7664:	f006 fa94 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7668:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    766c:	4658      	mov	r0, fp
    766e:	f006 fa95 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7672:	2808      	cmp	r0, #8
    7674:	d963      	bls.n	773e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5de>
    7676:	f10b 0008 	add.w	r0, fp, #8
    767a:	f006 fa8f 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    767e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7680:	2800      	cmp	r0, #0
    7682:	d05e      	beq.n	7742 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e2>
    7684:	4620      	mov	r0, r4
    7686:	f006 fa7d 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    768a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    768c:	6820      	ldr	r0, [r4, #0]
    768e:	f006 fa78 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7692:	4286      	cmp	r6, r0
    7694:	d257      	bcs.n	7746 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7696:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    7698:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    769c:	f006 fa77 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    76a0:	4603      	mov	r3, r0
    76a2:	f8d5 4094 	ldr.w	r4, [r5, #148]	; 0x94
    76a6:	2200      	movs	r2, #0
    76a8:	9200      	str	r2, [sp, #0]
    76aa:	4652      	mov	r2, sl
    76ac:	4639      	mov	r1, r7
    76ae:	4640      	mov	r0, r8
    76b0:	47c8      	blx	r9
    76b2:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (output_tensors_[i] == nullptr) {
    76b6:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    76ba:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    76be:	2b00      	cmp	r3, #0
    76c0:	d048      	beq.n	7754 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5f4>
  for (size_t i = 0; i < outputs_size(); ++i) {
    76c2:	3601      	adds	r6, #1
    76c4:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    76c6:	4620      	mov	r0, r4
    76c8:	f006 fa62 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    76cc:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    76ce:	4638      	mov	r0, r7
    76d0:	f006 fa64 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76d4:	2808      	cmp	r0, #8
    76d6:	d983      	bls.n	75e0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x480>
    76d8:	f107 0008 	add.w	r0, r7, #8
    76dc:	f006 fa5e 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    76e0:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76e2:	2800      	cmp	r0, #0
    76e4:	f43f af7e 	beq.w	75e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x484>
    76e8:	4620      	mov	r0, r4
    76ea:	f006 fa4b 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    76ee:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    76f0:	6820      	ldr	r0, [r4, #0]
    76f2:	f006 fa46 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    76f6:	2800      	cmp	r0, #0
    76f8:	f43f af76 	beq.w	75e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x488>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    76fc:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    76fe:	4620      	mov	r0, r4
    7700:	f006 fa40 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7704:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7706:	4620      	mov	r0, r4
    7708:	f006 fa42 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    770c:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    770e:	4638      	mov	r0, r7
    7710:	f006 fa44 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7714:	2808      	cmp	r0, #8
    7716:	f67f af6e 	bls.w	75f6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x496>
    771a:	f107 0008 	add.w	r0, r7, #8
    771e:	f006 fa3d 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7722:	e769      	b.n	75f8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x498>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7724:	2400      	movs	r4, #0
    7726:	e76f      	b.n	7608 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4a8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7728:	2000      	movs	r0, #0
    772a:	e789      	b.n	7640 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4e0>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    772c:	2400      	movs	r4, #0
    772e:	e78e      	b.n	764e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4ee>
    FLATBUFFERS_ASSERT(i < size());
    7730:	4b11      	ldr	r3, [pc, #68]	; (7778 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7732:	4a12      	ldr	r2, [pc, #72]	; (777c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7734:	f44f 7183 	mov.w	r1, #262	; 0x106
    7738:	4811      	ldr	r0, [pc, #68]	; (7780 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    773a:	f004 ffb9 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    773e:	2000      	movs	r0, #0
    7740:	e79d      	b.n	767e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x51e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7742:	2400      	movs	r4, #0
    7744:	e7a2      	b.n	768c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x52c>
    FLATBUFFERS_ASSERT(i < size());
    7746:	4b0c      	ldr	r3, [pc, #48]	; (7778 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7748:	4a0f      	ldr	r2, [pc, #60]	; (7788 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x628>)
    774a:	f44f 7183 	mov.w	r1, #262	; 0x106
    774e:	480c      	ldr	r0, [pc, #48]	; (7780 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7750:	f004 ffae 	bl	c6b0 <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    7754:	4632      	mov	r2, r6
    7756:	490d      	ldr	r1, [pc, #52]	; (778c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x62c>)
    7758:	68a8      	ldr	r0, [r5, #8]
    775a:	f008 f904 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    775e:	2301      	movs	r3, #1
    7760:	e512      	b.n	7188 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  TF_LITE_ENSURE_STATUS(ResetVariableTensors());
    7762:	4628      	mov	r0, r5
    7764:	f007 fde6 	bl	f334 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>
    7768:	4603      	mov	r3, r0
    776a:	2800      	cmp	r0, #0
    776c:	f47f ad0c 	bne.w	7188 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  tensors_allocated_ = true;
    7770:	2201      	movs	r2, #1
    7772:	f885 2088 	strb.w	r2, [r5, #136]	; 0x88
  return kTfLiteOk;
    7776:	e507      	b.n	7188 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    7778:	0005552c 	.word	0x0005552c
    777c:	0005567c 	.word	0x0005567c
    7780:	000555f8 	.word	0x000555f8
    7784:	000566dc 	.word	0x000566dc
    7788:	00055538 	.word	0x00055538
    778c:	00056728 	.word	0x00056728

00007790 <_ZN6tflite16MicroInterpreter6InvokeEv>:
TfLiteStatus MicroInterpreter::Invoke() {
    7790:	b510      	push	{r4, lr}
    7792:	4604      	mov	r4, r0
  if (initialization_status_ != kTfLiteOk) {
    7794:	f890 3089 	ldrb.w	r3, [r0, #137]	; 0x89
    7798:	b95b      	cbnz	r3, 77b2 <_ZN6tflite16MicroInterpreter6InvokeEv+0x22>
  if (!tensors_allocated_) {
    779a:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
    779e:	b913      	cbnz	r3, 77a6 <_ZN6tflite16MicroInterpreter6InvokeEv+0x16>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
    77a0:	f7ff fcde 	bl	7160 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
    77a4:	b920      	cbnz	r0, 77b0 <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
  return graph_.InvokeSubgraph(0);
    77a6:	2100      	movs	r1, #0
    77a8:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    77ac:	f7fe ff04 	bl	65b8 <_ZN6tflite10MicroGraph14InvokeSubgraphEi>
}
    77b0:	bd10      	pop	{r4, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    77b2:	4903      	ldr	r1, [pc, #12]	; (77c0 <_ZN6tflite16MicroInterpreter6InvokeEv+0x30>)
    77b4:	6880      	ldr	r0, [r0, #8]
    77b6:	f008 f8d6 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    77ba:	2001      	movs	r0, #1
    77bc:	e7f8      	b.n	77b0 <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
    77be:	bf00      	nop
    77c0:	00056750 	.word	0x00056750

000077c4 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
  return kTfLiteOk;
}

}  // namespace internal

MicroAllocator::MicroAllocator(SimpleMemoryAllocator* memory_allocator,
    77c4:	b410      	push	{r4}
                               ErrorReporter* error_reporter)
    : memory_allocator_(memory_allocator),
      error_reporter_(error_reporter),
      model_is_allocating_(false) {}
    77c6:	4c05      	ldr	r4, [pc, #20]	; (77dc <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x18>)
    77c8:	6004      	str	r4, [r0, #0]
    77ca:	6041      	str	r1, [r0, #4]
    77cc:	60c2      	str	r2, [r0, #12]
    77ce:	2200      	movs	r2, #0
    77d0:	7402      	strb	r2, [r0, #16]
    77d2:	6142      	str	r2, [r0, #20]
    77d4:	6182      	str	r2, [r0, #24]
    77d6:	bc10      	pop	{r4}
    77d8:	4770      	bx	lr
    77da:	bf00      	nop
    77dc:	00056e9c 	.word	0x00056e9c

000077e0 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>:
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
}

TfLiteStatus MicroAllocator::RequestScratchBufferInArena(size_t bytes,
                                                         int subgraph_idx,
                                                         int* buffer_idx) {
    77e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    77e2:	4605      	mov	r5, r0
    77e4:	460f      	mov	r7, r1
    77e6:	461e      	mov	r6, r3
  // All scratch buffer requests are stored in the head section of the arena
  // when a model is in the prepare phase. First align a scratch buffer request
  // pointer to the start of the head:
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
    77e8:	f007 fea1 	bl	f52e <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>

  // Count the number of requested scratch buffers for the current node:
  size_t current_node_request_count = 0;
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    77ec:	2200      	movs	r2, #0
  size_t current_node_request_count = 0;
    77ee:	4613      	mov	r3, r2
    77f0:	e000      	b.n	77f4 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x14>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    77f2:	3201      	adds	r2, #1
    77f4:	696c      	ldr	r4, [r5, #20]
    77f6:	4294      	cmp	r4, r2
    77f8:	d907      	bls.n	780a <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x2a>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
    77fa:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
    77fe:	6864      	ldr	r4, [r4, #4]
    7800:	f1b4 3fff 	cmp.w	r4, #4294967295
    7804:	d1f5      	bne.n	77f2 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
      ++current_node_request_count;
    7806:	3301      	adds	r3, #1
    7808:	e7f3      	b.n	77f2 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
    }
  }

  // First, ensure that the per-kernel request has not exceeded the limit:
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
    780a:	2b0b      	cmp	r3, #11
    780c:	d80d      	bhi.n	782a <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x4a>
        kMaxScratchBuffersPerOp);
    return kTfLiteError;
  }

  // Initialize and assign values for the request at the current index:
  internal::ScratchBufferRequest* current_request =
    780e:	eb00 03c4 	add.w	r3, r0, r4, lsl #3
      &requests[scratch_buffer_request_count_];
  *current_request = {};
  // Assign -1 as a sentinel value that will be updated when the node finishes
  // allocating:
  current_request->bytes = bytes;
    7812:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
    7816:	f04f 32ff 	mov.w	r2, #4294967295
    781a:	605a      	str	r2, [r3, #4]

  // Assign the current request index to the out-param:
  *buffer_idx = scratch_buffer_request_count_;
    781c:	696b      	ldr	r3, [r5, #20]
    781e:	6033      	str	r3, [r6, #0]

  // Bump the request count to prepare for the next request:
  ++scratch_buffer_request_count_;
    7820:	696b      	ldr	r3, [r5, #20]
    7822:	3301      	adds	r3, #1
    7824:	616b      	str	r3, [r5, #20]
  return kTfLiteOk;
    7826:	2000      	movs	r0, #0
}
    7828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(
    782a:	220c      	movs	r2, #12
    782c:	4902      	ldr	r1, [pc, #8]	; (7838 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x58>)
    782e:	68e8      	ldr	r0, [r5, #12]
    7830:	f008 f899 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7834:	2001      	movs	r0, #1
    7836:	e7f7      	b.n	7828 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x48>
    7838:	00056780 	.word	0x00056780

0000783c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
size_t MicroAllocator::used_bytes() const {
  return memory_allocator_->GetUsedBytes();
}

TfLiteStatus MicroAllocator::AllocateNodeAndRegistrations(
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    783c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    7840:	b122      	cbz	r2, 784c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10>
    7842:	4607      	mov	r7, r0
    7844:	460e      	mov	r6, r1
    7846:	4690      	mov	r8, r2

  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7848:	2500      	movs	r5, #0
    784a:	e029      	b.n	78a0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x64>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    784c:	f008 fc33 	bl	100b6 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7850:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7852:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7854:	b390      	cbz	r0, 78bc <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x80>
    7856:	4620      	mov	r0, r4
    7858:	f006 f994 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    785c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    785e:	6820      	ldr	r0, [r4, #0]
    7860:	f006 f98f 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7864:	4285      	cmp	r5, r0
    7866:	d23a      	bcs.n	78de <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa2>
    7868:	6820      	ldr	r0, [r4, #0]
    786a:	f006 f98a 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    786e:	4285      	cmp	r5, r0
    7870:	d226      	bcs.n	78c0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x84>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7872:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7874:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7878:	4620      	mov	r0, r4
    787a:	f006 f983 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
       subgraph_idx++) {
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
    TFLITE_DCHECK(subgraph != nullptr);
    787e:	1820      	adds	r0, r4, r0
    7880:	d025      	beq.n	78ce <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x92>

    uint32_t operators_size = NumSubgraphOperators(subgraph);
    7882:	f007 fc25 	bl	f0d0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>

    // Initialize NodeAndRegistrations for the subgraph.
    NodeAndRegistration* output = reinterpret_cast<NodeAndRegistration*>(
        memory_allocator_->AllocateFromTail(
    7886:	687b      	ldr	r3, [r7, #4]
            sizeof(NodeAndRegistration) * operators_size,
            alignof(NodeAndRegistration)));
    7888:	681a      	ldr	r2, [r3, #0]
    788a:	68d4      	ldr	r4, [r2, #12]
        memory_allocator_->AllocateFromTail(
    788c:	2204      	movs	r2, #4
    788e:	212c      	movs	r1, #44	; 0x2c
    7890:	fb01 f100 	mul.w	r1, r1, r0
    7894:	4618      	mov	r0, r3
    7896:	47a0      	blx	r4
    if (output == nullptr) {
    7898:	b1d8      	cbz	r0, 78d2 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x96>
      TF_LITE_REPORT_ERROR(
          error_reporter_,
          "Failed to allocate memory for node_and_registrations.");
      return kTfLiteError;
    }
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
    789a:	f848 0035 	str.w	r0, [r8, r5, lsl #3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    789e:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    78a0:	4630      	mov	r0, r6
    78a2:	f006 f975 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    78a6:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    78a8:	4620      	mov	r0, r4
    78aa:	f006 f977 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    78ae:	2808      	cmp	r0, #8
    78b0:	d9ce      	bls.n	7850 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14>
    78b2:	f104 0008 	add.w	r0, r4, #8
    78b6:	f006 f971 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    78ba:	e7ca      	b.n	7852 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    78bc:	2400      	movs	r4, #0
    78be:	e7ce      	b.n	785e <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x22>
    FLATBUFFERS_ASSERT(i < size());
    78c0:	4b08      	ldr	r3, [pc, #32]	; (78e4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa8>)
    78c2:	4a09      	ldr	r2, [pc, #36]	; (78e8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xac>)
    78c4:	f44f 7183 	mov.w	r1, #262	; 0x106
    78c8:	4808      	ldr	r0, [pc, #32]	; (78ec <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb0>)
    78ca:	f004 fef1 	bl	c6b0 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    78ce:	f008 fbf2 	bl	100b6 <abort>
      TF_LITE_REPORT_ERROR(
    78d2:	4907      	ldr	r1, [pc, #28]	; (78f0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb4>)
    78d4:	68f8      	ldr	r0, [r7, #12]
    78d6:	f008 f846 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    78da:	2001      	movs	r0, #1
    78dc:	e000      	b.n	78e0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa4>
  }
  return kTfLiteOk;
    78de:	2000      	movs	r0, #0
}
    78e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    78e4:	0005552c 	.word	0x0005552c
    78e8:	0005567c 	.word	0x0005567c
    78ec:	000555f8 	.word	0x000555f8
    78f0:	000567b8 	.word	0x000567b8

000078f4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
    78f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    78f8:	b083      	sub	sp, #12
    78fa:	4605      	mov	r5, r0
    78fc:	4698      	mov	r8, r3
  if (!model_is_allocating_) {
    78fe:	7c03      	ldrb	r3, [r0, #16]
    7900:	b11b      	cbz	r3, 790a <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x16>
    7902:	460f      	mov	r7, r1
    7904:	4691      	mov	r9, r2
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7906:	2600      	movs	r6, #0
    7908:	e043      	b.n	7992 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x9e>
    TF_LITE_REPORT_ERROR(error_reporter_,
    790a:	4930      	ldr	r1, [pc, #192]	; (79cc <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xd8>)
    790c:	68c0      	ldr	r0, [r0, #12]
    790e:	f008 f82a 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7912:	2301      	movs	r3, #1
    7914:	e055      	b.n	79c2 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7916:	f104 0008 	add.w	r0, r4, #8
    791a:	f006 f93f 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    791e:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7920:	2800      	cmp	r0, #0
    7922:	d041      	beq.n	79a8 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb4>
    7924:	4620      	mov	r0, r4
    7926:	f006 f92d 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    792a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    792c:	6820      	ldr	r0, [r4, #0]
    792e:	f006 f928 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7932:	4286      	cmp	r6, r0
    7934:	d243      	bcs.n	79be <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xca>
    7936:	6820      	ldr	r0, [r4, #0]
    7938:	f006 f923 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    793c:	4286      	cmp	r6, r0
    793e:	d235      	bcs.n	79ac <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7940:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7942:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7946:	4620      	mov	r0, r4
    7948:	f006 f91c 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    794c:	1824      	adds	r4, r4, r0
    794e:	d034      	beq.n	79ba <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xc6>
    TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
    7950:	682b      	ldr	r3, [r5, #0]
    7952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7954:	696a      	ldr	r2, [r5, #20]
    7956:	4641      	mov	r1, r8
    7958:	4628      	mov	r0, r5
    795a:	4798      	blx	r3
    795c:	4603      	mov	r3, r0
    795e:	bb80      	cbnz	r0, 79c2 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(
    7960:	682b      	ldr	r3, [r5, #0]
    7962:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
    7966:	eb09 0ac6 	add.w	sl, r9, r6, lsl #3
    796a:	9600      	str	r6, [sp, #0]
    796c:	f8d8 3000 	ldr.w	r3, [r8]
    7970:	f8da 2004 	ldr.w	r2, [sl, #4]
    7974:	4639      	mov	r1, r7
    7976:	4628      	mov	r0, r5
    7978:	47d8      	blx	fp
    797a:	4603      	mov	r3, r0
    797c:	bb08      	cbnz	r0, 79c2 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(AllocateVariables(
    797e:	682b      	ldr	r3, [r5, #0]
    7980:	6a1b      	ldr	r3, [r3, #32]
    7982:	f8da 2004 	ldr.w	r2, [sl, #4]
    7986:	4621      	mov	r1, r4
    7988:	4628      	mov	r0, r5
    798a:	4798      	blx	r3
    798c:	4603      	mov	r3, r0
    798e:	b9c0      	cbnz	r0, 79c2 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7990:	3601      	adds	r6, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7992:	4638      	mov	r0, r7
    7994:	f006 f8fc 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7998:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    799a:	4620      	mov	r0, r4
    799c:	f006 f8fe 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79a0:	2808      	cmp	r0, #8
    79a2:	d8b8      	bhi.n	7916 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x22>
    79a4:	2000      	movs	r0, #0
    79a6:	e7ba      	b.n	791e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x2a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79a8:	2400      	movs	r4, #0
    79aa:	e7bf      	b.n	792c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x38>
    FLATBUFFERS_ASSERT(i < size());
    79ac:	4b08      	ldr	r3, [pc, #32]	; (79d0 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xdc>)
    79ae:	4a09      	ldr	r2, [pc, #36]	; (79d4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe0>)
    79b0:	f44f 7183 	mov.w	r1, #262	; 0x106
    79b4:	4808      	ldr	r0, [pc, #32]	; (79d8 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe4>)
    79b6:	f004 fe7b 	bl	c6b0 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    79ba:	f008 fb7c 	bl	100b6 <abort>
  model_is_allocating_ = false;
    79be:	2300      	movs	r3, #0
    79c0:	742b      	strb	r3, [r5, #16]
}
    79c2:	4618      	mov	r0, r3
    79c4:	b003      	add	sp, #12
    79c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    79ca:	bf00      	nop
    79cc:	000567f0 	.word	0x000567f0
    79d0:	0005552c 	.word	0x0005552c
    79d4:	0005567c 	.word	0x0005567c
    79d8:	000555f8 	.word	0x000555f8

000079dc <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
    79dc:	b570      	push	{r4, r5, r6, lr}
    79de:	4606      	mov	r6, r0
    79e0:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    79e2:	f006 f8d5 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    79e6:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    79e8:	4620      	mov	r0, r4
    79ea:	f006 f8d7 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79ee:	2808      	cmp	r0, #8
    79f0:	d923      	bls.n	7a3a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x5e>
    79f2:	f104 0008 	add.w	r0, r4, #8
    79f6:	f006 f8d1 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    79fa:	b300      	cbz	r0, 7a3e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x62>
    79fc:	4430      	add	r0, r6
    79fe:	f006 f8c1 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a02:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7a04:	6828      	ldr	r0, [r5, #0]
    7a06:	f006 f8bc 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7a0a:	42b0      	cmp	r0, r6
    7a0c:	d919      	bls.n	7a42 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x66>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7a0e:	1d2c      	adds	r4, r5, #4
    p += i * sizeof(uoffset_t);
    7a10:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7a14:	4620      	mov	r0, r4
    7a16:	f006 f8b5 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  if (auto* buffer = (*buffers)[flatbuffer_tensor.buffer()]) {
    7a1a:	1824      	adds	r4, r4, r0
    7a1c:	d025      	beq.n	7a6a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    return GetPointer<const flatbuffers::Vector<uint8_t> *>(VT_DATA);
    7a1e:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    7a20:	4620      	mov	r0, r4
    7a22:	f006 f8b5 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a26:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a28:	4620      	mov	r0, r4
    7a2a:	f006 f8b7 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a2e:	2804      	cmp	r0, #4
    7a30:	d90e      	bls.n	7a50 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x74>
    7a32:	1d20      	adds	r0, r4, #4
    7a34:	f006 f8b2 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7a38:	e00b      	b.n	7a52 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x76>
    7a3a:	2000      	movs	r0, #0
    7a3c:	e7dd      	b.n	79fa <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x1e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7a3e:	2600      	movs	r6, #0
    7a40:	e7e0      	b.n	7a04 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x28>
    FLATBUFFERS_ASSERT(i < size());
    7a42:	4b0d      	ldr	r3, [pc, #52]	; (7a78 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x9c>)
    7a44:	4a0d      	ldr	r2, [pc, #52]	; (7a7c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa0>)
    7a46:	f44f 7183 	mov.w	r1, #262	; 0x106
    7a4a:	480d      	ldr	r0, [pc, #52]	; (7a80 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa4>)
    7a4c:	f004 fe30 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a50:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7a52:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a54:	b158      	cbz	r0, 7a6e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x92>
    7a56:	4628      	mov	r0, r5
    7a58:	f006 f894 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a5c:	182c      	adds	r4, r5, r0
    if (auto* array = buffer->data()) {
    7a5e:	b124      	cbz	r4, 7a6a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
  uoffset_t size() const { return EndianScalar(length_); }
    7a60:	6820      	ldr	r0, [r4, #0]
    7a62:	f006 f88e 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (array->size()) {
    7a66:	b120      	cbz	r0, 7a72 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7a68:	3404      	adds	r4, #4
}
    7a6a:	4620      	mov	r0, r4
    7a6c:	bd70      	pop	{r4, r5, r6, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a6e:	2400      	movs	r4, #0
    7a70:	e7f5      	b.n	7a5e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x82>
  void* out_buffer = nullptr;
    7a72:	2400      	movs	r4, #0
  return out_buffer;
    7a74:	e7f9      	b.n	7a6a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    7a76:	bf00      	nop
    7a78:	0005552c 	.word	0x0005552c
    7a7c:	0005683c 	.word	0x0005683c
    7a80:	000555f8 	.word	0x000555f8

00007a84 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7a88:	b082      	sub	sp, #8
    7a8a:	4606      	mov	r6, r0
    7a8c:	460f      	mov	r7, r1
    7a8e:	4690      	mov	r8, r2
    7a90:	461d      	mov	r5, r3
    7a92:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7a96:	4608      	mov	r0, r1
    7a98:	f006 f87a 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a9c:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a9e:	4620      	mov	r0, r4
    7aa0:	f006 f87c 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7aa4:	2808      	cmp	r0, #8
    7aa6:	d93e      	bls.n	7b26 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    7aa8:	f104 0008 	add.w	r0, r4, #8
    7aac:	f006 f876 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7ab0:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ab2:	2800      	cmp	r0, #0
    7ab4:	d039      	beq.n	7b2a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    7ab6:	4620      	mov	r0, r4
    7ab8:	f006 f864 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7abc:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7abe:	6820      	ldr	r0, [r4, #0]
    7ac0:	f006 f85f 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7ac4:	4581      	cmp	r9, r0
    7ac6:	d232      	bcs.n	7b2e <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7ac8:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7aca:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7ace:	4620      	mov	r0, r4
    7ad0:	f006 f858 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7ad4:	42c4      	cmn	r4, r0
    7ad6:	d031      	beq.n	7b3c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from persistent arena space. It is guaranteed to be
  // around for the lifetime of the application.
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
    7ad8:	6833      	ldr	r3, [r6, #0]
    7ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7adc:	4630      	mov	r0, r6
    7ade:	4798      	blx	r3
    7ae0:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the persistent section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(
          model, tensor, tensor_index, subgraph_index,
          /*allocate_temp=*/false) != kTfLiteOk) {
    7ae2:	6833      	ldr	r3, [r6, #0]
    7ae4:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(
    7ae8:	2300      	movs	r3, #0
    7aea:	9301      	str	r3, [sp, #4]
    7aec:	f8cd 9000 	str.w	r9, [sp]
    7af0:	462b      	mov	r3, r5
    7af2:	4602      	mov	r2, r0
    7af4:	4639      	mov	r1, r7
    7af6:	4630      	mov	r0, r6
    7af8:	47d0      	blx	sl
    7afa:	bb08      	cbnz	r0, 7b40 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
                         "Failed to populate a persistent TfLiteTensor struct "
                         "from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7afc:	f1b8 0f00 	cmp.w	r8, #0
    7b00:	d00d      	beq.n	7b1e <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    7b02:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
    7b06:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7b0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7b0e:	00ad      	lsls	r5, r5, #2
    7b10:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    7b12:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    7b14:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7b18:	441d      	add	r5, r3
    7b1a:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7b1c:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    7b1e:	4620      	mov	r0, r4
    7b20:	b002      	add	sp, #8
    7b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b26:	2000      	movs	r0, #0
    7b28:	e7c2      	b.n	7ab0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b2a:	2400      	movs	r4, #0
    7b2c:	e7c7      	b.n	7abe <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    7b2e:	4b07      	ldr	r3, [pc, #28]	; (7b4c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc8>)
    7b30:	4a07      	ldr	r2, [pc, #28]	; (7b50 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    7b32:	f44f 7183 	mov.w	r1, #262	; 0x106
    7b36:	4807      	ldr	r0, [pc, #28]	; (7b54 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7b38:	f004 fdba 	bl	c6b0 <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7b3c:	f008 fabb 	bl	100b6 <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7b40:	4905      	ldr	r1, [pc, #20]	; (7b58 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    7b42:	68f0      	ldr	r0, [r6, #12]
    7b44:	f007 ff0f 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7b48:	2400      	movs	r4, #0
    7b4a:	e7e8      	b.n	7b1e <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7b4c:	0005552c 	.word	0x0005552c
    7b50:	0005567c 	.word	0x0005567c
    7b54:	000555f8 	.word	0x000555f8
    7b58:	00056930 	.word	0x00056930

00007b5c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:

TfLiteTensor* MicroAllocator::AllocateTempTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7b60:	b082      	sub	sp, #8
    7b62:	4680      	mov	r8, r0
    7b64:	460e      	mov	r6, r1
    7b66:	4617      	mov	r7, r2
    7b68:	461d      	mov	r5, r3
    7b6a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7b6e:	4608      	mov	r0, r1
    7b70:	f006 f80e 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7b74:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7b76:	4620      	mov	r0, r4
    7b78:	f006 f810 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b7c:	2808      	cmp	r0, #8
    7b7e:	d93e      	bls.n	7bfe <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    7b80:	f104 0008 	add.w	r0, r4, #8
    7b84:	f006 f80a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7b88:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b8a:	2800      	cmp	r0, #0
    7b8c:	d039      	beq.n	7c02 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    7b8e:	4620      	mov	r0, r4
    7b90:	f005 fff8 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7b94:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7b96:	6820      	ldr	r0, [r4, #0]
    7b98:	f005 fff3 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7b9c:	4581      	cmp	r9, r0
    7b9e:	d232      	bcs.n	7c06 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7ba0:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7ba2:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7ba6:	4620      	mov	r0, r4
    7ba8:	f005 ffec 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7bac:	42c4      	cmn	r4, r0
    7bae:	d031      	beq.n	7c14 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from temporary arena space. It is guaranteed to be
  // around for at least the scope of the calling function. Since this struct
  // allocation takes place in temp space, no need to own or cleanup.
  TfLiteTensor* tensor =
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    7bb0:	f8d8 0004 	ldr.w	r0, [r8, #4]
          sizeof(TfLiteTensor), alignof(TfLiteTensor)));
    7bb4:	6803      	ldr	r3, [r0, #0]
    7bb6:	691b      	ldr	r3, [r3, #16]
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    7bb8:	2204      	movs	r2, #4
    7bba:	2140      	movs	r1, #64	; 0x40
    7bbc:	4798      	blx	r3
    7bbe:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the temp section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
                                         subgraph_index,
                                         /*allocate_temp=*/true) != kTfLiteOk) {
    7bc0:	f8d8 3000 	ldr.w	r3, [r8]
    7bc4:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
    7bc8:	2301      	movs	r3, #1
    7bca:	9301      	str	r3, [sp, #4]
    7bcc:	f8cd 9000 	str.w	r9, [sp]
    7bd0:	462b      	mov	r3, r5
    7bd2:	4602      	mov	r2, r0
    7bd4:	4631      	mov	r1, r6
    7bd6:	4640      	mov	r0, r8
    7bd8:	47d0      	blx	sl
    7bda:	b9e8      	cbnz	r0, 7c18 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
        error_reporter_,
        "Failed to populate a temp TfLiteTensor struct from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7bdc:	b15f      	cbz	r7, 7bf6 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    7bde:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
    7be2:	687b      	ldr	r3, [r7, #4]
    7be4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7be8:	00ad      	lsls	r5, r5, #2
    7bea:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    7bec:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    7bee:	687b      	ldr	r3, [r7, #4]
    7bf0:	441d      	add	r5, r3
    7bf2:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7bf4:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    7bf6:	4620      	mov	r0, r4
    7bf8:	b002      	add	sp, #8
    7bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7bfe:	2000      	movs	r0, #0
    7c00:	e7c2      	b.n	7b88 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c02:	2400      	movs	r4, #0
    7c04:	e7c7      	b.n	7b96 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    7c06:	4b08      	ldr	r3, [pc, #32]	; (7c28 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    7c08:	4a08      	ldr	r2, [pc, #32]	; (7c2c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7c0a:	f44f 7183 	mov.w	r1, #262	; 0x106
    7c0e:	4808      	ldr	r0, [pc, #32]	; (7c30 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    7c10:	f004 fd4e 	bl	c6b0 <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7c14:	f008 fa4f 	bl	100b6 <abort>
    TF_LITE_REPORT_ERROR(
    7c18:	4906      	ldr	r1, [pc, #24]	; (7c34 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd8>)
    7c1a:	f8d8 000c 	ldr.w	r0, [r8, #12]
    7c1e:	f007 fea2 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7c22:	2400      	movs	r4, #0
    7c24:	e7e7      	b.n	7bf6 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7c26:	bf00      	nop
    7c28:	0005552c 	.word	0x0005552c
    7c2c:	0005567c 	.word	0x0005567c
    7c30:	000555f8 	.word	0x000555f8
    7c34:	0005697c 	.word	0x0005697c

00007c38 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>:
    const Model* model, const int32_t** offline_planner_offsets) {
    7c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7c3c:	4607      	mov	r7, r0
    7c3e:	460c      	mov	r4, r1
    7c40:	4690      	mov	r8, r2
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *>(VT_METADATA);
    7c42:	460e      	mov	r6, r1
    return data_ - ReadScalar<soffset_t>(data_);
    7c44:	4608      	mov	r0, r1
    7c46:	f005 ffa3 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7c4a:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7c4c:	4628      	mov	r0, r5
    7c4e:	f005 ffa5 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c52:	2810      	cmp	r0, #16
    7c54:	d904      	bls.n	7c60 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x28>
    7c56:	f105 0010 	add.w	r0, r5, #16
    7c5a:	f005 ff9f 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7c5e:	e000      	b.n	7c62 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x2a>
    7c60:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7c62:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c64:	b140      	cbz	r0, 7c78 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x40>
    7c66:	4620      	mov	r0, r4
    7c68:	f005 ff8c 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7c6c:	4404      	add	r4, r0
  if (model->metadata()) {
    7c6e:	2c00      	cmp	r4, #0
    7c70:	f000 80cc 	beq.w	7e0c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d4>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    7c74:	2500      	movs	r5, #0
    7c76:	e023      	b.n	7cc0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x88>
    7c78:	2400      	movs	r4, #0
    7c7a:	e7f8      	b.n	7c6e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c7c:	2000      	movs	r0, #0
    7c7e:	e02c      	b.n	7cda <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xa2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c80:	2400      	movs	r4, #0
    7c82:	e031      	b.n	7ce8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xb0>
    FLATBUFFERS_ASSERT(i < size());
    7c84:	4b64      	ldr	r3, [pc, #400]	; (7e18 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    7c86:	4a65      	ldr	r2, [pc, #404]	; (7e1c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e4>)
    7c88:	f44f 7183 	mov.w	r1, #262	; 0x106
    7c8c:	4864      	ldr	r0, [pc, #400]	; (7e20 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    7c8e:	f004 fd0f 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c92:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7c94:	eb04 0900 	add.w	r9, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c98:	2800      	cmp	r0, #0
    7c9a:	d046      	beq.n	7d2a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf2>
    7c9c:	4648      	mov	r0, r9
    7c9e:	f005 ff71 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ca2:	4481      	add	r9, r0
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7ca4:	f109 0904 	add.w	r9, r9, #4
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
    7ca8:	f8df a180 	ldr.w	sl, [pc, #384]	; 7e2c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f4>
    7cac:	4650      	mov	r0, sl
    7cae:	f7f9 fc11 	bl	14d4 <strlen>
    7cb2:	4602      	mov	r2, r0
    7cb4:	4651      	mov	r1, sl
    7cb6:	4648      	mov	r0, r9
    7cb8:	f008 fb8a 	bl	103d0 <strncmp>
    7cbc:	b3c0      	cbz	r0, 7d30 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf8>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    7cbe:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7cc0:	4630      	mov	r0, r6
    7cc2:	f005 ff65 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7cc6:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7cc8:	4620      	mov	r0, r4
    7cca:	f005 ff67 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7cce:	2810      	cmp	r0, #16
    7cd0:	d9d4      	bls.n	7c7c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x44>
    7cd2:	f104 0010 	add.w	r0, r4, #16
    7cd6:	f005 ff61 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7cda:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7cdc:	2800      	cmp	r0, #0
    7cde:	d0cf      	beq.n	7c80 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x48>
    7ce0:	4620      	mov	r0, r4
    7ce2:	f005 ff4f 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ce6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7ce8:	6820      	ldr	r0, [r4, #0]
    7cea:	f005 ff4a 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7cee:	4285      	cmp	r5, r0
    7cf0:	f080 808e 	bcs.w	7e10 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d8>
    7cf4:	6820      	ldr	r0, [r4, #0]
    7cf6:	f005 ff44 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7cfa:	4285      	cmp	r5, r0
    7cfc:	d2c2      	bcs.n	7c84 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x4c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7cfe:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7d00:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7d04:	4620      	mov	r0, r4
    7d06:	f005 ff3d 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d0a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7d0c:	4620      	mov	r0, r4
    7d0e:	f005 ff3f 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d12:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d16:	4648      	mov	r0, r9
    7d18:	f005 ff40 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d1c:	2804      	cmp	r0, #4
    7d1e:	d9b8      	bls.n	7c92 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5a>
    7d20:	f109 0004 	add.w	r0, r9, #4
    7d24:	f005 ff3a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7d28:	e7b4      	b.n	7c94 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d2a:	f04f 0900 	mov.w	r9, #0
    7d2e:	e7b9      	b.n	7ca4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x6c>
    return data_ - ReadScalar<soffset_t>(data_);
    7d30:	4630      	mov	r0, r6
    7d32:	f005 ff2d 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d36:	eba6 0900 	sub.w	r9, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d3a:	4648      	mov	r0, r9
    7d3c:	f005 ff2e 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d40:	280c      	cmp	r0, #12
    7d42:	d94e      	bls.n	7de2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1aa>
    7d44:	f109 000c 	add.w	r0, r9, #12
    7d48:	f005 ff28 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7d4c:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d50:	2800      	cmp	r0, #0
    7d52:	d048      	beq.n	7de6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ae>
    7d54:	4648      	mov	r0, r9
    7d56:	f005 ff15 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d5a:	4481      	add	r9, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7d5c:	4620      	mov	r0, r4
    7d5e:	f005 ff17 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d62:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d66:	4650      	mov	r0, sl
    7d68:	f005 ff18 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d6c:	2806      	cmp	r0, #6
    7d6e:	d93d      	bls.n	7dec <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b4>
    7d70:	f10a 0006 	add.w	r0, sl, #6
    7d74:	f005 ff12 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7d78:	b3d0      	cbz	r0, 7df0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b8>
    7d7a:	4420      	add	r0, r4
    7d7c:	f005 ff02 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d80:	4682      	mov	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7d82:	f8d9 0000 	ldr.w	r0, [r9]
    7d86:	f005 fefc 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7d8a:	4550      	cmp	r0, sl
    7d8c:	d933      	bls.n	7df6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1be>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7d8e:	f109 0404 	add.w	r4, r9, #4
    p += i * sizeof(uoffset_t);
    7d92:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7d96:	4620      	mov	r0, r4
    7d98:	f005 fef4 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d9c:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7d9e:	4620      	mov	r0, r4
    7da0:	f005 fef6 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7da4:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7da8:	4648      	mov	r0, r9
    7daa:	f005 fef7 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7dae:	2804      	cmp	r0, #4
    7db0:	d928      	bls.n	7e04 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1cc>
    7db2:	f109 0004 	add.w	r0, r9, #4
    7db6:	f005 fef1 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7dba:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7dbc:	b320      	cbz	r0, 7e08 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d0>
    7dbe:	4620      	mov	r0, r4
    7dc0:	f005 fee0 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7dc4:	4420      	add	r0, r4
        const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
    7dc6:	68c2      	ldr	r2, [r0, #12]
            reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
    7dc8:	3010      	adds	r0, #16
        *offline_planner_offsets =
    7dca:	f8c8 0000 	str.w	r0, [r8]
        if (tensor_count_ != nbr_tensors) {
    7dce:	687b      	ldr	r3, [r7, #4]
    7dd0:	4293      	cmp	r3, r2
    7dd2:	f43f af74 	beq.w	7cbe <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x86>
          TF_LITE_REPORT_ERROR(reporter_,
    7dd6:	4913      	ldr	r1, [pc, #76]	; (7e24 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ec>)
    7dd8:	68f8      	ldr	r0, [r7, #12]
    7dda:	f007 fdc4 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
          return kTfLiteError;
    7dde:	2001      	movs	r0, #1
    7de0:	e017      	b.n	7e12 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7de2:	2000      	movs	r0, #0
    7de4:	e7b2      	b.n	7d4c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x114>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7de6:	f04f 0900 	mov.w	r9, #0
    7dea:	e7b7      	b.n	7d5c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x124>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7dec:	2000      	movs	r0, #0
    7dee:	e7c3      	b.n	7d78 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x140>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7df0:	f04f 0a00 	mov.w	sl, #0
    7df4:	e7c5      	b.n	7d82 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x14a>
    FLATBUFFERS_ASSERT(i < size());
    7df6:	4b08      	ldr	r3, [pc, #32]	; (7e18 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    7df8:	4a0b      	ldr	r2, [pc, #44]	; (7e28 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f0>)
    7dfa:	f44f 7183 	mov.w	r1, #262	; 0x106
    7dfe:	4808      	ldr	r0, [pc, #32]	; (7e20 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    7e00:	f004 fc56 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e04:	2000      	movs	r0, #0
    7e06:	e7d8      	b.n	7dba <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x182>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e08:	2000      	movs	r0, #0
    7e0a:	e7dc      	b.n	7dc6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x18e>
  return kTfLiteOk;
    7e0c:	2000      	movs	r0, #0
    7e0e:	e000      	b.n	7e12 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    7e10:	2000      	movs	r0, #0
}
    7e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7e16:	bf00      	nop
    7e18:	0005552c 	.word	0x0005552c
    7e1c:	000569c0 	.word	0x000569c0
    7e20:	000555f8 	.word	0x000555f8
    7e24:	00056ab8 	.word	0x00056ab8
    7e28:	0005683c 	.word	0x0005683c
    7e2c:	00056e64 	.word	0x00056e64

00007e30 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
    7e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(model != nullptr);
    7e34:	b349      	cbz	r1, 7e8a <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5a>
    7e36:	4604      	mov	r4, r0
    7e38:	460d      	mov	r5, r1
  if (model_is_allocating_) {
    7e3a:	7c03      	ldrb	r3, [r0, #16]
    7e3c:	bb3b      	cbnz	r3, 7e8e <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5e>
  model_is_allocating_ = true;
    7e3e:	2301      	movs	r3, #1
    7e40:	7403      	strb	r3, [r0, #16]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    7e42:	6840      	ldr	r0, [r0, #4]
      sizeof(MicroBuiltinDataAllocator), alignof(MicroBuiltinDataAllocator));
    7e44:	6803      	ldr	r3, [r0, #0]
    7e46:	68db      	ldr	r3, [r3, #12]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    7e48:	2204      	movs	r2, #4
    7e4a:	2108      	movs	r1, #8
    7e4c:	4798      	blx	r3
      new (data_allocator_buffer) MicroBuiltinDataAllocator(memory_allocator_);
    7e4e:	4603      	mov	r3, r0
    7e50:	b118      	cbz	r0, 7e5a <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x2a>
    7e52:	6862      	ldr	r2, [r4, #4]
      : memory_allocator_(memory_allocator) {}
    7e54:	4926      	ldr	r1, [pc, #152]	; (7ef0 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc0>)
    7e56:	6001      	str	r1, [r0, #0]
    7e58:	6042      	str	r2, [r0, #4]
  builtin_data_allocator_ =
    7e5a:	60a3      	str	r3, [r4, #8]
  if (InitScratchBufferData() != kTfLiteOk) {
    7e5c:	4620      	mov	r0, r4
    7e5e:	f007 fb5c 	bl	f51a <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>
    7e62:	2800      	cmp	r0, #0
    7e64:	d142      	bne.n	7eec <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xbc>
      memory_allocator_->AllocateFromTail(
    7e66:	6867      	ldr	r7, [r4, #4]
          alignof(SubgraphAllocations)));
    7e68:	683b      	ldr	r3, [r7, #0]
    7e6a:	f8d3 800c 	ldr.w	r8, [r3, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    7e6e:	4628      	mov	r0, r5
    7e70:	f005 fe8e 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7e74:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7e76:	4630      	mov	r0, r6
    7e78:	f005 fe90 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e7c:	2808      	cmp	r0, #8
    7e7e:	d90c      	bls.n	7e9a <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6a>
    7e80:	f106 0008 	add.w	r0, r6, #8
    7e84:	f005 fe8a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7e88:	e008      	b.n	7e9c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6c>
  TFLITE_DCHECK(model != nullptr);
    7e8a:	f008 f914 	bl	100b6 <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7e8e:	4919      	ldr	r1, [pc, #100]	; (7ef4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc4>)
    7e90:	68c0      	ldr	r0, [r0, #12]
    7e92:	f007 fd68 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7e96:	2600      	movs	r6, #0
    7e98:	e01d      	b.n	7ed6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    7e9a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7e9c:	182e      	adds	r6, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e9e:	b1e8      	cbz	r0, 7edc <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xac>
    7ea0:	4630      	mov	r0, r6
    7ea2:	f005 fe6f 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ea6:	4406      	add	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7ea8:	6830      	ldr	r0, [r6, #0]
    7eaa:	f005 fe6a 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      memory_allocator_->AllocateFromTail(
    7eae:	2204      	movs	r2, #4
    7eb0:	00c1      	lsls	r1, r0, #3
    7eb2:	4638      	mov	r0, r7
    7eb4:	47c0      	blx	r8
  if (output == nullptr) {
    7eb6:	4606      	mov	r6, r0
    7eb8:	b190      	cbz	r0, 7ee0 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb0>
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    7eba:	6823      	ldr	r3, [r4, #0]
    7ebc:	69db      	ldr	r3, [r3, #28]
    7ebe:	4602      	mov	r2, r0
    7ec0:	4629      	mov	r1, r5
    7ec2:	4620      	mov	r0, r4
    7ec4:	4798      	blx	r3
    7ec6:	b978      	cbnz	r0, 7ee8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
    7ec8:	6823      	ldr	r3, [r4, #0]
    7eca:	699b      	ldr	r3, [r3, #24]
    7ecc:	4632      	mov	r2, r6
    7ece:	4629      	mov	r1, r5
    7ed0:	4620      	mov	r0, r4
    7ed2:	4798      	blx	r3
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    7ed4:	b940      	cbnz	r0, 7ee8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
}
    7ed6:	4630      	mov	r0, r6
    7ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7edc:	2600      	movs	r6, #0
    7ede:	e7e3      	b.n	7ea8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x78>
    MicroPrintf("Failed to allocate memory for model metadata.");
    7ee0:	4805      	ldr	r0, [pc, #20]	; (7ef8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc8>)
    7ee2:	f006 ffcb 	bl	ee7c <_Z11MicroPrintfPKcz>
    return nullptr;
    7ee6:	e7f6      	b.n	7ed6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    7ee8:	2600      	movs	r6, #0
    7eea:	e7f4      	b.n	7ed6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    7eec:	2600      	movs	r6, #0
    7eee:	e7f2      	b.n	7ed6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    7ef0:	00056e84 	.word	0x00056e84
    7ef4:	00056b04 	.word	0x00056b04
    7ef8:	00056b5c 	.word	0x00056b5c

00007efc <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor>:
    subgraph_allocations[subgraph_idx].tensors = tensors;
  }
  return kTfLiteOk;
}
TfLiteStatus MicroAllocator::AllocateVariables(const SubGraph* subgraph,
                                               TfLiteEvalTensor* eval_tensors) {
    7efc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7f00:	b083      	sub	sp, #12
    7f02:	4680      	mov	r8, r0
    7f04:	460e      	mov	r6, r1
    7f06:	4617      	mov	r7, r2
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    7f08:	2500      	movs	r5, #0
    7f0a:	e013      	b.n	7f34 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x38>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f0c:	2000      	movs	r0, #0
    7f0e:	e01d      	b.n	7f4c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x50>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f10:	2400      	movs	r4, #0
    7f12:	e022      	b.n	7f5a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x5e>
    FLATBUFFERS_ASSERT(i < size());
    7f14:	4b31      	ldr	r3, [pc, #196]	; (7fdc <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe0>)
    7f16:	4a32      	ldr	r2, [pc, #200]	; (7fe0 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe4>)
    7f18:	f44f 7183 	mov.w	r1, #262	; 0x106
    7f1c:	4831      	ldr	r0, [pc, #196]	; (7fe4 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe8>)
    7f1e:	f004 fbc7 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f22:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7f24:	b118      	cbz	r0, 7f2e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x32>
    7f26:	4420      	add	r0, r4
    7f28:	f007 f8f1 	bl	f10e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    7f2c:	e000      	b.n	7f30 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x34>
    7f2e:	2000      	movs	r0, #0
    auto* tensor = subgraph->tensors()->Get(i);
    if (tensor->is_variable()) {
    7f30:	bb98      	cbnz	r0, 7f9a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9e>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    7f32:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7f34:	4630      	mov	r0, r6
    7f36:	f005 fe2b 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f3a:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f3c:	4620      	mov	r0, r4
    7f3e:	f005 fe2d 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f42:	2804      	cmp	r0, #4
    7f44:	d9e2      	bls.n	7f0c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x10>
    7f46:	1d20      	adds	r0, r4, #4
    7f48:	f005 fe28 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7f4c:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f4e:	2800      	cmp	r0, #0
    7f50:	d0de      	beq.n	7f10 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x14>
    7f52:	4620      	mov	r0, r4
    7f54:	f005 fe16 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7f58:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7f5a:	6820      	ldr	r0, [r4, #0]
    7f5c:	f005 fe11 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7f60:	4285      	cmp	r5, r0
    7f62:	d236      	bcs.n	7fd2 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd6>
    7f64:	6820      	ldr	r0, [r4, #0]
    7f66:	f005 fe0c 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7f6a:	4285      	cmp	r5, r0
    7f6c:	d2d2      	bcs.n	7f14 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x18>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7f6e:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7f70:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7f74:	4620      	mov	r0, r4
    7f76:	f005 fe05 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7f7a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7f7c:	4620      	mov	r0, r4
    7f7e:	f005 fe07 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f82:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f86:	4648      	mov	r0, r9
    7f88:	f005 fe08 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f8c:	280e      	cmp	r0, #14
    7f8e:	d9c8      	bls.n	7f22 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x26>
    7f90:	f109 000e 	add.w	r0, r9, #14
    7f94:	f005 fe02 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7f98:	e7c4      	b.n	7f24 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x28>
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
    7f9a:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    7f9e:	0084      	lsls	r4, r0, #2
    7fa0:	a901      	add	r1, sp, #4
    7fa2:	eb07 0080 	add.w	r0, r7, r0, lsl #2
    7fa6:	f006 ffcd 	bl	ef44 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    7faa:	4603      	mov	r3, r0
    7fac:	b990      	cbnz	r0, 7fd4 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
          TfLiteEvalTensorByteLength(&eval_tensors[i], &buffer_size));

      eval_tensors[i].data.data =
          memory_allocator_->AllocateFromTail(buffer_size, kBufferAlignment);
    7fae:	f8d8 0004 	ldr.w	r0, [r8, #4]
    7fb2:	6803      	ldr	r3, [r0, #0]
    7fb4:	68db      	ldr	r3, [r3, #12]
    7fb6:	2210      	movs	r2, #16
    7fb8:	9901      	ldr	r1, [sp, #4]
    7fba:	4798      	blx	r3
      eval_tensors[i].data.data =
    7fbc:	5138      	str	r0, [r7, r4]

      if (eval_tensors[i].data.data == nullptr) {
    7fbe:	2800      	cmp	r0, #0
    7fc0:	d1b7      	bne.n	7f32 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x36>
        TF_LITE_REPORT_ERROR(error_reporter_,
    7fc2:	9a01      	ldr	r2, [sp, #4]
    7fc4:	4908      	ldr	r1, [pc, #32]	; (7fe8 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xec>)
    7fc6:	f8d8 000c 	ldr.w	r0, [r8, #12]
    7fca:	f007 fccc 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Failed to allocate variable tensor of size %d",
                             buffer_size);
        return kTfLiteError;
    7fce:	2301      	movs	r3, #1
    7fd0:	e000      	b.n	7fd4 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
      }
    }
  }
  return kTfLiteOk;
    7fd2:	2300      	movs	r3, #0
}
    7fd4:	4618      	mov	r0, r3
    7fd6:	b003      	add	sp, #12
    7fd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    7fdc:	0005552c 	.word	0x0005552c
    7fe0:	00055814 	.word	0x00055814
    7fe4:	000555f8 	.word	0x000555f8
    7fe8:	00056b8c 	.word	0x00056b8c

00007fec <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>:
                                               TfLiteEvalTensor* eval_tensors) {
    7fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7ff0:	b083      	sub	sp, #12
  TFLITE_DCHECK(eval_tensors != nullptr);
    7ff2:	b12b      	cbz	r3, 8000 <CONFIG_MAIN_STACK_SIZE>
    7ff4:	4604      	mov	r4, r0
    7ff6:	4688      	mov	r8, r1
    7ff8:	4692      	mov	sl, r2
    7ffa:	4699      	mov	r9, r3
  for (size_t i = 0; i < tensor_count_; ++i) {
    7ffc:	2600      	movs	r6, #0
    7ffe:	e04b      	b.n	8098 <CONFIG_MAIN_STACK_SIZE+0x98>
  TFLITE_DCHECK(eval_tensors != nullptr);
    8000:	f008 f859 	bl	100b6 <abort>
    return data_ - ReadScalar<soffset_t>(data_);
    8004:	4640      	mov	r0, r8
    8006:	f005 fdc3 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    800a:	eba8 0b00 	sub.w	fp, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    800e:	4658      	mov	r0, fp
    8010:	f005 fdc4 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8014:	2804      	cmp	r0, #4
    8016:	d92e      	bls.n	8076 <CONFIG_MAIN_STACK_SIZE+0x76>
    8018:	f10b 0004 	add.w	r0, fp, #4
    801c:	f005 fdbe 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8020:	eb08 0b00 	add.w	fp, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8024:	b120      	cbz	r0, 8030 <CONFIG_MAIN_STACK_SIZE+0x30>
    8026:	4658      	mov	r0, fp
    8028:	f005 fdac 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    802c:	eb0b 0700 	add.w	r7, fp, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8030:	6838      	ldr	r0, [r7, #0]
    8032:	f005 fda6 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8036:	4286      	cmp	r6, r0
    8038:	d21f      	bcs.n	807a <CONFIG_MAIN_STACK_SIZE+0x7a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    803a:	3704      	adds	r7, #4
    p += i * sizeof(uoffset_t);
    803c:	eb07 0786 	add.w	r7, r7, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8040:	4638      	mov	r0, r7
    8042:	f005 fd9f 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8046:	4407      	add	r7, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8048:	4638      	mov	r0, r7
    804a:	f005 fda1 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    804e:	eba7 0b00 	sub.w	fp, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8052:	4658      	mov	r0, fp
    8054:	f005 fda2 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8058:	280e      	cmp	r0, #14
    805a:	d915      	bls.n	8088 <CONFIG_MAIN_STACK_SIZE+0x88>
    805c:	f10b 000e 	add.w	r0, fp, #14
    8060:	f005 fd9c 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8064:	b118      	cbz	r0, 806e <CONFIG_MAIN_STACK_SIZE+0x6e>
    8066:	4438      	add	r0, r7
    8068:	f007 f851 	bl	f10e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    806c:	9001      	str	r0, [sp, #4]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    806e:	9b01      	ldr	r3, [sp, #4]
    8070:	b963      	cbnz	r3, 808c <CONFIG_MAIN_STACK_SIZE+0x8c>
    8072:	2301      	movs	r3, #1
    8074:	e02c      	b.n	80d0 <CONFIG_MAIN_STACK_SIZE+0xd0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8076:	2000      	movs	r0, #0
    8078:	e7d2      	b.n	8020 <CONFIG_MAIN_STACK_SIZE+0x20>
    FLATBUFFERS_ASSERT(i < size());
    807a:	4bb6      	ldr	r3, [pc, #728]	; (8354 <CONFIG_MAIN_STACK_SIZE+0x354>)
    807c:	4ab6      	ldr	r2, [pc, #728]	; (8358 <CONFIG_MAIN_STACK_SIZE+0x358>)
    807e:	f44f 7183 	mov.w	r1, #262	; 0x106
    8082:	48b6      	ldr	r0, [pc, #728]	; (835c <CONFIG_MAIN_STACK_SIZE+0x35c>)
    8084:	f004 fb14 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8088:	2000      	movs	r0, #0
    808a:	e7eb      	b.n	8064 <CONFIG_MAIN_STACK_SIZE+0x64>
    808c:	2300      	movs	r3, #0
    808e:	e01f      	b.n	80d0 <CONFIG_MAIN_STACK_SIZE+0xd0>
      current->offline_offset = kOnlinePlannedBuffer;
    8090:	f04f 33ff 	mov.w	r3, #4294967295
    8094:	612b      	str	r3, [r5, #16]
  for (size_t i = 0; i < tensor_count_; ++i) {
    8096:	3601      	adds	r6, #1
    8098:	6863      	ldr	r3, [r4, #4]
    809a:	42b3      	cmp	r3, r6
    809c:	d920      	bls.n	80e0 <CONFIG_MAIN_STACK_SIZE+0xe0>
    AllocationInfo* current = &info_[i];
    809e:	6825      	ldr	r5, [r4, #0]
    80a0:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    80a4:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
    current->output_ptr = &(eval_tensors[i].data.data);
    80a8:	009f      	lsls	r7, r3, #2
    80aa:	eb09 0083 	add.w	r0, r9, r3, lsl #2
    80ae:	6068      	str	r0, [r5, #4]
    TF_LITE_ENSURE_STATUS(
    80b0:	4629      	mov	r1, r5
    80b2:	f006 ff47 	bl	ef44 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    80b6:	9001      	str	r0, [sp, #4]
    80b8:	2800      	cmp	r0, #0
    80ba:	f040 8146 	bne.w	834a <CONFIG_MAIN_STACK_SIZE+0x34a>
    current->first_created = -1;
    80be:	f04f 33ff 	mov.w	r3, #4294967295
    80c2:	60ab      	str	r3, [r5, #8]
    current->last_used = -1;
    80c4:	60eb      	str	r3, [r5, #12]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    80c6:	f859 7007 	ldr.w	r7, [r9, r7]
    80ca:	2f00      	cmp	r7, #0
    80cc:	d09a      	beq.n	8004 <CONFIG_MAIN_STACK_SIZE+0x4>
    80ce:	2300      	movs	r3, #0
    80d0:	752b      	strb	r3, [r5, #20]
    if (offline_offsets) {
    80d2:	f1ba 0f00 	cmp.w	sl, #0
    80d6:	d0db      	beq.n	8090 <CONFIG_MAIN_STACK_SIZE+0x90>
      current->offline_offset = offline_offsets[i];
    80d8:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
    80dc:	612b      	str	r3, [r5, #16]
    80de:	e7da      	b.n	8096 <CONFIG_MAIN_STACK_SIZE+0x96>
  uint32_t operators_size = NumSubgraphOperators(subgraph);
    80e0:	4640      	mov	r0, r8
    80e2:	f006 fff5 	bl	f0d0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    80e6:	4607      	mov	r7, r0
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    80e8:	f04f 0900 	mov.w	r9, #0
    80ec:	e01f      	b.n	812e <CONFIG_MAIN_STACK_SIZE+0x12e>
    80ee:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    80f0:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    80f4:	b350      	cbz	r0, 814c <CONFIG_MAIN_STACK_SIZE+0x14c>
    80f6:	4628      	mov	r0, r5
    80f8:	f005 fd44 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    80fc:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    80fe:	6828      	ldr	r0, [r5, #0]
    8100:	f005 fd3f 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8104:	4581      	cmp	r9, r0
    8106:	d22a      	bcs.n	815e <CONFIG_MAIN_STACK_SIZE+0x15e>
    8108:	6828      	ldr	r0, [r5, #0]
    810a:	f005 fd3a 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    810e:	4581      	cmp	r9, r0
    8110:	d21e      	bcs.n	8150 <CONFIG_MAIN_STACK_SIZE+0x150>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8112:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8114:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    8118:	f005 fd39 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    811c:	6823      	ldr	r3, [r4, #0]
    811e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    8122:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->first_created = 0;
    8126:	2300      	movs	r3, #0
    8128:	6083      	str	r3, [r0, #8]
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    812a:	f109 0901 	add.w	r9, r9, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    812e:	4646      	mov	r6, r8
    return data_ - ReadScalar<soffset_t>(data_);
    8130:	4640      	mov	r0, r8
    8132:	f005 fd2d 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8136:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    813a:	4628      	mov	r0, r5
    813c:	f005 fd2e 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8140:	2806      	cmp	r0, #6
    8142:	d9d4      	bls.n	80ee <CONFIG_MAIN_STACK_SIZE+0xee>
    8144:	1da8      	adds	r0, r5, #6
    8146:	f005 fd29 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    814a:	e7d1      	b.n	80f0 <CONFIG_MAIN_STACK_SIZE+0xf0>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    814c:	2500      	movs	r5, #0
    814e:	e7d6      	b.n	80fe <CONFIG_MAIN_STACK_SIZE+0xfe>
    FLATBUFFERS_ASSERT(i < size());
    8150:	4b80      	ldr	r3, [pc, #512]	; (8354 <CONFIG_MAIN_STACK_SIZE+0x354>)
    8152:	4a83      	ldr	r2, [pc, #524]	; (8360 <CONFIG_MAIN_STACK_SIZE+0x360>)
    8154:	f44f 7183 	mov.w	r1, #262	; 0x106
    8158:	4880      	ldr	r0, [pc, #512]	; (835c <CONFIG_MAIN_STACK_SIZE+0x35c>)
    815a:	f004 faa9 	bl	c6b0 <__assert_func>
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    815e:	f04f 0800 	mov.w	r8, #0
    8162:	e01e      	b.n	81a2 <CONFIG_MAIN_STACK_SIZE+0x1a2>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8164:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8166:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8168:	b348      	cbz	r0, 81be <CONFIG_MAIN_STACK_SIZE+0x1be>
    816a:	4628      	mov	r0, r5
    816c:	f005 fd0a 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8170:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8172:	6828      	ldr	r0, [r5, #0]
    8174:	f005 fd05 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8178:	4580      	cmp	r8, r0
    817a:	d229      	bcs.n	81d0 <CONFIG_MAIN_STACK_SIZE+0x1d0>
    817c:	6828      	ldr	r0, [r5, #0]
    817e:	f005 fd00 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8182:	4580      	cmp	r8, r0
    8184:	d21d      	bcs.n	81c2 <CONFIG_MAIN_STACK_SIZE+0x1c2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8186:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8188:	f855 0028 	ldr.w	r0, [r5, r8, lsl #2]
    818c:	f005 fcff 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    8190:	6823      	ldr	r3, [r4, #0]
    8192:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    8196:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->last_used = operators_size - 1;
    819a:	1e7b      	subs	r3, r7, #1
    819c:	60c3      	str	r3, [r0, #12]
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    819e:	f108 0801 	add.w	r8, r8, #1
    return data_ - ReadScalar<soffset_t>(data_);
    81a2:	4630      	mov	r0, r6
    81a4:	f005 fcf4 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    81a8:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    81aa:	4628      	mov	r0, r5
    81ac:	f005 fcf6 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81b0:	2808      	cmp	r0, #8
    81b2:	d9d7      	bls.n	8164 <CONFIG_MAIN_STACK_SIZE+0x164>
    81b4:	f105 0008 	add.w	r0, r5, #8
    81b8:	f005 fcf0 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    81bc:	e7d3      	b.n	8166 <CONFIG_MAIN_STACK_SIZE+0x166>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81be:	2500      	movs	r5, #0
    81c0:	e7d7      	b.n	8172 <CONFIG_MAIN_STACK_SIZE+0x172>
    FLATBUFFERS_ASSERT(i < size());
    81c2:	4b64      	ldr	r3, [pc, #400]	; (8354 <CONFIG_MAIN_STACK_SIZE+0x354>)
    81c4:	4a66      	ldr	r2, [pc, #408]	; (8360 <CONFIG_MAIN_STACK_SIZE+0x360>)
    81c6:	f44f 7183 	mov.w	r1, #262	; 0x106
    81ca:	4864      	ldr	r0, [pc, #400]	; (835c <CONFIG_MAIN_STACK_SIZE+0x35c>)
    81cc:	f004 fa70 	bl	c6b0 <__assert_func>
  for (int i = (operators_size - 1); i >= 0; --i) {
    81d0:	3f01      	subs	r7, #1
    81d2:	e08d      	b.n	82f0 <CONFIG_MAIN_STACK_SIZE+0x2f0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81d4:	2000      	movs	r0, #0
    81d6:	e09b      	b.n	8310 <CONFIG_MAIN_STACK_SIZE+0x310>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81d8:	f04f 0900 	mov.w	r9, #0
    81dc:	e0a1      	b.n	8322 <CONFIG_MAIN_STACK_SIZE+0x322>
    FLATBUFFERS_ASSERT(i < size());
    81de:	4b5d      	ldr	r3, [pc, #372]	; (8354 <CONFIG_MAIN_STACK_SIZE+0x354>)
    81e0:	4a60      	ldr	r2, [pc, #384]	; (8364 <CONFIG_MAIN_STACK_SIZE+0x364>)
    81e2:	f44f 7183 	mov.w	r1, #262	; 0x106
    81e6:	485d      	ldr	r0, [pc, #372]	; (835c <CONFIG_MAIN_STACK_SIZE+0x35c>)
    81e8:	f004 fa62 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81ec:	2000      	movs	r0, #0
    81ee:	e019      	b.n	8224 <CONFIG_MAIN_STACK_SIZE+0x224>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81f0:	2500      	movs	r5, #0
    81f2:	e01f      	b.n	8234 <CONFIG_MAIN_STACK_SIZE+0x234>
    FLATBUFFERS_ASSERT(i < size());
    81f4:	4b57      	ldr	r3, [pc, #348]	; (8354 <CONFIG_MAIN_STACK_SIZE+0x354>)
    81f6:	4a5a      	ldr	r2, [pc, #360]	; (8360 <CONFIG_MAIN_STACK_SIZE+0x360>)
    81f8:	f44f 7183 	mov.w	r1, #262	; 0x106
    81fc:	4857      	ldr	r0, [pc, #348]	; (835c <CONFIG_MAIN_STACK_SIZE+0x35c>)
    81fe:	f004 fa57 	bl	c6b0 <__assert_func>
        current->last_used = i;
    8202:	60c7      	str	r7, [r0, #12]
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    8204:	f10a 0a01 	add.w	sl, sl, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    8208:	46c8      	mov	r8, r9
    return data_ - ReadScalar<soffset_t>(data_);
    820a:	4648      	mov	r0, r9
    820c:	f005 fcc0 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8210:	eba9 0500 	sub.w	r5, r9, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8214:	4628      	mov	r0, r5
    8216:	f005 fcc1 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    821a:	2806      	cmp	r0, #6
    821c:	d9e6      	bls.n	81ec <CONFIG_MAIN_STACK_SIZE+0x1ec>
    821e:	1da8      	adds	r0, r5, #6
    8220:	f005 fcbc 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8224:	eb09 0500 	add.w	r5, r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8228:	2800      	cmp	r0, #0
    822a:	d0e1      	beq.n	81f0 <CONFIG_MAIN_STACK_SIZE+0x1f0>
    822c:	4628      	mov	r0, r5
    822e:	f005 fca9 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8232:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8234:	6828      	ldr	r0, [r5, #0]
    8236:	f005 fca4 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    823a:	4582      	cmp	sl, r0
    823c:	d215      	bcs.n	826a <CONFIG_MAIN_STACK_SIZE+0x26a>
    823e:	6828      	ldr	r0, [r5, #0]
    8240:	f005 fc9f 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8244:	4582      	cmp	sl, r0
    8246:	d2d5      	bcs.n	81f4 <CONFIG_MAIN_STACK_SIZE+0x1f4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8248:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    824a:	f855 002a 	ldr.w	r0, [r5, sl, lsl #2]
    824e:	f005 fc9e 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    8252:	6823      	ldr	r3, [r4, #0]
    8254:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    8258:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if (((current->last_used == -1) || (current->last_used < i))) {
    825c:	68c3      	ldr	r3, [r0, #12]
    825e:	f1b3 3fff 	cmp.w	r3, #4294967295
    8262:	d0ce      	beq.n	8202 <CONFIG_MAIN_STACK_SIZE+0x202>
    8264:	42bb      	cmp	r3, r7
    8266:	dacd      	bge.n	8204 <CONFIG_MAIN_STACK_SIZE+0x204>
    8268:	e7cb      	b.n	8202 <CONFIG_MAIN_STACK_SIZE+0x202>
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    826a:	f04f 0900 	mov.w	r9, #0
    826e:	e00d      	b.n	828c <CONFIG_MAIN_STACK_SIZE+0x28c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8270:	2000      	movs	r0, #0
    8272:	e019      	b.n	82a8 <CONFIG_MAIN_STACK_SIZE+0x2a8>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8274:	2500      	movs	r5, #0
    8276:	e01f      	b.n	82b8 <CONFIG_MAIN_STACK_SIZE+0x2b8>
    FLATBUFFERS_ASSERT(i < size());
    8278:	4b36      	ldr	r3, [pc, #216]	; (8354 <CONFIG_MAIN_STACK_SIZE+0x354>)
    827a:	4a39      	ldr	r2, [pc, #228]	; (8360 <CONFIG_MAIN_STACK_SIZE+0x360>)
    827c:	f44f 7183 	mov.w	r1, #262	; 0x106
    8280:	4836      	ldr	r0, [pc, #216]	; (835c <CONFIG_MAIN_STACK_SIZE+0x35c>)
    8282:	f004 fa15 	bl	c6b0 <__assert_func>
        current->first_created = i;
    8286:	6087      	str	r7, [r0, #8]
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    8288:	f109 0901 	add.w	r9, r9, #1
    return data_ - ReadScalar<soffset_t>(data_);
    828c:	4640      	mov	r0, r8
    828e:	f005 fc7f 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8292:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8296:	4628      	mov	r0, r5
    8298:	f005 fc80 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    829c:	2808      	cmp	r0, #8
    829e:	d9e7      	bls.n	8270 <CONFIG_MAIN_STACK_SIZE+0x270>
    82a0:	f105 0008 	add.w	r0, r5, #8
    82a4:	f005 fc7a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    82a8:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    82ac:	2800      	cmp	r0, #0
    82ae:	d0e1      	beq.n	8274 <CONFIG_MAIN_STACK_SIZE+0x274>
    82b0:	4628      	mov	r0, r5
    82b2:	f005 fc67 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    82b6:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    82b8:	6828      	ldr	r0, [r5, #0]
    82ba:	f005 fc62 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    82be:	4581      	cmp	r9, r0
    82c0:	d215      	bcs.n	82ee <CONFIG_MAIN_STACK_SIZE+0x2ee>
    82c2:	6828      	ldr	r0, [r5, #0]
    82c4:	f005 fc5d 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    82c8:	4581      	cmp	r9, r0
    82ca:	d2d5      	bcs.n	8278 <CONFIG_MAIN_STACK_SIZE+0x278>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    82cc:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    82ce:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    82d2:	f005 fc5c 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    82d6:	6823      	ldr	r3, [r4, #0]
    82d8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    82dc:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if ((current->first_created == -1) || (current->first_created > i)) {
    82e0:	6883      	ldr	r3, [r0, #8]
    82e2:	f1b3 3fff 	cmp.w	r3, #4294967295
    82e6:	d0ce      	beq.n	8286 <CONFIG_MAIN_STACK_SIZE+0x286>
    82e8:	42bb      	cmp	r3, r7
    82ea:	ddcd      	ble.n	8288 <CONFIG_MAIN_STACK_SIZE+0x288>
    82ec:	e7cb      	b.n	8286 <CONFIG_MAIN_STACK_SIZE+0x286>
  for (int i = (operators_size - 1); i >= 0; --i) {
    82ee:	3f01      	subs	r7, #1
    82f0:	2f00      	cmp	r7, #0
    82f2:	db28      	blt.n	8346 <CONFIG_MAIN_STACK_SIZE+0x346>
    return data_ - ReadScalar<soffset_t>(data_);
    82f4:	4630      	mov	r0, r6
    82f6:	f005 fc4b 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    82fa:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    82fc:	4628      	mov	r0, r5
    82fe:	f005 fc4d 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8302:	280a      	cmp	r0, #10
    8304:	f67f af66 	bls.w	81d4 <CONFIG_MAIN_STACK_SIZE+0x1d4>
    8308:	f105 000a 	add.w	r0, r5, #10
    830c:	f005 fc46 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8310:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8314:	2800      	cmp	r0, #0
    8316:	f43f af5f 	beq.w	81d8 <CONFIG_MAIN_STACK_SIZE+0x1d8>
    831a:	4648      	mov	r0, r9
    831c:	f005 fc32 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8320:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8322:	f8d9 0000 	ldr.w	r0, [r9]
    8326:	f005 fc2c 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    832a:	4287      	cmp	r7, r0
    832c:	f4bf af57 	bcs.w	81de <CONFIG_MAIN_STACK_SIZE+0x1de>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8330:	f109 0904 	add.w	r9, r9, #4
    p += i * sizeof(uoffset_t);
    8334:	eb09 0987 	add.w	r9, r9, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8338:	4648      	mov	r0, r9
    833a:	f005 fc23 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    833e:	4481      	add	r9, r0
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    8340:	f04f 0a00 	mov.w	sl, #0
    8344:	e760      	b.n	8208 <CONFIG_MAIN_STACK_SIZE+0x208>
  return kTfLiteOk;
    8346:	2300      	movs	r3, #0
    8348:	9301      	str	r3, [sp, #4]
}
    834a:	9801      	ldr	r0, [sp, #4]
    834c:	b003      	add	sp, #12
    834e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8352:	bf00      	nop
    8354:	0005552c 	.word	0x0005552c
    8358:	00055814 	.word	0x00055814
    835c:	000555f8 	.word	0x000555f8
    8360:	00055538 	.word	0x00055538
    8364:	00056364 	.word	0x00056364

00008368 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>:
    ErrorReporter* error_reporter, TfLiteTensor* result) {
    8368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    836c:	b083      	sub	sp, #12
    836e:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
    8372:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  TFLITE_DCHECK(result != nullptr);
    8374:	b31d      	cbz	r5, 83be <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x56>
    8376:	4607      	mov	r7, r0
    8378:	4688      	mov	r8, r1
    837a:	4614      	mov	r4, r2
    837c:	469a      	mov	sl, r3
  *result = {};
    837e:	2240      	movs	r2, #64	; 0x40
    8380:	2100      	movs	r1, #0
    8382:	4628      	mov	r0, r5
    8384:	f007 febd 	bl	10102 <memset>
    return data_ - ReadScalar<soffset_t>(data_);
    8388:	4620      	mov	r0, r4
    838a:	f005 fc01 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    838e:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8390:	4630      	mov	r0, r6
    8392:	f005 fc03 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8396:	2806      	cmp	r0, #6
    8398:	d913      	bls.n	83c2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5a>
    839a:	1db0      	adds	r0, r6, #6
    839c:	f005 fbfe 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    83a0:	b188      	cbz	r0, 83c6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5e>
    83a2:	4420      	add	r0, r4
    83a4:	f006 fdf0 	bl	ef88 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    83a8:	464a      	mov	r2, r9
    83aa:	4629      	mov	r1, r5
    83ac:	b2c0      	uxtb	r0, r0
    83ae:	f000 ff53 	bl	9258 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    83b2:	4606      	mov	r6, r0
    83b4:	b148      	cbz	r0, 83ca <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x62>
}
    83b6:	4630      	mov	r0, r6
    83b8:	b003      	add	sp, #12
    83ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(result != nullptr);
    83be:	f007 fe7a 	bl	100b6 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83c2:	2000      	movs	r0, #0
    83c4:	e7ec      	b.n	83a0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x38>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    83c6:	2000      	movs	r0, #0
    83c8:	e7ee      	b.n	83a8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    83ca:	4620      	mov	r0, r4
    83cc:	f005 fbe0 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    83d0:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    83d4:	4658      	mov	r0, fp
    83d6:	f005 fbe1 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83da:	280e      	cmp	r0, #14
    83dc:	d93f      	bls.n	845e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xf6>
    83de:	f10b 000e 	add.w	r0, fp, #14
    83e2:	f005 fbdb 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    83e6:	b118      	cbz	r0, 83f0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x88>
    83e8:	4420      	add	r0, r4
    83ea:	f006 fe90 	bl	f10e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    83ee:	4606      	mov	r6, r0
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
    83f0:	3e00      	subs	r6, #0
    83f2:	bf18      	it	ne
    83f4:	2601      	movne	r6, #1
  result->is_variable = flatbuffer_tensor.is_variable();
    83f6:	f885 602d 	strb.w	r6, [r5, #45]	; 0x2d
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    83fa:	4651      	mov	r1, sl
    83fc:	4620      	mov	r0, r4
    83fe:	f7ff faed 	bl	79dc <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    8402:	6068      	str	r0, [r5, #4]
  if (result->data.data == nullptr) {
    8404:	b368      	cbz	r0, 8462 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xfa>
    result->allocation_type = kTfLiteMmapRo;
    8406:	2301      	movs	r3, #1
    8408:	752b      	strb	r3, [r5, #20]
  TF_LITE_ENSURE_STATUS(BytesRequiredForTensor(
    840a:	464b      	mov	r3, r9
    840c:	aa01      	add	r2, sp, #4
    840e:	f105 0118 	add.w	r1, r5, #24
    8412:	4620      	mov	r0, r4
    8414:	f7fd fe6a 	bl	60ec <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>
    8418:	4606      	mov	r6, r0
    841a:	2800      	cmp	r0, #0
    841c:	d1cb      	bne.n	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    841e:	4620      	mov	r0, r4
    8420:	f005 fbb6 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8424:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8428:	4650      	mov	r0, sl
    842a:	f005 fbb7 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    842e:	2804      	cmp	r0, #4
    8430:	d91a      	bls.n	8468 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x100>
    8432:	f10a 0004 	add.w	r0, sl, #4
    8436:	f005 fbb1 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    843a:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    843e:	b1a8      	cbz	r0, 846c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x104>
    8440:	4650      	mov	r0, sl
    8442:	f005 fb9f 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8446:	eb0a 0200 	add.w	r2, sl, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    844a:	b18a      	cbz	r2, 8470 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x108>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    844c:	f105 0308 	add.w	r3, r5, #8
    8450:	4649      	mov	r1, r9
    8452:	4638      	mov	r0, r7
    8454:	f007 f894 	bl	f580 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    8458:	b160      	cbz	r0, 8474 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x10c>
    845a:	4606      	mov	r6, r0
    845c:	e7ab      	b.n	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    845e:	2000      	movs	r0, #0
    8460:	e7c1      	b.n	83e6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x7e>
    result->allocation_type = kTfLiteArenaRw;
    8462:	2302      	movs	r3, #2
    8464:	752b      	strb	r3, [r5, #20]
    8466:	e7d0      	b.n	840a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa2>
    8468:	2000      	movs	r0, #0
    846a:	e7e6      	b.n	843a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xd2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    846c:	2200      	movs	r2, #0
    846e:	e7ec      	b.n	844a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xe2>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    8470:	4bb6      	ldr	r3, [pc, #728]	; (874c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e4>)
    8472:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    8474:	4620      	mov	r0, r4
    8476:	f005 fb8b 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    847a:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    847e:	4650      	mov	r0, sl
    8480:	f005 fb8c 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8484:	280c      	cmp	r0, #12
    8486:	d91a      	bls.n	84be <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x156>
    8488:	f10a 000c 	add.w	r0, sl, #12
    848c:	f005 fb86 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8490:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8492:	b1b0      	cbz	r0, 84c2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15a>
    8494:	4620      	mov	r0, r4
    8496:	f005 fb75 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    849a:	4404      	add	r4, r0
      src_quantization->zero_point() &&
    849c:	2c00      	cmp	r4, #0
    849e:	d08a      	beq.n	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return GetPointer<const flatbuffers::Vector<float> *>(VT_SCALE);
    84a0:	46a2      	mov	sl, r4
    return data_ - ReadScalar<soffset_t>(data_);
    84a2:	4620      	mov	r0, r4
    84a4:	f005 fb74 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    84a8:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    84aa:	4620      	mov	r0, r4
    84ac:	f005 fb76 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84b0:	2808      	cmp	r0, #8
    84b2:	d908      	bls.n	84c6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15e>
    84b4:	f104 0008 	add.w	r0, r4, #8
    84b8:	f005 fb70 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    84bc:	e004      	b.n	84c8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x160>
    84be:	2000      	movs	r0, #0
    84c0:	e7e6      	b.n	8490 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x128>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    84c2:	2400      	movs	r4, #0
    84c4:	e7ea      	b.n	849c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x134>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84c6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    84c8:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    84cc:	2800      	cmp	r0, #0
    84ce:	d060      	beq.n	8592 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22a>
    84d0:	4620      	mov	r0, r4
    84d2:	f005 fb57 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    84d6:	4404      	add	r4, r0
  if (src_quantization && src_quantization->scale() &&
    84d8:	2c00      	cmp	r4, #0
    84da:	f43f af6c 	beq.w	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    84de:	6820      	ldr	r0, [r4, #0]
    84e0:	f005 fb4f 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    84e4:	2800      	cmp	r0, #0
    84e6:	f43f af66 	beq.w	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    84ea:	4650      	mov	r0, sl
    84ec:	f005 fb50 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    84f0:	ebaa 0b00 	sub.w	fp, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    84f4:	4658      	mov	r0, fp
    84f6:	f005 fb51 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84fa:	280a      	cmp	r0, #10
    84fc:	d94b      	bls.n	8596 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22e>
    84fe:	f10b 000a 	add.w	r0, fp, #10
    8502:	f005 fb4b 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8506:	eb0a 0b00 	add.w	fp, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    850a:	2800      	cmp	r0, #0
    850c:	d045      	beq.n	859a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
    850e:	4658      	mov	r0, fp
    8510:	f005 fb38 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8514:	4458      	add	r0, fp
      (src_quantization->scale()->size() > 0) &&
    8516:	2800      	cmp	r0, #0
    8518:	f43f af4d 	beq.w	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    851c:	6800      	ldr	r0, [r0, #0]
    851e:	f005 fb30 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      src_quantization->zero_point() &&
    8522:	2800      	cmp	r0, #0
    8524:	f43f af47 	beq.w	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    8528:	6820      	ldr	r0, [r4, #0]
    852a:	f005 fb2a 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    852e:	b3b0      	cbz	r0, 859e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x236>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8530:	6860      	ldr	r0, [r4, #4]
    8532:	f006 fdf2 	bl	f11a <_ZN11flatbuffers12EndianScalarIfEET_S1_>
    result->params.scale = src_quantization->scale()->Get(0);
    8536:	60e8      	str	r0, [r5, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    8538:	4650      	mov	r0, sl
    853a:	f005 fb29 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    853e:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8542:	4620      	mov	r0, r4
    8544:	f005 fb2a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8548:	280a      	cmp	r0, #10
    854a:	d92f      	bls.n	85ac <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x244>
    854c:	f104 000a 	add.w	r0, r4, #10
    8550:	f005 fb24 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8554:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8558:	b350      	cbz	r0, 85b0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x248>
    855a:	4620      	mov	r0, r4
    855c:	f005 fb12 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8560:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8562:	6820      	ldr	r0, [r4, #0]
    8564:	f005 fb0d 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8568:	b320      	cbz	r0, 85b4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x24c>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    856a:	e9d4 0101 	ldrd	r0, r1, [r4, #4]
    856e:	f006 fdd3 	bl	f118 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    result->params.zero_point =
    8572:	6128      	str	r0, [r5, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    8574:	4650      	mov	r0, sl
    8576:	f005 fb0b 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    857a:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    857e:	4620      	mov	r0, r4
    8580:	f005 fb0c 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8584:	2808      	cmp	r0, #8
    8586:	d91c      	bls.n	85c2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25a>
    8588:	f104 0008 	add.w	r0, r4, #8
    858c:	f005 fb06 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8590:	e018      	b.n	85c4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8592:	2400      	movs	r4, #0
    8594:	e7a0      	b.n	84d8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x170>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8596:	2000      	movs	r0, #0
    8598:	e7b5      	b.n	8506 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x19e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    859a:	2000      	movs	r0, #0
    859c:	e7bb      	b.n	8516 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ae>
    FLATBUFFERS_ASSERT(i < size());
    859e:	4b6c      	ldr	r3, [pc, #432]	; (8750 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    85a0:	4a6c      	ldr	r2, [pc, #432]	; (8754 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ec>)
    85a2:	f44f 7183 	mov.w	r1, #262	; 0x106
    85a6:	486c      	ldr	r0, [pc, #432]	; (8758 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    85a8:	f004 f882 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85ac:	2000      	movs	r0, #0
    85ae:	e7d1      	b.n	8554 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ec>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85b0:	2400      	movs	r4, #0
    85b2:	e7d6      	b.n	8562 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1fa>
    FLATBUFFERS_ASSERT(i < size());
    85b4:	4b66      	ldr	r3, [pc, #408]	; (8750 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    85b6:	4a69      	ldr	r2, [pc, #420]	; (875c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    85b8:	f44f 7183 	mov.w	r1, #262	; 0x106
    85bc:	4866      	ldr	r0, [pc, #408]	; (8758 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    85be:	f004 f877 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85c2:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    85c4:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85c8:	b390      	cbz	r0, 8630 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2c8>
    85ca:	4620      	mov	r0, r4
    85cc:	f005 fada 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    85d0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    85d2:	6820      	ldr	r0, [r4, #0]
    85d4:	f005 fad5 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    85d8:	4604      	mov	r4, r0
            ? reinterpret_cast<TfLiteAffineQuantization*>(
    85da:	f1b8 0f00 	cmp.w	r8, #0
    85de:	d029      	beq.n	8634 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2cc>
                                          alignof(TfLiteAffineQuantization)))
    85e0:	683b      	ldr	r3, [r7, #0]
    85e2:	691b      	ldr	r3, [r3, #16]
                  allocator->AllocateTemp(sizeof(TfLiteAffineQuantization),
    85e4:	2204      	movs	r2, #4
    85e6:	210c      	movs	r1, #12
    85e8:	4638      	mov	r0, r7
    85ea:	4798      	blx	r3
    85ec:	4683      	mov	fp, r0
    if (quantization == nullptr) {
    85ee:	f1bb 0f00 	cmp.w	fp, #0
    85f2:	d027      	beq.n	8644 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2dc>
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    85f4:	f1b8 0f00 	cmp.w	r8, #0
    85f8:	d02a      	beq.n	8650 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2e8>
                  alignof(TfLiteIntArray)))
    85fa:	683b      	ldr	r3, [r7, #0]
    85fc:	691e      	ldr	r6, [r3, #16]
                  TfLiteIntArrayGetSizeInBytes(channels),
    85fe:	4620      	mov	r0, r4
    8600:	f007 f950 	bl	f8a4 <TfLiteIntArrayGetSizeInBytes>
    8604:	4601      	mov	r1, r0
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    8606:	2204      	movs	r2, #4
    8608:	4638      	mov	r0, r7
    860a:	47b0      	blx	r6
    quantization->zero_point =
    860c:	f8cb 0004 	str.w	r0, [fp, #4]
    if (quantization->zero_point == nullptr) {
    8610:	b340      	cbz	r0, 8664 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2fc>
    return data_ - ReadScalar<soffset_t>(data_);
    8612:	4650      	mov	r0, sl
    8614:	f005 fabc 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8618:	ebaa 0600 	sub.w	r6, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    861c:	4630      	mov	r0, r6
    861e:	f005 fabd 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8622:	2808      	cmp	r0, #8
    8624:	d924      	bls.n	8670 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x308>
    8626:	f106 0008 	add.w	r0, r6, #8
    862a:	f005 fab7 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    862e:	e020      	b.n	8672 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x30a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8630:	2400      	movs	r4, #0
    8632:	e7ce      	b.n	85d2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x26a>
                      alignof(TfLiteAffineQuantization)));
    8634:	683b      	ldr	r3, [r7, #0]
    8636:	68db      	ldr	r3, [r3, #12]
                  allocator->AllocateFromTail(
    8638:	2204      	movs	r2, #4
    863a:	210c      	movs	r1, #12
    863c:	4638      	mov	r0, r7
    863e:	4798      	blx	r3
    8640:	4683      	mov	fp, r0
    8642:	e7d4      	b.n	85ee <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x286>
      TF_LITE_REPORT_ERROR(error_reporter,
    8644:	4946      	ldr	r1, [pc, #280]	; (8760 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f8>)
    8646:	4648      	mov	r0, r9
    8648:	f007 f98d 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    864c:	2601      	movs	r6, #1
    864e:	e6b2      	b.n	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
                  alignof(TfLiteIntArray)));
    8650:	683b      	ldr	r3, [r7, #0]
    8652:	68de      	ldr	r6, [r3, #12]
                  TfLiteIntArrayGetSizeInBytes(channels),
    8654:	4620      	mov	r0, r4
    8656:	f007 f925 	bl	f8a4 <TfLiteIntArrayGetSizeInBytes>
    865a:	4601      	mov	r1, r0
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
    865c:	2204      	movs	r2, #4
    865e:	4638      	mov	r0, r7
    8660:	47b0      	blx	r6
    8662:	e7d3      	b.n	860c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a4>
      TF_LITE_REPORT_ERROR(error_reporter,
    8664:	493f      	ldr	r1, [pc, #252]	; (8764 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3fc>)
    8666:	4648      	mov	r0, r9
    8668:	f007 f97d 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    866c:	2601      	movs	r6, #1
    866e:	e6a2      	b.n	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8670:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8672:	eb0a 0600 	add.w	r6, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8676:	b1b0      	cbz	r0, 86a6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x33e>
    8678:	4630      	mov	r0, r6
    867a:	f005 fa83 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    867e:	1832      	adds	r2, r6, r0
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8680:	465b      	mov	r3, fp
    8682:	4649      	mov	r1, r9
    8684:	4638      	mov	r0, r7
    8686:	f006 ff8d 	bl	f5a4 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    868a:	4606      	mov	r6, r0
    868c:	2800      	cmp	r0, #0
    868e:	f47f ae92 	bne.w	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    quantization->zero_point->size = channels;
    8692:	f8db 3004 	ldr.w	r3, [fp, #4]
    8696:	601c      	str	r4, [r3, #0]
    int* zero_point_data = quantization->zero_point->data;
    8698:	f8db 3004 	ldr.w	r3, [fp, #4]
    869c:	f103 0904 	add.w	r9, r3, #4
    for (int i = 0; i < channels; i++) {
    86a0:	f04f 0800 	mov.w	r8, #0
    86a4:	e019      	b.n	86da <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x372>
    86a6:	2200      	movs	r2, #0
    86a8:	e7ea      	b.n	8680 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x318>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86aa:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    86ac:	eb0a 0700 	add.w	r7, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86b0:	b320      	cbz	r0, 86fc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x394>
    86b2:	4638      	mov	r0, r7
    86b4:	f005 fa66 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    86b8:	4407      	add	r7, r0
  uoffset_t size() const { return EndianScalar(length_); }
    86ba:	6838      	ldr	r0, [r7, #0]
    86bc:	f005 fa61 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    86c0:	4580      	cmp	r8, r0
    86c2:	d21d      	bcs.n	8700 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x398>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    86c4:	3704      	adds	r7, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    86c6:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    86ca:	e9d7 0100 	ldrd	r0, r1, [r7]
    86ce:	f006 fd23 	bl	f118 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
      zero_point_data[i] = src_quantization->zero_point()->Get(i);
    86d2:	f849 0028 	str.w	r0, [r9, r8, lsl #2]
    for (int i = 0; i < channels; i++) {
    86d6:	f108 0801 	add.w	r8, r8, #1
    86da:	45a0      	cmp	r8, r4
    86dc:	da17      	bge.n	870e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3a6>
    return data_ - ReadScalar<soffset_t>(data_);
    86de:	4650      	mov	r0, sl
    86e0:	f005 fa56 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    86e4:	ebaa 0700 	sub.w	r7, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    86e8:	4638      	mov	r0, r7
    86ea:	f005 fa57 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86ee:	280a      	cmp	r0, #10
    86f0:	d9db      	bls.n	86aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x342>
    86f2:	f107 000a 	add.w	r0, r7, #10
    86f6:	f005 fa51 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    86fa:	e7d7      	b.n	86ac <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x344>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86fc:	2700      	movs	r7, #0
    86fe:	e7dc      	b.n	86ba <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x352>
    FLATBUFFERS_ASSERT(i < size());
    8700:	4b13      	ldr	r3, [pc, #76]	; (8750 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    8702:	4a16      	ldr	r2, [pc, #88]	; (875c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    8704:	f44f 7183 	mov.w	r1, #262	; 0x106
    8708:	4813      	ldr	r0, [pc, #76]	; (8758 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    870a:	f003 ffd1 	bl	c6b0 <__assert_func>
    return data_ - ReadScalar<soffset_t>(data_);
    870e:	4650      	mov	r0, sl
    8710:	f005 fa3e 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8714:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8718:	4620      	mov	r0, r4
    871a:	f005 fa3f 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    871e:	2810      	cmp	r0, #16
    8720:	d90f      	bls.n	8742 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3da>
    8722:	f104 0010 	add.w	r0, r4, #16
    8726:	f005 fa39 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    872a:	b160      	cbz	r0, 8746 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3de>
    872c:	4450      	add	r0, sl
    872e:	f005 fa2f 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    quantization->quantized_dimension = src_quantization->quantized_dimension();
    8732:	f8cb 0008 	str.w	r0, [fp, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
    8736:	2301      	movs	r3, #1
    8738:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
    873c:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
    8740:	e639      	b.n	83b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8742:	2000      	movs	r0, #0
    8744:	e7f1      	b.n	872a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3c2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8746:	2000      	movs	r0, #0
    8748:	e7f3      	b.n	8732 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ca>
    874a:	bf00      	nop
    874c:	00056e60 	.word	0x00056e60
    8750:	0005552c 	.word	0x0005552c
    8754:	00056bbc 	.word	0x00056bbc
    8758:	000555f8 	.word	0x000555f8
    875c:	00055908 	.word	0x00055908
    8760:	00056c80 	.word	0x00056c80
    8764:	00056cb0 	.word	0x00056cb0

00008768 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
}

TfLiteStatus MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
    const Model* model, TfLiteTensor* tensor, int tensor_index,
    int subgraph_idx, bool allocate_temp) {
    8768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    876c:	b082      	sub	sp, #8
    876e:	4607      	mov	r7, r0
    8770:	460e      	mov	r6, r1
    8772:	4690      	mov	r8, r2
    8774:	469a      	mov	sl, r3
    8776:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  // TODO(b/162311891): This method serves as a stub to ensure quantized
  // allocations in the tail can be recorded. Once the interpreter has APIs for
  // accessing buffers on TfLiteEvalTensor this method can be dropped.
  return internal::InitializeTfLiteTensorFromFlatbuffer(
    8778:	f8d0 9004 	ldr.w	r9, [r0, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    877c:	4608      	mov	r0, r1
    877e:	f005 fa07 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8782:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8784:	4628      	mov	r0, r5
    8786:	f005 fa09 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    878a:	2808      	cmp	r0, #8
    878c:	d941      	bls.n	8812 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xaa>
    878e:	f105 0008 	add.w	r0, r5, #8
    8792:	f005 fa03 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8796:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8798:	b3e8      	cbz	r0, 8816 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xae>
    879a:	4628      	mov	r0, r5
    879c:	f005 f9f2 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    87a0:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    87a2:	6828      	ldr	r0, [r5, #0]
    87a4:	f005 f9ed 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    87a8:	4284      	cmp	r4, r0
    87aa:	d236      	bcs.n	881a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xb2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    87ac:	3504      	adds	r5, #4
    p += i * sizeof(uoffset_t);
    87ae:	eb05 0484 	add.w	r4, r5, r4, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    87b2:	4620      	mov	r0, r4
    87b4:	f005 f9e6 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    87b8:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    87ba:	4620      	mov	r0, r4
    87bc:	f005 f9e8 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    87c0:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    87c2:	4628      	mov	r0, r5
    87c4:	f005 f9ea 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87c8:	2804      	cmp	r0, #4
    87ca:	d92d      	bls.n	8828 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc0>
    87cc:	1d28      	adds	r0, r5, #4
    87ce:	f005 f9e5 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    87d2:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    87d4:	b350      	cbz	r0, 882c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc4>
    87d6:	4620      	mov	r0, r4
    87d8:	f005 f9d4 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    87dc:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    87de:	6820      	ldr	r0, [r4, #0]
    87e0:	f005 f9cf 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    87e4:	4582      	cmp	sl, r0
    87e6:	d223      	bcs.n	8830 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    87e8:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    87ea:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    87ee:	4620      	mov	r0, r4
    87f0:	f005 f9c8 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    87f4:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    87f6:	4630      	mov	r0, r6
    87f8:	f005 f9ca 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    87fc:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    87fe:	4628      	mov	r0, r5
    8800:	f005 f9cc 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8804:	280c      	cmp	r0, #12
    8806:	d91a      	bls.n	883e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd6>
    8808:	f105 000c 	add.w	r0, r5, #12
    880c:	f005 f9c6 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8810:	e016      	b.n	8840 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd8>
    8812:	2000      	movs	r0, #0
    8814:	e7bf      	b.n	8796 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x2e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8816:	2500      	movs	r5, #0
    8818:	e7c3      	b.n	87a2 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    881a:	4b14      	ldr	r3, [pc, #80]	; (886c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    881c:	4a14      	ldr	r2, [pc, #80]	; (8870 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x108>)
    881e:	f44f 7183 	mov.w	r1, #262	; 0x106
    8822:	4814      	ldr	r0, [pc, #80]	; (8874 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8824:	f003 ff44 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8828:	2000      	movs	r0, #0
    882a:	e7d2      	b.n	87d2 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    882c:	2400      	movs	r4, #0
    882e:	e7d6      	b.n	87de <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x76>
    FLATBUFFERS_ASSERT(i < size());
    8830:	4b0e      	ldr	r3, [pc, #56]	; (886c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    8832:	4a11      	ldr	r2, [pc, #68]	; (8878 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x110>)
    8834:	f44f 7183 	mov.w	r1, #262	; 0x106
    8838:	480e      	ldr	r0, [pc, #56]	; (8874 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    883a:	f003 ff39 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    883e:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8840:	4406      	add	r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8842:	b180      	cbz	r0, 8866 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xfe>
    8844:	4630      	mov	r0, r6
    8846:	f005 f99d 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    884a:	1833      	adds	r3, r6, r0
    884c:	f8cd 8004 	str.w	r8, [sp, #4]
    8850:	68fa      	ldr	r2, [r7, #12]
    8852:	9200      	str	r2, [sp, #0]
    8854:	4622      	mov	r2, r4
    8856:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
    885a:	4648      	mov	r0, r9
    885c:	f7ff fd84 	bl	8368 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
      memory_allocator_, allocate_temp,
      *model->subgraphs()->Get(subgraph_idx)->tensors()->Get(tensor_index),
      model->buffers(), error_reporter_, tensor);
}
    8860:	b002      	add	sp, #8
    8862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8866:	2300      	movs	r3, #0
    8868:	e7f0      	b.n	884c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xe4>
    886a:	bf00      	nop
    886c:	0005552c 	.word	0x0005552c
    8870:	0005567c 	.word	0x0005567c
    8874:	000555f8 	.word	0x000555f8
    8878:	00055814 	.word	0x00055814

0000887c <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>:
    ErrorReporter* error_reporter, TfLiteEvalTensor* result) {
    887c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8880:	4680      	mov	r8, r0
    8882:	460c      	mov	r4, r1
    8884:	4691      	mov	r9, r2
    8886:	461f      	mov	r7, r3
    8888:	9d08      	ldr	r5, [sp, #32]
  *result = {};
    888a:	2300      	movs	r3, #0
    888c:	602b      	str	r3, [r5, #0]
    888e:	606b      	str	r3, [r5, #4]
    8890:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    8892:	4608      	mov	r0, r1
    8894:	f005 f97c 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8898:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    889a:	4630      	mov	r0, r6
    889c:	f005 f97e 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88a0:	2806      	cmp	r0, #6
    88a2:	d911      	bls.n	88c8 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x4c>
    88a4:	1db0      	adds	r0, r6, #6
    88a6:	f005 f979 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    88aa:	b178      	cbz	r0, 88cc <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x50>
    88ac:	4420      	add	r0, r4
    88ae:	f006 fb6b 	bl	ef88 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    88b2:	463a      	mov	r2, r7
    88b4:	f105 0108 	add.w	r1, r5, #8
    88b8:	b2c0      	uxtb	r0, r0
    88ba:	f000 fccd 	bl	9258 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    88be:	4606      	mov	r6, r0
    88c0:	b130      	cbz	r0, 88d0 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x54>
}
    88c2:	4630      	mov	r0, r6
    88c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88c8:	2000      	movs	r0, #0
    88ca:	e7ee      	b.n	88aa <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x2e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    88cc:	2000      	movs	r0, #0
    88ce:	e7f0      	b.n	88b2 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x36>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    88d0:	4649      	mov	r1, r9
    88d2:	4620      	mov	r0, r4
    88d4:	f7ff f882 	bl	79dc <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    88d8:	6028      	str	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    88da:	4620      	mov	r0, r4
    88dc:	f005 f958 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    88e0:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    88e4:	4648      	mov	r0, r9
    88e6:	f005 f959 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88ea:	2804      	cmp	r0, #4
    88ec:	d911      	bls.n	8912 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x96>
    88ee:	f109 0004 	add.w	r0, r9, #4
    88f2:	f005 f953 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    88f6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88f8:	b168      	cbz	r0, 8916 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9a>
    88fa:	4620      	mov	r0, r4
    88fc:	f005 f942 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8900:	1822      	adds	r2, r4, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    8902:	b152      	cbz	r2, 891a <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9e>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8904:	1d2b      	adds	r3, r5, #4
    8906:	4639      	mov	r1, r7
    8908:	4640      	mov	r0, r8
    890a:	f006 fe39 	bl	f580 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    890e:	4606      	mov	r6, r0
    8910:	e7d7      	b.n	88c2 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8912:	2000      	movs	r0, #0
    8914:	e7ef      	b.n	88f6 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x7a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8916:	2200      	movs	r2, #0
    8918:	e7f3      	b.n	8902 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x86>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    891a:	4b01      	ldr	r3, [pc, #4]	; (8920 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0xa4>)
    891c:	606b      	str	r3, [r5, #4]
    891e:	e7d0      	b.n	88c2 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    8920:	00056e60 	.word	0x00056e60

00008924 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    8924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8928:	b087      	sub	sp, #28
    892a:	9104      	str	r1, [sp, #16]
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    892c:	9205      	str	r2, [sp, #20]
    892e:	b192      	cbz	r2, 8956 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x32>
    8930:	4683      	mov	fp, r0
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8932:	2300      	movs	r3, #0
    8934:	9303      	str	r3, [sp, #12]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *>(VT_SUBGRAPHS);
    8936:	9c04      	ldr	r4, [sp, #16]
    8938:	46a0      	mov	r8, r4
    return data_ - ReadScalar<soffset_t>(data_);
    893a:	4620      	mov	r0, r4
    893c:	f005 f928 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8940:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8942:	4620      	mov	r0, r4
    8944:	f005 f92a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8948:	2808      	cmp	r0, #8
    894a:	d906      	bls.n	895a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x36>
    894c:	f104 0008 	add.w	r0, r4, #8
    8950:	f005 f924 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8954:	e002      	b.n	895c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x38>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8956:	f007 fbae 	bl	100b6 <abort>
    895a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    895c:	9b04      	ldr	r3, [sp, #16]
    895e:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8960:	2800      	cmp	r0, #0
    8962:	d03d      	beq.n	89e0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xbc>
    8964:	4620      	mov	r0, r4
    8966:	f005 f90d 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    896a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    896c:	6820      	ldr	r0, [r4, #0]
    896e:	f005 f908 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8972:	9d03      	ldr	r5, [sp, #12]
    8974:	4285      	cmp	r5, r0
    8976:	f080 80b3 	bcs.w	8ae0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1bc>
    897a:	6820      	ldr	r0, [r4, #0]
    897c:	f005 f901 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8980:	4285      	cmp	r5, r0
    8982:	d22f      	bcs.n	89e4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xc0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8984:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8986:	9b03      	ldr	r3, [sp, #12]
    8988:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    898c:	4620      	mov	r0, r4
    898e:	f005 f8f9 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    8992:	1824      	adds	r4, r4, r0
    8994:	d02d      	beq.n	89f2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xce>
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *>(VT_TENSORS);
    8996:	4627      	mov	r7, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8998:	4620      	mov	r0, r4
    899a:	f005 f8f9 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    899e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    89a0:	4628      	mov	r0, r5
    89a2:	f005 f8fb 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89a6:	2804      	cmp	r0, #4
    89a8:	d925      	bls.n	89f6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd2>
    89aa:	1d28      	adds	r0, r5, #4
    89ac:	f005 f8f6 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    89b0:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89b2:	b310      	cbz	r0, 89fa <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd6>
    89b4:	4620      	mov	r0, r4
    89b6:	f005 f8e5 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    89ba:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    89bc:	6820      	ldr	r0, [r4, #0]
    89be:	f005 f8e0 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    89c2:	4682      	mov	sl, r0
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    89c4:	f8db 0004 	ldr.w	r0, [fp, #4]
            sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
    89c8:	6803      	ldr	r3, [r0, #0]
    89ca:	68db      	ldr	r3, [r3, #12]
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    89cc:	eb0a 014a 	add.w	r1, sl, sl, lsl #1
    89d0:	0089      	lsls	r1, r1, #2
    89d2:	460c      	mov	r4, r1
    89d4:	2204      	movs	r2, #4
    89d6:	4798      	blx	r3
    if (tensors == nullptr) {
    89d8:	9002      	str	r0, [sp, #8]
    89da:	b180      	cbz	r0, 89fe <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xda>
    for (size_t i = 0; i < alloc_count; ++i) {
    89dc:	2500      	movs	r5, #0
    89de:	e038      	b.n	8a52 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89e0:	2400      	movs	r4, #0
    89e2:	e7c3      	b.n	896c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x48>
    FLATBUFFERS_ASSERT(i < size());
    89e4:	4b3f      	ldr	r3, [pc, #252]	; (8ae4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    89e6:	4a40      	ldr	r2, [pc, #256]	; (8ae8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c4>)
    89e8:	f44f 7183 	mov.w	r1, #262	; 0x106
    89ec:	483f      	ldr	r0, [pc, #252]	; (8aec <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    89ee:	f003 fe5f 	bl	c6b0 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    89f2:	f007 fb60 	bl	100b6 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89f6:	2000      	movs	r0, #0
    89f8:	e7da      	b.n	89b0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x8c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89fa:	2400      	movs	r4, #0
    89fc:	e7de      	b.n	89bc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x98>
      TF_LITE_REPORT_ERROR(
    89fe:	4622      	mov	r2, r4
    8a00:	493b      	ldr	r1, [pc, #236]	; (8af0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1cc>)
    8a02:	f8db 000c 	ldr.w	r0, [fp, #12]
    8a06:	f006 ffae 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8a0a:	2001      	movs	r0, #1
    8a0c:	e05c      	b.n	8ac8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a0e:	2000      	movs	r0, #0
    8a10:	e02f      	b.n	8a72 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a12:	2400      	movs	r4, #0
    8a14:	e034      	b.n	8a80 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x15c>
    FLATBUFFERS_ASSERT(i < size());
    8a16:	4b33      	ldr	r3, [pc, #204]	; (8ae4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8a18:	4a36      	ldr	r2, [pc, #216]	; (8af4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d0>)
    8a1a:	f44f 7183 	mov.w	r1, #262	; 0x106
    8a1e:	4833      	ldr	r0, [pc, #204]	; (8aec <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    8a20:	f003 fe46 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a24:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8a26:	eb08 0600 	add.w	r6, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a2a:	2800      	cmp	r0, #0
    8a2c:	d043      	beq.n	8ab6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x192>
    8a2e:	4630      	mov	r0, r6
    8a30:	f005 f8a8 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8a34:	1832      	adds	r2, r6, r0
          error_reporter_, &tensors[i]);
    8a36:	eb05 0345 	add.w	r3, r5, r5, lsl #1
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8a3a:	9902      	ldr	r1, [sp, #8]
    8a3c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    8a40:	9300      	str	r3, [sp, #0]
    8a42:	f8db 300c 	ldr.w	r3, [fp, #12]
    8a46:	4621      	mov	r1, r4
    8a48:	4648      	mov	r0, r9
    8a4a:	f7ff ff17 	bl	887c <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>
      if (status != kTfLiteOk) {
    8a4e:	bba0      	cbnz	r0, 8aba <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x196>
    for (size_t i = 0; i < alloc_count; ++i) {
    8a50:	3501      	adds	r5, #1
    8a52:	4555      	cmp	r5, sl
    8a54:	d23b      	bcs.n	8ace <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1aa>
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8a56:	f8db 9004 	ldr.w	r9, [fp, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    8a5a:	4638      	mov	r0, r7
    8a5c:	f005 f898 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8a60:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8a62:	4620      	mov	r0, r4
    8a64:	f005 f89a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a68:	2804      	cmp	r0, #4
    8a6a:	d9d0      	bls.n	8a0e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xea>
    8a6c:	1d20      	adds	r0, r4, #4
    8a6e:	f005 f895 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8a72:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a74:	2800      	cmp	r0, #0
    8a76:	d0cc      	beq.n	8a12 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xee>
    8a78:	4620      	mov	r0, r4
    8a7a:	f005 f883 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8a7e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8a80:	6820      	ldr	r0, [r4, #0]
    8a82:	f005 f87e 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8a86:	4285      	cmp	r5, r0
    8a88:	d2c5      	bcs.n	8a16 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8a8a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8a8c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8a90:	4620      	mov	r0, r4
    8a92:	f005 f877 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8a96:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8a98:	4640      	mov	r0, r8
    8a9a:	f005 f879 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8a9e:	eba8 0600 	sub.w	r6, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8aa2:	4630      	mov	r0, r6
    8aa4:	f005 f87a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8aa8:	280c      	cmp	r0, #12
    8aaa:	d9bb      	bls.n	8a24 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x100>
    8aac:	f106 000c 	add.w	r0, r6, #12
    8ab0:	f005 f874 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8ab4:	e7b7      	b.n	8a26 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x102>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8ab6:	2200      	movs	r2, #0
    8ab8:	e7bd      	b.n	8a36 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x112>
        TF_LITE_REPORT_ERROR(error_reporter_, "Failed to initialize tensor %d",
    8aba:	462a      	mov	r2, r5
    8abc:	490e      	ldr	r1, [pc, #56]	; (8af8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d4>)
    8abe:	f8db 000c 	ldr.w	r0, [fp, #12]
    8ac2:	f006 ff50 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
    8ac6:	2001      	movs	r0, #1
}
    8ac8:	b007      	add	sp, #28
    8aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    subgraph_allocations[subgraph_idx].tensors = tensors;
    8ace:	9b05      	ldr	r3, [sp, #20]
    8ad0:	9a03      	ldr	r2, [sp, #12]
    8ad2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8ad6:	9902      	ldr	r1, [sp, #8]
    8ad8:	6059      	str	r1, [r3, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8ada:	1c53      	adds	r3, r2, #1
    8adc:	9303      	str	r3, [sp, #12]
    8ade:	e72a      	b.n	8936 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12>
  return kTfLiteOk;
    8ae0:	2000      	movs	r0, #0
    8ae2:	e7f1      	b.n	8ac8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    8ae4:	0005552c 	.word	0x0005552c
    8ae8:	0005567c 	.word	0x0005567c
    8aec:	000555f8 	.word	0x000555f8
    8af0:	00056ce0 	.word	0x00056ce0
    8af4:	00055814 	.word	0x00055814
    8af8:	00056d28 	.word	0x00056d28

00008afc <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi>:
  return error_reporter_;
}

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, TfLiteEvalTensor* eval_tensors,
    ScratchBufferHandle* scratch_buffer_handles, int subgraph_idx) {
    8afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8b00:	b093      	sub	sp, #76	; 0x4c
    8b02:	4606      	mov	r6, r0
    8b04:	460f      	mov	r7, r1
    8b06:	4690      	mov	r8, r2
    8b08:	4699      	mov	r9, r3
    8b0a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
    8b0e:	4608      	mov	r0, r1
    8b10:	f005 f83e 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b14:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b16:	4620      	mov	r0, r4
    8b18:	f005 f840 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b1c:	2808      	cmp	r0, #8
    8b1e:	d948      	bls.n	8bb2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xb6>
    8b20:	f104 0008 	add.w	r0, r4, #8
    8b24:	f005 f83a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8b28:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8b2a:	2800      	cmp	r0, #0
    8b2c:	d043      	beq.n	8bb6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xba>
    8b2e:	4620      	mov	r0, r4
    8b30:	f005 f828 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8b34:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8b36:	6820      	ldr	r0, [r4, #0]
    8b38:	f005 f823 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8b3c:	4582      	cmp	sl, r0
    8b3e:	d23c      	bcs.n	8bba <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xbe>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8b40:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8b42:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8b46:	4620      	mov	r0, r4
    8b48:	f005 f81c 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8b4c:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8b4e:	4620      	mov	r0, r4
    8b50:	f005 f81e 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b54:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b56:	4628      	mov	r0, r5
    8b58:	f005 f820 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b5c:	2804      	cmp	r0, #4
    8b5e:	d933      	bls.n	8bc8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xcc>
    8b60:	1d28      	adds	r0, r5, #4
    8b62:	f005 f81b 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8b66:	1825      	adds	r5, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8b68:	b380      	cbz	r0, 8bcc <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd0>
    8b6a:	4628      	mov	r0, r5
    8b6c:	f005 f80a 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8b70:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8b72:	6828      	ldr	r0, [r5, #0]
    8b74:	f005 f805 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  size_t allocation_info_count =
      subgraph->tensors()->size() + scratch_buffer_request_count_;
    8b78:	6973      	ldr	r3, [r6, #20]
    8b7a:	18c5      	adds	r5, r0, r3
  size_t bytes = sizeof(AllocationInfo) * allocation_info_count;
    8b7c:	eb05 0a45 	add.w	sl, r5, r5, lsl #1
    8b80:	ea4f 0aca 	mov.w	sl, sl, lsl #3

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  AllocationInfo* allocation_info = reinterpret_cast<AllocationInfo*>(
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
    8b84:	6870      	ldr	r0, [r6, #4]
    8b86:	6803      	ldr	r3, [r0, #0]
    8b88:	691b      	ldr	r3, [r3, #16]
    8b8a:	2204      	movs	r2, #4
    8b8c:	4651      	mov	r1, sl
    8b8e:	4798      	blx	r3
  if (allocation_info == nullptr) {
    8b90:	4683      	mov	fp, r0
    8b92:	b1e8      	cbz	r0, 8bd0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd4>
    return data_ - ReadScalar<soffset_t>(data_);
    8b94:	4620      	mov	r0, r4
    8b96:	f004 fffb 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b9a:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b9e:	4650      	mov	r0, sl
    8ba0:	f004 fffc 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ba4:	2804      	cmp	r0, #4
    8ba6:	d91a      	bls.n	8bde <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe2>
    8ba8:	f10a 0004 	add.w	r0, sl, #4
    8bac:	f004 fff6 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8bb0:	e016      	b.n	8be0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe4>
    8bb2:	2000      	movs	r0, #0
    8bb4:	e7b8      	b.n	8b28 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8bb6:	2400      	movs	r4, #0
    8bb8:	e7bd      	b.n	8b36 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    8bba:	4b55      	ldr	r3, [pc, #340]	; (8d10 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x214>)
    8bbc:	4a55      	ldr	r2, [pc, #340]	; (8d14 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x218>)
    8bbe:	f44f 7183 	mov.w	r1, #262	; 0x106
    8bc2:	4855      	ldr	r0, [pc, #340]	; (8d18 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x21c>)
    8bc4:	f003 fd74 	bl	c6b0 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8bc8:	2000      	movs	r0, #0
    8bca:	e7cc      	b.n	8b66 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8bcc:	2500      	movs	r5, #0
    8bce:	e7d0      	b.n	8b72 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x76>
    TF_LITE_REPORT_ERROR(
    8bd0:	4652      	mov	r2, sl
    8bd2:	4952      	ldr	r1, [pc, #328]	; (8d1c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x220>)
    8bd4:	68f0      	ldr	r0, [r6, #12]
    8bd6:	f006 fec6 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to allocate memory for allocation_info, %d bytes required",
        bytes);
    return kTfLiteError;
    8bda:	2701      	movs	r7, #1
    8bdc:	e01b      	b.n	8c16 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8bde:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8be0:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8be4:	b1d8      	cbz	r0, 8c1e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x122>
    8be6:	4650      	mov	r0, sl
    8be8:	f004 ffcc 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8bec:	4482      	add	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8bee:	f8da 0000 	ldr.w	r0, [sl]
    8bf2:	f004 ffc6 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  }

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(allocation_info, subgraph->tensors()->size(),
                                scratch_buffer_request_count_, error_reporter_);
    8bf6:	6972      	ldr	r2, [r6, #20]
    8bf8:	68f3      	ldr	r3, [r6, #12]
        reporter_(reporter) {}
    8bfa:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    8bfe:	900f      	str	r0, [sp, #60]	; 0x3c
    8c00:	9210      	str	r2, [sp, #64]	; 0x40
    8c02:	9311      	str	r3, [sp, #68]	; 0x44

  const int32_t* offline_planner_offsets = nullptr;
    8c04:	2300      	movs	r3, #0
    8c06:	930d      	str	r3, [sp, #52]	; 0x34
  TF_LITE_ENSURE_STATUS(
    8c08:	aa0d      	add	r2, sp, #52	; 0x34
    8c0a:	4639      	mov	r1, r7
    8c0c:	a80e      	add	r0, sp, #56	; 0x38
    8c0e:	f7ff f813 	bl	7c38 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>
    8c12:	4607      	mov	r7, r0
    8c14:	b130      	cbz	r0, 8c24 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x128>
  // memory plan in this function. Ensure that the head is set to the largest
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
      max_head_buffer_usage_, kBufferAlignment));
  return kTfLiteOk;
}
    8c16:	4638      	mov	r0, r7
    8c18:	b013      	add	sp, #76	; 0x4c
    8c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c1e:	f04f 0a00 	mov.w	sl, #0
    8c22:	e7e4      	b.n	8bee <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xf2>
  TF_LITE_ENSURE_STATUS(
    8c24:	4643      	mov	r3, r8
    8c26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8c28:	4621      	mov	r1, r4
    8c2a:	a80e      	add	r0, sp, #56	; 0x38
    8c2c:	f7ff f9de 	bl	7fec <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>
    8c30:	4607      	mov	r7, r0
    8c32:	2800      	cmp	r0, #0
    8c34:	d1ef      	bne.n	8c16 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      GetScratchBufferRequests();
    8c36:	4630      	mov	r0, r6
    8c38:	f006 fc79 	bl	f52e <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
    8c3c:	4601      	mov	r1, r0
  TF_LITE_ENSURE_STATUS(builder.AddScratchBuffers(scratch_buffer_requests,
    8c3e:	464a      	mov	r2, r9
    8c40:	a80e      	add	r0, sp, #56	; 0x38
    8c42:	f006 fb83 	bl	f34c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>
    8c46:	4607      	mov	r7, r0
    8c48:	2800      	cmp	r0, #0
    8c4a:	d1e4      	bne.n	8c16 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    8c4c:	2110      	movs	r1, #16
    8c4e:	6870      	ldr	r0, [r6, #4]
    8c50:	f006 f900 	bl	ee54 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    8c54:	4604      	mov	r4, r0
      memory_allocator_->AllocateTemp(remaining_arena_size, kBufferAlignment);
    8c56:	6870      	ldr	r0, [r6, #4]
    8c58:	6803      	ldr	r3, [r0, #0]
    8c5a:	691b      	ldr	r3, [r3, #16]
    8c5c:	2210      	movs	r2, #16
    8c5e:	4621      	mov	r1, r4
    8c60:	4798      	blx	r3
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    8c62:	4601      	mov	r1, r0
    8c64:	2800      	cmp	r0, #0
    8c66:	d036      	beq.n	8cd6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1da>
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    8c68:	4622      	mov	r2, r4
    8c6a:	a802      	add	r0, sp, #8
    8c6c:	f000 f882 	bl	8d74 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>
  TF_LITE_ENSURE_STATUS(CreatePlan(error_reporter_, &planner, allocation_info,
    8c70:	462b      	mov	r3, r5
    8c72:	465a      	mov	r2, fp
    8c74:	a902      	add	r1, sp, #8
    8c76:	68f0      	ldr	r0, [r6, #12]
    8c78:	f006 fbef 	bl	f45a <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>
    8c7c:	4607      	mov	r7, r0
    8c7e:	2800      	cmp	r0, #0
    8c80:	d141      	bne.n	8d06 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  memory_allocator_->ResetTempAllocations();
    8c82:	6870      	ldr	r0, [r6, #4]
    8c84:	6803      	ldr	r3, [r0, #0]
    8c86:	695b      	ldr	r3, [r3, #20]
    8c88:	4798      	blx	r3
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    8c8a:	2110      	movs	r1, #16
    8c8c:	6870      	ldr	r0, [r6, #4]
    8c8e:	f006 f8e1 	bl	ee54 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    8c92:	4604      	mov	r4, r0
  if (planner.GetMaximumMemorySize() > actual_available_arena_size) {
    8c94:	a802      	add	r0, sp, #8
    8c96:	f006 fde2 	bl	f85e <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    8c9a:	42a0      	cmp	r0, r4
    8c9c:	d828      	bhi.n	8cf0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1f4>
  TF_LITE_ENSURE_STATUS(CommitPlan(error_reporter_, &planner,
    8c9e:	68f4      	ldr	r4, [r6, #12]
    8ca0:	6870      	ldr	r0, [r6, #4]
    8ca2:	f006 f8d5 	bl	ee50 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
    8ca6:	4602      	mov	r2, r0
    8ca8:	9500      	str	r5, [sp, #0]
    8caa:	465b      	mov	r3, fp
    8cac:	a902      	add	r1, sp, #8
    8cae:	4620      	mov	r0, r4
    8cb0:	f006 fb70 	bl	f394 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>
    8cb4:	4607      	mov	r7, r0
    8cb6:	bb30      	cbnz	r0, 8d06 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  head_usage = planner.GetMaximumMemorySize();
    8cb8:	a802      	add	r0, sp, #8
    8cba:	f006 fdd0 	bl	f85e <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
  if (max_head_buffer_usage_ < head_usage) {
    8cbe:	69b3      	ldr	r3, [r6, #24]
    8cc0:	4283      	cmp	r3, r0
    8cc2:	d200      	bcs.n	8cc6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1ca>
    max_head_buffer_usage_ = head_usage;
    8cc4:	61b0      	str	r0, [r6, #24]
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    8cc6:	6870      	ldr	r0, [r6, #4]
    8cc8:	6803      	ldr	r3, [r0, #0]
    8cca:	689b      	ldr	r3, [r3, #8]
    8ccc:	2210      	movs	r2, #16
    8cce:	69b1      	ldr	r1, [r6, #24]
    8cd0:	4798      	blx	r3
    8cd2:	4607      	mov	r7, r0
    8cd4:	e017      	b.n	8d06 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    8cd6:	68f0      	ldr	r0, [r6, #12]
    8cd8:	4b11      	ldr	r3, [pc, #68]	; (8d20 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x224>)
    8cda:	9301      	str	r3, [sp, #4]
    8cdc:	f240 33d2 	movw	r3, #978	; 0x3d2
    8ce0:	9300      	str	r3, [sp, #0]
    8ce2:	4b10      	ldr	r3, [pc, #64]	; (8d24 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x228>)
    8ce4:	4a10      	ldr	r2, [pc, #64]	; (8d28 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x22c>)
    8ce6:	4601      	mov	r1, r0
    8ce8:	f006 fe4c 	bl	f984 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    8cec:	2701      	movs	r7, #1
    8cee:	e792      	b.n	8c16 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    TF_LITE_REPORT_ERROR(
    8cf0:	68f5      	ldr	r5, [r6, #12]
    8cf2:	a802      	add	r0, sp, #8
    8cf4:	f006 fdb3 	bl	f85e <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    8cf8:	4602      	mov	r2, r0
    8cfa:	4623      	mov	r3, r4
    8cfc:	490b      	ldr	r1, [pc, #44]	; (8d2c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x230>)
    8cfe:	4628      	mov	r0, r5
    8d00:	f006 fe31 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8d04:	2701      	movs	r7, #1
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    8d06:	a802      	add	r0, sp, #8
    8d08:	f006 fc56 	bl	f5b8 <_ZN6tflite19GreedyMemoryPlannerD1Ev>
    8d0c:	e783      	b.n	8c16 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    8d0e:	bf00      	nop
    8d10:	0005552c 	.word	0x0005552c
    8d14:	0005567c 	.word	0x0005567c
    8d18:	000555f8 	.word	0x000555f8
    8d1c:	00056d48 	.word	0x00056d48
    8d20:	00056df4 	.word	0x00056df4
    8d24:	00056d8c 	.word	0x00056d8c
    8d28:	00056ddc 	.word	0x00056ddc
    8d2c:	00056e10 	.word	0x00056e10

00008d30 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii>:
  // We don't own the scratch buffer, so don't deallocate anything.
}

TfLiteStatus GreedyMemoryPlanner::AddBuffer(
    tflite::ErrorReporter* error_reporter, int size, int first_time_used,
    int last_time_used) {
    8d30:	b538      	push	{r3, r4, r5, lr}
    8d32:	4604      	mov	r4, r0
    8d34:	4608      	mov	r0, r1
  if (buffer_count_ >= max_buffer_count_) {
    8d36:	68a5      	ldr	r5, [r4, #8]
    8d38:	6861      	ldr	r1, [r4, #4]
    8d3a:	428d      	cmp	r5, r1
    8d3c:	da12      	bge.n	8d64 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x34>
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
                         max_buffer_count_);
    return kTfLiteError;
  }
  BufferRequirements* current = &requirements_[buffer_count_];
    8d3e:	68e1      	ldr	r1, [r4, #12]
    8d40:	0128      	lsls	r0, r5, #4
    8d42:	eb01 1505 	add.w	r5, r1, r5, lsl #4
  current->size = size;
    8d46:	500a      	str	r2, [r1, r0]
  current->first_time_used = first_time_used;
    8d48:	60ab      	str	r3, [r5, #8]
  current->last_time_used = last_time_used;
    8d4a:	9b04      	ldr	r3, [sp, #16]
    8d4c:	60eb      	str	r3, [r5, #12]
  current->offline_offset = kOnlinePlannedBuffer;
    8d4e:	f04f 33ff 	mov.w	r3, #4294967295
    8d52:	606b      	str	r3, [r5, #4]
  ++buffer_count_;
    8d54:	68a3      	ldr	r3, [r4, #8]
    8d56:	3301      	adds	r3, #1
    8d58:	60a3      	str	r3, [r4, #8]
  need_to_calculate_offsets_ = true;
    8d5a:	2301      	movs	r3, #1
    8d5c:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  return kTfLiteOk;
    8d60:	2000      	movs	r0, #0
}
    8d62:	bd38      	pop	{r3, r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
    8d64:	460a      	mov	r2, r1
    8d66:	4902      	ldr	r1, [pc, #8]	; (8d70 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x40>)
    8d68:	f006 fdfd 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8d6c:	2001      	movs	r0, #1
    8d6e:	e7f8      	b.n	8d62 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x32>
    8d70:	00056ed0 	.word	0x00056ed0

00008d74 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>:
GreedyMemoryPlanner::GreedyMemoryPlanner(unsigned char* scratch_buffer,
    8d74:	b410      	push	{r4}
    : buffer_count_(0), need_to_calculate_offsets_(true) {
    8d76:	4c0f      	ldr	r4, [pc, #60]	; (8db4 <_ZN6tflite19GreedyMemoryPlannerC1EPhi+0x40>)
    8d78:	6004      	str	r4, [r0, #0]
    8d7a:	2400      	movs	r4, #0
    8d7c:	6084      	str	r4, [r0, #8]
    8d7e:	2401      	movs	r4, #1
    8d80:	f880 4028 	strb.w	r4, [r0, #40]	; 0x28
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
    8d84:	f104 34cc 	add.w	r4, r4, #3435973836	; 0xcccccccc
    8d88:	fba4 4202 	umull	r4, r2, r4, r2
    8d8c:	0952      	lsrs	r2, r2, #5
    8d8e:	6042      	str	r2, [r0, #4]
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
    8d90:	60c1      	str	r1, [r0, #12]
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
    8d92:	eb01 1102 	add.w	r1, r1, r2, lsl #4
  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
    8d96:	6101      	str	r1, [r0, #16]
  next_free += sizeof(int) * max_buffer_count_;
    8d98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
    8d9c:	6141      	str	r1, [r0, #20]
  next_free += sizeof(int) * max_buffer_count_;
    8d9e:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
    8da2:	6181      	str	r1, [r0, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
    8da4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    8da8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
    8dac:	6241      	str	r1, [r0, #36]	; 0x24
}
    8dae:	bc10      	pop	{r4}
    8db0:	4770      	bx	lr
    8db2:	bf00      	nop
    8db4:	00056f24 	.word	0x00056f24

00008db8 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi>:
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(
    tflite::ErrorReporter* error_reporter, int buffer_index, int* offset) {
    8db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8dba:	4605      	mov	r5, r0
    8dbc:	460f      	mov	r7, r1
    8dbe:	4614      	mov	r4, r2
    8dc0:	461e      	mov	r6, r3
  CalculateOffsetsIfNeeded();
    8dc2:	f006 fc71 	bl	f6a8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
    8dc6:	2c00      	cmp	r4, #0
    8dc8:	db08      	blt.n	8ddc <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    8dca:	68ab      	ldr	r3, [r5, #8]
    8dcc:	42a3      	cmp	r3, r4
    8dce:	dd05      	ble.n	8ddc <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    TF_LITE_REPORT_ERROR(error_reporter,
                         "buffer index %d is outside range 0 to %d",
                         buffer_index, buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
    8dd0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    8dd2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    8dd6:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
    8dd8:	2000      	movs	r0, #0
}
    8dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(error_reporter,
    8ddc:	68ab      	ldr	r3, [r5, #8]
    8dde:	4622      	mov	r2, r4
    8de0:	4902      	ldr	r1, [pc, #8]	; (8dec <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x34>)
    8de2:	4638      	mov	r0, r7
    8de4:	f006 fdbf 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8de8:	2001      	movs	r0, #1
    8dea:	e7f6      	b.n	8dda <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x22>
    8dec:	00056ef0 	.word	0x00056ef0

00008df0 <TfLiteTypeGetName>:
  tensor->bytes = num_bytes;
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
    8df0:	2810      	cmp	r0, #16
    8df2:	d82a      	bhi.n	8e4a <TfLiteTypeGetName+0x5a>
    8df4:	e8df f000 	tbb	[pc, r0]
    8df8:	110d2b09 	.word	0x110d2b09
    8dfc:	0b191f15 	.word	0x0b191f15
    8e00:	2321131b 	.word	0x2321131b
    8e04:	2725171d 	.word	0x2725171d
    8e08:	0f          	.byte	0x0f
    8e09:	00          	.byte	0x00
    case kTfLiteFloat64:
      return "FLOAT64";
    case kTfLiteResource:
      return "RESOURCE";
    case kTfLiteVariant:
      return "VARIANT";
    8e0a:	4812      	ldr	r0, [pc, #72]	; (8e54 <TfLiteTypeGetName+0x64>)
    8e0c:	4770      	bx	lr
      return "INT16";
    8e0e:	4812      	ldr	r0, [pc, #72]	; (8e58 <TfLiteTypeGetName+0x68>)
    8e10:	4770      	bx	lr
      return "INT32";
    8e12:	4812      	ldr	r0, [pc, #72]	; (8e5c <TfLiteTypeGetName+0x6c>)
    8e14:	4770      	bx	lr
      return "UINT32";
    8e16:	4812      	ldr	r0, [pc, #72]	; (8e60 <TfLiteTypeGetName+0x70>)
    8e18:	4770      	bx	lr
      return "UINT8";
    8e1a:	4812      	ldr	r0, [pc, #72]	; (8e64 <TfLiteTypeGetName+0x74>)
    8e1c:	4770      	bx	lr
      return "INT8";
    8e1e:	4812      	ldr	r0, [pc, #72]	; (8e68 <TfLiteTypeGetName+0x78>)
    8e20:	4770      	bx	lr
      return "INT64";
    8e22:	4812      	ldr	r0, [pc, #72]	; (8e6c <TfLiteTypeGetName+0x7c>)
    8e24:	4770      	bx	lr
      return "UINT64";
    8e26:	4812      	ldr	r0, [pc, #72]	; (8e70 <TfLiteTypeGetName+0x80>)
    8e28:	4770      	bx	lr
      return "BOOL";
    8e2a:	4812      	ldr	r0, [pc, #72]	; (8e74 <TfLiteTypeGetName+0x84>)
    8e2c:	4770      	bx	lr
      return "COMPLEX64";
    8e2e:	4812      	ldr	r0, [pc, #72]	; (8e78 <TfLiteTypeGetName+0x88>)
    8e30:	4770      	bx	lr
      return "COMPLEX128";
    8e32:	4812      	ldr	r0, [pc, #72]	; (8e7c <TfLiteTypeGetName+0x8c>)
    8e34:	4770      	bx	lr
      return "STRING";
    8e36:	4812      	ldr	r0, [pc, #72]	; (8e80 <TfLiteTypeGetName+0x90>)
    8e38:	4770      	bx	lr
      return "FLOAT16";
    8e3a:	4812      	ldr	r0, [pc, #72]	; (8e84 <TfLiteTypeGetName+0x94>)
    8e3c:	4770      	bx	lr
      return "FLOAT64";
    8e3e:	4812      	ldr	r0, [pc, #72]	; (8e88 <TfLiteTypeGetName+0x98>)
    8e40:	4770      	bx	lr
      return "RESOURCE";
    8e42:	4812      	ldr	r0, [pc, #72]	; (8e8c <TfLiteTypeGetName+0x9c>)
    8e44:	4770      	bx	lr
      return "VARIANT";
    8e46:	4812      	ldr	r0, [pc, #72]	; (8e90 <TfLiteTypeGetName+0xa0>)
    8e48:	4770      	bx	lr
  }
  return "Unknown type";
    8e4a:	4812      	ldr	r0, [pc, #72]	; (8e94 <TfLiteTypeGetName+0xa4>)
    8e4c:	4770      	bx	lr
      return "FLOAT32";
    8e4e:	4812      	ldr	r0, [pc, #72]	; (8e98 <TfLiteTypeGetName+0xa8>)
}
    8e50:	4770      	bx	lr
    8e52:	bf00      	nop
    8e54:	00056fd8 	.word	0x00056fd8
    8e58:	00056f54 	.word	0x00056f54
    8e5c:	00056f5c 	.word	0x00056f5c
    8e60:	00056f64 	.word	0x00056f64
    8e64:	00056f6c 	.word	0x00056f6c
    8e68:	00056f74 	.word	0x00056f74
    8e6c:	00056f7c 	.word	0x00056f7c
    8e70:	00056f84 	.word	0x00056f84
    8e74:	00056f8c 	.word	0x00056f8c
    8e78:	00056f94 	.word	0x00056f94
    8e7c:	00056fa0 	.word	0x00056fa0
    8e80:	00056fac 	.word	0x00056fac
    8e84:	00056fb4 	.word	0x00056fb4
    8e88:	00056fbc 	.word	0x00056fbc
    8e8c:	00056fc4 	.word	0x00056fc4
    8e90:	00056fd0 	.word	0x00056fd0
    8e94:	00056f3c 	.word	0x00056f3c
    8e98:	00056f4c 	.word	0x00056f4c

00008e9c <_ZN6tflite18QuantizeMultiplierEdPiS0_>:
constexpr uint32_t kFractionRoundingMask = 0x003fffff;
constexpr uint32_t kFractionRoundingThreshold = 0x00200000;
}  // namespace

void QuantizeMultiplier(double double_multiplier, int32_t* quantized_multiplier,
                        int* shift) {
    8e9c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
    8ea0:	4606      	mov	r6, r0
    8ea2:	460f      	mov	r7, r1
    8ea4:	4615      	mov	r5, r2
    8ea6:	461c      	mov	r4, r3
  if (double_multiplier == 0.) {
    8ea8:	2200      	movs	r2, #0
    8eaa:	2300      	movs	r3, #0
    8eac:	f7f7 fd78 	bl	9a0 <__aeabi_dcmpeq>
    8eb0:	b120      	cbz	r0, 8ebc <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x20>
    *quantized_multiplier = 0;
    8eb2:	2300      	movs	r3, #0
    8eb4:	602b      	str	r3, [r5, #0]
    *shift = 0;
    8eb6:	6023      	str	r3, [r4, #0]
  if (*shift < -31) {
    *shift = 0;
    q_fixed = 0;
  }
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
}
    8eb8:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  const double q = std::frexp(double_multiplier, shift);
    8ebc:	4622      	mov	r2, r4
    8ebe:	4630      	mov	r0, r6
    8ec0:	4639      	mov	r1, r7
    8ec2:	f003 fb51 	bl	c568 <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
    8ec6:	2200      	movs	r2, #0
    8ec8:	4b1a      	ldr	r3, [pc, #104]	; (8f34 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x98>)
    8eca:	f7f7 fb01 	bl	4d0 <__aeabi_dmul>
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
    8ece:	f003 fb83 	bl	c5d8 <round>
    8ed2:	f7f8 f921 	bl	1118 <__aeabi_d2lz>
    8ed6:	4606      	mov	r6, r0
    8ed8:	460f      	mov	r7, r1
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    8eda:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    8ede:	2300      	movs	r3, #0
    8ee0:	4282      	cmp	r2, r0
    8ee2:	418b      	sbcs	r3, r1
    8ee4:	db12      	blt.n	8f0c <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x70>
  if (q_fixed == (1ll << 31)) {
    8ee6:	2900      	cmp	r1, #0
    8ee8:	bf08      	it	eq
    8eea:	f1b0 4f00 	cmpeq.w	r0, #2147483648	; 0x80000000
    8eee:	d00f      	beq.n	8f10 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x74>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    8ef0:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
    8ef4:	f177 0300 	sbcs.w	r3, r7, #0
    8ef8:	da19      	bge.n	8f2e <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x92>
  if (*shift < -31) {
    8efa:	6823      	ldr	r3, [r4, #0]
    8efc:	f113 0f1f 	cmn.w	r3, #31
    8f00:	da02      	bge.n	8f08 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x6c>
    *shift = 0;
    8f02:	2300      	movs	r3, #0
    8f04:	6023      	str	r3, [r4, #0]
    q_fixed = 0;
    8f06:	2600      	movs	r6, #0
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
    8f08:	602e      	str	r6, [r5, #0]
    8f0a:	e7d5      	b.n	8eb8 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x1c>
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    8f0c:	f007 f8d3 	bl	100b6 <abort>
    q_fixed /= 2;
    8f10:	0fc9      	lsrs	r1, r1, #31
    8f12:	eb16 0b01 	adds.w	fp, r6, r1
    8f16:	f147 0c00 	adc.w	ip, r7, #0
    8f1a:	ea4f 025b 	mov.w	r2, fp, lsr #1
    8f1e:	ea42 76cc 	orr.w	r6, r2, ip, lsl #31
    8f22:	ea4f 076c 	mov.w	r7, ip, asr #1
    ++*shift;
    8f26:	6823      	ldr	r3, [r4, #0]
    8f28:	3301      	adds	r3, #1
    8f2a:	6023      	str	r3, [r4, #0]
    8f2c:	e7e0      	b.n	8ef0 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x54>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    8f2e:	f007 f8c2 	bl	100b6 <abort>
    8f32:	bf00      	nop
    8f34:	41e00000 	.word	0x41e00000

00008f38 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>:
  return kTfLiteOk;
}

TfLiteStatus CalculateActivationRangeQuantizedImpl(
    TfLiteContext* context, TfLiteFusedActivation activation, int32_t qmin,
    int32_t qmax, TfLiteTensor* output, int32_t* act_min, int32_t* act_max) {
    8f38:	b5f0      	push	{r4, r5, r6, r7, lr}
    8f3a:	b087      	sub	sp, #28
    8f3c:	4605      	mov	r5, r0
    8f3e:	460c      	mov	r4, r1
    8f40:	9203      	str	r2, [sp, #12]
    8f42:	9302      	str	r3, [sp, #8]
    8f44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  const auto scale = output->params.scale;
    8f46:	68de      	ldr	r6, [r3, #12]
  const auto zero_point = output->params.zero_point;
    8f48:	691f      	ldr	r7, [r3, #16]

  int32_t tmp_q;
  if (activation == kTfLiteActRelu) {
    8f4a:	2901      	cmp	r1, #1
    8f4c:	d00e      	beq.n	8f6c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x34>
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    *act_max = qmax;
  } else if (activation == kTfLiteActRelu6) {
    8f4e:	2903      	cmp	r1, #3
    8f50:	d042      	beq.n	8fd8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xa0>
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 6.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else if (activation == kTfLiteActReluN1To1) {
    8f52:	2902      	cmp	r1, #2
    8f54:	f000 80a7 	beq.w	90a6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16e>
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 1.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else {
    *act_min = qmin;
    8f58:	9b03      	ldr	r3, [sp, #12]
    8f5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8f5c:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    8f5e:	9b02      	ldr	r3, [sp, #8]
    8f60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8f62:	6013      	str	r3, [r2, #0]
  }
  return kTfLiteOk;
    8f64:	2400      	movs	r4, #0
}
    8f66:	4620      	mov	r0, r4
    8f68:	b007      	add	sp, #28
    8f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  const float tmp = TfLiteRound(f / scale);
    8f6c:	4631      	mov	r1, r6
    8f6e:	2000      	movs	r0, #0
    8f70:	f7f7 ff82 	bl	e78 <__aeabi_fdiv>
    8f74:	f7f7 fa54 	bl	420 <__aeabi_f2d>
    8f78:	f003 fb2e 	bl	c5d8 <round>
    8f7c:	f7f7 fd6a 	bl	a54 <__aeabi_d2f>
    8f80:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    8f82:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    8f86:	f7f8 f875 	bl	1074 <__aeabi_fcmpge>
    8f8a:	b160      	cbz	r0, 8fa6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
    8f8c:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    8f90:	4630      	mov	r0, r6
    8f92:	f7f8 f865 	bl	1060 <__aeabi_fcmple>
    8f96:	b130      	cbz	r0, 8fa6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
  q = zero_point + static_cast<int32_t>(tmp);
    8f98:	4630      	mov	r0, r6
    8f9a:	f7f8 f87f 	bl	109c <__aeabi_f2iz>
    8f9e:	4407      	add	r7, r0
    8fa0:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    8fa2:	2400      	movs	r4, #0
    8fa4:	e008      	b.n	8fb8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x80>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    8fa6:	696e      	ldr	r6, [r5, #20]
    8fa8:	4b73      	ldr	r3, [pc, #460]	; (9178 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    8faa:	9300      	str	r3, [sp, #0]
    8fac:	f240 1359 	movw	r3, #345	; 0x159
    8fb0:	4a72      	ldr	r2, [pc, #456]	; (917c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    8fb2:	4973      	ldr	r1, [pc, #460]	; (9180 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    8fb4:	4628      	mov	r0, r5
    8fb6:	47b0      	blx	r6
    TF_LITE_ENSURE_OK(context,
    8fb8:	2c00      	cmp	r4, #0
    8fba:	d1d4      	bne.n	8f66 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
    8fbc:	9a05      	ldr	r2, [sp, #20]
    8fbe:	9b03      	ldr	r3, [sp, #12]
    8fc0:	429a      	cmp	r2, r3
    8fc2:	dc07      	bgt.n	8fd4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x9c>
	return __b;
      return __a;
    8fc4:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    8fc6:	681b      	ldr	r3, [r3, #0]
    8fc8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8fca:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    8fcc:	9b02      	ldr	r3, [sp, #8]
    8fce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8fd0:	6013      	str	r3, [r2, #0]
    8fd2:	e7c8      	b.n	8f66 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    8fd4:	ab05      	add	r3, sp, #20
    8fd6:	e7f6      	b.n	8fc6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x8e>
  const float tmp = TfLiteRound(f / scale);
    8fd8:	4631      	mov	r1, r6
    8fda:	2000      	movs	r0, #0
    8fdc:	f7f7 ff4c 	bl	e78 <__aeabi_fdiv>
    8fe0:	f7f7 fa1e 	bl	420 <__aeabi_f2d>
    8fe4:	f003 faf8 	bl	c5d8 <round>
    8fe8:	f7f7 fd34 	bl	a54 <__aeabi_d2f>
    8fec:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    8fee:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    8ff2:	f7f8 f83f 	bl	1074 <__aeabi_fcmpge>
    8ff6:	b160      	cbz	r0, 9012 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
    8ff8:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    8ffc:	4620      	mov	r0, r4
    8ffe:	f7f8 f82f 	bl	1060 <__aeabi_fcmple>
    9002:	b130      	cbz	r0, 9012 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
  q = zero_point + static_cast<int32_t>(tmp);
    9004:	4620      	mov	r0, r4
    9006:	f7f8 f849 	bl	109c <__aeabi_f2iz>
    900a:	4438      	add	r0, r7
    900c:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    900e:	2400      	movs	r4, #0
    9010:	e009      	b.n	9026 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xee>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    9012:	696c      	ldr	r4, [r5, #20]
    9014:	4b58      	ldr	r3, [pc, #352]	; (9178 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9016:	9300      	str	r3, [sp, #0]
    9018:	f240 1359 	movw	r3, #345	; 0x159
    901c:	4a57      	ldr	r2, [pc, #348]	; (917c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    901e:	4958      	ldr	r1, [pc, #352]	; (9180 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    9020:	4628      	mov	r0, r5
    9022:	47a0      	blx	r4
    9024:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    9026:	2c00      	cmp	r4, #0
    9028:	d19d      	bne.n	8f66 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    902a:	9a03      	ldr	r2, [sp, #12]
    902c:	9b05      	ldr	r3, [sp, #20]
    902e:	429a      	cmp	r2, r3
    9030:	db1f      	blt.n	9072 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13a>
      return __a;
    9032:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    9034:	681b      	ldr	r3, [r3, #0]
    9036:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9038:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    903a:	4631      	mov	r1, r6
    903c:	4851      	ldr	r0, [pc, #324]	; (9184 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x24c>)
    903e:	f7f7 ff1b 	bl	e78 <__aeabi_fdiv>
    9042:	f7f7 f9ed 	bl	420 <__aeabi_f2d>
    9046:	f003 fac7 	bl	c5d8 <round>
    904a:	f7f7 fd03 	bl	a54 <__aeabi_d2f>
    904e:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    9050:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    9054:	f7f8 f80e 	bl	1074 <__aeabi_fcmpge>
    9058:	b168      	cbz	r0, 9076 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
    905a:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    905e:	4630      	mov	r0, r6
    9060:	f7f7 fffe 	bl	1060 <__aeabi_fcmple>
    9064:	b138      	cbz	r0, 9076 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
  q = zero_point + static_cast<int32_t>(tmp);
    9066:	4630      	mov	r0, r6
    9068:	f7f8 f818 	bl	109c <__aeabi_f2iz>
    906c:	4407      	add	r7, r0
    906e:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    9070:	e00b      	b.n	908a <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x152>
	return __b;
    9072:	ab05      	add	r3, sp, #20
    9074:	e7de      	b.n	9034 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xfc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    9076:	696c      	ldr	r4, [r5, #20]
    9078:	4b3f      	ldr	r3, [pc, #252]	; (9178 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    907a:	9300      	str	r3, [sp, #0]
    907c:	f240 1359 	movw	r3, #345	; 0x159
    9080:	4a3e      	ldr	r2, [pc, #248]	; (917c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    9082:	493f      	ldr	r1, [pc, #252]	; (9180 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    9084:	4628      	mov	r0, r5
    9086:	47a0      	blx	r4
    9088:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    908a:	2c00      	cmp	r4, #0
    908c:	f47f af6b 	bne.w	8f66 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    9090:	9a05      	ldr	r2, [sp, #20]
    9092:	9b02      	ldr	r3, [sp, #8]
    9094:	429a      	cmp	r2, r3
    9096:	db04      	blt.n	90a2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16a>
      return __a;
    9098:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    909a:	681b      	ldr	r3, [r3, #0]
    909c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    909e:	6013      	str	r3, [r2, #0]
    90a0:	e761      	b.n	8f66 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    90a2:	ab05      	add	r3, sp, #20
    90a4:	e7f9      	b.n	909a <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x162>
  const float tmp = TfLiteRound(f / scale);
    90a6:	4631      	mov	r1, r6
    90a8:	4837      	ldr	r0, [pc, #220]	; (9188 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x250>)
    90aa:	f7f7 fee5 	bl	e78 <__aeabi_fdiv>
    90ae:	f7f7 f9b7 	bl	420 <__aeabi_f2d>
    90b2:	f003 fa91 	bl	c5d8 <round>
    90b6:	f7f7 fccd 	bl	a54 <__aeabi_d2f>
    90ba:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    90bc:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    90c0:	f7f7 ffd8 	bl	1074 <__aeabi_fcmpge>
    90c4:	b160      	cbz	r0, 90e0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
    90c6:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    90ca:	4620      	mov	r0, r4
    90cc:	f7f7 ffc8 	bl	1060 <__aeabi_fcmple>
    90d0:	b130      	cbz	r0, 90e0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
  q = zero_point + static_cast<int32_t>(tmp);
    90d2:	4620      	mov	r0, r4
    90d4:	f7f7 ffe2 	bl	109c <__aeabi_f2iz>
    90d8:	4438      	add	r0, r7
    90da:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    90dc:	2400      	movs	r4, #0
    90de:	e009      	b.n	90f4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1bc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    90e0:	696c      	ldr	r4, [r5, #20]
    90e2:	4b25      	ldr	r3, [pc, #148]	; (9178 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    90e4:	9300      	str	r3, [sp, #0]
    90e6:	f240 1359 	movw	r3, #345	; 0x159
    90ea:	4a24      	ldr	r2, [pc, #144]	; (917c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    90ec:	4924      	ldr	r1, [pc, #144]	; (9180 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    90ee:	4628      	mov	r0, r5
    90f0:	47a0      	blx	r4
    90f2:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    90f4:	2c00      	cmp	r4, #0
    90f6:	f47f af36 	bne.w	8f66 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    90fa:	9a03      	ldr	r2, [sp, #12]
    90fc:	9b05      	ldr	r3, [sp, #20]
    90fe:	429a      	cmp	r2, r3
    9100:	db20      	blt.n	9144 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x20c>
      return __a;
    9102:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    9104:	681b      	ldr	r3, [r3, #0]
    9106:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9108:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    910a:	4631      	mov	r1, r6
    910c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
    9110:	f7f7 feb2 	bl	e78 <__aeabi_fdiv>
    9114:	f7f7 f984 	bl	420 <__aeabi_f2d>
    9118:	f003 fa5e 	bl	c5d8 <round>
    911c:	f7f7 fc9a 	bl	a54 <__aeabi_d2f>
    9120:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    9122:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    9126:	f7f7 ffa5 	bl	1074 <__aeabi_fcmpge>
    912a:	b168      	cbz	r0, 9148 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
    912c:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9130:	4630      	mov	r0, r6
    9132:	f7f7 ff95 	bl	1060 <__aeabi_fcmple>
    9136:	b138      	cbz	r0, 9148 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
  q = zero_point + static_cast<int32_t>(tmp);
    9138:	4630      	mov	r0, r6
    913a:	f7f7 ffaf 	bl	109c <__aeabi_f2iz>
    913e:	4407      	add	r7, r0
    9140:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    9142:	e00b      	b.n	915c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x224>
	return __b;
    9144:	ab05      	add	r3, sp, #20
    9146:	e7dd      	b.n	9104 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1cc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    9148:	696c      	ldr	r4, [r5, #20]
    914a:	4b0b      	ldr	r3, [pc, #44]	; (9178 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    914c:	9300      	str	r3, [sp, #0]
    914e:	f240 1359 	movw	r3, #345	; 0x159
    9152:	4a0a      	ldr	r2, [pc, #40]	; (917c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    9154:	490a      	ldr	r1, [pc, #40]	; (9180 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    9156:	4628      	mov	r0, r5
    9158:	47a0      	blx	r4
    915a:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    915c:	2c00      	cmp	r4, #0
    915e:	f47f af02 	bne.w	8f66 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    9162:	9a05      	ldr	r2, [sp, #20]
    9164:	9b02      	ldr	r3, [sp, #8]
    9166:	429a      	cmp	r2, r3
    9168:	db04      	blt.n	9174 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x23c>
      return __a;
    916a:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    916c:	681b      	ldr	r3, [r3, #0]
    916e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9170:	6013      	str	r3, [r2, #0]
    9172:	e6f8      	b.n	8f66 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    9174:	ab05      	add	r3, sp, #20
    9176:	e7f9      	b.n	916c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x234>
    9178:	0005702c 	.word	0x0005702c
    917c:	00056fe0 	.word	0x00056fe0
    9180:	00056ddc 	.word	0x00056ddc
    9184:	40c00000 	.word	0x40c00000
    9188:	bf800000 	.word	0xbf800000

0000918c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:
                                              double* multiplier) {
    918c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9190:	b082      	sub	sp, #8
    9192:	4680      	mov	r8, r0
    9194:	4608      	mov	r0, r1
    9196:	461d      	mov	r5, r3
      static_cast<double>(input->params.scale * filter->params.scale);
    9198:	68d1      	ldr	r1, [r2, #12]
    919a:	68c0      	ldr	r0, [r0, #12]
    919c:	f7f7 fdb8 	bl	d10 <__aeabi_fmul>
    91a0:	4604      	mov	r4, r0
  const double input_product_scale =
    91a2:	f7f7 f93d 	bl	420 <__aeabi_f2d>
    91a6:	4606      	mov	r6, r0
    91a8:	460f      	mov	r7, r1
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    91aa:	2100      	movs	r1, #0
    91ac:	4620      	mov	r0, r4
    91ae:	f7f7 ff61 	bl	1074 <__aeabi_fcmpge>
    91b2:	b178      	cbz	r0, 91d4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x48>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
    91b4:	68e8      	ldr	r0, [r5, #12]
    91b6:	f7f7 f933 	bl	420 <__aeabi_f2d>
    91ba:	4602      	mov	r2, r0
    91bc:	460b      	mov	r3, r1
    91be:	4630      	mov	r0, r6
    91c0:	4639      	mov	r1, r7
    91c2:	f7f7 faaf 	bl	724 <__aeabi_ddiv>
    91c6:	9b08      	ldr	r3, [sp, #32]
    91c8:	e9c3 0100 	strd	r0, r1, [r3]
  return kTfLiteOk;
    91cc:	2000      	movs	r0, #0
}
    91ce:	b002      	add	sp, #8
    91d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    91d4:	f8d8 4014 	ldr.w	r4, [r8, #20]
    91d8:	4b04      	ldr	r3, [pc, #16]	; (91ec <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x60>)
    91da:	9300      	str	r3, [sp, #0]
    91dc:	f240 134b 	movw	r3, #331	; 0x14b
    91e0:	4a03      	ldr	r2, [pc, #12]	; (91f0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x64>)
    91e2:	4904      	ldr	r1, [pc, #16]	; (91f4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x68>)
    91e4:	4640      	mov	r0, r8
    91e6:	47a0      	blx	r4
    91e8:	2001      	movs	r0, #1
    91ea:	e7f0      	b.n	91ce <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x42>
    91ec:	00057054 	.word	0x00057054
    91f0:	00056fe0 	.word	0x00056fe0
    91f4:	00056ddc 	.word	0x00056ddc

000091f8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
    91f8:	b570      	push	{r4, r5, r6, lr}
    91fa:	b084      	sub	sp, #16
    91fc:	4614      	mov	r4, r2
    91fe:	461d      	mov	r5, r3
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
    9200:	7813      	ldrb	r3, [r2, #0]
    9202:	2b03      	cmp	r3, #3
    9204:	d00d      	beq.n	9222 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x2a>
    qmin = std::numeric_limits<uint8_t>::min();
    qmax = std::numeric_limits<uint8_t>::max();
  } else if (output->type == kTfLiteInt8) {
    9206:	2b09      	cmp	r3, #9
    9208:	d00e      	beq.n	9228 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x30>
    qmin = std::numeric_limits<int8_t>::min();
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
    920a:	2b07      	cmp	r3, #7
    920c:	d017      	beq.n	923e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x46>
    qmin = std::numeric_limits<int16_t>::min();
    qmax = std::numeric_limits<int16_t>::max();
  } else {
    TF_LITE_ENSURE(context, false);
    920e:	6944      	ldr	r4, [r0, #20]
    9210:	4b0d      	ldr	r3, [pc, #52]	; (9248 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x50>)
    9212:	9300      	str	r3, [sp, #0]
    9214:	f240 1391 	movw	r3, #401	; 0x191
    9218:	4a0c      	ldr	r2, [pc, #48]	; (924c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x54>)
    921a:	490d      	ldr	r1, [pc, #52]	; (9250 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x58>)
    921c:	47a0      	blx	r4
    921e:	2001      	movs	r0, #1
    9220:	e00b      	b.n	923a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x42>
    qmax = std::numeric_limits<uint8_t>::max();
    9222:	23ff      	movs	r3, #255	; 0xff
    qmin = std::numeric_limits<uint8_t>::min();
    9224:	2200      	movs	r2, #0
    9226:	e002      	b.n	922e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    qmax = std::numeric_limits<int8_t>::max();
    9228:	237f      	movs	r3, #127	; 0x7f
    qmin = std::numeric_limits<int8_t>::min();
    922a:	f06f 027f 	mvn.w	r2, #127	; 0x7f
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
    922e:	9e08      	ldr	r6, [sp, #32]
    9230:	9602      	str	r6, [sp, #8]
    9232:	9501      	str	r5, [sp, #4]
    9234:	9400      	str	r4, [sp, #0]
    9236:	f7ff fe7f 	bl	8f38 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>
                                               output, act_min, act_max);
}
    923a:	b004      	add	sp, #16
    923c:	bd70      	pop	{r4, r5, r6, pc}
    qmax = std::numeric_limits<int16_t>::max();
    923e:	f647 73ff 	movw	r3, #32767	; 0x7fff
    qmin = std::numeric_limits<int16_t>::min();
    9242:	4a04      	ldr	r2, [pc, #16]	; (9254 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x5c>)
    9244:	e7f3      	b.n	922e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    9246:	bf00      	nop
    9248:	00057094 	.word	0x00057094
    924c:	00056fe0 	.word	0x00056fe0
    9250:	00056ddc 	.word	0x00056ddc
    9254:	ffff8000 	.word	0xffff8000

00009258 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
    9258:	b508      	push	{r3, lr}
    925a:	4613      	mov	r3, r2
  switch (tensor_type) {
    925c:	280f      	cmp	r0, #15
    925e:	d848      	bhi.n	92f2 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x9a>
    9260:	e8df f000 	tbb	[pc, r0]
    9264:	1f17080c 	.word	0x1f17080c
    9268:	13332f27 	.word	0x13332f27
    926c:	3b0f2337 	.word	0x3b0f2337
    9270:	1b433f2b 	.word	0x1b433f2b
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
    9274:	230a      	movs	r3, #10
    9276:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9278:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
    927a:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat32;
    927c:	2301      	movs	r3, #1
    927e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9280:	e7fb      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteFloat64;
    9282:	230b      	movs	r3, #11
    9284:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9286:	2000      	movs	r0, #0
    9288:	e7f7      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt16;
    928a:	2307      	movs	r3, #7
    928c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    928e:	2000      	movs	r0, #0
    9290:	e7f3      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt32;
    9292:	2302      	movs	r3, #2
    9294:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9296:	2000      	movs	r0, #0
    9298:	e7ef      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt32;
    929a:	2310      	movs	r3, #16
    929c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    929e:	2000      	movs	r0, #0
    92a0:	e7eb      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt8;
    92a2:	2303      	movs	r3, #3
    92a4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92a6:	2000      	movs	r0, #0
    92a8:	e7e7      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt8;
    92aa:	2309      	movs	r3, #9
    92ac:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92ae:	2000      	movs	r0, #0
    92b0:	e7e3      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt64;
    92b2:	2304      	movs	r3, #4
    92b4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92b6:	2000      	movs	r0, #0
    92b8:	e7df      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt64;
    92ba:	230d      	movs	r3, #13
    92bc:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92be:	2000      	movs	r0, #0
    92c0:	e7db      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteString;
    92c2:	2305      	movs	r3, #5
    92c4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92c6:	2000      	movs	r0, #0
    92c8:	e7d7      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteBool;
    92ca:	2306      	movs	r3, #6
    92cc:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92ce:	2000      	movs	r0, #0
    92d0:	e7d3      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex64;
    92d2:	2308      	movs	r3, #8
    92d4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92d6:	2000      	movs	r0, #0
    92d8:	e7cf      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex128;
    92da:	230c      	movs	r3, #12
    92dc:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92de:	2000      	movs	r0, #0
    92e0:	e7cb      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteResource;
    92e2:	230e      	movs	r3, #14
    92e4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92e6:	2000      	movs	r0, #0
    92e8:	e7c7      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteVariant;
    92ea:	230f      	movs	r3, #15
    92ec:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92ee:	2000      	movs	r0, #0
    92f0:	e7c3      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteNoType;
    92f2:	2200      	movs	r2, #0
    92f4:	700a      	strb	r2, [r1, #0]
      TF_LITE_REPORT_ERROR(error_reporter,
    92f6:	4602      	mov	r2, r0
    92f8:	4902      	ldr	r1, [pc, #8]	; (9304 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xac>)
    92fa:	4618      	mov	r0, r3
    92fc:	f006 fb33 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    9300:	2001      	movs	r0, #1
    9302:	e7ba      	b.n	927a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
    9304:	0005709c 	.word	0x0005709c

00009308 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseFullyConnected(const Operator* op,
                                 ErrorReporter* error_reporter,
                                 BuiltinDataAllocator* allocator,
                                 void** builtin_data) {
    9308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    930c:	b084      	sub	sp, #16
    930e:	4604      	mov	r4, r0
    9310:	4688      	mov	r8, r1
    9312:	4616      	mov	r6, r2
    9314:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9316:	f006 fb14 	bl	f942 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
  template <typename T>
  T* AllocatePOD() {
    // TODO(b/154346074): Change this to is_trivially_destructible when all
    // platform targets support that properly.
    static_assert(std::is_pod<T>::value, "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    931a:	6833      	ldr	r3, [r6, #0]
    931c:	681b      	ldr	r3, [r3, #0]
    931e:	2201      	movs	r2, #1
    9320:	2104      	movs	r1, #4
    9322:	4630      	mov	r0, r6
    9324:	4798      	blx	r3
    return new (allocated_memory) T();
    9326:	4605      	mov	r5, r0
    9328:	b108      	cbz	r0, 932e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x26>
    932a:	2300      	movs	r3, #0
    932c:	6003      	str	r3, [r0, #0]
      constexpr _Head_base(const _Head_base&) = default;
      constexpr _Head_base(_Head_base&&) = default;

      template<typename _UHead>
        constexpr _Head_base(_UHead&& __h)
	: _M_head_impl(std::forward<_UHead>(__h)) { }
    932e:	9602      	str	r6, [sp, #8]
    9330:	9503      	str	r5, [sp, #12]
  SafeBuiltinDataAllocator safe_allocator(allocator);

  std::unique_ptr<TfLiteFullyConnectedParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteFullyConnectedParams>();
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9332:	b305      	cbz	r5, 9376 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6e>
    return data_ - ReadScalar<soffset_t>(data_);
    9334:	4620      	mov	r0, r4
    9336:	f004 fc2b 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    933a:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    933c:	4630      	mov	r0, r6
    933e:	f004 fc2d 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9342:	280a      	cmp	r0, #10
    9344:	d924      	bls.n	9390 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x88>
    9346:	f106 000a 	add.w	r0, r6, #10
    934a:	f004 fc27 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    934e:	b308      	cbz	r0, 9394 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
    9350:	4420      	add	r0, r4
    9352:	f005 fedc 	bl	f10e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
    9356:	2808      	cmp	r0, #8
    9358:	d128      	bne.n	93ac <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    return data_ - ReadScalar<soffset_t>(data_);
    935a:	4620      	mov	r0, r4
    935c:	f004 fc18 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9360:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9362:	4630      	mov	r0, r6
    9364:	f004 fc1a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9368:	280c      	cmp	r0, #12
    936a:	d915      	bls.n	9398 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x90>
    936c:	f106 000c 	add.w	r0, r6, #12
    9370:	f004 fc14 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9374:	e011      	b.n	939a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x92>
    9376:	4b4c      	ldr	r3, [pc, #304]	; (94a8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a0>)
    9378:	9301      	str	r3, [sp, #4]
    937a:	f240 531d 	movw	r3, #1309	; 0x51d
    937e:	9300      	str	r3, [sp, #0]
    9380:	4b4a      	ldr	r3, [pc, #296]	; (94ac <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a4>)
    9382:	4a4b      	ldr	r2, [pc, #300]	; (94b0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a8>)
    9384:	4641      	mov	r1, r8
    9386:	4640      	mov	r0, r8
    9388:	f006 fafc 	bl	f984 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    938c:	2401      	movs	r4, #1
    938e:	e07d      	b.n	948c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
    9390:	2000      	movs	r0, #0
    9392:	e7dc      	b.n	934e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9394:	2000      	movs	r0, #0
    9396:	e7de      	b.n	9356 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9398:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    939a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    939c:	b120      	cbz	r0, 93a8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    939e:	4620      	mov	r0, r4
    93a0:	f004 fbf0 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    93a4:	4404      	add	r4, r0
    93a6:	e002      	b.n	93ae <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    93a8:	2400      	movs	r4, #0
    93aa:	e000      	b.n	93ae <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    93ac:	2400      	movs	r4, #0

  const FullyConnectedOptions* schema_params =
      op->builtin_options_as_FullyConnectedOptions();

  if (schema_params != nullptr) {
    93ae:	2c00      	cmp	r4, #0
    93b0:	d069      	beq.n	9486 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
    93b2:	4626      	mov	r6, r4
    return data_ - ReadScalar<soffset_t>(data_);
    93b4:	4620      	mov	r0, r4
    93b6:	f004 fbeb 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    93ba:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    93bc:	4620      	mov	r0, r4
    93be:	f004 fbed 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    93c2:	2804      	cmp	r0, #4
    93c4:	d903      	bls.n	93ce <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    93c6:	1d20      	adds	r0, r4, #4
    93c8:	f004 fbe8 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    93cc:	e000      	b.n	93d0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
    93ce:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    93d0:	b118      	cbz	r0, 93da <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    93d2:	4430      	add	r0, r6
    93d4:	f005 fdd8 	bl	ef88 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    93d8:	e000      	b.n	93dc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
    93da:	2000      	movs	r0, #0
    params->activation =
        ConvertActivation(schema_params->fused_activation_function());
    93dc:	b2c0      	uxtb	r0, r0
    93de:	f006 faa6 	bl	f92e <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    93e2:	7028      	strb	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    93e4:	4630      	mov	r0, r6
    93e6:	f004 fbd3 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    93ea:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    93ec:	4620      	mov	r0, r4
    93ee:	f004 fbd5 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    93f2:	2808      	cmp	r0, #8
    93f4:	d904      	bls.n	9400 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>
    93f6:	f104 0008 	add.w	r0, r4, #8
    93fa:	f004 fbcf 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    93fe:	e000      	b.n	9402 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    9400:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9402:	b118      	cbz	r0, 940c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
    9404:	4430      	add	r0, r6
    9406:	f005 fe82 	bl	f10e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    940a:	e000      	b.n	940e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    940c:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
    940e:	3800      	subs	r0, #0
    9410:	bf18      	it	ne
    9412:	2001      	movne	r0, #1
    params->keep_num_dims = schema_params->keep_num_dims();
    9414:	70a8      	strb	r0, [r5, #2]
    return data_ - ReadScalar<soffset_t>(data_);
    9416:	4630      	mov	r0, r6
    9418:	f004 fbba 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    941c:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    941e:	4620      	mov	r0, r4
    9420:	f004 fbbc 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9424:	280a      	cmp	r0, #10
    9426:	d904      	bls.n	9432 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12a>
    9428:	f104 000a 	add.w	r0, r4, #10
    942c:	f004 fbb6 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9430:	e000      	b.n	9434 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    9432:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9434:	b118      	cbz	r0, 943e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x136>
    9436:	4430      	add	r0, r6
    9438:	f005 fe69 	bl	f10e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    943c:	e000      	b.n	9440 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x138>
    943e:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
    9440:	3800      	subs	r0, #0
    9442:	bf18      	it	ne
    9444:	2001      	movne	r0, #1
    params->asymmetric_quantize_inputs =
    9446:	70e8      	strb	r0, [r5, #3]
    return data_ - ReadScalar<soffset_t>(data_);
    9448:	4630      	mov	r0, r6
    944a:	f004 fba1 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    944e:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9450:	4620      	mov	r0, r4
    9452:	f004 fba3 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9456:	2806      	cmp	r0, #6
    9458:	d903      	bls.n	9462 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15a>
    945a:	1da0      	adds	r0, r4, #6
    945c:	f004 fb9e 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9460:	e000      	b.n	9464 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15c>
    9462:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9464:	b118      	cbz	r0, 946e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x166>
    9466:	4430      	add	r0, r6
    9468:	f005 fd8e 	bl	ef88 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    946c:	e000      	b.n	9470 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>
    946e:	2000      	movs	r0, #0
        schema_params->asymmetric_quantize_inputs();

    switch (schema_params->weights_format()) {
    9470:	b138      	cbz	r0, 9482 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17a>
    9472:	2801      	cmp	r0, #1
    9474:	d014      	beq.n	94a0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x198>
      case FullyConnectedOptionsWeightsFormat_SHUFFLED4x16INT8:
        params->weights_format =
            kTfLiteFullyConnectedWeightsFormatShuffled4x16Int8;
        break;
      default:
        TF_LITE_REPORT_ERROR(error_reporter,
    9476:	490f      	ldr	r1, [pc, #60]	; (94b4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>)
    9478:	4640      	mov	r0, r8
    947a:	f006 fa74 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Unhandled fully-connected weights format.");
        return kTfLiteError;
    947e:	2401      	movs	r4, #1
    9480:	e004      	b.n	948c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
    9482:	2300      	movs	r3, #0
    9484:	706b      	strb	r3, [r5, #1]
      /// Release ownership of any stored pointer.
      pointer
      release() noexcept
      {
	pointer __p = get();
	_M_t._M_ptr() = pointer();
    9486:	2400      	movs	r4, #0
    9488:	9403      	str	r4, [sp, #12]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
    948a:	603d      	str	r5, [r7, #0]
	if (__ptr != nullptr)
    948c:	9903      	ldr	r1, [sp, #12]
    948e:	b119      	cbz	r1, 9498 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x190>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9490:	9802      	ldr	r0, [sp, #8]
    9492:	6803      	ldr	r3, [r0, #0]
    9494:	685b      	ldr	r3, [r3, #4]
    9496:	4798      	blx	r3
  return kTfLiteOk;
}
    9498:	4620      	mov	r0, r4
    949a:	b004      	add	sp, #16
    949c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        params->weights_format =
    94a0:	2301      	movs	r3, #1
    94a2:	706b      	strb	r3, [r5, #1]
        break;
    94a4:	e7ef      	b.n	9486 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    94a6:	bf00      	nop
    94a8:	00057118 	.word	0x00057118
    94ac:	000570c0 	.word	0x000570c0
    94b0:	00056ddc 	.word	0x00056ddc
    94b4:	0005712c 	.word	0x0005712c

000094b8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(
    const OperatorCode* opcode, const OpResolver& op_resolver,
    ErrorReporter* error_reporter, const TfLiteRegistration** registration) {
    94b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    94bc:	4604      	mov	r4, r0
    94be:	4688      	mov	r8, r1
    94c0:	4691      	mov	r9, r2
    94c2:	461e      	mov	r6, r3
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
    94c4:	2300      	movs	r3, #0
    94c6:	6033      	str	r3, [r6, #0]
  auto builtin_code = GetBuiltinCode(opcode);
    94c8:	f006 fa6b 	bl	f9a2 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
    94cc:	4605      	mov	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    94ce:	4620      	mov	r0, r4
    94d0:	f004 fb5e 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    94d4:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    94d6:	4638      	mov	r0, r7
    94d8:	f004 fb60 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    94dc:	2808      	cmp	r0, #8
    94de:	d904      	bls.n	94ea <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x32>
    94e0:	f107 0008 	add.w	r0, r7, #8
    94e4:	f004 fb5a 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    94e8:	e000      	b.n	94ec <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x34>
    94ea:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    94ec:	b120      	cbz	r0, 94f8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x40>
    94ee:	4420      	add	r0, r4
    94f0:	f004 fb4e 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    94f4:	4607      	mov	r7, r0
    94f6:	e000      	b.n	94fa <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x42>
    94f8:	2701      	movs	r7, #1
  int version = opcode->version();

  if (builtin_code > BuiltinOperator_MAX) {
    94fa:	2d91      	cmp	r5, #145	; 0x91
    94fc:	d80d      	bhi.n	951a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x62>
        error_reporter,
        "Op builtin_code out of range: %d. Are you using old TFLite binary "
        "with newer model?",
        builtin_code);
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
    94fe:	2d20      	cmp	r5, #32
    9500:	d01c      	beq.n	953c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x84>
    *registration = op_resolver.FindOp(builtin_code, version);
    9502:	f8d8 3000 	ldr.w	r3, [r8]
    9506:	681b      	ldr	r3, [r3, #0]
    9508:	463a      	mov	r2, r7
    950a:	4629      	mov	r1, r5
    950c:	4640      	mov	r0, r8
    950e:	4798      	blx	r3
    9510:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    9512:	b148      	cbz	r0, 9528 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x70>
  TfLiteStatus status = kTfLiteOk;
    9514:	2000      	movs	r0, #0
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
    9516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    TF_LITE_REPORT_ERROR(
    951a:	462a      	mov	r2, r5
    951c:	491c      	ldr	r1, [pc, #112]	; (9590 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd8>)
    951e:	4648      	mov	r0, r9
    9520:	f006 fa21 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    9524:	2001      	movs	r0, #1
    9526:	e7f6      	b.n	9516 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      TF_LITE_REPORT_ERROR(
    9528:	463b      	mov	r3, r7
    952a:	4a1a      	ldr	r2, [pc, #104]	; (9594 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xdc>)
    952c:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
    9530:	4919      	ldr	r1, [pc, #100]	; (9598 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe0>)
    9532:	4648      	mov	r0, r9
    9534:	f006 fa17 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      status = kTfLiteError;
    9538:	2001      	movs	r0, #1
    953a:	e7ec      	b.n	9516 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return data_ - ReadScalar<soffset_t>(data_);
    953c:	4620      	mov	r0, r4
    953e:	f004 fb27 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9542:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9544:	4628      	mov	r0, r5
    9546:	f004 fb29 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    954a:	2806      	cmp	r0, #6
    954c:	d914      	bls.n	9578 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc0>
    954e:	1da8      	adds	r0, r5, #6
    9550:	f004 fb24 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9554:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9556:	b188      	cbz	r0, 957c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc4>
    9558:	4620      	mov	r0, r4
    955a:	f004 fb13 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    955e:	1821      	adds	r1, r4, r0
  } else if (!opcode->custom_code()) {
    9560:	b171      	cbz	r1, 9580 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc8>
    *registration = op_resolver.FindOp(name, version);
    9562:	f8d8 3000 	ldr.w	r3, [r8]
    9566:	685b      	ldr	r3, [r3, #4]
    9568:	463a      	mov	r2, r7
    956a:	3104      	adds	r1, #4
    956c:	4640      	mov	r0, r8
    956e:	4798      	blx	r3
    9570:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    9572:	b158      	cbz	r0, 958c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
  TfLiteStatus status = kTfLiteOk;
    9574:	2000      	movs	r0, #0
    9576:	e7ce      	b.n	9516 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9578:	2000      	movs	r0, #0
    957a:	e7eb      	b.n	9554 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x9c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    957c:	2100      	movs	r1, #0
    957e:	e7ef      	b.n	9560 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xa8>
    TF_LITE_REPORT_ERROR(
    9580:	4906      	ldr	r1, [pc, #24]	; (959c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe4>)
    9582:	4648      	mov	r0, r9
    9584:	f006 f9ef 	bl	f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    9588:	2001      	movs	r0, #1
    958a:	e7c4      	b.n	9516 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      status = kTfLiteError;
    958c:	2001      	movs	r0, #1
    958e:	e7c2      	b.n	9516 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    9590:	00057158 	.word	0x00057158
    9594:	00056088 	.word	0x00056088
    9598:	000571ac 	.word	0x000571ac
    959c:	00057250 	.word	0x00057250

000095a0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>:
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
    95a0:	2801      	cmp	r0, #1
    95a2:	d009      	beq.n	95b8 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x18>
    *activation_min = 0;
    *activation_max = std::numeric_limits<T>::max();
  } else if (activation == kTfLiteActRelu6) {
    95a4:	2803      	cmp	r0, #3
    95a6:	d00c      	beq.n	95c2 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x22>
    *activation_min = 0;
    *activation_max = 6;
  } else if (activation == kTfLiteActReluN1To1) {
    95a8:	2802      	cmp	r0, #2
    95aa:	d00f      	beq.n	95cc <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x2c>
    *activation_min = -1;
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    95ac:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
    95b0:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    95b2:	4b09      	ldr	r3, [pc, #36]	; (95d8 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    95b4:	6013      	str	r3, [r2, #0]
  }
}
    95b6:	4770      	bx	lr
    *activation_min = 0;
    95b8:	2300      	movs	r3, #0
    95ba:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    95bc:	4b06      	ldr	r3, [pc, #24]	; (95d8 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    95be:	6013      	str	r3, [r2, #0]
    95c0:	4770      	bx	lr
    *activation_min = 0;
    95c2:	2300      	movs	r3, #0
    95c4:	600b      	str	r3, [r1, #0]
    *activation_max = 6;
    95c6:	4b05      	ldr	r3, [pc, #20]	; (95dc <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x3c>)
    95c8:	6013      	str	r3, [r2, #0]
    95ca:	4770      	bx	lr
    *activation_min = -1;
    95cc:	4b04      	ldr	r3, [pc, #16]	; (95e0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x40>)
    95ce:	600b      	str	r3, [r1, #0]
    *activation_max = 1;
    95d0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    95d4:	6013      	str	r3, [r2, #0]
    95d6:	4770      	bx	lr
    95d8:	7f7fffff 	.word	0x7f7fffff
    95dc:	40c00000 	.word	0x40c00000
    95e0:	bf800000 	.word	0xbf800000

000095e4 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    95e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    95e8:	b085      	sub	sp, #20
  TFLITE_DCHECK(node->user_data != nullptr);
    95ea:	690e      	ldr	r6, [r1, #16]
    95ec:	b1ae      	cbz	r6, 961a <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x36>
    95ee:	4605      	mov	r5, r0
    95f0:	460c      	mov	r4, r1
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    95f2:	680b      	ldr	r3, [r1, #0]
    95f4:	681b      	ldr	r3, [r3, #0]
  OpData* data = static_cast<OpData*>(node->user_data);

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
    95f6:	2b01      	cmp	r3, #1
    95f8:	d011      	beq.n	961e <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x3a>
    95fa:	6946      	ldr	r6, [r0, #20]
    95fc:	2401      	movs	r4, #1
    95fe:	9403      	str	r4, [sp, #12]
    9600:	9302      	str	r3, [sp, #8]
    9602:	4b40      	ldr	r3, [pc, #256]	; (9704 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    9604:	9301      	str	r3, [sp, #4]
    9606:	4b40      	ldr	r3, [pc, #256]	; (9708 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x124>)
    9608:	9300      	str	r3, [sp, #0]
    960a:	2332      	movs	r3, #50	; 0x32
    960c:	4a3f      	ldr	r2, [pc, #252]	; (970c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    960e:	4940      	ldr	r1, [pc, #256]	; (9710 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x12c>)
    9610:	47b0      	blx	r6
    9612:	4620      	mov	r0, r4

  data->quantization_params.zero_point = input->params.zero_point;
  data->quantization_params.scale = static_cast<double>(input->params.scale);
  data->output_zero_point = output->params.zero_point;
  return kTfLiteOk;
}
    9614:	b005      	add	sp, #20
    9616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TFLITE_DCHECK(node->user_data != nullptr);
    961a:	f006 fd4c 	bl	100b6 <abort>
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    961e:	684b      	ldr	r3, [r1, #4]
    9620:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    9622:	2b01      	cmp	r3, #1
    9624:	d00d      	beq.n	9642 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x5e>
    9626:	6946      	ldr	r6, [r0, #20]
    9628:	2401      	movs	r4, #1
    962a:	9403      	str	r4, [sp, #12]
    962c:	9302      	str	r3, [sp, #8]
    962e:	4b35      	ldr	r3, [pc, #212]	; (9704 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    9630:	9301      	str	r3, [sp, #4]
    9632:	4b38      	ldr	r3, [pc, #224]	; (9714 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x130>)
    9634:	9300      	str	r3, [sp, #0]
    9636:	2333      	movs	r3, #51	; 0x33
    9638:	4a34      	ldr	r2, [pc, #208]	; (970c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    963a:	4935      	ldr	r1, [pc, #212]	; (9710 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x12c>)
    963c:	47b0      	blx	r6
    963e:	4620      	mov	r0, r4
    9640:	e7e8      	b.n	9614 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  const TfLiteTensor* input = GetInput(context, node, 0);
    9642:	2200      	movs	r2, #0
    9644:	f006 f931 	bl	f8aa <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    9648:	4607      	mov	r7, r0
    964a:	b1b8      	cbz	r0, 967c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x98>
  TfLiteTensor* output = GetOutput(context, node, 0);
    964c:	2200      	movs	r2, #0
    964e:	4621      	mov	r1, r4
    9650:	4628      	mov	r0, r5
    9652:	f006 f949 	bl	f8e8 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    9656:	4604      	mov	r4, r0
    9658:	b1d0      	cbz	r0, 9690 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xac>
  TF_LITE_ENSURE(context, input->type == kTfLiteUInt8 ||
    965a:	783b      	ldrb	r3, [r7, #0]
    965c:	2b03      	cmp	r3, #3
    965e:	d021      	beq.n	96a4 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xc0>
    9660:	2b09      	cmp	r3, #9
    9662:	d01f      	beq.n	96a4 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xc0>
    9664:	2b07      	cmp	r3, #7
    9666:	d01d      	beq.n	96a4 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xc0>
    9668:	696c      	ldr	r4, [r5, #20]
    966a:	4b2b      	ldr	r3, [pc, #172]	; (9718 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x134>)
    966c:	9300      	str	r3, [sp, #0]
    966e:	233b      	movs	r3, #59	; 0x3b
    9670:	4a26      	ldr	r2, [pc, #152]	; (970c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    9672:	492a      	ldr	r1, [pc, #168]	; (971c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    9674:	4628      	mov	r0, r5
    9676:	47a0      	blx	r4
    9678:	2001      	movs	r0, #1
    967a:	e7cb      	b.n	9614 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, input != nullptr);
    967c:	696c      	ldr	r4, [r5, #20]
    967e:	4b28      	ldr	r3, [pc, #160]	; (9720 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x13c>)
    9680:	9300      	str	r3, [sp, #0]
    9682:	2337      	movs	r3, #55	; 0x37
    9684:	4a21      	ldr	r2, [pc, #132]	; (970c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    9686:	4925      	ldr	r1, [pc, #148]	; (971c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    9688:	4628      	mov	r0, r5
    968a:	47a0      	blx	r4
    968c:	2001      	movs	r0, #1
    968e:	e7c1      	b.n	9614 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, output != nullptr);
    9690:	696c      	ldr	r4, [r5, #20]
    9692:	4b24      	ldr	r3, [pc, #144]	; (9724 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x140>)
    9694:	9300      	str	r3, [sp, #0]
    9696:	2339      	movs	r3, #57	; 0x39
    9698:	4a1c      	ldr	r2, [pc, #112]	; (970c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    969a:	4920      	ldr	r1, [pc, #128]	; (971c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    969c:	4628      	mov	r0, r5
    969e:	47a0      	blx	r4
    96a0:	2001      	movs	r0, #1
    96a2:	e7b7      	b.n	9614 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, output->type == kTfLiteFloat32);
    96a4:	7823      	ldrb	r3, [r4, #0]
    96a6:	2b01      	cmp	r3, #1
    96a8:	d009      	beq.n	96be <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xda>
    96aa:	696c      	ldr	r4, [r5, #20]
    96ac:	4b1e      	ldr	r3, [pc, #120]	; (9728 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x144>)
    96ae:	9300      	str	r3, [sp, #0]
    96b0:	233e      	movs	r3, #62	; 0x3e
    96b2:	4a16      	ldr	r2, [pc, #88]	; (970c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    96b4:	4919      	ldr	r1, [pc, #100]	; (971c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    96b6:	4628      	mov	r0, r5
    96b8:	47a0      	blx	r4
    96ba:	2001      	movs	r0, #1
    96bc:	e7aa      	b.n	9614 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  if (output->type == kTfLiteInt32) {
    96be:	2b02      	cmp	r3, #2
    96c0:	d00a      	beq.n	96d8 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xf4>
  data->quantization_params.zero_point = input->params.zero_point;
    96c2:	693b      	ldr	r3, [r7, #16]
    96c4:	60b3      	str	r3, [r6, #8]
  data->quantization_params.scale = static_cast<double>(input->params.scale);
    96c6:	68f8      	ldr	r0, [r7, #12]
    96c8:	f7f6 feaa 	bl	420 <__aeabi_f2d>
    96cc:	e9c6 0100 	strd	r0, r1, [r6]
  data->output_zero_point = output->params.zero_point;
    96d0:	6923      	ldr	r3, [r4, #16]
    96d2:	61b3      	str	r3, [r6, #24]
  return kTfLiteOk;
    96d4:	2000      	movs	r0, #0
    96d6:	e79d      	b.n	9614 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
        static_cast<double>(input->params.scale) /
    96d8:	68f8      	ldr	r0, [r7, #12]
    96da:	f7f6 fea1 	bl	420 <__aeabi_f2d>
    96de:	4680      	mov	r8, r0
    96e0:	4689      	mov	r9, r1
        static_cast<double>(output->params.scale);
    96e2:	68e0      	ldr	r0, [r4, #12]
    96e4:	f7f6 fe9c 	bl	420 <__aeabi_f2d>
    96e8:	4602      	mov	r2, r0
    96ea:	460b      	mov	r3, r1
    const double effective_output_scale =
    96ec:	4640      	mov	r0, r8
    96ee:	4649      	mov	r1, r9
    96f0:	f7f7 f818 	bl	724 <__aeabi_ddiv>
    QuantizeMultiplier(effective_output_scale, &data->output_multiplier,
    96f4:	f106 0314 	add.w	r3, r6, #20
    96f8:	f106 0210 	add.w	r2, r6, #16
    96fc:	f7ff fbce 	bl	8e9c <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    9700:	e7df      	b.n	96c2 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xde>
    9702:	bf00      	nop
    9704:	000576f4 	.word	0x000576f4
    9708:	000572f8 	.word	0x000572f8
    970c:	00057288 	.word	0x00057288
    9710:	000572dc 	.word	0x000572dc
    9714:	00057308 	.word	0x00057308
    9718:	00057344 	.word	0x00057344
    971c:	00056ddc 	.word	0x00056ddc
    9720:	0005731c 	.word	0x0005731c
    9724:	00057330 	.word	0x00057330
    9728:	000573a0 	.word	0x000573a0

0000972c <_ZN6tflite3ops5micro19Register_DEQUANTIZEEv>:
  return kTfLiteOk;
}

}  // namespace dequantize

TfLiteRegistration Register_DEQUANTIZE() {
    972c:	b470      	push	{r4, r5, r6}
    972e:	4606      	mov	r6, r0
          /*prepare=*/dequantize::Prepare,
          /*invoke=*/dequantize::Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    9730:	4604      	mov	r4, r0
    9732:	4d05      	ldr	r5, [pc, #20]	; (9748 <_ZN6tflite3ops5micro19Register_DEQUANTIZEEv+0x1c>)
    9734:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    9736:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9738:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    973c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    9740:	4630      	mov	r0, r6
    9742:	bc70      	pop	{r4, r5, r6}
    9744:	4770      	bx	lr
    9746:	bf00      	nop
    9748:	00010fd0 	.word	0x00010fd0

0000974c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    974c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    9750:	b0a4      	sub	sp, #144	; 0x90
  TFLITE_DCHECK(node->user_data != nullptr);
    9752:	f8d1 8010 	ldr.w	r8, [r1, #16]
    9756:	f1b8 0f00 	cmp.w	r8, #0
    975a:	d02b      	beq.n	97b4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x68>
    975c:	4604      	mov	r4, r0
    975e:	460d      	mov	r5, r1
// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
inline TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                             const TfLiteNode* node,
                                             int index) {
  TFLITE_DCHECK(context != nullptr);
    9760:	b350      	cbz	r0, 97b8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x6c>
  TFLITE_DCHECK(node != nullptr);
    9762:	b359      	cbz	r1, 97bc <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x70>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    9764:	6d43      	ldr	r3, [r0, #84]	; 0x54
    9766:	680a      	ldr	r2, [r1, #0]
    9768:	6851      	ldr	r1, [r2, #4]
    976a:	4798      	blx	r3
    976c:	4606      	mov	r6, r0
}

// Returns the TfLiteEvalTensor struct for a given output index in a node.
inline TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                       const TfLiteNode* node, int index) {
  TFLITE_DCHECK(context != nullptr);
    976e:	b33c      	cbz	r4, 97c0 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x74>
  TFLITE_DCHECK(node != nullptr);
    9770:	b345      	cbz	r5, 97c4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x78>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    9772:	6d63      	ldr	r3, [r4, #84]	; 0x54
    9774:	686a      	ldr	r2, [r5, #4]
    9776:	6851      	ldr	r1, [r2, #4]
    9778:	4620      	mov	r0, r4
    977a:	4798      	blx	r3
    977c:	4605      	mov	r5, r0
  if (output->type == kTfLiteFloat32) {
    977e:	7a07      	ldrb	r7, [r0, #8]
    9780:	2f01      	cmp	r7, #1
    9782:	f040 81a3 	bne.w	9acc <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x380>
    switch (input->type) {
    9786:	7a30      	ldrb	r0, [r6, #8]
    9788:	2807      	cmp	r0, #7
    978a:	f000 811d 	beq.w	99c8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x27c>
    978e:	2809      	cmp	r0, #9
    9790:	f000 809a 	beq.w	98c8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x17c>
    9794:	2803      	cmp	r0, #3
    9796:	d017      	beq.n	97c8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x7c>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    9798:	f8d4 8014 	ldr.w	r8, [r4, #20]
    979c:	f7ff fb28 	bl	8df0 <TfLiteTypeGetName>
    97a0:	4606      	mov	r6, r0
    97a2:	7a28      	ldrb	r0, [r5, #8]
    97a4:	f7ff fb24 	bl	8df0 <TfLiteTypeGetName>
    97a8:	4603      	mov	r3, r0
    97aa:	4632      	mov	r2, r6
    97ac:	49be      	ldr	r1, [pc, #760]	; (9aa8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x35c>)
    97ae:	4620      	mov	r0, r4
    97b0:	47c0      	blx	r8
        return kTfLiteError;
    97b2:	e199      	b.n	9ae8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
  TFLITE_DCHECK(node->user_data != nullptr);
    97b4:	f006 fc7f 	bl	100b6 <abort>
  TFLITE_DCHECK(context != nullptr);
    97b8:	f006 fc7d 	bl	100b6 <abort>
  TFLITE_DCHECK(node != nullptr);
    97bc:	f006 fc7b 	bl	100b6 <abort>
  TFLITE_DCHECK(context != nullptr);
    97c0:	f006 fc79 	bl	100b6 <abort>
  TFLITE_DCHECK(node != nullptr);
    97c4:	f006 fc77 	bl	100b6 <abort>
                                  tflite::micro::GetTensorShape(input),
    97c8:	4631      	mov	r1, r6
    97ca:	4668      	mov	r0, sp
    97cc:	f006 f9d7 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    97d0:	4630      	mov	r0, r6
    97d2:	f006 f96b 	bl	faac <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
    97d6:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorShape(output),
    97d8:	4629      	mov	r1, r5
    97da:	a806      	add	r0, sp, #24
    97dc:	f006 f9cf 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    97e0:	4628      	mov	r0, r5
    97e2:	f006 f922 	bl	fa2a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    97e6:	4605      	mov	r5, r0
template <typename InputT, typename OutputT>
inline void Dequantize(const tflite::DequantizationParams& op_params,
                       const RuntimeShape& input_shape,
                       const InputT* input_data,
                       const RuntimeShape& output_shape, OutputT* output_data) {
  int32_t zero_point = op_params.zero_point;
    97e8:	f8d8 9008 	ldr.w	r9, [r8, #8]
  const double scale = op_params.scale;
    97ec:	e9d8 6700 	ldrd	r6, r7, [r8]
      delete[] dims_pointer_;
#endif  // TF_LITE_STATIC_MEMORY
    }
  }

  inline int32_t DimensionsCount() const { return size_; }
    97f0:	9800      	ldr	r0, [sp, #0]
    97f2:	9b06      	ldr	r3, [sp, #24]

// Flat size calculation, checking that dimensions match with one or more other
// arrays.
inline int MatchingFlatSize(const RuntimeShape& shape,
                            const RuntimeShape& check_shape_0) {
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    97f4:	4298      	cmp	r0, r3
    97f6:	d101      	bne.n	97fc <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xb0>
  const int dims_count = shape.DimensionsCount();
  for (int i = 0; i < dims_count; ++i) {
    97f8:	2300      	movs	r3, #0
    97fa:	e017      	b.n	982c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xe0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    97fc:	f006 fc5b 	bl	100b6 <abort>
    TFLITE_DCHECK_GE(i, 0);
    9800:	f006 fc59 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9804:	f006 fc57 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9808:	aa24      	add	r2, sp, #144	; 0x90
    980a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    980e:	f852 2c8c 	ldr.w	r2, [r2, #-140]
    9812:	e017      	b.n	9844 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xf8>
    TFLITE_DCHECK_GE(i, 0);
    9814:	f006 fc4f 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9818:	f006 fc4d 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    981c:	a924      	add	r1, sp, #144	; 0x90
    981e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    9822:	f851 1c74 	ldr.w	r1, [r1, #-116]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9826:	4291      	cmp	r1, r2
    9828:	d117      	bne.n	985a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x10e>
  for (int i = 0; i < dims_count; ++i) {
    982a:	3301      	adds	r3, #1
    982c:	4298      	cmp	r0, r3
    982e:	dd16      	ble.n	985e <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x112>
    TFLITE_DCHECK_GE(i, 0);
    9830:	2b00      	cmp	r3, #0
    9832:	dbe5      	blt.n	9800 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xb4>
    TFLITE_DCHECK_LT(i, size_);
    9834:	9a00      	ldr	r2, [sp, #0]
    9836:	4293      	cmp	r3, r2
    9838:	dae4      	bge.n	9804 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xb8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    983a:	2a05      	cmp	r2, #5
    983c:	dde4      	ble.n	9808 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xbc>
    983e:	9a01      	ldr	r2, [sp, #4]
    9840:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9844:	2b00      	cmp	r3, #0
    9846:	dbe5      	blt.n	9814 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xc8>
    TFLITE_DCHECK_LT(i, size_);
    9848:	9906      	ldr	r1, [sp, #24]
    984a:	428b      	cmp	r3, r1
    984c:	dae4      	bge.n	9818 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xcc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    984e:	2905      	cmp	r1, #5
    9850:	dde4      	ble.n	981c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xd0>
    9852:	9907      	ldr	r1, [sp, #28]
    9854:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    9858:	e7e5      	b.n	9826 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xda>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    985a:	f006 fc2c 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    985e:	2805      	cmp	r0, #5
    9860:	dd0b      	ble.n	987a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x12e>
    9862:	9901      	ldr	r1, [sp, #4]
    for (int i = 0; i < size_; i++) {
    9864:	2300      	movs	r3, #0
    int buffer_size = 1;
    9866:	f04f 0a01 	mov.w	sl, #1
    for (int i = 0; i < size_; i++) {
    986a:	4298      	cmp	r0, r3
    986c:	dd07      	ble.n	987e <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x132>
      buffer_size *= dims_data[i];
    986e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    9872:	fb02 fa0a 	mul.w	sl, r2, sl
    for (int i = 0; i < size_; i++) {
    9876:	3301      	adds	r3, #1
    9878:	e7f7      	b.n	986a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x11e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    987a:	a901      	add	r1, sp, #4
    987c:	e7f2      	b.n	9864 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x118>
  const int flat_size = MatchingFlatSize(input_shape, output_shape);

  for (int i = 0; i < flat_size; i++) {
    987e:	f04f 0800 	mov.w	r8, #0
    9882:	45d0      	cmp	r8, sl
    9884:	da10      	bge.n	98a8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x15c>
    const int32_t val = input_data[i];
    9886:	f814 0008 	ldrb.w	r0, [r4, r8]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
    988a:	eba0 0009 	sub.w	r0, r0, r9
    988e:	f7f6 fdb5 	bl	3fc <__aeabi_i2d>
    9892:	4632      	mov	r2, r6
    9894:	463b      	mov	r3, r7
    9896:	f7f6 fe1b 	bl	4d0 <__aeabi_dmul>
    989a:	f7f7 f8db 	bl	a54 <__aeabi_d2f>
    output_data[i] = result;
    989e:	f845 0028 	str.w	r0, [r5, r8, lsl #2]
  for (int i = 0; i < flat_size; i++) {
    98a2:	f108 0801 	add.w	r8, r8, #1
    98a6:	e7ec      	b.n	9882 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x136>
    if (size_ > kMaxSmallSize) {
    98a8:	9b06      	ldr	r3, [sp, #24]
    98aa:	2b05      	cmp	r3, #5
    98ac:	dd03      	ble.n	98b6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x16a>
      delete[] dims_pointer_;
    98ae:	9807      	ldr	r0, [sp, #28]
    98b0:	b108      	cbz	r0, 98b6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x16a>
    98b2:	f006 fbeb 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    98b6:	9b00      	ldr	r3, [sp, #0]
    98b8:	2b05      	cmp	r3, #5
    98ba:	dd03      	ble.n	98c4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x178>
      delete[] dims_pointer_;
    98bc:	9801      	ldr	r0, [sp, #4]
    98be:	b108      	cbz	r0, 98c4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x178>
    98c0:	f006 fbe4 	bl	1008c <_ZdaPv>
  return kTfLiteOk;
    98c4:	2700      	movs	r7, #0
        break;
    98c6:	e10f      	b.n	9ae8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
                                  tflite::micro::GetTensorShape(input),
    98c8:	4631      	mov	r1, r6
    98ca:	a80c      	add	r0, sp, #48	; 0x30
    98cc:	f006 f957 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    98d0:	4630      	mov	r0, r6
    98d2:	f006 f8ae 	bl	fa32 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    98d6:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorShape(output),
    98d8:	4629      	mov	r1, r5
    98da:	a812      	add	r0, sp, #72	; 0x48
    98dc:	f006 f94f 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    98e0:	4628      	mov	r0, r5
    98e2:	f006 f8a2 	bl	fa2a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    98e6:	4605      	mov	r5, r0
  int32_t zero_point = op_params.zero_point;
    98e8:	f8d8 9008 	ldr.w	r9, [r8, #8]
  const double scale = op_params.scale;
    98ec:	e9d8 6700 	ldrd	r6, r7, [r8]
  inline int32_t DimensionsCount() const { return size_; }
    98f0:	980c      	ldr	r0, [sp, #48]	; 0x30
    98f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    98f4:	4298      	cmp	r0, r3
    98f6:	d101      	bne.n	98fc <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1b0>
  for (int i = 0; i < dims_count; ++i) {
    98f8:	2300      	movs	r3, #0
    98fa:	e017      	b.n	992c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1e0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    98fc:	f006 fbdb 	bl	100b6 <abort>
    TFLITE_DCHECK_GE(i, 0);
    9900:	f006 fbd9 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9904:	f006 fbd7 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9908:	aa24      	add	r2, sp, #144	; 0x90
    990a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    990e:	f852 2c5c 	ldr.w	r2, [r2, #-92]
    9912:	e017      	b.n	9944 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
    TFLITE_DCHECK_GE(i, 0);
    9914:	f006 fbcf 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9918:	f006 fbcd 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    991c:	a924      	add	r1, sp, #144	; 0x90
    991e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    9922:	f851 1c44 	ldr.w	r1, [r1, #-68]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9926:	4291      	cmp	r1, r2
    9928:	d117      	bne.n	995a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x20e>
  for (int i = 0; i < dims_count; ++i) {
    992a:	3301      	adds	r3, #1
    992c:	4298      	cmp	r0, r3
    992e:	dd16      	ble.n	995e <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x212>
    TFLITE_DCHECK_GE(i, 0);
    9930:	2b00      	cmp	r3, #0
    9932:	dbe5      	blt.n	9900 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1b4>
    TFLITE_DCHECK_LT(i, size_);
    9934:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9936:	4293      	cmp	r3, r2
    9938:	dae4      	bge.n	9904 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    993a:	2a05      	cmp	r2, #5
    993c:	dde4      	ble.n	9908 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1bc>
    993e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9940:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9944:	2b00      	cmp	r3, #0
    9946:	dbe5      	blt.n	9914 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1c8>
    TFLITE_DCHECK_LT(i, size_);
    9948:	9912      	ldr	r1, [sp, #72]	; 0x48
    994a:	428b      	cmp	r3, r1
    994c:	dae4      	bge.n	9918 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1cc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    994e:	2905      	cmp	r1, #5
    9950:	dde4      	ble.n	991c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1d0>
    9952:	9913      	ldr	r1, [sp, #76]	; 0x4c
    9954:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    9958:	e7e5      	b.n	9926 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1da>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    995a:	f006 fbac 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    995e:	2805      	cmp	r0, #5
    9960:	dd0b      	ble.n	997a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x22e>
    9962:	990d      	ldr	r1, [sp, #52]	; 0x34
    for (int i = 0; i < size_; i++) {
    9964:	2300      	movs	r3, #0
    int buffer_size = 1;
    9966:	f04f 0a01 	mov.w	sl, #1
    for (int i = 0; i < size_; i++) {
    996a:	4298      	cmp	r0, r3
    996c:	dd07      	ble.n	997e <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x232>
      buffer_size *= dims_data[i];
    996e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    9972:	fb02 fa0a 	mul.w	sl, r2, sl
    for (int i = 0; i < size_; i++) {
    9976:	3301      	adds	r3, #1
    9978:	e7f7      	b.n	996a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x21e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    997a:	a90d      	add	r1, sp, #52	; 0x34
    997c:	e7f2      	b.n	9964 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x218>
  for (int i = 0; i < flat_size; i++) {
    997e:	f04f 0800 	mov.w	r8, #0
    9982:	45d0      	cmp	r8, sl
    9984:	da10      	bge.n	99a8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x25c>
    const int32_t val = input_data[i];
    9986:	f914 0008 	ldrsb.w	r0, [r4, r8]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
    998a:	eba0 0009 	sub.w	r0, r0, r9
    998e:	f7f6 fd35 	bl	3fc <__aeabi_i2d>
    9992:	4632      	mov	r2, r6
    9994:	463b      	mov	r3, r7
    9996:	f7f6 fd9b 	bl	4d0 <__aeabi_dmul>
    999a:	f7f7 f85b 	bl	a54 <__aeabi_d2f>
    output_data[i] = result;
    999e:	f845 0028 	str.w	r0, [r5, r8, lsl #2]
  for (int i = 0; i < flat_size; i++) {
    99a2:	f108 0801 	add.w	r8, r8, #1
    99a6:	e7ec      	b.n	9982 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x236>
    if (size_ > kMaxSmallSize) {
    99a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    99aa:	2b05      	cmp	r3, #5
    99ac:	dd03      	ble.n	99b6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x26a>
      delete[] dims_pointer_;
    99ae:	9813      	ldr	r0, [sp, #76]	; 0x4c
    99b0:	b108      	cbz	r0, 99b6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x26a>
    99b2:	f006 fb6b 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    99b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    99b8:	2b05      	cmp	r3, #5
    99ba:	dd03      	ble.n	99c4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x278>
      delete[] dims_pointer_;
    99bc:	980d      	ldr	r0, [sp, #52]	; 0x34
    99be:	b108      	cbz	r0, 99c4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x278>
    99c0:	f006 fb64 	bl	1008c <_ZdaPv>
  return kTfLiteOk;
    99c4:	2700      	movs	r7, #0
        break;
    99c6:	e08f      	b.n	9ae8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
                                  tflite::micro::GetTensorShape(input),
    99c8:	4631      	mov	r1, r6
    99ca:	a818      	add	r0, sp, #96	; 0x60
    99cc:	f006 f8d7 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    99d0:	4630      	mov	r0, r6
    99d2:	f006 f857 	bl	fa84 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    99d6:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorShape(output),
    99d8:	4629      	mov	r1, r5
    99da:	a81e      	add	r0, sp, #120	; 0x78
    99dc:	f006 f8cf 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    99e0:	4628      	mov	r0, r5
    99e2:	f006 f822 	bl	fa2a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    99e6:	4605      	mov	r5, r0
  int32_t zero_point = op_params.zero_point;
    99e8:	f8d8 9008 	ldr.w	r9, [r8, #8]
  const double scale = op_params.scale;
    99ec:	e9d8 6700 	ldrd	r6, r7, [r8]
  inline int32_t DimensionsCount() const { return size_; }
    99f0:	9818      	ldr	r0, [sp, #96]	; 0x60
    99f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    99f4:	4298      	cmp	r0, r3
    99f6:	d101      	bne.n	99fc <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2b0>
  for (int i = 0; i < dims_count; ++i) {
    99f8:	2300      	movs	r3, #0
    99fa:	e017      	b.n	9a2c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2e0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    99fc:	f006 fb5b 	bl	100b6 <abort>
    TFLITE_DCHECK_GE(i, 0);
    9a00:	f006 fb59 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9a04:	f006 fb57 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9a08:	aa24      	add	r2, sp, #144	; 0x90
    9a0a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    9a0e:	f852 2c2c 	ldr.w	r2, [r2, #-44]
    9a12:	e017      	b.n	9a44 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
    TFLITE_DCHECK_GE(i, 0);
    9a14:	f006 fb4f 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9a18:	f006 fb4d 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9a1c:	a924      	add	r1, sp, #144	; 0x90
    9a1e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    9a22:	f851 1c14 	ldr.w	r1, [r1, #-20]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9a26:	4291      	cmp	r1, r2
    9a28:	d117      	bne.n	9a5a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x30e>
  for (int i = 0; i < dims_count; ++i) {
    9a2a:	3301      	adds	r3, #1
    9a2c:	4298      	cmp	r0, r3
    9a2e:	dd16      	ble.n	9a5e <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x312>
    TFLITE_DCHECK_GE(i, 0);
    9a30:	2b00      	cmp	r3, #0
    9a32:	dbe5      	blt.n	9a00 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2b4>
    TFLITE_DCHECK_LT(i, size_);
    9a34:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9a36:	4293      	cmp	r3, r2
    9a38:	dae4      	bge.n	9a04 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9a3a:	2a05      	cmp	r2, #5
    9a3c:	dde4      	ble.n	9a08 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2bc>
    9a3e:	9a19      	ldr	r2, [sp, #100]	; 0x64
    9a40:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9a44:	2b00      	cmp	r3, #0
    9a46:	dbe5      	blt.n	9a14 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2c8>
    TFLITE_DCHECK_LT(i, size_);
    9a48:	991e      	ldr	r1, [sp, #120]	; 0x78
    9a4a:	428b      	cmp	r3, r1
    9a4c:	dae4      	bge.n	9a18 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2cc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9a4e:	2905      	cmp	r1, #5
    9a50:	dde4      	ble.n	9a1c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2d0>
    9a52:	991f      	ldr	r1, [sp, #124]	; 0x7c
    9a54:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    9a58:	e7e5      	b.n	9a26 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2da>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9a5a:	f006 fb2c 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9a5e:	2805      	cmp	r0, #5
    9a60:	dd0b      	ble.n	9a7a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x32e>
    9a62:	9919      	ldr	r1, [sp, #100]	; 0x64
    for (int i = 0; i < size_; i++) {
    9a64:	2300      	movs	r3, #0
    int buffer_size = 1;
    9a66:	f04f 0a01 	mov.w	sl, #1
    for (int i = 0; i < size_; i++) {
    9a6a:	4298      	cmp	r0, r3
    9a6c:	dd07      	ble.n	9a7e <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x332>
      buffer_size *= dims_data[i];
    9a6e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    9a72:	fb02 fa0a 	mul.w	sl, r2, sl
    for (int i = 0; i < size_; i++) {
    9a76:	3301      	adds	r3, #1
    9a78:	e7f7      	b.n	9a6a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x31e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9a7a:	a919      	add	r1, sp, #100	; 0x64
    9a7c:	e7f2      	b.n	9a64 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x318>
  for (int i = 0; i < flat_size; i++) {
    9a7e:	f04f 0800 	mov.w	r8, #0
    9a82:	45d0      	cmp	r8, sl
    9a84:	da12      	bge.n	9aac <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x360>
    const int32_t val = input_data[i];
    9a86:	f934 0018 	ldrsh.w	r0, [r4, r8, lsl #1]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
    9a8a:	eba0 0009 	sub.w	r0, r0, r9
    9a8e:	f7f6 fcb5 	bl	3fc <__aeabi_i2d>
    9a92:	4632      	mov	r2, r6
    9a94:	463b      	mov	r3, r7
    9a96:	f7f6 fd1b 	bl	4d0 <__aeabi_dmul>
    9a9a:	f7f6 ffdb 	bl	a54 <__aeabi_d2f>
    output_data[i] = result;
    9a9e:	f845 0028 	str.w	r0, [r5, r8, lsl #2]
  for (int i = 0; i < flat_size; i++) {
    9aa2:	f108 0801 	add.w	r8, r8, #1
    9aa6:	e7ec      	b.n	9a82 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x336>
    9aa8:	000573c0 	.word	0x000573c0
    if (size_ > kMaxSmallSize) {
    9aac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    9aae:	2b05      	cmp	r3, #5
    9ab0:	dd03      	ble.n	9aba <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x36e>
      delete[] dims_pointer_;
    9ab2:	981f      	ldr	r0, [sp, #124]	; 0x7c
    9ab4:	b108      	cbz	r0, 9aba <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x36e>
    9ab6:	f006 fae9 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9aba:	9b18      	ldr	r3, [sp, #96]	; 0x60
    9abc:	2b05      	cmp	r3, #5
    9abe:	dd03      	ble.n	9ac8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x37c>
      delete[] dims_pointer_;
    9ac0:	9819      	ldr	r0, [sp, #100]	; 0x64
    9ac2:	b108      	cbz	r0, 9ac8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x37c>
    9ac4:	f006 fae2 	bl	1008c <_ZdaPv>
  return kTfLiteOk;
    9ac8:	2700      	movs	r7, #0
        break;
    9aca:	e00d      	b.n	9ae8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
    TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    9acc:	6967      	ldr	r7, [r4, #20]
    9ace:	7a30      	ldrb	r0, [r6, #8]
    9ad0:	f7ff f98e 	bl	8df0 <TfLiteTypeGetName>
    9ad4:	4606      	mov	r6, r0
    9ad6:	7a28      	ldrb	r0, [r5, #8]
    9ad8:	f7ff f98a 	bl	8df0 <TfLiteTypeGetName>
    9adc:	4603      	mov	r3, r0
    9ade:	4632      	mov	r2, r6
    9ae0:	4903      	ldr	r1, [pc, #12]	; (9af0 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x3a4>)
    9ae2:	4620      	mov	r0, r4
    9ae4:	47b8      	blx	r7
    return kTfLiteError;
    9ae6:	2701      	movs	r7, #1
}
    9ae8:	4638      	mov	r0, r7
    9aea:	b024      	add	sp, #144	; 0x90
    9aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9af0:	000573c0 	.word	0x000573c0

00009af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context,
                                           sizeof(OpDataFullyConnected));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    9af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    9af8:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
    9afa:	690d      	ldr	r5, [r1, #16]
    9afc:	b37d      	cbz	r5, 9b5e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6a>
    9afe:	4607      	mov	r7, r0
    9b00:	460c      	mov	r4, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    9b02:	694e      	ldr	r6, [r1, #20]
    9b04:	b36e      	cbz	r6, 9b62 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6e>
  auto* data = static_cast<OpDataFullyConnected*>(node->user_data);
  const auto params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteTensor* input =
      GetInput(context, node, kFullyConnectedInputTensor);
    9b06:	4b38      	ldr	r3, [pc, #224]	; (9be8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf4>)
    9b08:	681a      	ldr	r2, [r3, #0]
    9b0a:	f005 fece 	bl	f8aa <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    9b0e:	4681      	mov	r9, r0
    9b10:	b348      	cbz	r0, 9b66 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x72>
  const TfLiteTensor* filter =
      GetInput(context, node, kFullyConnectedWeightsTensor);
    9b12:	4b36      	ldr	r3, [pc, #216]	; (9bec <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf8>)
    9b14:	681a      	ldr	r2, [r3, #0]
    9b16:	4621      	mov	r1, r4
    9b18:	4638      	mov	r0, r7
    9b1a:	f005 fec6 	bl	f8aa <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    9b1e:	4682      	mov	sl, r0
    9b20:	b368      	cbz	r0, 9b7e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  const TfLiteTensor* bias =
      GetOptionalInputTensor(context, node, kFullyConnectedBiasTensor);
    9b22:	4b33      	ldr	r3, [pc, #204]	; (9bf0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xfc>)
    9b24:	681a      	ldr	r2, [r3, #0]
    9b26:	4621      	mov	r1, r4
    9b28:	4638      	mov	r0, r7
    9b2a:	f005 fefc 	bl	f926 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    9b2e:	4680      	mov	r8, r0
  TfLiteTensor* output = GetOutput(context, node, kFullyConnectedOutputTensor);
    9b30:	4b30      	ldr	r3, [pc, #192]	; (9bf4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x100>)
    9b32:	681a      	ldr	r2, [r3, #0]
    9b34:	4621      	mov	r1, r4
    9b36:	4638      	mov	r0, r7
    9b38:	f005 fed6 	bl	f8e8 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    9b3c:	4604      	mov	r4, r0
    9b3e:	b340      	cbz	r0, 9b92 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9e>

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    9b40:	f899 0000 	ldrb.w	r0, [r9]
    9b44:	7823      	ldrb	r3, [r4, #0]
    9b46:	4298      	cmp	r0, r3
    9b48:	d12d      	bne.n	9ba6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb2>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
    9b4a:	f89a 3000 	ldrb.w	r3, [sl]
    9b4e:	4298      	cmp	r0, r3
    9b50:	d03d      	beq.n	9bce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xda>
    9b52:	697b      	ldr	r3, [r7, #20]
    9b54:	4928      	ldr	r1, [pc, #160]	; (9bf8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x104>)
    9b56:	4638      	mov	r0, r7
    9b58:	4798      	blx	r3
    9b5a:	2001      	movs	r0, #1
    9b5c:	e00c      	b.n	9b78 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TFLITE_DCHECK(node->user_data != nullptr);
    9b5e:	f006 faaa 	bl	100b6 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    9b62:	f006 faa8 	bl	100b6 <abort>
  TF_LITE_ENSURE(context, input != nullptr);
    9b66:	697c      	ldr	r4, [r7, #20]
    9b68:	4b24      	ldr	r3, [pc, #144]	; (9bfc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x108>)
    9b6a:	9300      	str	r3, [sp, #0]
    9b6c:	232f      	movs	r3, #47	; 0x2f
    9b6e:	4a24      	ldr	r2, [pc, #144]	; (9c00 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    9b70:	4924      	ldr	r1, [pc, #144]	; (9c04 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    9b72:	4638      	mov	r0, r7
    9b74:	47a0      	blx	r4
    9b76:	2001      	movs	r0, #1
                     "Hybrid models are not supported on TFLite Micro.");

  return CalculateOpDataFullyConnected(context, params->activation, input->type,
                                       input, filter, bias, output, data);
}
    9b78:	b004      	add	sp, #16
    9b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE(context, filter != nullptr);
    9b7e:	697c      	ldr	r4, [r7, #20]
    9b80:	4b21      	ldr	r3, [pc, #132]	; (9c08 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x114>)
    9b82:	9300      	str	r3, [sp, #0]
    9b84:	2332      	movs	r3, #50	; 0x32
    9b86:	4a1e      	ldr	r2, [pc, #120]	; (9c00 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    9b88:	491e      	ldr	r1, [pc, #120]	; (9c04 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    9b8a:	4638      	mov	r0, r7
    9b8c:	47a0      	blx	r4
    9b8e:	2001      	movs	r0, #1
    9b90:	e7f2      	b.n	9b78 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE(context, output != nullptr);
    9b92:	697c      	ldr	r4, [r7, #20]
    9b94:	4b1d      	ldr	r3, [pc, #116]	; (9c0c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x118>)
    9b96:	9300      	str	r3, [sp, #0]
    9b98:	2336      	movs	r3, #54	; 0x36
    9b9a:	4a19      	ldr	r2, [pc, #100]	; (9c00 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    9b9c:	4919      	ldr	r1, [pc, #100]	; (9c04 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    9b9e:	4638      	mov	r0, r7
    9ba0:	47a0      	blx	r4
    9ba2:	2001      	movs	r0, #1
    9ba4:	e7e8      	b.n	9b78 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    9ba6:	697e      	ldr	r6, [r7, #20]
    9ba8:	f7ff f922 	bl	8df0 <TfLiteTypeGetName>
    9bac:	4605      	mov	r5, r0
    9bae:	7820      	ldrb	r0, [r4, #0]
    9bb0:	f7ff f91e 	bl	8df0 <TfLiteTypeGetName>
    9bb4:	9003      	str	r0, [sp, #12]
    9bb6:	9502      	str	r5, [sp, #8]
    9bb8:	4b15      	ldr	r3, [pc, #84]	; (9c10 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x11c>)
    9bba:	9301      	str	r3, [sp, #4]
    9bbc:	4b15      	ldr	r3, [pc, #84]	; (9c14 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    9bbe:	9300      	str	r3, [sp, #0]
    9bc0:	2338      	movs	r3, #56	; 0x38
    9bc2:	4a0f      	ldr	r2, [pc, #60]	; (9c00 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    9bc4:	4914      	ldr	r1, [pc, #80]	; (9c18 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x124>)
    9bc6:	4638      	mov	r0, r7
    9bc8:	47b0      	blx	r6
    9bca:	2001      	movs	r0, #1
    9bcc:	e7d4      	b.n	9b78 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  return CalculateOpDataFullyConnected(context, params->activation, input->type,
    9bce:	7831      	ldrb	r1, [r6, #0]
    9bd0:	9503      	str	r5, [sp, #12]
    9bd2:	9402      	str	r4, [sp, #8]
    9bd4:	f8cd 8004 	str.w	r8, [sp, #4]
    9bd8:	f8cd a000 	str.w	sl, [sp]
    9bdc:	464b      	mov	r3, r9
    9bde:	4602      	mov	r2, r0
    9be0:	4638      	mov	r0, r7
    9be2:	f005 ff8a 	bl	fafa <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
                                       input, filter, bias, output, data);
    9be6:	e7c7      	b.n	9b78 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
    9be8:	00057604 	.word	0x00057604
    9bec:	0005760c 	.word	0x0005760c
    9bf0:	00057600 	.word	0x00057600
    9bf4:	00057608 	.word	0x00057608
    9bf8:	00057488 	.word	0x00057488
    9bfc:	0005731c 	.word	0x0005731c
    9c00:	000573e4 	.word	0x000573e4
    9c04:	00056ddc 	.word	0x00056ddc
    9c08:	0005743c 	.word	0x0005743c
    9c0c:	00057330 	.word	0x00057330
    9c10:	0005746c 	.word	0x0005746c
    9c14:	0005747c 	.word	0x0005747c
    9c18:	00057450 	.word	0x00057450

00009c1c <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
    9c1c:	b470      	push	{r4, r5, r6}
    9c1e:	4606      	mov	r6, r0
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    9c20:	4604      	mov	r4, r0
    9c22:	4d05      	ldr	r5, [pc, #20]	; (9c38 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x1c>)
    9c24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    9c26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9c28:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    9c2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    9c30:	4630      	mov	r0, r6
    9c32:	bc70      	pop	{r4, r5, r6}
    9c34:	4770      	bx	lr
    9c36:	bf00      	nop
    9c38:	00010ff0 	.word	0x00010ff0

00009c3c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    9c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9c40:	b0cf      	sub	sp, #316	; 0x13c
  TFLITE_DCHECK(node->builtin_data != nullptr);
    9c42:	f8d1 a014 	ldr.w	sl, [r1, #20]
    9c46:	f1ba 0f00 	cmp.w	sl, #0
    9c4a:	d04c      	beq.n	9ce6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xaa>
    9c4c:	4604      	mov	r4, r0
    9c4e:	460e      	mov	r6, r1
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
    9c50:	4ba5      	ldr	r3, [pc, #660]	; (9ee8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>)
    9c52:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    9c54:	2800      	cmp	r0, #0
    9c56:	d048      	beq.n	9cea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
  TFLITE_DCHECK(node != nullptr);
    9c58:	2e00      	cmp	r6, #0
    9c5a:	d048      	beq.n	9cee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    9c5c:	6d42      	ldr	r2, [r0, #84]	; 0x54
    9c5e:	6833      	ldr	r3, [r6, #0]
    9c60:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    9c64:	6859      	ldr	r1, [r3, #4]
    9c66:	4790      	blx	r2
    9c68:	4680      	mov	r8, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
    9c6a:	4ba0      	ldr	r3, [pc, #640]	; (9eec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b0>)
    9c6c:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    9c6e:	2c00      	cmp	r4, #0
    9c70:	d03f      	beq.n	9cf2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb6>
  TFLITE_DCHECK(node != nullptr);
    9c72:	2e00      	cmp	r6, #0
    9c74:	d03f      	beq.n	9cf6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xba>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    9c76:	6d62      	ldr	r2, [r4, #84]	; 0x54
    9c78:	6833      	ldr	r3, [r6, #0]
    9c7a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    9c7e:	6859      	ldr	r1, [r3, #4]
    9c80:	4620      	mov	r0, r4
    9c82:	4790      	blx	r2
    9c84:	4681      	mov	r9, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
    9c86:	4b9a      	ldr	r3, [pc, #616]	; (9ef0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b4>)
    9c88:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    9c8a:	2c00      	cmp	r4, #0
    9c8c:	d035      	beq.n	9cfa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xbe>
  TFLITE_DCHECK(node != nullptr);
    9c8e:	2e00      	cmp	r6, #0
    9c90:	d035      	beq.n	9cfe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    9c92:	6d62      	ldr	r2, [r4, #84]	; 0x54
    9c94:	6833      	ldr	r3, [r6, #0]
    9c96:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    9c9a:	6859      	ldr	r1, [r3, #4]
    9c9c:	4620      	mov	r0, r4
    9c9e:	4790      	blx	r2
    9ca0:	4607      	mov	r7, r0
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
    9ca2:	4b94      	ldr	r3, [pc, #592]	; (9ef4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b8>)
    9ca4:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    9ca6:	b364      	cbz	r4, 9d02 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc6>
  TFLITE_DCHECK(node != nullptr);
    9ca8:	b36e      	cbz	r6, 9d06 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    9caa:	6d62      	ldr	r2, [r4, #84]	; 0x54
    9cac:	6873      	ldr	r3, [r6, #4]
    9cae:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    9cb2:	6859      	ldr	r1, [r3, #4]
    9cb4:	4620      	mov	r0, r4
    9cb6:	4790      	blx	r2
    9cb8:	4605      	mov	r5, r0
  TFLITE_DCHECK(node->user_data != nullptr);
    9cba:	6931      	ldr	r1, [r6, #16]
    9cbc:	b329      	cbz	r1, 9d0a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
  switch (input->type) {
    9cbe:	f898 0008 	ldrb.w	r0, [r8, #8]
    9cc2:	2801      	cmp	r0, #1
    9cc4:	d023      	beq.n	9d0e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
    9cc6:	2809      	cmp	r0, #9
    9cc8:	f000 8136 	beq.w	9f38 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2fc>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    9ccc:	6965      	ldr	r5, [r4, #20]
    9cce:	f7ff f88f 	bl	8df0 <TfLiteTypeGetName>
    9cd2:	4602      	mov	r2, r0
    9cd4:	f898 3008 	ldrb.w	r3, [r8, #8]
    9cd8:	4987      	ldr	r1, [pc, #540]	; (9ef8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2bc>)
    9cda:	4620      	mov	r0, r4
    9cdc:	47a8      	blx	r5
      return kTfLiteError;
    9cde:	2001      	movs	r0, #1
}
    9ce0:	b04f      	add	sp, #316	; 0x13c
    9ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(node->builtin_data != nullptr);
    9ce6:	f006 f9e6 	bl	100b6 <abort>
  TFLITE_DCHECK(context != nullptr);
    9cea:	f006 f9e4 	bl	100b6 <abort>
  TFLITE_DCHECK(node != nullptr);
    9cee:	f006 f9e2 	bl	100b6 <abort>
  TFLITE_DCHECK(context != nullptr);
    9cf2:	f006 f9e0 	bl	100b6 <abort>
  TFLITE_DCHECK(node != nullptr);
    9cf6:	f006 f9de 	bl	100b6 <abort>
  TFLITE_DCHECK(context != nullptr);
    9cfa:	f006 f9dc 	bl	100b6 <abort>
  TFLITE_DCHECK(node != nullptr);
    9cfe:	f006 f9da 	bl	100b6 <abort>
  TFLITE_DCHECK(context != nullptr);
    9d02:	f006 f9d8 	bl	100b6 <abort>
  TFLITE_DCHECK(node != nullptr);
    9d06:	f006 f9d6 	bl	100b6 <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    9d0a:	f006 f9d4 	bl	100b6 <abort>
          FullyConnectedParamsFloat(params->activation),
    9d0e:	f89a 1000 	ldrb.w	r1, [sl]
    9d12:	a812      	add	r0, sp, #72	; 0x48
    9d14:	f005 ff28 	bl	fb68 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
    9d18:	4641      	mov	r1, r8
    9d1a:	a81c      	add	r0, sp, #112	; 0x70
    9d1c:	f005 ff2f 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9d20:	4640      	mov	r0, r8
    9d22:	f005 fe7c 	bl	fa1e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    9d26:	9001      	str	r0, [sp, #4]
          tflite::micro::GetTensorShape(filter),
    9d28:	4649      	mov	r1, r9
    9d2a:	a822      	add	r0, sp, #136	; 0x88
    9d2c:	f005 ff27 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9d30:	4648      	mov	r0, r9
    9d32:	f005 fe74 	bl	fa1e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    9d36:	9002      	str	r0, [sp, #8]
          tflite::micro::GetTensorShape(bias),
    9d38:	4639      	mov	r1, r7
    9d3a:	a828      	add	r0, sp, #160	; 0xa0
    9d3c:	f005 ff1f 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9d40:	4638      	mov	r0, r7
    9d42:	f005 fe6c 	bl	fa1e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    9d46:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    9d48:	4629      	mov	r1, r5
    9d4a:	a82e      	add	r0, sp, #184	; 0xb8
    9d4c:	f005 ff17 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9d50:	4628      	mov	r0, r5
    9d52:	f005 fe6a 	bl	fa2a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    9d56:	9003      	str	r0, [sp, #12]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& weights_shape,
    const float* weights_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
  const float output_activation_min = params.float_activation_min;
    9d58:	9b19      	ldr	r3, [sp, #100]	; 0x64
    9d5a:	9304      	str	r3, [sp, #16]
  const float output_activation_max = params.float_activation_max;
    9d5c:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
  inline int32_t DimensionsCount() const { return size_; }
    9d60:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    9d62:	9922      	ldr	r1, [sp, #136]	; 0x88
    9d64:	461c      	mov	r4, r3
// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    9d66:	1e5a      	subs	r2, r3, #1
    9d68:	d405      	bmi.n	9d76 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    9d6a:	429a      	cmp	r2, r3
    9d6c:	da03      	bge.n	9d76 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9d6e:	2b05      	cmp	r3, #5
    9d70:	dd03      	ble.n	9d7a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13e>
    9d72:	9d2f      	ldr	r5, [sp, #188]	; 0xbc
    9d74:	e002      	b.n	9d7c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x140>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    9d76:	f006 f99e 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9d7a:	ad2f      	add	r5, sp, #188	; 0xbc
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
    9d7c:	2300      	movs	r3, #0
  int flat_size = 1;
    9d7e:	f04f 0801 	mov.w	r8, #1
    9d82:	e004      	b.n	9d8e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x152>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    9d84:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
    9d88:	fb00 f808 	mul.w	r8, r0, r8
  for (int i = 0; i < dims_count; ++i) {
    9d8c:	3301      	adds	r3, #1
    9d8e:	429c      	cmp	r4, r3
    9d90:	dd03      	ble.n	9d9a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15e>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    9d92:	429a      	cmp	r2, r3
    9d94:	d1f6      	bne.n	9d84 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x148>
    9d96:	2001      	movs	r0, #1
    9d98:	e7f6      	b.n	9d88 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14c>
    TFLITE_DCHECK_GE(i, 0);
    9d9a:	1e8b      	subs	r3, r1, #2
    9d9c:	d433      	bmi.n	9e06 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ca>
    TFLITE_DCHECK_LT(i, size_);
    9d9e:	9822      	ldr	r0, [sp, #136]	; 0x88
    9da0:	4283      	cmp	r3, r0
    9da2:	da32      	bge.n	9e0a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9da4:	2805      	cmp	r0, #5
    9da6:	dd32      	ble.n	9e0e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d2>
    9da8:	9823      	ldr	r0, [sp, #140]	; 0x8c
    9daa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9dae:	2a00      	cmp	r2, #0
    9db0:	db33      	blt.n	9e1a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1de>
    TFLITE_DCHECK_LT(i, size_);
    9db2:	982e      	ldr	r0, [sp, #184]	; 0xb8
    9db4:	4282      	cmp	r2, r0
    9db6:	da32      	bge.n	9e1e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9db8:	2805      	cmp	r0, #5
    9dba:	dd32      	ble.n	9e22 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e6>
    9dbc:	982f      	ldr	r0, [sp, #188]	; 0xbc
    9dbe:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    9dc2:	4298      	cmp	r0, r3
    9dc4:	d133      	bne.n	9e2e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f2>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    9dc6:	934d      	str	r3, [sp, #308]	; 0x134
    TFLITE_DCHECK_GE(i, 0);
    9dc8:	2a00      	cmp	r2, #0
    9dca:	db32      	blt.n	9e32 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f6>
    TFLITE_DCHECK_LT(i, size_);
    9dcc:	982e      	ldr	r0, [sp, #184]	; 0xb8
    9dce:	4282      	cmp	r2, r0
    9dd0:	da31      	bge.n	9e36 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9dd2:	2805      	cmp	r0, #5
    9dd4:	dd31      	ble.n	9e3a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fe>
    9dd6:	982f      	ldr	r0, [sp, #188]	; 0xbc
    9dd8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    9ddc:	924c      	str	r2, [sp, #304]	; 0x130
      if (__b < __a)
    9dde:	4293      	cmp	r3, r2
    9de0:	dc31      	bgt.n	9e46 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20a>
      return __a;
    9de2:	ab4d      	add	r3, sp, #308	; 0x134
    9de4:	f8d3 b000 	ldr.w	fp, [r3]
    TFLITE_DCHECK_GE(i, 0);
    9de8:	3901      	subs	r1, #1
    9dea:	d42e      	bmi.n	9e4a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20e>
    TFLITE_DCHECK_LT(i, size_);
    9dec:	9b22      	ldr	r3, [sp, #136]	; 0x88
    9dee:	4299      	cmp	r1, r3
    9df0:	da2d      	bge.n	9e4e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x212>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9df2:	2b05      	cmp	r3, #5
    9df4:	dd2d      	ble.n	9e52 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
    9df6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    9df8:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
  const int weights_dims_count = weights_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
  for (int b = 0; b < batches; ++b) {
    9dfc:	2700      	movs	r7, #0
    9dfe:	f8cd 8014 	str.w	r8, [sp, #20]
    9e02:	46b0      	mov	r8, r6
    9e04:	e06a      	b.n	9edc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2a0>
    TFLITE_DCHECK_GE(i, 0);
    9e06:	f006 f956 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9e0a:	f006 f954 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e0e:	a84e      	add	r0, sp, #312	; 0x138
    9e10:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    9e14:	f853 3cac 	ldr.w	r3, [r3, #-172]
    9e18:	e7c9      	b.n	9dae <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x172>
    TFLITE_DCHECK_GE(i, 0);
    9e1a:	f006 f94c 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9e1e:	f006 f94a 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e22:	a84e      	add	r0, sp, #312	; 0x138
    9e24:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    9e28:	f850 0c7c 	ldr.w	r0, [r0, #-124]
    9e2c:	e7c9      	b.n	9dc2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x186>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    9e2e:	f006 f942 	bl	100b6 <abort>
    TFLITE_DCHECK_GE(i, 0);
    9e32:	f006 f940 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9e36:	f006 f93e 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e3a:	a84e      	add	r0, sp, #312	; 0x138
    9e3c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    9e40:	f852 2c7c 	ldr.w	r2, [r2, #-124]
    9e44:	e7ca      	b.n	9ddc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a0>
	return __b;
    9e46:	ab4c      	add	r3, sp, #304	; 0x130
    9e48:	e7cc      	b.n	9de4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a8>
    TFLITE_DCHECK_GE(i, 0);
    9e4a:	f006 f934 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9e4e:	f006 f932 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e52:	ab4e      	add	r3, sp, #312	; 0x138
    9e54:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    9e58:	f851 9cac 	ldr.w	r9, [r1, #-172]
    9e5c:	e7ce      	b.n	9dfc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
      float total = 0.f;
      for (int d = 0; d < accum_depth; ++d) {
        total += input_data[b * accum_depth + d] *
    9e5e:	fb09 6307 	mla	r3, r9, r7, r6
                 weights_data[out_c * accum_depth + d];
    9e62:	fb09 6204 	mla	r2, r9, r4, r6
        total += input_data[b * accum_depth + d] *
    9e66:	9902      	ldr	r1, [sp, #8]
    9e68:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
    9e6c:	9a01      	ldr	r2, [sp, #4]
    9e6e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    9e72:	f7f6 ff4d 	bl	d10 <__aeabi_fmul>
    9e76:	4601      	mov	r1, r0
    9e78:	4628      	mov	r0, r5
    9e7a:	f7f6 fe41 	bl	b00 <__addsf3>
    9e7e:	4605      	mov	r5, r0
      for (int d = 0; d < accum_depth; ++d) {
    9e80:	3601      	adds	r6, #1
    9e82:	454e      	cmp	r6, r9
    9e84:	dbeb      	blt.n	9e5e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x222>
      }
      float bias_value = 0.0f;
      if (bias_data) {
    9e86:	f1b8 0f00 	cmp.w	r8, #0
    9e8a:	d020      	beq.n	9ece <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x292>
        bias_value = bias_data[out_c];
    9e8c:	f858 1024 	ldr.w	r1, [r8, r4, lsl #2]
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
    9e90:	4628      	mov	r0, r5
    9e92:	f7f6 fe35 	bl	b00 <__addsf3>
    9e96:	4601      	mov	r1, r0
    9e98:	fb0b 4607 	mla	r6, fp, r7, r4
    9e9c:	9011      	str	r0, [sp, #68]	; 0x44
    9e9e:	9b04      	ldr	r3, [sp, #16]
    9ea0:	9310      	str	r3, [sp, #64]	; 0x40
    9ea2:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
      if (__a < __b)
    9ea6:	4618      	mov	r0, r3
    9ea8:	f7f7 f8ee 	bl	1088 <__aeabi_fcmpgt>
    9eac:	b988      	cbnz	r0, 9ed2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x296>
      return __a;
    9eae:	ad11      	add	r5, sp, #68	; 0x44
      if (__b < __a)
    9eb0:	6829      	ldr	r1, [r5, #0]
    9eb2:	4650      	mov	r0, sl
    9eb4:	f7f7 f8ca 	bl	104c <__aeabi_fcmplt>
    9eb8:	b968      	cbnz	r0, 9ed6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29a>
template <typename T>
inline T ActivationFunctionWithMinMax(T x, T output_activation_min,
                                      T output_activation_max) {
  using std::max;
  using std::min;
  return min(max(x, output_activation_min), output_activation_max);
    9eba:	682b      	ldr	r3, [r5, #0]
    9ebc:	9a03      	ldr	r2, [sp, #12]
    9ebe:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    9ec2:	3401      	adds	r4, #1
    9ec4:	455c      	cmp	r4, fp
    9ec6:	da08      	bge.n	9eda <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
      for (int d = 0; d < accum_depth; ++d) {
    9ec8:	2600      	movs	r6, #0
      float total = 0.f;
    9eca:	2500      	movs	r5, #0
    9ecc:	e7d9      	b.n	9e82 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x246>
      float bias_value = 0.0f;
    9ece:	2100      	movs	r1, #0
    9ed0:	e7de      	b.n	9e90 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x254>
	return __b;
    9ed2:	ad10      	add	r5, sp, #64	; 0x40
    9ed4:	e7ec      	b.n	9eb0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x274>
	return __b;
    9ed6:	ad0f      	add	r5, sp, #60	; 0x3c
    9ed8:	e7ef      	b.n	9eba <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x27e>
  for (int b = 0; b < batches; ++b) {
    9eda:	3701      	adds	r7, #1
    9edc:	9b05      	ldr	r3, [sp, #20]
    9ede:	429f      	cmp	r7, r3
    9ee0:	da0c      	bge.n	9efc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    9ee2:	2400      	movs	r4, #0
    9ee4:	e7ee      	b.n	9ec4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x288>
    9ee6:	bf00      	nop
    9ee8:	00057604 	.word	0x00057604
    9eec:	0005760c 	.word	0x0005760c
    9ef0:	00057600 	.word	0x00057600
    9ef4:	00057608 	.word	0x00057608
    9ef8:	000575e4 	.word	0x000575e4
    if (size_ > kMaxSmallSize) {
    9efc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    9efe:	2b05      	cmp	r3, #5
    9f00:	dd03      	ble.n	9f0a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
      delete[] dims_pointer_;
    9f02:	982f      	ldr	r0, [sp, #188]	; 0xbc
    9f04:	b108      	cbz	r0, 9f0a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
    9f06:	f006 f8c1 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9f0a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    9f0c:	2b05      	cmp	r3, #5
    9f0e:	dd03      	ble.n	9f18 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
      delete[] dims_pointer_;
    9f10:	9829      	ldr	r0, [sp, #164]	; 0xa4
    9f12:	b108      	cbz	r0, 9f18 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
    9f14:	f006 f8ba 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9f18:	9b22      	ldr	r3, [sp, #136]	; 0x88
    9f1a:	2b05      	cmp	r3, #5
    9f1c:	dd03      	ble.n	9f26 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
      delete[] dims_pointer_;
    9f1e:	9823      	ldr	r0, [sp, #140]	; 0x8c
    9f20:	b108      	cbz	r0, 9f26 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
    9f22:	f006 f8b3 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9f26:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    9f28:	2b05      	cmp	r3, #5
    9f2a:	dd03      	ble.n	9f34 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
      delete[] dims_pointer_;
    9f2c:	981d      	ldr	r0, [sp, #116]	; 0x74
    9f2e:	b108      	cbz	r0, 9f34 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
    9f30:	f006 f8ac 	bl	1008c <_ZdaPv>
  return kTfLiteOk;
    9f34:	2000      	movs	r0, #0
      break;
    9f36:	e6d3      	b.n	9ce0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
          FullyConnectedParamsQuantized(data),
    9f38:	a812      	add	r0, sp, #72	; 0x48
    9f3a:	f005 fdcd 	bl	fad8 <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>
          tflite::micro::GetTensorShape(input),
    9f3e:	4641      	mov	r1, r8
    9f40:	a834      	add	r0, sp, #208	; 0xd0
    9f42:	f005 fe1c 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9f46:	4640      	mov	r0, r8
    9f48:	f005 fd73 	bl	fa32 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    9f4c:	9005      	str	r0, [sp, #20]
          tflite::micro::GetTensorShape(filter),
    9f4e:	4649      	mov	r1, r9
    9f50:	a83a      	add	r0, sp, #232	; 0xe8
    9f52:	f005 fe14 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9f56:	4648      	mov	r0, r9
    9f58:	f005 fd6b 	bl	fa32 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    9f5c:	9006      	str	r0, [sp, #24]
          tflite::micro::GetTensorShape(bias),
    9f5e:	4639      	mov	r1, r7
    9f60:	a840      	add	r0, sp, #256	; 0x100
    9f62:	f005 fe0c 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9f66:	4638      	mov	r0, r7
    9f68:	f005 fd96 	bl	fa98 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    9f6c:	9007      	str	r0, [sp, #28]
          tflite::micro::GetTensorShape(output),
    9f6e:	4629      	mov	r1, r5
    9f70:	a846      	add	r0, sp, #280	; 0x118
    9f72:	f005 fe04 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9f76:	4628      	mov	r0, r5
    9f78:	f005 fd61 	bl	fa3e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    9f7c:	9008      	str	r0, [sp, #32]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
  const int32_t input_offset = params.input_offset;
    9f7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    9f80:	9309      	str	r3, [sp, #36]	; 0x24
  const int32_t filter_offset = params.weights_offset;
    9f82:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    9f84:	930a      	str	r3, [sp, #40]	; 0x28
  const int32_t output_offset = params.output_offset;
    9f86:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9f88:	930b      	str	r3, [sp, #44]	; 0x2c
  const int32_t output_multiplier = params.output_multiplier;
    9f8a:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
  const int output_shift = params.output_shift;
    9f8e:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
  const int32_t output_activation_min = params.quantized_activation_min;
    9f92:	9917      	ldr	r1, [sp, #92]	; 0x5c
    9f94:	910f      	str	r1, [sp, #60]	; 0x3c
  const int32_t output_activation_max = params.quantized_activation_max;
    9f96:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9f98:	9210      	str	r2, [sp, #64]	; 0x40
  inline int32_t DimensionsCount() const { return size_; }
    9f9a:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    9f9c:	2b01      	cmp	r3, #1
    9f9e:	dd33      	ble.n	a008 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3cc>
    9fa0:	9846      	ldr	r0, [sp, #280]	; 0x118
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    9fa2:	2802      	cmp	r0, #2
    9fa4:	d132      	bne.n	a00c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d0>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    9fa6:	4291      	cmp	r1, r2
    9fa8:	dc32      	bgt.n	a010 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d4>
    TFLITE_DCHECK_LT(i, size_);
    9faa:	9a46      	ldr	r2, [sp, #280]	; 0x118
    9fac:	2a00      	cmp	r2, #0
    9fae:	dd31      	ble.n	a014 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9fb0:	2a05      	cmp	r2, #5
    9fb2:	dd31      	ble.n	a018 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3dc>
    9fb4:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    9fb6:	6812      	ldr	r2, [r2, #0]
    9fb8:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
    9fba:	9a46      	ldr	r2, [sp, #280]	; 0x118
    9fbc:	2a01      	cmp	r2, #1
    9fbe:	dd2e      	ble.n	a01e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9fc0:	2a05      	cmp	r2, #5
    9fc2:	dd2e      	ble.n	a022 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e6>
    9fc4:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    9fc6:	6852      	ldr	r2, [r2, #4]
    9fc8:	9201      	str	r2, [sp, #4]
    TFLITE_DCHECK_GE(i, 0);
    9fca:	1e9a      	subs	r2, r3, #2
    9fcc:	d42c      	bmi.n	a028 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3ec>
    TFLITE_DCHECK_LT(i, size_);
    9fce:	993a      	ldr	r1, [sp, #232]	; 0xe8
    9fd0:	428a      	cmp	r2, r1
    9fd2:	da2b      	bge.n	a02c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9fd4:	2905      	cmp	r1, #5
    9fd6:	dd2b      	ble.n	a030 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f4>
    9fd8:	993b      	ldr	r1, [sp, #236]	; 0xec
    9fda:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  const int filter_dim_count = filter_shape.DimensionsCount();
  const int batches = output_shape.Dims(0);
  const int output_depth = output_shape.Dims(1);
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    9fde:	9901      	ldr	r1, [sp, #4]
    9fe0:	428a      	cmp	r2, r1
    9fe2:	db2b      	blt.n	a03c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x400>
    TFLITE_DCHECK_GE(i, 0);
    9fe4:	3b01      	subs	r3, #1
    9fe6:	d42b      	bmi.n	a040 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x404>
    TFLITE_DCHECK_LT(i, size_);
    9fe8:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
    9fea:	4293      	cmp	r3, r2
    9fec:	da2a      	bge.n	a044 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x408>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9fee:	2a05      	cmp	r2, #5
    9ff0:	dd2a      	ble.n	a048 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x40c>
    9ff2:	9a3b      	ldr	r2, [sp, #236]	; 0xec
    9ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9ff8:	930d      	str	r3, [sp, #52]	; 0x34
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
  for (int b = 0; b < batches; ++b) {
    9ffa:	f04f 0a00 	mov.w	sl, #0
    9ffe:	4653      	mov	r3, sl
    a000:	46ca      	mov	sl, r9
    a002:	46d9      	mov	r9, fp
    a004:	469b      	mov	fp, r3
    a006:	e0ee      	b.n	a1e6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5aa>
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    a008:	f006 f855 	bl	100b6 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    a00c:	f006 f853 	bl	100b6 <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    a010:	f006 f851 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a014:	f006 f84f 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a018:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    a01a:	920c      	str	r2, [sp, #48]	; 0x30
    a01c:	e7cd      	b.n	9fba <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37e>
    TFLITE_DCHECK_LT(i, size_);
    a01e:	f006 f84a 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a022:	9a48      	ldr	r2, [sp, #288]	; 0x120
    a024:	9201      	str	r2, [sp, #4]
    a026:	e7d0      	b.n	9fca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38e>
    TFLITE_DCHECK_GE(i, 0);
    a028:	f006 f845 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a02c:	f006 f843 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a030:	a94e      	add	r1, sp, #312	; 0x138
    a032:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    a036:	f852 2c4c 	ldr.w	r2, [r2, #-76]
    a03a:	e7d0      	b.n	9fde <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3a2>
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    a03c:	f006 f83b 	bl	100b6 <abort>
    TFLITE_DCHECK_GE(i, 0);
    a040:	f006 f839 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a044:	f006 f837 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a048:	aa4e      	add	r2, sp, #312	; 0x138
    a04a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    a04e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
    a052:	930d      	str	r3, [sp, #52]	; 0x34
    a054:	e7d1      	b.n	9ffa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3be>
      for (int d = 0; d < accum_depth; ++d) {
        int32_t input_val = input_data[b * accum_depth + d];
        int32_t filter_val = filter_data[out_c * accum_depth + d];
        acc += (filter_val + filter_offset) * (input_val + input_offset);
      }
      if (bias_data) {
    a056:	9b07      	ldr	r3, [sp, #28]
    a058:	b123      	cbz	r3, a064 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x428>
        acc += bias_data[out_c];
    a05a:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
    a05e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    a060:	4413      	add	r3, r2
    a062:	9311      	str	r3, [sp, #68]	; 0x44
      }
      acc = MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
    a064:	9a11      	ldr	r2, [sp, #68]	; 0x44
inline int32_t MultiplyByQuantizedMultiplier(int32_t x,
                                             int32_t quantized_multiplier,
                                             int shift) {
  using gemmlowp::RoundingDivideByPOT;
  using gemmlowp::SaturatingRoundingDoublingHighMul;
  int left_shift = shift > 0 ? shift : 0;
    a066:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    a06a:	f1b9 0f00 	cmp.w	r9, #0
    a06e:	f340 808f 	ble.w	a190 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x554>
    a072:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    a074:	409a      	lsls	r2, r3
// This function implements the same computation as the ARMv7 NEON VQRDMULH
// instruction.
template <>
inline std::int32_t SaturatingRoundingDoublingHighMul(std::int32_t a,
                                                      std::int32_t b) {
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a076:	4592      	cmp	sl, r2
    a078:	f000 808d 	beq.w	a196 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x55a>
    a07c:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    a07e:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    a080:	4653      	mov	r3, sl
    a082:	17dc      	asrs	r4, r3, #31
  std::int64_t ab_64 = a_64 * b_64;
    a084:	fb02 f304 	mul.w	r3, r2, r4
    a088:	fb0a 3101 	mla	r1, sl, r1, r3
    a08c:	fba2 230a 	umull	r2, r3, r2, sl
    a090:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a092:	2a00      	cmp	r2, #0
    a094:	f173 0100 	sbcs.w	r1, r3, #0
    a098:	f2c0 8084 	blt.w	a1a4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x568>
    a09c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a0a0:	1852      	adds	r2, r2, r1
    a0a2:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    a0a6:	4611      	mov	r1, r2
    a0a8:	461c      	mov	r4, r3
    a0aa:	2a00      	cmp	r2, #0
    a0ac:	f173 0000 	sbcs.w	r0, r3, #0
    a0b0:	db7a      	blt.n	a1a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x56c>
    a0b2:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a0b4:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a0b8:	2f00      	cmp	r7, #0
    a0ba:	d17d      	bne.n	a1b8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x57c>

// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType>
inline IntegerType RoundingDivideByPOT(IntegerType x, int exponent) {
  assert(exponent >= 0);
    a0bc:	2e00      	cmp	r6, #0
    a0be:	db7e      	blt.n	a1be <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x582>
  assert(exponent <= 31);
    a0c0:	2e1f      	cmp	r6, #31
    a0c2:	f300 8083 	bgt.w	a1cc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x590>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a0c6:	2701      	movs	r7, #1
    a0c8:	fa07 f006 	lsl.w	r0, r7, r6
    a0cc:	3801      	subs	r0, #1
    a0ce:	f005 fcba 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a0d2:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a0d4:	2000      	movs	r0, #0
    a0d6:	f005 fcb6 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a0da:	9002      	str	r0, [sp, #8]
  const IntegerType one = Dup<IntegerType>(1);
    a0dc:	4638      	mov	r0, r7
    a0de:	f005 fcb2 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a0e2:	9003      	str	r0, [sp, #12]
  const IntegerType remainder = BitAnd(x, mask);
    a0e4:	4641      	mov	r1, r8
    a0e6:	4620      	mov	r0, r4
    a0e8:	f005 fcae 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a0ec:	9004      	str	r0, [sp, #16]
  const IntegerType threshold =
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    a0ee:	4639      	mov	r1, r7
    a0f0:	4640      	mov	r0, r8
    a0f2:	f005 fcab 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a0f6:	4680      	mov	r8, r0
    a0f8:	9902      	ldr	r1, [sp, #8]
    a0fa:	4620      	mov	r0, r4
    a0fc:	f005 fcb2 	bl	fa64 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    a100:	9f03      	ldr	r7, [sp, #12]
    a102:	4639      	mov	r1, r7
    a104:	f005 fca0 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a108:	4601      	mov	r1, r0
    a10a:	4640      	mov	r0, r8
    a10c:	f005 fca0 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    a110:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    a112:	4631      	mov	r1, r6
    a114:	4620      	mov	r0, r4
    a116:	f005 fc99 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a11a:	4604      	mov	r4, r0
    a11c:	4641      	mov	r1, r8
    a11e:	9804      	ldr	r0, [sp, #16]
    a120:	f005 fca8 	bl	fa74 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    a124:	4639      	mov	r1, r7
    a126:	f005 fc8f 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a12a:	4601      	mov	r1, r0
    a12c:	4620      	mov	r0, r4
    a12e:	f005 fc8f 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
      acc += output_offset;
    a132:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a134:	4418      	add	r0, r3
    a136:	9011      	str	r0, [sp, #68]	; 0x44
      if (__a < __b)
    a138:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a13a:	4298      	cmp	r0, r3
    a13c:	db4d      	blt.n	a1da <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x59e>
      return __a;
    a13e:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::max(acc, output_activation_min);
    a140:	681b      	ldr	r3, [r3, #0]
    a142:	9311      	str	r3, [sp, #68]	; 0x44
      if (__b < __a)
    a144:	9a10      	ldr	r2, [sp, #64]	; 0x40
    a146:	4293      	cmp	r3, r2
    a148:	dc49      	bgt.n	a1de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a2>
      return __a;
    a14a:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::min(acc, output_activation_max);
    a14c:	681a      	ldr	r2, [r3, #0]
      output_data[out_c + output_depth * b] = static_cast<int8_t>(acc);
    a14e:	9b01      	ldr	r3, [sp, #4]
    a150:	fb03 530b 	mla	r3, r3, fp, r5
    a154:	9908      	ldr	r1, [sp, #32]
    a156:	54ca      	strb	r2, [r1, r3]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    a158:	3501      	adds	r5, #1
    a15a:	9b01      	ldr	r3, [sp, #4]
    a15c:	429d      	cmp	r5, r3
    a15e:	da40      	bge.n	a1e2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a6>
      int32_t acc = 0;
    a160:	2300      	movs	r3, #0
    a162:	9311      	str	r3, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    a164:	980d      	ldr	r0, [sp, #52]	; 0x34
    a166:	4283      	cmp	r3, r0
    a168:	f6bf af75 	bge.w	a056 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x41a>
        int32_t input_val = input_data[b * accum_depth + d];
    a16c:	fb00 320b 	mla	r2, r0, fp, r3
    a170:	9905      	ldr	r1, [sp, #20]
    a172:	5689      	ldrsb	r1, [r1, r2]
        int32_t filter_val = filter_data[out_c * accum_depth + d];
    a174:	fb00 3205 	mla	r2, r0, r5, r3
    a178:	9c06      	ldr	r4, [sp, #24]
    a17a:	56a2      	ldrsb	r2, [r4, r2]
        acc += (filter_val + filter_offset) * (input_val + input_offset);
    a17c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    a17e:	4422      	add	r2, r4
    a180:	9c09      	ldr	r4, [sp, #36]	; 0x24
    a182:	4421      	add	r1, r4
    a184:	9c11      	ldr	r4, [sp, #68]	; 0x44
    a186:	fb01 4202 	mla	r2, r1, r2, r4
    a18a:	9211      	str	r2, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    a18c:	3301      	adds	r3, #1
    a18e:	e7ea      	b.n	a166 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x52a>
  int right_shift = shift > 0 ? 0 : -shift;
    a190:	f1c9 0600 	rsb	r6, r9, #0
    a194:	e76e      	b.n	a074 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x438>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a196:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a19a:	d001      	beq.n	a1a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x564>
    a19c:	2700      	movs	r7, #0
    a19e:	e76e      	b.n	a07e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
    a1a0:	2701      	movs	r7, #1
    a1a2:	e76c      	b.n	a07e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a1a4:	4921      	ldr	r1, [pc, #132]	; (a22c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f0>)
    a1a6:	e77b      	b.n	a0a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x464>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a1a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    a1ac:	1851      	adds	r1, r2, r1
    a1ae:	f04f 0400 	mov.w	r4, #0
    a1b2:	eb43 0404 	adc.w	r4, r3, r4
    a1b6:	e77c      	b.n	a0b2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x476>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a1b8:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    a1bc:	e77e      	b.n	a0bc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x480>
  assert(exponent >= 0);
    a1be:	4b1c      	ldr	r3, [pc, #112]	; (a230 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f4>)
    a1c0:	4a1c      	ldr	r2, [pc, #112]	; (a234 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    a1c2:	f44f 71b3 	mov.w	r1, #358	; 0x166
    a1c6:	481c      	ldr	r0, [pc, #112]	; (a238 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    a1c8:	f002 fa72 	bl	c6b0 <__assert_func>
  assert(exponent <= 31);
    a1cc:	4b1b      	ldr	r3, [pc, #108]	; (a23c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x600>)
    a1ce:	4a19      	ldr	r2, [pc, #100]	; (a234 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    a1d0:	f240 1167 	movw	r1, #359	; 0x167
    a1d4:	4818      	ldr	r0, [pc, #96]	; (a238 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    a1d6:	f002 fa6b 	bl	c6b0 <__assert_func>
	return __b;
    a1da:	ab0f      	add	r3, sp, #60	; 0x3c
    a1dc:	e7b0      	b.n	a140 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x504>
	return __b;
    a1de:	ab10      	add	r3, sp, #64	; 0x40
    a1e0:	e7b4      	b.n	a14c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x510>
  for (int b = 0; b < batches; ++b) {
    a1e2:	f10b 0b01 	add.w	fp, fp, #1
    a1e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a1e8:	459b      	cmp	fp, r3
    a1ea:	da01      	bge.n	a1f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5b4>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    a1ec:	2500      	movs	r5, #0
    a1ee:	e7b4      	b.n	a15a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x51e>
    if (size_ > kMaxSmallSize) {
    a1f0:	9b46      	ldr	r3, [sp, #280]	; 0x118
    a1f2:	2b05      	cmp	r3, #5
    a1f4:	dd03      	ble.n	a1fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
      delete[] dims_pointer_;
    a1f6:	9847      	ldr	r0, [sp, #284]	; 0x11c
    a1f8:	b108      	cbz	r0, a1fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
    a1fa:	f005 ff47 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a1fe:	9b40      	ldr	r3, [sp, #256]	; 0x100
    a200:	2b05      	cmp	r3, #5
    a202:	dd03      	ble.n	a20c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
      delete[] dims_pointer_;
    a204:	9841      	ldr	r0, [sp, #260]	; 0x104
    a206:	b108      	cbz	r0, a20c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
    a208:	f005 ff40 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a20c:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
    a20e:	2b05      	cmp	r3, #5
    a210:	dd03      	ble.n	a21a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
      delete[] dims_pointer_;
    a212:	983b      	ldr	r0, [sp, #236]	; 0xec
    a214:	b108      	cbz	r0, a21a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
    a216:	f005 ff39 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a21a:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    a21c:	2b05      	cmp	r3, #5
    a21e:	dd03      	ble.n	a228 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
      delete[] dims_pointer_;
    a220:	9835      	ldr	r0, [sp, #212]	; 0xd4
    a222:	b108      	cbz	r0, a228 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
    a224:	f005 ff32 	bl	1008c <_ZdaPv>
  return kTfLiteOk;
    a228:	2000      	movs	r0, #0
      break;
    a22a:	e559      	b.n	9ce0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
    a22c:	c0000001 	.word	0xc0000001
    a230:	00057510 	.word	0x00057510
    a234:	00057520 	.word	0x00057520
    a238:	00057578 	.word	0x00057578
    a23c:	000575d4 	.word	0x000575d4

0000a240 <_ZN6tflite17Register_QUANTIZEEv>:
                                           sizeof(OpDataQuantizeReference));
}

}  // namespace

TfLiteRegistration Register_QUANTIZE() {
    a240:	b470      	push	{r4, r5, r6}
    a242:	4606      	mov	r6, r0
          /*prepare=*/PrepareQuantizeReference,
          /*invoke=*/EvalQuantizeReference,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    a244:	4604      	mov	r4, r0
    a246:	4d05      	ldr	r5, [pc, #20]	; (a25c <_ZN6tflite17Register_QUANTIZEEv+0x1c>)
    a248:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    a24a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    a24c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    a250:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    a254:	4630      	mov	r0, r6
    a256:	bc70      	pop	{r4, r5, r6}
    a258:	4770      	bx	lr
    a25a:	bf00      	nop
    a25c:	00011010 	.word	0x00011010

0000a260 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:
#include "tensorflow/lite/micro/micro_utils.h"

namespace tflite {

TfLiteStatus PrepareQuantizeReference(TfLiteContext* context,
                                      TfLiteNode* node) {
    a260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a264:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
    a266:	690e      	ldr	r6, [r1, #16]
    a268:	b1ae      	cbz	r6, a296 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x36>
    a26a:	4605      	mov	r5, r0
    a26c:	460c      	mov	r4, r1
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    a26e:	680b      	ldr	r3, [r1, #0]
    a270:	681b      	ldr	r3, [r3, #0]
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
    a272:	2b01      	cmp	r3, #1
    a274:	d011      	beq.n	a29a <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3a>
    a276:	6946      	ldr	r6, [r0, #20]
    a278:	2401      	movs	r4, #1
    a27a:	9403      	str	r4, [sp, #12]
    a27c:	9302      	str	r3, [sp, #8]
    a27e:	4b68      	ldr	r3, [pc, #416]	; (a420 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c0>)
    a280:	9301      	str	r3, [sp, #4]
    a282:	4b68      	ldr	r3, [pc, #416]	; (a424 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c4>)
    a284:	9300      	str	r3, [sp, #0]
    a286:	2321      	movs	r3, #33	; 0x21
    a288:	4a67      	ldr	r2, [pc, #412]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a28a:	4968      	ldr	r1, [pc, #416]	; (a42c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1cc>)
    a28c:	47b0      	blx	r6
  data->quantization_params.zero_point = output->params.zero_point;
  data->quantization_params.scale = static_cast<double>(output->params.scale);

  data->input_zero_point = input->params.zero_point;
  return kTfLiteOk;
}
    a28e:	4620      	mov	r0, r4
    a290:	b004      	add	sp, #16
    a292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TFLITE_DCHECK(node->user_data != nullptr);
    a296:	f005 ff0e 	bl	100b6 <abort>
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    a29a:	684b      	ldr	r3, [r1, #4]
    a29c:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    a29e:	2b01      	cmp	r3, #1
    a2a0:	d00c      	beq.n	a2bc <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5c>
    a2a2:	6946      	ldr	r6, [r0, #20]
    a2a4:	2401      	movs	r4, #1
    a2a6:	9403      	str	r4, [sp, #12]
    a2a8:	9302      	str	r3, [sp, #8]
    a2aa:	4b5d      	ldr	r3, [pc, #372]	; (a420 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c0>)
    a2ac:	9301      	str	r3, [sp, #4]
    a2ae:	4b60      	ldr	r3, [pc, #384]	; (a430 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d0>)
    a2b0:	9300      	str	r3, [sp, #0]
    a2b2:	2322      	movs	r3, #34	; 0x22
    a2b4:	4a5c      	ldr	r2, [pc, #368]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a2b6:	495d      	ldr	r1, [pc, #372]	; (a42c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1cc>)
    a2b8:	47b0      	blx	r6
    a2ba:	e7e8      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  const TfLiteTensor* input = GetInput(context, node, 0);
    a2bc:	2200      	movs	r2, #0
    a2be:	f005 faf4 	bl	f8aa <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    a2c2:	4680      	mov	r8, r0
    a2c4:	b1c8      	cbz	r0, a2fa <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a>
  TfLiteTensor* output = GetOutput(context, node, 0);
    a2c6:	2200      	movs	r2, #0
    a2c8:	4621      	mov	r1, r4
    a2ca:	4628      	mov	r0, r5
    a2cc:	f005 fb0c 	bl	f8e8 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    a2d0:	4607      	mov	r7, r0
    a2d2:	b1e0      	cbz	r0, a30e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae>
  TF_LITE_ENSURE_EQ(context, output->quantization.type,
    a2d4:	f890 4030 	ldrb.w	r4, [r0, #48]	; 0x30
    a2d8:	2c01      	cmp	r4, #1
    a2da:	d022      	beq.n	a322 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc2>
    a2dc:	696f      	ldr	r7, [r5, #20]
    a2de:	2601      	movs	r6, #1
    a2e0:	9603      	str	r6, [sp, #12]
    a2e2:	9402      	str	r4, [sp, #8]
    a2e4:	4b53      	ldr	r3, [pc, #332]	; (a434 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d4>)
    a2e6:	9301      	str	r3, [sp, #4]
    a2e8:	4b53      	ldr	r3, [pc, #332]	; (a438 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d8>)
    a2ea:	9300      	str	r3, [sp, #0]
    a2ec:	232b      	movs	r3, #43	; 0x2b
    a2ee:	4a4e      	ldr	r2, [pc, #312]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a2f0:	494e      	ldr	r1, [pc, #312]	; (a42c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1cc>)
    a2f2:	4628      	mov	r0, r5
    a2f4:	47b8      	blx	r7
    a2f6:	4634      	mov	r4, r6
    a2f8:	e7c9      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input != nullptr);
    a2fa:	696c      	ldr	r4, [r5, #20]
    a2fc:	4b4f      	ldr	r3, [pc, #316]	; (a43c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1dc>)
    a2fe:	9300      	str	r3, [sp, #0]
    a300:	2325      	movs	r3, #37	; 0x25
    a302:	4a49      	ldr	r2, [pc, #292]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a304:	494e      	ldr	r1, [pc, #312]	; (a440 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a306:	4628      	mov	r0, r5
    a308:	47a0      	blx	r4
    a30a:	2401      	movs	r4, #1
    a30c:	e7bf      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, output != nullptr);
    a30e:	696c      	ldr	r4, [r5, #20]
    a310:	4b4c      	ldr	r3, [pc, #304]	; (a444 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e4>)
    a312:	9300      	str	r3, [sp, #0]
    a314:	2327      	movs	r3, #39	; 0x27
    a316:	4a44      	ldr	r2, [pc, #272]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a318:	4949      	ldr	r1, [pc, #292]	; (a440 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a31a:	4628      	mov	r0, r5
    a31c:	47a0      	blx	r4
    a31e:	2401      	movs	r4, #1
    a320:	e7b5      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  const auto* affine_quantization =
    a322:	6b43      	ldr	r3, [r0, #52]	; 0x34
  TF_LITE_ENSURE(context, affine_quantization);
    a324:	b16b      	cbz	r3, a342 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xe2>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    a326:	681b      	ldr	r3, [r3, #0]
    a328:	b1a3      	cbz	r3, a354 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xf4>
  TF_LITE_ENSURE(context, affine_quantization->scale->size == 1);
    a32a:	681b      	ldr	r3, [r3, #0]
    a32c:	2b01      	cmp	r3, #1
    a32e:	d01a      	beq.n	a366 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x106>
    a330:	696e      	ldr	r6, [r5, #20]
    a332:	4b45      	ldr	r3, [pc, #276]	; (a448 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e8>)
    a334:	9300      	str	r3, [sp, #0]
    a336:	2331      	movs	r3, #49	; 0x31
    a338:	4a3b      	ldr	r2, [pc, #236]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a33a:	4941      	ldr	r1, [pc, #260]	; (a440 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a33c:	4628      	mov	r0, r5
    a33e:	47b0      	blx	r6
    a340:	e7a5      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, affine_quantization);
    a342:	696e      	ldr	r6, [r5, #20]
    a344:	4b41      	ldr	r3, [pc, #260]	; (a44c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ec>)
    a346:	9300      	str	r3, [sp, #0]
    a348:	232f      	movs	r3, #47	; 0x2f
    a34a:	4a37      	ldr	r2, [pc, #220]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a34c:	493c      	ldr	r1, [pc, #240]	; (a440 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a34e:	4628      	mov	r0, r5
    a350:	47b0      	blx	r6
    a352:	e79c      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    a354:	696e      	ldr	r6, [r5, #20]
    a356:	4b3e      	ldr	r3, [pc, #248]	; (a450 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f0>)
    a358:	9300      	str	r3, [sp, #0]
    a35a:	2330      	movs	r3, #48	; 0x30
    a35c:	4a32      	ldr	r2, [pc, #200]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a35e:	4938      	ldr	r1, [pc, #224]	; (a440 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a360:	4628      	mov	r0, r5
    a362:	47b0      	blx	r6
    a364:	e793      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input->type == kTfLiteFloat32 ||
    a366:	f898 3000 	ldrb.w	r3, [r8]
    a36a:	2b01      	cmp	r3, #1
    a36c:	d00c      	beq.n	a388 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x128>
    a36e:	2b07      	cmp	r3, #7
    a370:	d00a      	beq.n	a388 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x128>
    a372:	2b09      	cmp	r3, #9
    a374:	d008      	beq.n	a388 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x128>
    a376:	696e      	ldr	r6, [r5, #20]
    a378:	4b36      	ldr	r3, [pc, #216]	; (a454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f4>)
    a37a:	9300      	str	r3, [sp, #0]
    a37c:	2333      	movs	r3, #51	; 0x33
    a37e:	4a2a      	ldr	r2, [pc, #168]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a380:	492f      	ldr	r1, [pc, #188]	; (a440 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a382:	4628      	mov	r0, r5
    a384:	47b0      	blx	r6
    a386:	e782      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, output->type == kTfLiteInt8 ||
    a388:	783a      	ldrb	r2, [r7, #0]
    a38a:	2a09      	cmp	r2, #9
    a38c:	d00c      	beq.n	a3a8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x148>
    a38e:	2a07      	cmp	r2, #7
    a390:	d00a      	beq.n	a3a8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x148>
    a392:	2a02      	cmp	r2, #2
    a394:	d008      	beq.n	a3a8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x148>
    a396:	696e      	ldr	r6, [r5, #20]
    a398:	4b2f      	ldr	r3, [pc, #188]	; (a458 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
    a39a:	9300      	str	r3, [sp, #0]
    a39c:	2336      	movs	r3, #54	; 0x36
    a39e:	4a22      	ldr	r2, [pc, #136]	; (a428 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a3a0:	4927      	ldr	r1, [pc, #156]	; (a440 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a3a2:	4628      	mov	r0, r5
    a3a4:	47b0      	blx	r6
    a3a6:	e772      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
    a3a8:	2b07      	cmp	r3, #7
    a3aa:	d00c      	beq.n	a3c6 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x166>
    a3ac:	2b09      	cmp	r3, #9
    a3ae:	d00a      	beq.n	a3c6 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x166>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt8) ||
    a3b0:	2b09      	cmp	r3, #9
    a3b2:	d02b      	beq.n	a40c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ac>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt16) ||
    a3b4:	2b09      	cmp	r3, #9
    a3b6:	d02c      	beq.n	a412 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b2>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt32) ||
    a3b8:	2b07      	cmp	r3, #7
    a3ba:	d02d      	beq.n	a418 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b8>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt16) ||
    a3bc:	2b07      	cmp	r3, #7
    a3be:	d119      	bne.n	a3f4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x194>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt32)) {
    a3c0:	2a02      	cmp	r2, #2
    a3c2:	d117      	bne.n	a3f4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x194>
    a3c4:	e001      	b.n	a3ca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
    a3c6:	2a09      	cmp	r2, #9
    a3c8:	d1f2      	bne.n	a3b0 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x150>
    double effective_scale = static_cast<double>(input->params.scale) /
    a3ca:	f8d8 000c 	ldr.w	r0, [r8, #12]
    a3ce:	f7f6 f827 	bl	420 <__aeabi_f2d>
    a3d2:	4604      	mov	r4, r0
    a3d4:	460d      	mov	r5, r1
                             static_cast<double>(output->params.scale);
    a3d6:	68f8      	ldr	r0, [r7, #12]
    a3d8:	f7f6 f822 	bl	420 <__aeabi_f2d>
    a3dc:	4602      	mov	r2, r0
    a3de:	460b      	mov	r3, r1
    double effective_scale = static_cast<double>(input->params.scale) /
    a3e0:	4620      	mov	r0, r4
    a3e2:	4629      	mov	r1, r5
    a3e4:	f7f6 f99e 	bl	724 <__aeabi_ddiv>
    QuantizeMultiplier(effective_scale, &data->requantize_output_multiplier,
    a3e8:	f106 0314 	add.w	r3, r6, #20
    a3ec:	f106 0210 	add.w	r2, r6, #16
    a3f0:	f7fe fd54 	bl	8e9c <_ZN6tflite18QuantizeMultiplierEdPiS0_>
  data->quantization_params.zero_point = output->params.zero_point;
    a3f4:	693b      	ldr	r3, [r7, #16]
    a3f6:	6033      	str	r3, [r6, #0]
  data->quantization_params.scale = static_cast<double>(output->params.scale);
    a3f8:	68f8      	ldr	r0, [r7, #12]
    a3fa:	f7f6 f811 	bl	420 <__aeabi_f2d>
    a3fe:	e9c6 0102 	strd	r0, r1, [r6, #8]
  data->input_zero_point = input->params.zero_point;
    a402:	f8d8 3010 	ldr.w	r3, [r8, #16]
    a406:	61b3      	str	r3, [r6, #24]
  return kTfLiteOk;
    a408:	2400      	movs	r4, #0
    a40a:	e740      	b.n	a28e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt16) ||
    a40c:	2a07      	cmp	r2, #7
    a40e:	d1d1      	bne.n	a3b4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x154>
    a410:	e7db      	b.n	a3ca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt32) ||
    a412:	2a02      	cmp	r2, #2
    a414:	d1d0      	bne.n	a3b8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x158>
    a416:	e7d8      	b.n	a3ca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt16) ||
    a418:	2a07      	cmp	r2, #7
    a41a:	d1cf      	bne.n	a3bc <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15c>
    a41c:	e7d5      	b.n	a3ca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
    a41e:	bf00      	nop
    a420:	000576f4 	.word	0x000576f4
    a424:	000572f8 	.word	0x000572f8
    a428:	00057610 	.word	0x00057610
    a42c:	000572dc 	.word	0x000572dc
    a430:	00057308 	.word	0x00057308
    a434:	00057668 	.word	0x00057668
    a438:	00057684 	.word	0x00057684
    a43c:	0005731c 	.word	0x0005731c
    a440:	00056ddc 	.word	0x00056ddc
    a444:	00057330 	.word	0x00057330
    a448:	000576d0 	.word	0x000576d0
    a44c:	000576a0 	.word	0x000576a0
    a450:	000576b4 	.word	0x000576b4
    a454:	000576f8 	.word	0x000576f8
    a458:	00057754 	.word	0x00057754

0000a45c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus EvalQuantizeReference(TfLiteContext* context, TfLiteNode* node) {
    a45c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a460:	b0a5      	sub	sp, #148	; 0x94
  TFLITE_DCHECK(node->user_data != nullptr);
    a462:	690c      	ldr	r4, [r1, #16]
    a464:	2c00      	cmp	r4, #0
    a466:	d03e      	beq.n	a4e6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8a>
    a468:	4606      	mov	r6, r0
    a46a:	460d      	mov	r5, r1
  TFLITE_DCHECK(context != nullptr);
    a46c:	2800      	cmp	r0, #0
    a46e:	d03c      	beq.n	a4ea <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8e>
  TFLITE_DCHECK(node != nullptr);
    a470:	2900      	cmp	r1, #0
    a472:	d03c      	beq.n	a4ee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x92>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    a474:	6d43      	ldr	r3, [r0, #84]	; 0x54
    a476:	680a      	ldr	r2, [r1, #0]
    a478:	6851      	ldr	r1, [r2, #4]
    a47a:	4798      	blx	r3
    a47c:	4680      	mov	r8, r0
  TFLITE_DCHECK(context != nullptr);
    a47e:	2e00      	cmp	r6, #0
    a480:	d037      	beq.n	a4f2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x96>
  TFLITE_DCHECK(node != nullptr);
    a482:	2d00      	cmp	r5, #0
    a484:	d037      	beq.n	a4f6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    a486:	6d73      	ldr	r3, [r6, #84]	; 0x54
    a488:	686a      	ldr	r2, [r5, #4]
    a48a:	6851      	ldr	r1, [r2, #4]
    a48c:	4630      	mov	r0, r6
    a48e:	4798      	blx	r3
    a490:	4605      	mov	r5, r0
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);

  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);

  if (input->type == kTfLiteFloat32) {
    a492:	f898 7008 	ldrb.w	r7, [r8, #8]
    a496:	2f01      	cmp	r7, #1
    a498:	d02f      	beq.n	a4fa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9e>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
                           TfLiteTypeGetName(input->type),
                           TfLiteTypeGetName(output->type));
        return kTfLiteError;
    }
  } else if (input->type == kTfLiteInt16) {
    a49a:	2f07      	cmp	r7, #7
    a49c:	f000 816f 	beq.w	a77e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x322>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
                           TfLiteTypeGetName(input->type),
                           TfLiteTypeGetName(output->type));
        return kTfLiteError;
    }
  } else if (input->type == kTfLiteInt8) {
    a4a0:	2f09      	cmp	r7, #9
    a4a2:	f040 860a 	bne.w	b0ba <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc5e>
    // Int8 to Int8 requantization, required if the input and output tensors
    // have different scales and/or zero points.
    size_t size = ElementCount(*input->dims);
    a4a6:	f8d8 0004 	ldr.w	r0, [r8, #4]
    a4aa:	f004 fe03 	bl	f0b4 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    a4ae:	9000      	str	r0, [sp, #0]
    switch (output->type) {
    a4b0:	7a2b      	ldrb	r3, [r5, #8]
    a4b2:	2b07      	cmp	r3, #7
    a4b4:	f000 8484 	beq.w	adc0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x964>
    a4b8:	2b09      	cmp	r3, #9
    a4ba:	f000 83c4 	beq.w	ac46 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7ea>
    a4be:	2b02      	cmp	r3, #2
    a4c0:	f000 8550 	beq.w	af64 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb08>
            data->requantize_output_multiplier, data->requantize_output_shift,
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int32_t>(output));
        break;
      default:
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    a4c4:	6977      	ldr	r7, [r6, #20]
    a4c6:	f898 0008 	ldrb.w	r0, [r8, #8]
    a4ca:	f7fe fc91 	bl	8df0 <TfLiteTypeGetName>
    a4ce:	4604      	mov	r4, r0
    a4d0:	7a28      	ldrb	r0, [r5, #8]
    a4d2:	f7fe fc8d 	bl	8df0 <TfLiteTypeGetName>
    a4d6:	4603      	mov	r3, r0
    a4d8:	4622      	mov	r2, r4
    a4da:	49b8      	ldr	r1, [pc, #736]	; (a7bc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x360>)
    a4dc:	4630      	mov	r0, r6
    a4de:	47b8      	blx	r7
                           TfLiteTypeGetName(input->type),
                           TfLiteTypeGetName(output->type));
        return kTfLiteError;
    a4e0:	2701      	movs	r7, #1
    a4e2:	f000 bdf9 	b.w	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
  TFLITE_DCHECK(node->user_data != nullptr);
    a4e6:	f005 fde6 	bl	100b6 <abort>
  TFLITE_DCHECK(context != nullptr);
    a4ea:	f005 fde4 	bl	100b6 <abort>
  TFLITE_DCHECK(node != nullptr);
    a4ee:	f005 fde2 	bl	100b6 <abort>
  TFLITE_DCHECK(context != nullptr);
    a4f2:	f005 fde0 	bl	100b6 <abort>
  TFLITE_DCHECK(node != nullptr);
    a4f6:	f005 fdde 	bl	100b6 <abort>
    switch (output->type) {
    a4fa:	7a03      	ldrb	r3, [r0, #8]
    a4fc:	2b07      	cmp	r3, #7
    a4fe:	f000 8098 	beq.w	a632 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d6>
    a502:	2b09      	cmp	r3, #9
    a504:	f040 812b 	bne.w	a75e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x302>
            data->quantization_params, tflite::micro::GetTensorShape(input),
    a508:	4641      	mov	r1, r8
    a50a:	a80c      	add	r0, sp, #48	; 0x30
    a50c:	f005 fb37 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a510:	4640      	mov	r0, r8
    a512:	f005 fa84 	bl	fa1e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    a516:	4680      	mov	r8, r0
            tflite::micro::GetTensorShape(output),
    a518:	4629      	mov	r1, r5
    a51a:	a812      	add	r0, sp, #72	; 0x48
    a51c:	f005 fb2f 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a520:	4628      	mov	r0, r5
    a522:	f005 fa8c 	bl	fa3e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    a526:	4681      	mov	r9, r0
inline void AffineQuantize(const tflite::QuantizationParams& op_params,
                           const RuntimeShape& input_shape,
                           const InputT* input_data,
                           const RuntimeShape& output_shape,
                           OutputT* output_data) {
  const int32_t zero_point = op_params.zero_point;
    a528:	f8d4 a000 	ldr.w	sl, [r4]
  const double scale = op_params.scale;
    a52c:	e9d4 3402 	ldrd	r3, r4, [r4, #8]
    a530:	e9cd 3400 	strd	r3, r4, [sp]
  inline int32_t DimensionsCount() const { return size_; }
    a534:	980c      	ldr	r0, [sp, #48]	; 0x30
    a536:	9b12      	ldr	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a538:	4298      	cmp	r0, r3
    a53a:	d101      	bne.n	a540 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xe4>
  for (int i = 0; i < dims_count; ++i) {
    a53c:	2300      	movs	r3, #0
    a53e:	e017      	b.n	a570 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x114>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a540:	f005 fdb9 	bl	100b6 <abort>
    TFLITE_DCHECK_GE(i, 0);
    a544:	f005 fdb7 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a548:	f005 fdb5 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a54c:	aa24      	add	r2, sp, #144	; 0x90
    a54e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a552:	f852 1c5c 	ldr.w	r1, [r2, #-92]
    a556:	e017      	b.n	a588 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x12c>
    TFLITE_DCHECK_GE(i, 0);
    a558:	f005 fdad 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a55c:	f005 fdab 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a560:	aa24      	add	r2, sp, #144	; 0x90
    a562:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a566:	f852 2c44 	ldr.w	r2, [r2, #-68]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a56a:	428a      	cmp	r2, r1
    a56c:	d117      	bne.n	a59e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x142>
  for (int i = 0; i < dims_count; ++i) {
    a56e:	3301      	adds	r3, #1
    a570:	4298      	cmp	r0, r3
    a572:	dd16      	ble.n	a5a2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x146>
    TFLITE_DCHECK_GE(i, 0);
    a574:	2b00      	cmp	r3, #0
    a576:	dbe5      	blt.n	a544 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xe8>
    TFLITE_DCHECK_LT(i, size_);
    a578:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a57a:	4293      	cmp	r3, r2
    a57c:	dae4      	bge.n	a548 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xec>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a57e:	2a05      	cmp	r2, #5
    a580:	dde4      	ble.n	a54c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xf0>
    a582:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    a584:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    a588:	2b00      	cmp	r3, #0
    a58a:	dbe5      	blt.n	a558 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xfc>
    TFLITE_DCHECK_LT(i, size_);
    a58c:	9a12      	ldr	r2, [sp, #72]	; 0x48
    a58e:	4293      	cmp	r3, r2
    a590:	dae4      	bge.n	a55c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x100>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a592:	2a05      	cmp	r2, #5
    a594:	dde4      	ble.n	a560 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x104>
    a596:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a598:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    a59c:	e7e5      	b.n	a56a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x10e>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a59e:	f005 fd8a 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a5a2:	2805      	cmp	r0, #5
    a5a4:	dd0a      	ble.n	a5bc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x160>
    a5a6:	990d      	ldr	r1, [sp, #52]	; 0x34
    for (int i = 0; i < size_; i++) {
    a5a8:	2300      	movs	r3, #0
    int buffer_size = 1;
    a5aa:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
    a5ac:	4298      	cmp	r0, r3
    a5ae:	dd07      	ble.n	a5c0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x164>
      buffer_size *= dims_data[i];
    a5b0:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    a5b4:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
    a5b8:	3301      	adds	r3, #1
    a5ba:	e7f7      	b.n	a5ac <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x150>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a5bc:	a90d      	add	r1, sp, #52	; 0x34
    a5be:	e7f3      	b.n	a5a8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x14c>
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
  static constexpr int32_t min_val = std::numeric_limits<OutputT>::min();
  static constexpr int32_t max_val = std::numeric_limits<OutputT>::max();

  for (int i = 0; i < flat_size; i++) {
    a5c0:	2400      	movs	r4, #0
    a5c2:	e005      	b.n	a5d0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x174>
	return __b;
    a5c4:	4b7e      	ldr	r3, [pc, #504]	; (a7c0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x364>)
    a5c6:	e01e      	b.n	a606 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1aa>
    const InputT val = input_data[i];
    int32_t unclamped =
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
        zero_point;
    int32_t clamped = std::min(std::max(unclamped, min_val), max_val);
    a5c8:	681b      	ldr	r3, [r3, #0]
    output_data[i] = clamped;
    a5ca:	f809 3006 	strb.w	r3, [r9, r6]
  for (int i = 0; i < flat_size; i++) {
    a5ce:	3401      	adds	r4, #1
    a5d0:	42ac      	cmp	r4, r5
    a5d2:	da1d      	bge.n	a610 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b4>
    const InputT val = input_data[i];
    a5d4:	4626      	mov	r6, r4
    a5d6:	f858 7024 	ldr.w	r7, [r8, r4, lsl #2]
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
    a5da:	e9dd 0100 	ldrd	r0, r1, [sp]
    a5de:	f7f6 fa39 	bl	a54 <__aeabi_d2f>
    a5e2:	4601      	mov	r1, r0
    a5e4:	4638      	mov	r0, r7
    a5e6:	f7f6 fc47 	bl	e78 <__aeabi_fdiv>
    a5ea:	f7f5 ff19 	bl	420 <__aeabi_f2d>
    a5ee:	f001 fff3 	bl	c5d8 <round>
    a5f2:	f7f6 fa2f 	bl	a54 <__aeabi_d2f>
    a5f6:	f7f6 fd51 	bl	109c <__aeabi_f2iz>
    a5fa:	4450      	add	r0, sl
    int32_t unclamped =
    a5fc:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__a < __b)
    a5fe:	f110 0f80 	cmn.w	r0, #128	; 0x80
    a602:	dbdf      	blt.n	a5c4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x168>
      return __a;
    a604:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__b < __a)
    a606:	681a      	ldr	r2, [r3, #0]
    a608:	2a7f      	cmp	r2, #127	; 0x7f
    a60a:	dddd      	ble.n	a5c8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16c>
	return __b;
    a60c:	4b6d      	ldr	r3, [pc, #436]	; (a7c4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x368>)
    a60e:	e7db      	b.n	a5c8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16c>
    if (size_ > kMaxSmallSize) {
    a610:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a612:	2b05      	cmp	r3, #5
    a614:	dd03      	ble.n	a61e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c2>
      delete[] dims_pointer_;
    a616:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a618:	b108      	cbz	r0, a61e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c2>
    a61a:	f005 fd37 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a61e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a620:	2b05      	cmp	r3, #5
    a622:	dd03      	ble.n	a62c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d0>
      delete[] dims_pointer_;
    a624:	980d      	ldr	r0, [sp, #52]	; 0x34
    a626:	b108      	cbz	r0, a62c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d0>
    a628:	f005 fd30 	bl	1008c <_ZdaPv>
                       TfLiteTypeGetName(input->type),
                       TfLiteTypeGetName(output->type));
    return kTfLiteError;
  }

  return kTfLiteOk;
    a62c:	2700      	movs	r7, #0
    a62e:	f000 bd53 	b.w	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
            data->quantization_params, tflite::micro::GetTensorShape(input),
    a632:	4641      	mov	r1, r8
    a634:	a818      	add	r0, sp, #96	; 0x60
    a636:	f005 faa2 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a63a:	4640      	mov	r0, r8
    a63c:	f005 f9ef 	bl	fa1e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    a640:	4680      	mov	r8, r0
            tflite::micro::GetTensorShape(output),
    a642:	4629      	mov	r1, r5
    a644:	a81e      	add	r0, sp, #120	; 0x78
    a646:	f005 fa9a 	bl	fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a64a:	4628      	mov	r0, r5
    a64c:	f005 fa20 	bl	fa90 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    a650:	4681      	mov	r9, r0
  const int32_t zero_point = op_params.zero_point;
    a652:	f8d4 a000 	ldr.w	sl, [r4]
  const double scale = op_params.scale;
    a656:	e9d4 3402 	ldrd	r3, r4, [r4, #8]
    a65a:	e9cd 3400 	strd	r3, r4, [sp]
  inline int32_t DimensionsCount() const { return size_; }
    a65e:	9818      	ldr	r0, [sp, #96]	; 0x60
    a660:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a662:	4298      	cmp	r0, r3
    a664:	d101      	bne.n	a66a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x20e>
  for (int i = 0; i < dims_count; ++i) {
    a666:	2300      	movs	r3, #0
    a668:	e017      	b.n	a69a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x23e>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a66a:	f005 fd24 	bl	100b6 <abort>
    TFLITE_DCHECK_GE(i, 0);
    a66e:	f005 fd22 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a672:	f005 fd20 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a676:	aa24      	add	r2, sp, #144	; 0x90
    a678:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a67c:	f852 1c2c 	ldr.w	r1, [r2, #-44]
    a680:	e017      	b.n	a6b2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x256>
    TFLITE_DCHECK_GE(i, 0);
    a682:	f005 fd18 	bl	100b6 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a686:	f005 fd16 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a68a:	aa24      	add	r2, sp, #144	; 0x90
    a68c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a690:	f852 2c14 	ldr.w	r2, [r2, #-20]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a694:	428a      	cmp	r2, r1
    a696:	d117      	bne.n	a6c8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x26c>
  for (int i = 0; i < dims_count; ++i) {
    a698:	3301      	adds	r3, #1
    a69a:	4298      	cmp	r0, r3
    a69c:	dd16      	ble.n	a6cc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x270>
    TFLITE_DCHECK_GE(i, 0);
    a69e:	2b00      	cmp	r3, #0
    a6a0:	dbe5      	blt.n	a66e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x212>
    TFLITE_DCHECK_LT(i, size_);
    a6a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    a6a4:	4293      	cmp	r3, r2
    a6a6:	dae4      	bge.n	a672 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x216>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6a8:	2a05      	cmp	r2, #5
    a6aa:	dde4      	ble.n	a676 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x21a>
    a6ac:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a6ae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    a6b2:	2b00      	cmp	r3, #0
    a6b4:	dbe5      	blt.n	a682 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x226>
    TFLITE_DCHECK_LT(i, size_);
    a6b6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    a6b8:	4293      	cmp	r3, r2
    a6ba:	dae4      	bge.n	a686 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6bc:	2a05      	cmp	r2, #5
    a6be:	dde4      	ble.n	a68a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22e>
    a6c0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    a6c2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    a6c6:	e7e5      	b.n	a694 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x238>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a6c8:	f005 fcf5 	bl	100b6 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a6cc:	2805      	cmp	r0, #5
    a6ce:	dd0a      	ble.n	a6e6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x28a>
    a6d0:	9919      	ldr	r1, [sp, #100]	; 0x64
    for (int i = 0; i < size_; i++) {
    a6d2:	2300      	movs	r3, #0
    int buffer_size = 1;
    a6d4:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
    a6d6:	4298      	cmp	r0, r3
    a6d8:	dd07      	ble.n	a6ea <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x28e>
      buffer_size *= dims_data[i];
    a6da:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    a6de:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
    a6e2:	3301      	adds	r3, #1
    a6e4:	e7f7      	b.n	a6d6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x27a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a6e6:	a919      	add	r1, sp, #100	; 0x64
    a6e8:	e7f3      	b.n	a6d2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x276>
  for (int i = 0; i < flat_size; i++) {
    a6ea:	2400      	movs	r4, #0
    a6ec:	e005      	b.n	a6fa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x29e>
	return __b;
    a6ee:	4b36      	ldr	r3, [pc, #216]	; (a7c8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x36c>)
    a6f0:	e01e      	b.n	a730 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2d4>
    int32_t clamped = std::min(std::max(unclamped, min_val), max_val);
    a6f2:	681b      	ldr	r3, [r3, #0]
    output_data[i] = clamped;
    a6f4:	f829 3016 	strh.w	r3, [r9, r6, lsl #1]
  for (int i = 0; i < flat_size; i++) {
    a6f8:	3401      	adds	r4, #1
    a6fa:	42ac      	cmp	r4, r5
    a6fc:	da1e      	bge.n	a73c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e0>
    const InputT val = input_data[i];
    a6fe:	4626      	mov	r6, r4
    a700:	f858 7024 	ldr.w	r7, [r8, r4, lsl #2]
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
    a704:	e9dd 0100 	ldrd	r0, r1, [sp]
    a708:	f7f6 f9a4 	bl	a54 <__aeabi_d2f>
    a70c:	4601      	mov	r1, r0
    a70e:	4638      	mov	r0, r7
    a710:	f7f6 fbb2 	bl	e78 <__aeabi_fdiv>
    a714:	f7f5 fe84 	bl	420 <__aeabi_f2d>
    a718:	f001 ff5e 	bl	c5d8 <round>
    a71c:	f7f6 f99a 	bl	a54 <__aeabi_d2f>
    a720:	f7f6 fcbc 	bl	109c <__aeabi_f2iz>
    a724:	4450      	add	r0, sl
    int32_t unclamped =
    a726:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__a < __b)
    a728:	f510 4f00 	cmn.w	r0, #32768	; 0x8000
    a72c:	dbdf      	blt.n	a6ee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x292>
      return __a;
    a72e:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__b < __a)
    a730:	681a      	ldr	r2, [r3, #0]
    a732:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    a736:	dbdc      	blt.n	a6f2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x296>
	return __b;
    a738:	4b24      	ldr	r3, [pc, #144]	; (a7cc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x370>)
    a73a:	e7da      	b.n	a6f2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x296>
    if (size_ > kMaxSmallSize) {
    a73c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    a73e:	2b05      	cmp	r3, #5
    a740:	dd03      	ble.n	a74a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2ee>
      delete[] dims_pointer_;
    a742:	981f      	ldr	r0, [sp, #124]	; 0x7c
    a744:	b108      	cbz	r0, a74a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2ee>
    a746:	f005 fca1 	bl	1008c <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a74a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a74c:	2b05      	cmp	r3, #5
    a74e:	dd03      	ble.n	a758 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2fc>
      delete[] dims_pointer_;
    a750:	9819      	ldr	r0, [sp, #100]	; 0x64
    a752:	b108      	cbz	r0, a758 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2fc>
    a754:	f005 fc9a 	bl	1008c <_ZdaPv>
        return kTfLiteOk;
    a758:	2700      	movs	r7, #0
    a75a:	f000 bcbd 	b.w	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    a75e:	f8d6 8014 	ldr.w	r8, [r6, #20]
    a762:	4638      	mov	r0, r7
    a764:	f7fe fb44 	bl	8df0 <TfLiteTypeGetName>
    a768:	4604      	mov	r4, r0
    a76a:	7a28      	ldrb	r0, [r5, #8]
    a76c:	f7fe fb40 	bl	8df0 <TfLiteTypeGetName>
    a770:	4603      	mov	r3, r0
    a772:	4622      	mov	r2, r4
    a774:	4911      	ldr	r1, [pc, #68]	; (a7bc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x360>)
    a776:	4630      	mov	r0, r6
    a778:	47c0      	blx	r8
        return kTfLiteError;
    a77a:	f000 bcad 	b.w	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    size_t size = ElementCount(*input->dims);
    a77e:	f8d8 0004 	ldr.w	r0, [r8, #4]
    a782:	f004 fc97 	bl	f0b4 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    a786:	9000      	str	r0, [sp, #0]
    switch (output->type) {
    a788:	7a2b      	ldrb	r3, [r5, #8]
    a78a:	2b07      	cmp	r3, #7
    a78c:	f000 80dd 	beq.w	a94a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4ee>
    a790:	2b09      	cmp	r3, #9
    a792:	d01d      	beq.n	a7d0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x374>
    a794:	2b02      	cmp	r3, #2
    a796:	f000 8197 	beq.w	aac8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x66c>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    a79a:	6977      	ldr	r7, [r6, #20]
    a79c:	f898 0008 	ldrb.w	r0, [r8, #8]
    a7a0:	f7fe fb26 	bl	8df0 <TfLiteTypeGetName>
    a7a4:	4604      	mov	r4, r0
    a7a6:	7a28      	ldrb	r0, [r5, #8]
    a7a8:	f7fe fb22 	bl	8df0 <TfLiteTypeGetName>
    a7ac:	4603      	mov	r3, r0
    a7ae:	4622      	mov	r2, r4
    a7b0:	4902      	ldr	r1, [pc, #8]	; (a7bc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x360>)
    a7b2:	4630      	mov	r0, r6
    a7b4:	47b8      	blx	r7
        return kTfLiteError;
    a7b6:	2701      	movs	r7, #1
    a7b8:	f000 bc8e 	b.w	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    a7bc:	000573c0 	.word	0x000573c0
    a7c0:	000577dc 	.word	0x000577dc
    a7c4:	000577d8 	.word	0x000577d8
    a7c8:	000577d4 	.word	0x000577d4
    a7cc:	000577d0 	.word	0x000577d0
        reference_ops::Requantize(
    a7d0:	4640      	mov	r0, r8
    a7d2:	f005 f957 	bl	fa84 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    a7d6:	9006      	str	r0, [sp, #24]
    a7d8:	f8d4 b010 	ldr.w	fp, [r4, #16]
    a7dc:	f8d4 9014 	ldr.w	r9, [r4, #20]
    a7e0:	69a3      	ldr	r3, [r4, #24]
    a7e2:	9307      	str	r3, [sp, #28]
    a7e4:	6823      	ldr	r3, [r4, #0]
    a7e6:	9308      	str	r3, [sp, #32]
    a7e8:	4628      	mov	r0, r5
    a7ea:	f005 f928 	bl	fa3e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    a7ee:	9009      	str	r0, [sp, #36]	; 0x24
    a7f0:	f04f 0800 	mov.w	r8, #0
    a7f4:	e05d      	b.n	a8b2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x456>
    a7f6:	f1c9 0600 	rsb	r6, r9, #0
    a7fa:	e06b      	b.n	a8d4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x478>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a7fc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a800:	d001      	beq.n	a806 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3aa>
    a802:	2700      	movs	r7, #0
    a804:	e06a      	b.n	a8dc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x480>
    a806:	2701      	movs	r7, #1
    a808:	e068      	b.n	a8dc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x480>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a80a:	49bf      	ldr	r1, [pc, #764]	; (ab08 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ac>)
    a80c:	e076      	b.n	a8fc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4a0>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a80e:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a810:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a814:	2f00      	cmp	r7, #0
    a816:	f040 8083 	bne.w	a920 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4c4>
  assert(exponent >= 0);
    a81a:	2e00      	cmp	r6, #0
    a81c:	f2c0 8083 	blt.w	a926 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4ca>
  assert(exponent <= 31);
    a820:	2e1f      	cmp	r6, #31
    a822:	f300 8087 	bgt.w	a934 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4d8>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a826:	f04f 0a01 	mov.w	sl, #1
    a82a:	fa0a f006 	lsl.w	r0, sl, r6
    a82e:	3801      	subs	r0, #1
    a830:	f005 f909 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a834:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a836:	2000      	movs	r0, #0
    a838:	f005 f905 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a83c:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    a83e:	4650      	mov	r0, sl
    a840:	f005 f901 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a844:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    a846:	4639      	mov	r1, r7
    a848:	4620      	mov	r0, r4
    a84a:	f005 f8fd 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a84e:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    a850:	4651      	mov	r1, sl
    a852:	4638      	mov	r0, r7
    a854:	f005 f8fa 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a858:	4607      	mov	r7, r0
    a85a:	9904      	ldr	r1, [sp, #16]
    a85c:	4620      	mov	r0, r4
    a85e:	f005 f901 	bl	fa64 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    a862:	4629      	mov	r1, r5
    a864:	f005 f8f0 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a868:	4601      	mov	r1, r0
    a86a:	4638      	mov	r0, r7
    a86c:	f005 f8f0 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    a870:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    a872:	4631      	mov	r1, r6
    a874:	4620      	mov	r0, r4
    a876:	f005 f8e9 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a87a:	4604      	mov	r4, r0
    a87c:	4639      	mov	r1, r7
    a87e:	9805      	ldr	r0, [sp, #20]
    a880:	f005 f8f8 	bl	fa74 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    a884:	4629      	mov	r1, r5
    a886:	f005 f8df 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a88a:	4601      	mov	r1, r0
    a88c:	4620      	mov	r0, r4
    a88e:	f005 f8df 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
  static constexpr int32_t kMaxOutput = std::numeric_limits<output_type>::max();
  for (int i = 0; i < size; ++i) {
    const int32_t input = input_data[i] - input_zeropoint;
    const int32_t output =
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
                                      effective_scale_shift) +
    a892:	9b08      	ldr	r3, [sp, #32]
    a894:	4418      	add	r0, r3
    const int32_t output =
    a896:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    a898:	287f      	cmp	r0, #127	; 0x7f
    a89a:	dc52      	bgt.n	a942 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4e6>
      return __a;
    a89c:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    a89e:	681a      	ldr	r2, [r3, #0]
    a8a0:	f112 0f80 	cmn.w	r2, #128	; 0x80
    a8a4:	db4f      	blt.n	a946 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4ea>
        output_zeropoint;
    const int32_t clamped_output =
    a8a6:	681b      	ldr	r3, [r3, #0]
        std::max(std::min(output, kMaxOutput), kMinOutput);
    output_data[i] = static_cast<output_type>(clamped_output);
    a8a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a8aa:	9903      	ldr	r1, [sp, #12]
    a8ac:	5453      	strb	r3, [r2, r1]
  for (int i = 0; i < size; ++i) {
    a8ae:	f108 0801 	add.w	r8, r8, #1
    a8b2:	9b00      	ldr	r3, [sp, #0]
    a8b4:	4543      	cmp	r3, r8
    a8b6:	f340 8413 	ble.w	b0e0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc84>
    const int32_t input = input_data[i] - input_zeropoint;
    a8ba:	f8cd 800c 	str.w	r8, [sp, #12]
    a8be:	9b06      	ldr	r3, [sp, #24]
    a8c0:	f933 2018 	ldrsh.w	r2, [r3, r8, lsl #1]
    a8c4:	9b07      	ldr	r3, [sp, #28]
    a8c6:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    a8c8:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    a8cc:	f1b9 0f00 	cmp.w	r9, #0
    a8d0:	dd91      	ble.n	a7f6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x39a>
    a8d2:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    a8d4:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a8d6:	4593      	cmp	fp, r2
    a8d8:	d090      	beq.n	a7fc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3a0>
    a8da:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    a8dc:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    a8de:	465c      	mov	r4, fp
    a8e0:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    a8e2:	fb02 f305 	mul.w	r3, r2, r5
    a8e6:	fb0b 3101 	mla	r1, fp, r1, r3
    a8ea:	fba2 230b 	umull	r2, r3, r2, fp
    a8ee:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a8f0:	2a00      	cmp	r2, #0
    a8f2:	f173 0100 	sbcs.w	r1, r3, #0
    a8f6:	db88      	blt.n	a80a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3ae>
    a8f8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a8fc:	1852      	adds	r2, r2, r1
    a8fe:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    a902:	4611      	mov	r1, r2
    a904:	461c      	mov	r4, r3
    a906:	2a00      	cmp	r2, #0
    a908:	f173 0000 	sbcs.w	r0, r3, #0
    a90c:	f6bf af7f 	bge.w	a80e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3b2>
    a910:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    a914:	1851      	adds	r1, r2, r1
    a916:	f04f 0400 	mov.w	r4, #0
    a91a:	eb43 0404 	adc.w	r4, r3, r4
    a91e:	e776      	b.n	a80e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3b2>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a920:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    a924:	e779      	b.n	a81a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3be>
  assert(exponent >= 0);
    a926:	4b79      	ldr	r3, [pc, #484]	; (ab0c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b0>)
    a928:	4a79      	ldr	r2, [pc, #484]	; (ab10 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    a92a:	f44f 71b3 	mov.w	r1, #358	; 0x166
    a92e:	4879      	ldr	r0, [pc, #484]	; (ab14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    a930:	f001 febe 	bl	c6b0 <__assert_func>
  assert(exponent <= 31);
    a934:	4b78      	ldr	r3, [pc, #480]	; (ab18 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6bc>)
    a936:	4a76      	ldr	r2, [pc, #472]	; (ab10 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    a938:	f240 1167 	movw	r1, #359	; 0x167
    a93c:	4875      	ldr	r0, [pc, #468]	; (ab14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    a93e:	f001 feb7 	bl	c6b0 <__assert_func>
	return __b;
    a942:	4b76      	ldr	r3, [pc, #472]	; (ab1c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6c0>)
    a944:	e7ab      	b.n	a89e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x442>
	return __b;
    a946:	4b76      	ldr	r3, [pc, #472]	; (ab20 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6c4>)
    a948:	e7ad      	b.n	a8a6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x44a>
        reference_ops::Requantize(
    a94a:	4640      	mov	r0, r8
    a94c:	f005 f89a 	bl	fa84 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    a950:	9006      	str	r0, [sp, #24]
    a952:	f8d4 b010 	ldr.w	fp, [r4, #16]
    a956:	f8d4 9014 	ldr.w	r9, [r4, #20]
    a95a:	69a3      	ldr	r3, [r4, #24]
    a95c:	9307      	str	r3, [sp, #28]
    a95e:	6823      	ldr	r3, [r4, #0]
    a960:	9308      	str	r3, [sp, #32]
    a962:	4628      	mov	r0, r5
    a964:	f005 f894 	bl	fa90 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    a968:	9009      	str	r0, [sp, #36]	; 0x24
    a96a:	f04f 0800 	mov.w	r8, #0
    a96e:	e05e      	b.n	aa2e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5d2>
  int right_shift = shift > 0 ? 0 : -shift;
    a970:	f1c9 0600 	rsb	r6, r9, #0
    a974:	e06d      	b.n	aa52 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5f6>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a976:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a97a:	d001      	beq.n	a980 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x524>
    a97c:	2700      	movs	r7, #0
    a97e:	e06c      	b.n	aa5a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5fe>
    a980:	2701      	movs	r7, #1
    a982:	e06a      	b.n	aa5a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5fe>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a984:	4960      	ldr	r1, [pc, #384]	; (ab08 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ac>)
    a986:	e078      	b.n	aa7a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x61e>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a988:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a98a:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a98e:	2f00      	cmp	r7, #0
    a990:	f040 8085 	bne.w	aa9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x642>
  assert(exponent >= 0);
    a994:	2e00      	cmp	r6, #0
    a996:	f2c0 8085 	blt.w	aaa4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x648>
  assert(exponent <= 31);
    a99a:	2e1f      	cmp	r6, #31
    a99c:	f300 8089 	bgt.w	aab2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x656>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a9a0:	f04f 0a01 	mov.w	sl, #1
    a9a4:	fa0a f006 	lsl.w	r0, sl, r6
    a9a8:	3801      	subs	r0, #1
    a9aa:	f005 f84c 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a9ae:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a9b0:	2000      	movs	r0, #0
    a9b2:	f005 f848 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a9b6:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    a9b8:	4650      	mov	r0, sl
    a9ba:	f005 f844 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a9be:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    a9c0:	4639      	mov	r1, r7
    a9c2:	4620      	mov	r0, r4
    a9c4:	f005 f840 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a9c8:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    a9ca:	4651      	mov	r1, sl
    a9cc:	4638      	mov	r0, r7
    a9ce:	f005 f83d 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a9d2:	4607      	mov	r7, r0
    a9d4:	9904      	ldr	r1, [sp, #16]
    a9d6:	4620      	mov	r0, r4
    a9d8:	f005 f844 	bl	fa64 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    a9dc:	4629      	mov	r1, r5
    a9de:	f005 f833 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a9e2:	4601      	mov	r1, r0
    a9e4:	4638      	mov	r0, r7
    a9e6:	f005 f833 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    a9ea:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    a9ec:	4631      	mov	r1, r6
    a9ee:	4620      	mov	r0, r4
    a9f0:	f005 f82c 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a9f4:	4604      	mov	r4, r0
    a9f6:	4639      	mov	r1, r7
    a9f8:	9805      	ldr	r0, [sp, #20]
    a9fa:	f005 f83b 	bl	fa74 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    a9fe:	4629      	mov	r1, r5
    aa00:	f005 f822 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aa04:	4601      	mov	r1, r0
    aa06:	4620      	mov	r0, r4
    aa08:	f005 f822 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    aa0c:	9b08      	ldr	r3, [sp, #32]
    aa0e:	4418      	add	r0, r3
    const int32_t output =
    aa10:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    aa12:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    aa16:	da53      	bge.n	aac0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x664>
      return __a;
    aa18:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    aa1a:	681a      	ldr	r2, [r3, #0]
    aa1c:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
    aa20:	db50      	blt.n	aac4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x668>
    const int32_t clamped_output =
    aa22:	681b      	ldr	r3, [r3, #0]
    output_data[i] = static_cast<output_type>(clamped_output);
    aa24:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aa26:	9903      	ldr	r1, [sp, #12]
    aa28:	5253      	strh	r3, [r2, r1]
  for (int i = 0; i < size; ++i) {
    aa2a:	f108 0801 	add.w	r8, r8, #1
    aa2e:	9b00      	ldr	r3, [sp, #0]
    aa30:	4543      	cmp	r3, r8
    aa32:	f340 8357 	ble.w	b0e4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc88>
    const int32_t input = input_data[i] - input_zeropoint;
    aa36:	ea4f 0348 	mov.w	r3, r8, lsl #1
    aa3a:	9303      	str	r3, [sp, #12]
    aa3c:	9b06      	ldr	r3, [sp, #24]
    aa3e:	f933 2018 	ldrsh.w	r2, [r3, r8, lsl #1]
    aa42:	9b07      	ldr	r3, [sp, #28]
    aa44:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    aa46:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    aa4a:	f1b9 0f00 	cmp.w	r9, #0
    aa4e:	dd8f      	ble.n	a970 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x514>
    aa50:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    aa52:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    aa54:	4593      	cmp	fp, r2
    aa56:	d08e      	beq.n	a976 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x51a>
    aa58:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    aa5a:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    aa5c:	465c      	mov	r4, fp
    aa5e:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    aa60:	fb02 f305 	mul.w	r3, r2, r5
    aa64:	fb0b 3101 	mla	r1, fp, r1, r3
    aa68:	fba2 230b 	umull	r2, r3, r2, fp
    aa6c:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    aa6e:	2a00      	cmp	r2, #0
    aa70:	f173 0100 	sbcs.w	r1, r3, #0
    aa74:	db86      	blt.n	a984 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x528>
    aa76:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    aa7a:	1852      	adds	r2, r2, r1
    aa7c:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    aa80:	4611      	mov	r1, r2
    aa82:	461c      	mov	r4, r3
    aa84:	2a00      	cmp	r2, #0
    aa86:	f173 0000 	sbcs.w	r0, r3, #0
    aa8a:	f6bf af7d 	bge.w	a988 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x52c>
    aa8e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    aa92:	1851      	adds	r1, r2, r1
    aa94:	f04f 0400 	mov.w	r4, #0
    aa98:	eb43 0404 	adc.w	r4, r3, r4
    aa9c:	e774      	b.n	a988 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x52c>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    aa9e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    aaa2:	e777      	b.n	a994 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x538>
  assert(exponent >= 0);
    aaa4:	4b19      	ldr	r3, [pc, #100]	; (ab0c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b0>)
    aaa6:	4a1a      	ldr	r2, [pc, #104]	; (ab10 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    aaa8:	f44f 71b3 	mov.w	r1, #358	; 0x166
    aaac:	4819      	ldr	r0, [pc, #100]	; (ab14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    aaae:	f001 fdff 	bl	c6b0 <__assert_func>
  assert(exponent <= 31);
    aab2:	4b19      	ldr	r3, [pc, #100]	; (ab18 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6bc>)
    aab4:	4a16      	ldr	r2, [pc, #88]	; (ab10 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    aab6:	f240 1167 	movw	r1, #359	; 0x167
    aaba:	4816      	ldr	r0, [pc, #88]	; (ab14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    aabc:	f001 fdf8 	bl	c6b0 <__assert_func>
	return __b;
    aac0:	4b18      	ldr	r3, [pc, #96]	; (ab24 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6c8>)
    aac2:	e7aa      	b.n	aa1a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
	return __b;
    aac4:	4b18      	ldr	r3, [pc, #96]	; (ab28 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6cc>)
    aac6:	e7ac      	b.n	aa22 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5c6>
        reference_ops::Requantize(
    aac8:	4640      	mov	r0, r8
    aaca:	f004 ffdb 	bl	fa84 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    aace:	9006      	str	r0, [sp, #24]
    aad0:	f8d4 b010 	ldr.w	fp, [r4, #16]
    aad4:	f8d4 9014 	ldr.w	r9, [r4, #20]
    aad8:	69a3      	ldr	r3, [r4, #24]
    aada:	9307      	str	r3, [sp, #28]
    aadc:	6823      	ldr	r3, [r4, #0]
    aade:	9308      	str	r3, [sp, #32]
    aae0:	4628      	mov	r0, r5
    aae2:	f004 ffdf 	bl	faa4 <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor>
    aae6:	9009      	str	r0, [sp, #36]	; 0x24
    aae8:	f04f 0800 	mov.w	r8, #0
    aaec:	e064      	b.n	abb8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x75c>
  int right_shift = shift > 0 ? 0 : -shift;
    aaee:	f1c9 0600 	rsb	r6, r9, #0
    aaf2:	e072      	b.n	abda <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x77e>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    aaf4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    aaf8:	d001      	beq.n	aafe <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6a2>
    aafa:	2700      	movs	r7, #0
    aafc:	e071      	b.n	abe2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x786>
    aafe:	2701      	movs	r7, #1
    ab00:	e06f      	b.n	abe2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x786>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ab02:	4901      	ldr	r1, [pc, #4]	; (ab08 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ac>)
    ab04:	e07d      	b.n	ac02 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7a6>
    ab06:	bf00      	nop
    ab08:	c0000001 	.word	0xc0000001
    ab0c:	00057510 	.word	0x00057510
    ab10:	00057520 	.word	0x00057520
    ab14:	00057578 	.word	0x00057578
    ab18:	000575d4 	.word	0x000575d4
    ab1c:	000577c8 	.word	0x000577c8
    ab20:	000577cc 	.word	0x000577cc
    ab24:	000577c0 	.word	0x000577c0
    ab28:	000577c4 	.word	0x000577c4
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ab2c:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ab2e:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ab32:	2f00      	cmp	r7, #0
    ab34:	d176      	bne.n	ac24 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7c8>
  assert(exponent >= 0);
    ab36:	2e00      	cmp	r6, #0
    ab38:	db77      	blt.n	ac2a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7ce>
  assert(exponent <= 31);
    ab3a:	2e1f      	cmp	r6, #31
    ab3c:	dc7c      	bgt.n	ac38 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7dc>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ab3e:	f04f 0a01 	mov.w	sl, #1
    ab42:	fa0a f006 	lsl.w	r0, sl, r6
    ab46:	3801      	subs	r0, #1
    ab48:	f004 ff7d 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ab4c:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ab4e:	2000      	movs	r0, #0
    ab50:	f004 ff79 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ab54:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    ab56:	4650      	mov	r0, sl
    ab58:	f004 ff75 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ab5c:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    ab5e:	4639      	mov	r1, r7
    ab60:	4620      	mov	r0, r4
    ab62:	f004 ff71 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ab66:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ab68:	4651      	mov	r1, sl
    ab6a:	4638      	mov	r0, r7
    ab6c:	f004 ff6e 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ab70:	4607      	mov	r7, r0
    ab72:	9904      	ldr	r1, [sp, #16]
    ab74:	4620      	mov	r0, r4
    ab76:	f004 ff75 	bl	fa64 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ab7a:	4629      	mov	r1, r5
    ab7c:	f004 ff64 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ab80:	4601      	mov	r1, r0
    ab82:	4638      	mov	r0, r7
    ab84:	f004 ff64 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ab88:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    ab8a:	4631      	mov	r1, r6
    ab8c:	4620      	mov	r0, r4
    ab8e:	f004 ff5d 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ab92:	4604      	mov	r4, r0
    ab94:	4639      	mov	r1, r7
    ab96:	9805      	ldr	r0, [sp, #20]
    ab98:	f004 ff6c 	bl	fa74 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    ab9c:	4629      	mov	r1, r5
    ab9e:	f004 ff53 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aba2:	4601      	mov	r1, r0
    aba4:	4620      	mov	r0, r4
    aba6:	f004 ff53 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    abaa:	9b08      	ldr	r3, [sp, #32]
    abac:	4418      	add	r0, r3
    output_data[i] = static_cast<output_type>(clamped_output);
    abae:	9b09      	ldr	r3, [sp, #36]	; 0x24
    abb0:	9a03      	ldr	r2, [sp, #12]
    abb2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  for (int i = 0; i < size; ++i) {
    abb6:	44d0      	add	r8, sl
    abb8:	9b00      	ldr	r3, [sp, #0]
    abba:	4543      	cmp	r3, r8
    abbc:	f340 8294 	ble.w	b0e8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc8c>
    const int32_t input = input_data[i] - input_zeropoint;
    abc0:	f8cd 800c 	str.w	r8, [sp, #12]
    abc4:	9b06      	ldr	r3, [sp, #24]
    abc6:	f933 2018 	ldrsh.w	r2, [r3, r8, lsl #1]
    abca:	9b07      	ldr	r3, [sp, #28]
    abcc:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    abce:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    abd2:	f1b9 0f00 	cmp.w	r9, #0
    abd6:	dd8a      	ble.n	aaee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x692>
    abd8:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    abda:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    abdc:	4593      	cmp	fp, r2
    abde:	d089      	beq.n	aaf4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x698>
    abe0:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    abe2:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    abe4:	465c      	mov	r4, fp
    abe6:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    abe8:	fb02 f305 	mul.w	r3, r2, r5
    abec:	fb0b 3101 	mla	r1, fp, r1, r3
    abf0:	fba2 230b 	umull	r2, r3, r2, fp
    abf4:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    abf6:	2a00      	cmp	r2, #0
    abf8:	f173 0100 	sbcs.w	r1, r3, #0
    abfc:	db81      	blt.n	ab02 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6a6>
    abfe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ac02:	1852      	adds	r2, r2, r1
    ac04:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ac08:	4611      	mov	r1, r2
    ac0a:	461c      	mov	r4, r3
    ac0c:	2a00      	cmp	r2, #0
    ac0e:	f173 0000 	sbcs.w	r0, r3, #0
    ac12:	da8b      	bge.n	ab2c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6d0>
    ac14:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    ac18:	1851      	adds	r1, r2, r1
    ac1a:	f04f 0400 	mov.w	r4, #0
    ac1e:	eb43 0404 	adc.w	r4, r3, r4
    ac22:	e783      	b.n	ab2c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6d0>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ac24:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    ac28:	e785      	b.n	ab36 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6da>
  assert(exponent >= 0);
    ac2a:	4bc5      	ldr	r3, [pc, #788]	; (af40 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae4>)
    ac2c:	4ac5      	ldr	r2, [pc, #788]	; (af44 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    ac2e:	f44f 71b3 	mov.w	r1, #358	; 0x166
    ac32:	48c5      	ldr	r0, [pc, #788]	; (af48 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    ac34:	f001 fd3c 	bl	c6b0 <__assert_func>
  assert(exponent <= 31);
    ac38:	4bc4      	ldr	r3, [pc, #784]	; (af4c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf0>)
    ac3a:	4ac2      	ldr	r2, [pc, #776]	; (af44 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    ac3c:	f240 1167 	movw	r1, #359	; 0x167
    ac40:	48c1      	ldr	r0, [pc, #772]	; (af48 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    ac42:	f001 fd35 	bl	c6b0 <__assert_func>
        reference_ops::Requantize(
    ac46:	4640      	mov	r0, r8
    ac48:	f004 fef3 	bl	fa32 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    ac4c:	9006      	str	r0, [sp, #24]
    ac4e:	f8d4 b010 	ldr.w	fp, [r4, #16]
    ac52:	f8d4 9014 	ldr.w	r9, [r4, #20]
    ac56:	69a3      	ldr	r3, [r4, #24]
    ac58:	9307      	str	r3, [sp, #28]
    ac5a:	6823      	ldr	r3, [r4, #0]
    ac5c:	9308      	str	r3, [sp, #32]
    ac5e:	4628      	mov	r0, r5
    ac60:	f004 feed 	bl	fa3e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    ac64:	9009      	str	r0, [sp, #36]	; 0x24
    ac66:	f04f 0800 	mov.w	r8, #0
    ac6a:	e05d      	b.n	ad28 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8cc>
  int right_shift = shift > 0 ? 0 : -shift;
    ac6c:	f1c9 0600 	rsb	r6, r9, #0
    ac70:	e06b      	b.n	ad4a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8ee>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ac72:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    ac76:	d001      	beq.n	ac7c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x820>
    ac78:	2700      	movs	r7, #0
    ac7a:	e06a      	b.n	ad52 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8f6>
    ac7c:	2701      	movs	r7, #1
    ac7e:	e068      	b.n	ad52 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8f6>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ac80:	49b3      	ldr	r1, [pc, #716]	; (af50 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf4>)
    ac82:	e076      	b.n	ad72 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x916>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ac84:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ac86:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ac8a:	2f00      	cmp	r7, #0
    ac8c:	f040 8083 	bne.w	ad96 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x93a>
  assert(exponent >= 0);
    ac90:	2e00      	cmp	r6, #0
    ac92:	f2c0 8083 	blt.w	ad9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x940>
  assert(exponent <= 31);
    ac96:	2e1f      	cmp	r6, #31
    ac98:	f300 8087 	bgt.w	adaa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x94e>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ac9c:	f04f 0a01 	mov.w	sl, #1
    aca0:	fa0a f006 	lsl.w	r0, sl, r6
    aca4:	3801      	subs	r0, #1
    aca6:	f004 fece 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    acaa:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    acac:	2000      	movs	r0, #0
    acae:	f004 feca 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    acb2:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    acb4:	4650      	mov	r0, sl
    acb6:	f004 fec6 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    acba:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    acbc:	4639      	mov	r1, r7
    acbe:	4620      	mov	r0, r4
    acc0:	f004 fec2 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    acc4:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    acc6:	4651      	mov	r1, sl
    acc8:	4638      	mov	r0, r7
    acca:	f004 febf 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    acce:	4607      	mov	r7, r0
    acd0:	9904      	ldr	r1, [sp, #16]
    acd2:	4620      	mov	r0, r4
    acd4:	f004 fec6 	bl	fa64 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    acd8:	4629      	mov	r1, r5
    acda:	f004 feb5 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    acde:	4601      	mov	r1, r0
    ace0:	4638      	mov	r0, r7
    ace2:	f004 feb5 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ace6:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    ace8:	4631      	mov	r1, r6
    acea:	4620      	mov	r0, r4
    acec:	f004 feae 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    acf0:	4604      	mov	r4, r0
    acf2:	4639      	mov	r1, r7
    acf4:	9805      	ldr	r0, [sp, #20]
    acf6:	f004 febd 	bl	fa74 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    acfa:	4629      	mov	r1, r5
    acfc:	f004 fea4 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ad00:	4601      	mov	r1, r0
    ad02:	4620      	mov	r0, r4
    ad04:	f004 fea4 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    ad08:	9b08      	ldr	r3, [sp, #32]
    ad0a:	4418      	add	r0, r3
    const int32_t output =
    ad0c:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    ad0e:	287f      	cmp	r0, #127	; 0x7f
    ad10:	dc52      	bgt.n	adb8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x95c>
      return __a;
    ad12:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    ad14:	681a      	ldr	r2, [r3, #0]
    ad16:	f112 0f80 	cmn.w	r2, #128	; 0x80
    ad1a:	db4f      	blt.n	adbc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x960>
    const int32_t clamped_output =
    ad1c:	681b      	ldr	r3, [r3, #0]
    output_data[i] = static_cast<output_type>(clamped_output);
    ad1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ad20:	9903      	ldr	r1, [sp, #12]
    ad22:	5453      	strb	r3, [r2, r1]
  for (int i = 0; i < size; ++i) {
    ad24:	f108 0801 	add.w	r8, r8, #1
    ad28:	9b00      	ldr	r3, [sp, #0]
    ad2a:	4543      	cmp	r3, r8
    ad2c:	f340 81de 	ble.w	b0ec <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc90>
    const int32_t input = input_data[i] - input_zeropoint;
    ad30:	f8cd 800c 	str.w	r8, [sp, #12]
    ad34:	9b06      	ldr	r3, [sp, #24]
    ad36:	f913 2008 	ldrsb.w	r2, [r3, r8]
    ad3a:	9b07      	ldr	r3, [sp, #28]
    ad3c:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    ad3e:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    ad42:	f1b9 0f00 	cmp.w	r9, #0
    ad46:	dd91      	ble.n	ac6c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x810>
    ad48:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    ad4a:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ad4c:	4593      	cmp	fp, r2
    ad4e:	d090      	beq.n	ac72 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x816>
    ad50:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    ad52:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    ad54:	465c      	mov	r4, fp
    ad56:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    ad58:	fb02 f305 	mul.w	r3, r2, r5
    ad5c:	fb0b 3101 	mla	r1, fp, r1, r3
    ad60:	fba2 230b 	umull	r2, r3, r2, fp
    ad64:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ad66:	2a00      	cmp	r2, #0
    ad68:	f173 0100 	sbcs.w	r1, r3, #0
    ad6c:	db88      	blt.n	ac80 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x824>
    ad6e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ad72:	1852      	adds	r2, r2, r1
    ad74:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ad78:	4611      	mov	r1, r2
    ad7a:	461c      	mov	r4, r3
    ad7c:	2a00      	cmp	r2, #0
    ad7e:	f173 0000 	sbcs.w	r0, r3, #0
    ad82:	f6bf af7f 	bge.w	ac84 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x828>
    ad86:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    ad8a:	1851      	adds	r1, r2, r1
    ad8c:	f04f 0400 	mov.w	r4, #0
    ad90:	eb43 0404 	adc.w	r4, r3, r4
    ad94:	e776      	b.n	ac84 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x828>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ad96:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    ad9a:	e779      	b.n	ac90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x834>
  assert(exponent >= 0);
    ad9c:	4b68      	ldr	r3, [pc, #416]	; (af40 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae4>)
    ad9e:	4a69      	ldr	r2, [pc, #420]	; (af44 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    ada0:	f44f 71b3 	mov.w	r1, #358	; 0x166
    ada4:	4868      	ldr	r0, [pc, #416]	; (af48 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    ada6:	f001 fc83 	bl	c6b0 <__assert_func>
  assert(exponent <= 31);
    adaa:	4b68      	ldr	r3, [pc, #416]	; (af4c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf0>)
    adac:	4a65      	ldr	r2, [pc, #404]	; (af44 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    adae:	f240 1167 	movw	r1, #359	; 0x167
    adb2:	4865      	ldr	r0, [pc, #404]	; (af48 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    adb4:	f001 fc7c 	bl	c6b0 <__assert_func>
	return __b;
    adb8:	4b66      	ldr	r3, [pc, #408]	; (af54 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf8>)
    adba:	e7ab      	b.n	ad14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8b8>
	return __b;
    adbc:	4b66      	ldr	r3, [pc, #408]	; (af58 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xafc>)
    adbe:	e7ad      	b.n	ad1c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8c0>
        reference_ops::Requantize(
    adc0:	4640      	mov	r0, r8
    adc2:	f004 fe36 	bl	fa32 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    adc6:	9006      	str	r0, [sp, #24]
    adc8:	f8d4 b010 	ldr.w	fp, [r4, #16]
    adcc:	f8d4 9014 	ldr.w	r9, [r4, #20]
    add0:	69a3      	ldr	r3, [r4, #24]
    add2:	9307      	str	r3, [sp, #28]
    add4:	6823      	ldr	r3, [r4, #0]
    add6:	9308      	str	r3, [sp, #32]
    add8:	4628      	mov	r0, r5
    adda:	f004 fe59 	bl	fa90 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    adde:	9009      	str	r0, [sp, #36]	; 0x24
    ade0:	f04f 0800 	mov.w	r8, #0
    ade4:	e05f      	b.n	aea6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa4a>
  int right_shift = shift > 0 ? 0 : -shift;
    ade6:	f1c9 0600 	rsb	r6, r9, #0
    adea:	e06d      	b.n	aec8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa6c>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    adec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    adf0:	d001      	beq.n	adf6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x99a>
    adf2:	2700      	movs	r7, #0
    adf4:	e06c      	b.n	aed0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa74>
    adf6:	2701      	movs	r7, #1
    adf8:	e06a      	b.n	aed0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa74>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    adfa:	4955      	ldr	r1, [pc, #340]	; (af50 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf4>)
    adfc:	e078      	b.n	aef0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa94>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    adfe:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ae00:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ae04:	2f00      	cmp	r7, #0
    ae06:	f040 8085 	bne.w	af14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xab8>
  assert(exponent >= 0);
    ae0a:	2e00      	cmp	r6, #0
    ae0c:	f2c0 8085 	blt.w	af1a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xabe>
  assert(exponent <= 31);
    ae10:	2e1f      	cmp	r6, #31
    ae12:	f300 8089 	bgt.w	af28 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xacc>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ae16:	f04f 0a01 	mov.w	sl, #1
    ae1a:	fa0a f006 	lsl.w	r0, sl, r6
    ae1e:	3801      	subs	r0, #1
    ae20:	f004 fe11 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ae24:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ae26:	2000      	movs	r0, #0
    ae28:	f004 fe0d 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ae2c:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    ae2e:	4650      	mov	r0, sl
    ae30:	f004 fe09 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ae34:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    ae36:	4639      	mov	r1, r7
    ae38:	4620      	mov	r0, r4
    ae3a:	f004 fe05 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ae3e:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ae40:	4651      	mov	r1, sl
    ae42:	4638      	mov	r0, r7
    ae44:	f004 fe02 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ae48:	4607      	mov	r7, r0
    ae4a:	9904      	ldr	r1, [sp, #16]
    ae4c:	4620      	mov	r0, r4
    ae4e:	f004 fe09 	bl	fa64 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ae52:	4629      	mov	r1, r5
    ae54:	f004 fdf8 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ae58:	4601      	mov	r1, r0
    ae5a:	4638      	mov	r0, r7
    ae5c:	f004 fdf8 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ae60:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    ae62:	4631      	mov	r1, r6
    ae64:	4620      	mov	r0, r4
    ae66:	f004 fdf1 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ae6a:	4604      	mov	r4, r0
    ae6c:	4639      	mov	r1, r7
    ae6e:	9805      	ldr	r0, [sp, #20]
    ae70:	f004 fe00 	bl	fa74 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    ae74:	4629      	mov	r1, r5
    ae76:	f004 fde7 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ae7a:	4601      	mov	r1, r0
    ae7c:	4620      	mov	r0, r4
    ae7e:	f004 fde7 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    ae82:	9b08      	ldr	r3, [sp, #32]
    ae84:	4418      	add	r0, r3
    const int32_t output =
    ae86:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    ae88:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    ae8c:	da53      	bge.n	af36 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xada>
      return __a;
    ae8e:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    ae90:	681a      	ldr	r2, [r3, #0]
    ae92:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
    ae96:	db50      	blt.n	af3a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xade>
    const int32_t clamped_output =
    ae98:	681b      	ldr	r3, [r3, #0]
    output_data[i] = static_cast<output_type>(clamped_output);
    ae9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ae9c:	9903      	ldr	r1, [sp, #12]
    ae9e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
  for (int i = 0; i < size; ++i) {
    aea2:	f108 0801 	add.w	r8, r8, #1
    aea6:	9b00      	ldr	r3, [sp, #0]
    aea8:	4543      	cmp	r3, r8
    aeaa:	f340 8121 	ble.w	b0f0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc94>
    const int32_t input = input_data[i] - input_zeropoint;
    aeae:	f8cd 800c 	str.w	r8, [sp, #12]
    aeb2:	9b06      	ldr	r3, [sp, #24]
    aeb4:	f913 2008 	ldrsb.w	r2, [r3, r8]
    aeb8:	9b07      	ldr	r3, [sp, #28]
    aeba:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    aebc:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    aec0:	f1b9 0f00 	cmp.w	r9, #0
    aec4:	dd8f      	ble.n	ade6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x98a>
    aec6:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    aec8:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    aeca:	4593      	cmp	fp, r2
    aecc:	d08e      	beq.n	adec <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x990>
    aece:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    aed0:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    aed2:	465c      	mov	r4, fp
    aed4:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    aed6:	fb02 f305 	mul.w	r3, r2, r5
    aeda:	fb0b 3101 	mla	r1, fp, r1, r3
    aede:	fba2 230b 	umull	r2, r3, r2, fp
    aee2:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    aee4:	2a00      	cmp	r2, #0
    aee6:	f173 0100 	sbcs.w	r1, r3, #0
    aeea:	db86      	blt.n	adfa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x99e>
    aeec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    aef0:	1852      	adds	r2, r2, r1
    aef2:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    aef6:	4611      	mov	r1, r2
    aef8:	461c      	mov	r4, r3
    aefa:	2a00      	cmp	r2, #0
    aefc:	f173 0000 	sbcs.w	r0, r3, #0
    af00:	f6bf af7d 	bge.w	adfe <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a2>
    af04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    af08:	1851      	adds	r1, r2, r1
    af0a:	f04f 0400 	mov.w	r4, #0
    af0e:	eb43 0404 	adc.w	r4, r3, r4
    af12:	e774      	b.n	adfe <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a2>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    af14:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    af18:	e777      	b.n	ae0a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9ae>
  assert(exponent >= 0);
    af1a:	4b09      	ldr	r3, [pc, #36]	; (af40 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae4>)
    af1c:	4a09      	ldr	r2, [pc, #36]	; (af44 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    af1e:	f44f 71b3 	mov.w	r1, #358	; 0x166
    af22:	4809      	ldr	r0, [pc, #36]	; (af48 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    af24:	f001 fbc4 	bl	c6b0 <__assert_func>
  assert(exponent <= 31);
    af28:	4b08      	ldr	r3, [pc, #32]	; (af4c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf0>)
    af2a:	4a06      	ldr	r2, [pc, #24]	; (af44 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    af2c:	f240 1167 	movw	r1, #359	; 0x167
    af30:	4805      	ldr	r0, [pc, #20]	; (af48 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    af32:	f001 fbbd 	bl	c6b0 <__assert_func>
	return __b;
    af36:	4b09      	ldr	r3, [pc, #36]	; (af5c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb00>)
    af38:	e7aa      	b.n	ae90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa34>
	return __b;
    af3a:	4b09      	ldr	r3, [pc, #36]	; (af60 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb04>)
    af3c:	e7ac      	b.n	ae98 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa3c>
    af3e:	bf00      	nop
    af40:	00057510 	.word	0x00057510
    af44:	00057520 	.word	0x00057520
    af48:	00057578 	.word	0x00057578
    af4c:	000575d4 	.word	0x000575d4
    af50:	c0000001 	.word	0xc0000001
    af54:	000577b8 	.word	0x000577b8
    af58:	000577bc 	.word	0x000577bc
    af5c:	000577b0 	.word	0x000577b0
    af60:	000577b4 	.word	0x000577b4
        reference_ops::Requantize(
    af64:	4640      	mov	r0, r8
    af66:	f004 fd64 	bl	fa32 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    af6a:	9006      	str	r0, [sp, #24]
    af6c:	f8d4 b010 	ldr.w	fp, [r4, #16]
    af70:	f8d4 9014 	ldr.w	r9, [r4, #20]
    af74:	69a3      	ldr	r3, [r4, #24]
    af76:	9307      	str	r3, [sp, #28]
    af78:	6823      	ldr	r3, [r4, #0]
    af7a:	9308      	str	r3, [sp, #32]
    af7c:	4628      	mov	r0, r5
    af7e:	f004 fd91 	bl	faa4 <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor>
    af82:	9009      	str	r0, [sp, #36]	; 0x24
    af84:	f04f 0800 	mov.w	r8, #0
    af88:	e051      	b.n	b02e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbd2>
  int right_shift = shift > 0 ? 0 : -shift;
    af8a:	f1c9 0600 	rsb	r6, r9, #0
    af8e:	e05e      	b.n	b04e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbf2>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    af90:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    af94:	d001      	beq.n	af9a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb3e>
    af96:	2700      	movs	r7, #0
    af98:	e05d      	b.n	b056 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbfa>
    af9a:	2701      	movs	r7, #1
    af9c:	e05b      	b.n	b056 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbfa>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    af9e:	4956      	ldr	r1, [pc, #344]	; (b0f8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc9c>)
    afa0:	e069      	b.n	b076 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc1a>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    afa2:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    afa4:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    afa8:	2f00      	cmp	r7, #0
    afaa:	d175      	bne.n	b098 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc3c>
  assert(exponent >= 0);
    afac:	2e00      	cmp	r6, #0
    afae:	db76      	blt.n	b09e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc42>
  assert(exponent <= 31);
    afb0:	2e1f      	cmp	r6, #31
    afb2:	dc7b      	bgt.n	b0ac <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc50>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    afb4:	f04f 0a01 	mov.w	sl, #1
    afb8:	fa0a f006 	lsl.w	r0, sl, r6
    afbc:	3801      	subs	r0, #1
    afbe:	f004 fd42 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    afc2:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    afc4:	2000      	movs	r0, #0
    afc6:	f004 fd3e 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    afca:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    afcc:	4650      	mov	r0, sl
    afce:	f004 fd3a 	bl	fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    afd2:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    afd4:	4639      	mov	r1, r7
    afd6:	4620      	mov	r0, r4
    afd8:	f004 fd36 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    afdc:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    afde:	4651      	mov	r1, sl
    afe0:	4638      	mov	r0, r7
    afe2:	f004 fd33 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    afe6:	4607      	mov	r7, r0
    afe8:	9904      	ldr	r1, [sp, #16]
    afea:	4620      	mov	r0, r4
    afec:	f004 fd3a 	bl	fa64 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    aff0:	4629      	mov	r1, r5
    aff2:	f004 fd29 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aff6:	4601      	mov	r1, r0
    aff8:	4638      	mov	r0, r7
    affa:	f004 fd29 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    affe:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    b000:	4631      	mov	r1, r6
    b002:	4620      	mov	r0, r4
    b004:	f004 fd22 	bl	fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    b008:	4604      	mov	r4, r0
    b00a:	4639      	mov	r1, r7
    b00c:	9805      	ldr	r0, [sp, #20]
    b00e:	f004 fd31 	bl	fa74 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    b012:	4629      	mov	r1, r5
    b014:	f004 fd18 	bl	fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    b018:	4601      	mov	r1, r0
    b01a:	4620      	mov	r0, r4
    b01c:	f004 fd18 	bl	fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    b020:	9b08      	ldr	r3, [sp, #32]
    b022:	4418      	add	r0, r3
    output_data[i] = static_cast<output_type>(clamped_output);
    b024:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b026:	9a03      	ldr	r2, [sp, #12]
    b028:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  for (int i = 0; i < size; ++i) {
    b02c:	44d0      	add	r8, sl
    b02e:	9b00      	ldr	r3, [sp, #0]
    b030:	4543      	cmp	r3, r8
    b032:	dd5f      	ble.n	b0f4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc98>
    const int32_t input = input_data[i] - input_zeropoint;
    b034:	f8cd 800c 	str.w	r8, [sp, #12]
    b038:	9b06      	ldr	r3, [sp, #24]
    b03a:	f913 2008 	ldrsb.w	r2, [r3, r8]
    b03e:	9b07      	ldr	r3, [sp, #28]
    b040:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    b042:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    b046:	f1b9 0f00 	cmp.w	r9, #0
    b04a:	dd9e      	ble.n	af8a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb2e>
    b04c:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    b04e:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    b050:	4593      	cmp	fp, r2
    b052:	d09d      	beq.n	af90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb34>
    b054:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    b056:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    b058:	465c      	mov	r4, fp
    b05a:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    b05c:	fb02 f305 	mul.w	r3, r2, r5
    b060:	fb0b 3101 	mla	r1, fp, r1, r3
    b064:	fba2 230b 	umull	r2, r3, r2, fp
    b068:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    b06a:	2a00      	cmp	r2, #0
    b06c:	f173 0100 	sbcs.w	r1, r3, #0
    b070:	db95      	blt.n	af9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb42>
    b072:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    b076:	1852      	adds	r2, r2, r1
    b078:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    b07c:	4611      	mov	r1, r2
    b07e:	461c      	mov	r4, r3
    b080:	2a00      	cmp	r2, #0
    b082:	f173 0000 	sbcs.w	r0, r3, #0
    b086:	da8c      	bge.n	afa2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb46>
    b088:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    b08c:	1851      	adds	r1, r2, r1
    b08e:	f04f 0400 	mov.w	r4, #0
    b092:	eb43 0404 	adc.w	r4, r3, r4
    b096:	e784      	b.n	afa2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb46>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    b098:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    b09c:	e786      	b.n	afac <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb50>
  assert(exponent >= 0);
    b09e:	4b17      	ldr	r3, [pc, #92]	; (b0fc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca0>)
    b0a0:	4a17      	ldr	r2, [pc, #92]	; (b100 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca4>)
    b0a2:	f44f 71b3 	mov.w	r1, #358	; 0x166
    b0a6:	4817      	ldr	r0, [pc, #92]	; (b104 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca8>)
    b0a8:	f001 fb02 	bl	c6b0 <__assert_func>
  assert(exponent <= 31);
    b0ac:	4b16      	ldr	r3, [pc, #88]	; (b108 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xcac>)
    b0ae:	4a14      	ldr	r2, [pc, #80]	; (b100 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca4>)
    b0b0:	f240 1167 	movw	r1, #359	; 0x167
    b0b4:	4813      	ldr	r0, [pc, #76]	; (b104 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca8>)
    b0b6:	f001 fafb 	bl	c6b0 <__assert_func>
    TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    b0ba:	f8d6 8014 	ldr.w	r8, [r6, #20]
    b0be:	4638      	mov	r0, r7
    b0c0:	f7fd fe96 	bl	8df0 <TfLiteTypeGetName>
    b0c4:	4604      	mov	r4, r0
    b0c6:	7a28      	ldrb	r0, [r5, #8]
    b0c8:	f7fd fe92 	bl	8df0 <TfLiteTypeGetName>
    b0cc:	4603      	mov	r3, r0
    b0ce:	4622      	mov	r2, r4
    b0d0:	490e      	ldr	r1, [pc, #56]	; (b10c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xcb0>)
    b0d2:	4630      	mov	r0, r6
    b0d4:	47c0      	blx	r8
    return kTfLiteError;
    b0d6:	2701      	movs	r7, #1
}
    b0d8:	4638      	mov	r0, r7
    b0da:	b025      	add	sp, #148	; 0x94
    b0dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return kTfLiteOk;
    b0e0:	2700      	movs	r7, #0
    b0e2:	e7f9      	b.n	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
        return kTfLiteOk;
    b0e4:	2700      	movs	r7, #0
    b0e6:	e7f7      	b.n	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
        return kTfLiteOk;
    b0e8:	2700      	movs	r7, #0
    b0ea:	e7f5      	b.n	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
  return kTfLiteOk;
    b0ec:	2700      	movs	r7, #0
    b0ee:	e7f3      	b.n	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    b0f0:	2700      	movs	r7, #0
    b0f2:	e7f1      	b.n	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    b0f4:	2700      	movs	r7, #0
    b0f6:	e7ef      	b.n	b0d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    b0f8:	c0000001 	.word	0xc0000001
    b0fc:	00057510 	.word	0x00057510
    b100:	00057520 	.word	0x00057520
    b104:	00057578 	.word	0x00057578
    b108:	000575d4 	.word	0x000575d4
    b10c:	000573c0 	.word	0x000573c0

0000b110 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    b110:	4b03      	ldr	r3, [pc, #12]	; (b120 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    b112:	4a04      	ldr	r2, [pc, #16]	; (b124 <z_device_state_init+0x14>)
    b114:	4293      	cmp	r3, r2
    b116:	d201      	bcs.n	b11c <z_device_state_init+0xc>
		z_object_init(dev);
		++dev;
    b118:	3318      	adds	r3, #24
    b11a:	e7fa      	b.n	b112 <z_device_state_init+0x2>
	}
}
    b11c:	4770      	bx	lr
    b11e:	bf00      	nop
    b120:	00010d00 	.word	0x00010d00
    b124:	00010d78 	.word	0x00010d78

0000b128 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    b128:	b570      	push	{r4, r5, r6, lr}
    b12a:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    b12c:	4b11      	ldr	r3, [pc, #68]	; (b174 <z_sys_init_run_level+0x4c>)
    b12e:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    b132:	e009      	b.n	b148 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    b134:	4240      	negs	r0, r0
    b136:	e017      	b.n	b168 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    b138:	68eb      	ldr	r3, [r5, #12]
    b13a:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    b13c:	68ea      	ldr	r2, [r5, #12]
    b13e:	7853      	ldrb	r3, [r2, #1]
    b140:	f043 0301 	orr.w	r3, r3, #1
    b144:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    b146:	3408      	adds	r4, #8
    b148:	1c73      	adds	r3, r6, #1
    b14a:	4a0a      	ldr	r2, [pc, #40]	; (b174 <z_sys_init_run_level+0x4c>)
    b14c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b150:	42a3      	cmp	r3, r4
    b152:	d90d      	bls.n	b170 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    b154:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    b156:	6823      	ldr	r3, [r4, #0]
    b158:	4628      	mov	r0, r5
    b15a:	4798      	blx	r3
		if (dev != NULL) {
    b15c:	2d00      	cmp	r5, #0
    b15e:	d0f2      	beq.n	b146 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    b160:	2800      	cmp	r0, #0
    b162:	d0eb      	beq.n	b13c <z_sys_init_run_level+0x14>
				if (rc < 0) {
    b164:	2800      	cmp	r0, #0
    b166:	dbe5      	blt.n	b134 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    b168:	28ff      	cmp	r0, #255	; 0xff
    b16a:	dde5      	ble.n	b138 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    b16c:	20ff      	movs	r0, #255	; 0xff
    b16e:	e7e3      	b.n	b138 <z_sys_init_run_level+0x10>
		}
	}
}
    b170:	bd70      	pop	{r4, r5, r6, pc}
    b172:	bf00      	nop
    b174:	000577e0 	.word	0x000577e0

0000b178 <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
    b178:	4b01      	ldr	r3, [pc, #4]	; (b180 <z_impl_z_errno+0x8>)
    b17a:	6898      	ldr	r0, [r3, #8]
}
    b17c:	3060      	adds	r0, #96	; 0x60
    b17e:	4770      	bx	lr
    b180:	2001d1d0 	.word	0x2001d1d0

0000b184 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    b184:	b530      	push	{r4, r5, lr}
    b186:	b087      	sub	sp, #28
	struct k_thread *thread = &z_idle_threads[i];
    b188:	4c10      	ldr	r4, [pc, #64]	; (b1cc <init_idle_thread+0x48>)
    b18a:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
	k_thread_stack_t *stack = z_idle_stacks[i];
    b18e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    b192:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    b196:	4b0e      	ldr	r3, [pc, #56]	; (b1d0 <init_idle_thread+0x4c>)
    b198:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
	z_setup_new_thread(thread, stack,
    b19c:	2300      	movs	r3, #0
    b19e:	9305      	str	r3, [sp, #20]
    b1a0:	2201      	movs	r2, #1
    b1a2:	9204      	str	r2, [sp, #16]
    b1a4:	220f      	movs	r2, #15
    b1a6:	9203      	str	r2, [sp, #12]
    b1a8:	9302      	str	r3, [sp, #8]
    b1aa:	9301      	str	r3, [sp, #4]
    b1ac:	9000      	str	r0, [sp, #0]
    b1ae:	4b09      	ldr	r3, [pc, #36]	; (b1d4 <init_idle_thread+0x50>)
    b1b0:	f44f 72a0 	mov.w	r2, #320	; 0x140
    b1b4:	4908      	ldr	r1, [pc, #32]	; (b1d8 <init_idle_thread+0x54>)
    b1b6:	eb01 1185 	add.w	r1, r1, r5, lsl #6
    b1ba:	4620      	mov	r0, r4
    b1bc:	f000 f924 	bl	b408 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    b1c0:	7b63      	ldrb	r3, [r4, #13]
    b1c2:	f023 0304 	bic.w	r3, r3, #4
    b1c6:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    b1c8:	b007      	add	sp, #28
    b1ca:	bd30      	pop	{r4, r5, pc}
    b1cc:	20000360 	.word	0x20000360
    b1d0:	2001d1d0 	.word	0x2001d1d0
    b1d4:	0000fd0f 	.word	0x0000fd0f
    b1d8:	20025400 	.word	0x20025400

0000b1dc <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
    b1dc:	b570      	push	{r4, r5, r6, lr}
    b1de:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
    b1e0:	f000 fda2 	bl	bd28 <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
    b1e4:	4d1a      	ldr	r5, [pc, #104]	; (b250 <prepare_multithreading+0x74>)
    b1e6:	4b1b      	ldr	r3, [pc, #108]	; (b254 <prepare_multithreading+0x78>)
    b1e8:	61dd      	str	r5, [r3, #28]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    b1ea:	4b1b      	ldr	r3, [pc, #108]	; (b258 <prepare_multithreading+0x7c>)
    b1ec:	9305      	str	r3, [sp, #20]
    b1ee:	2301      	movs	r3, #1
    b1f0:	9304      	str	r3, [sp, #16]
    b1f2:	2400      	movs	r4, #0
    b1f4:	9403      	str	r4, [sp, #12]
    b1f6:	9402      	str	r4, [sp, #8]
    b1f8:	9401      	str	r4, [sp, #4]
    b1fa:	9400      	str	r4, [sp, #0]
    b1fc:	4b17      	ldr	r3, [pc, #92]	; (b25c <prepare_multithreading+0x80>)
    b1fe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    b202:	4917      	ldr	r1, [pc, #92]	; (b260 <prepare_multithreading+0x84>)
    b204:	4628      	mov	r0, r5
    b206:	f000 f8ff 	bl	b408 <z_setup_new_thread>
    b20a:	4606      	mov	r6, r0
    b20c:	7b6b      	ldrb	r3, [r5, #13]
    b20e:	f023 0304 	bic.w	r3, r3, #4
    b212:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
    b214:	4628      	mov	r0, r5
    b216:	f004 fde4 	bl	fde2 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    b21a:	2c00      	cmp	r4, #0
    b21c:	dd02      	ble.n	b224 <prepare_multithreading+0x48>
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
			 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[i]));
	}

	return stack_ptr;
}
    b21e:	4630      	mov	r0, r6
    b220:	b006      	add	sp, #24
    b222:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
    b224:	4620      	mov	r0, r4
    b226:	f7ff ffad 	bl	b184 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    b22a:	4a0e      	ldr	r2, [pc, #56]	; (b264 <prepare_multithreading+0x88>)
    b22c:	eb02 12c4 	add.w	r2, r2, r4, lsl #7
    b230:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    b234:	4b07      	ldr	r3, [pc, #28]	; (b254 <prepare_multithreading+0x78>)
    b236:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    b23a:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
    b23c:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
    b23e:	4a0a      	ldr	r2, [pc, #40]	; (b268 <prepare_multithreading+0x8c>)
    b240:	eb02 22c4 	add.w	r2, r2, r4, lsl #11
    b244:	f502 6200 	add.w	r2, r2, #2048	; 0x800
		_kernel.cpus[i].irq_stack =
    b248:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    b24a:	3401      	adds	r4, #1
    b24c:	e7e5      	b.n	b21a <prepare_multithreading+0x3e>
    b24e:	bf00      	nop
    b250:	200003e0 	.word	0x200003e0
    b254:	2001d1d0 	.word	0x2001d1d0
    b258:	000577f8 	.word	0x000577f8
    b25c:	0000b26d 	.word	0x0000b26d
    b260:	2001d400 	.word	0x2001d400
    b264:	20000360 	.word	0x20000360
    b268:	20025540 	.word	0x20025540

0000b26c <bg_thread_main>:
{
    b26c:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    b26e:	4b0b      	ldr	r3, [pc, #44]	; (b29c <bg_thread_main+0x30>)
    b270:	2201      	movs	r2, #1
    b272:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    b274:	2002      	movs	r0, #2
    b276:	f7ff ff57 	bl	b128 <z_sys_init_run_level>
	boot_banner();
    b27a:	f000 ffdf 	bl	c23c <boot_banner>
	z_cpp_init_static();
    b27e:	f003 f8d4 	bl	e42a <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    b282:	2003      	movs	r0, #3
    b284:	f7ff ff50 	bl	b128 <z_sys_init_run_level>
	z_init_static_threads();
    b288:	f000 f8ee 	bl	b468 <z_init_static_threads>
	main();
    b28c:	f002 fc4e 	bl	db2c <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    b290:	4a03      	ldr	r2, [pc, #12]	; (b2a0 <bg_thread_main+0x34>)
    b292:	7b13      	ldrb	r3, [r2, #12]
    b294:	f023 0301 	bic.w	r3, r3, #1
    b298:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    b29a:	bd08      	pop	{r3, pc}
    b29c:	2001d23b 	.word	0x2001d23b
    b2a0:	200003e0 	.word	0x200003e0

0000b2a4 <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    b2a4:	b508      	push	{r3, lr}
    b2a6:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    b2a8:	4a01      	ldr	r2, [pc, #4]	; (b2b0 <switch_to_main_thread+0xc>)
    b2aa:	4802      	ldr	r0, [pc, #8]	; (b2b4 <switch_to_main_thread+0x10>)
    b2ac:	f7f8 fdb4 	bl	3e18 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    b2b0:	0000b26d 	.word	0x0000b26d
    b2b4:	200003e0 	.word	0x200003e0

0000b2b8 <z_bss_zero>:
{
    b2b8:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    b2ba:	4803      	ldr	r0, [pc, #12]	; (b2c8 <z_bss_zero+0x10>)
    b2bc:	4a03      	ldr	r2, [pc, #12]	; (b2cc <z_bss_zero+0x14>)
    b2be:	1a12      	subs	r2, r2, r0
    b2c0:	2100      	movs	r1, #0
    b2c2:	f004 ff1e 	bl	10102 <memset>
}
    b2c6:	bd08      	pop	{r3, pc}
    b2c8:	20000340 	.word	0x20000340
    b2cc:	2001d3fc 	.word	0x2001d3fc

0000b2d0 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    b2d0:	b500      	push	{lr}
    b2d2:	b0a1      	sub	sp, #132	; 0x84
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    b2d4:	4b1c      	ldr	r3, [pc, #112]	; (b348 <z_cstart+0x78>)
	uint32_t msp =
    b2d6:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    b2da:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    b2de:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    b2e2:	4c1a      	ldr	r4, [pc, #104]	; (b34c <z_cstart+0x7c>)
    b2e4:	23e0      	movs	r3, #224	; 0xe0
    b2e6:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    b2ea:	2500      	movs	r5, #0
    b2ec:	77e5      	strb	r5, [r4, #31]
    b2ee:	7625      	strb	r5, [r4, #24]
    b2f0:	7665      	strb	r5, [r4, #25]
    b2f2:	76a5      	strb	r5, [r4, #26]
    b2f4:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    b2f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    b2fa:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    b2fe:	6263      	str	r3, [r4, #36]	; 0x24
    b300:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    b304:	f7f8 feca 	bl	409c <z_arm_fault_init>
	z_arm_cpu_idle_init();
    b308:	f7f8 fca0 	bl	3c4c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    b30c:	f04f 33ff 	mov.w	r3, #4294967295
    b310:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    b312:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    b314:	f7f9 f8fa 	bl	450c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    b318:	f7f8 ff82 	bl	4220 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    b31c:	2401      	movs	r4, #1
    b31e:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    b322:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    b326:	9519      	str	r5, [sp, #100]	; 0x64
	dummy_thread->stack_info.size = 0U;
    b328:	951a      	str	r5, [sp, #104]	; 0x68
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    b32a:	4b09      	ldr	r3, [pc, #36]	; (b350 <z_cstart+0x80>)
    b32c:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    b330:	f7ff feee 	bl	b110 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    b334:	4628      	mov	r0, r5
    b336:	f7ff fef7 	bl	b128 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    b33a:	4620      	mov	r0, r4
    b33c:	f7ff fef4 	bl	b128 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    b340:	f7ff ff4c 	bl	b1dc <prepare_multithreading>
    b344:	f7ff ffae 	bl	b2a4 <switch_to_main_thread>
    b348:	20025540 	.word	0x20025540
    b34c:	e000ed00 	.word	0xe000ed00
    b350:	2001d1d0 	.word	0x2001d1d0

0000b354 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    b354:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b356:	4c06      	ldr	r4, [pc, #24]	; (b370 <init_mem_slab_module+0x1c>)
	int rc = 0;
    b358:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b35a:	4b06      	ldr	r3, [pc, #24]	; (b374 <init_mem_slab_module+0x20>)
    b35c:	429c      	cmp	r4, r3
    b35e:	d206      	bcs.n	b36e <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    b360:	4620      	mov	r0, r4
    b362:	f004 fc5f 	bl	fc24 <create_free_list>
		if (rc < 0) {
    b366:	2800      	cmp	r0, #0
    b368:	db01      	blt.n	b36e <init_mem_slab_module+0x1a>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b36a:	3420      	adds	r4, #32
    b36c:	e7f5      	b.n	b35a <init_mem_slab_module+0x6>
		z_object_init(slab);
	}

out:
	return rc;
}
    b36e:	bd10      	pop	{r4, pc}
    b370:	200002b4 	.word	0x200002b4
    b374:	200002b4 	.word	0x200002b4

0000b378 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    b378:	b5f0      	push	{r4, r5, r6, r7, lr}
    b37a:	b083      	sub	sp, #12
    b37c:	460c      	mov	r4, r1
    b37e:	461f      	mov	r7, r3
    b380:	f04f 0320 	mov.w	r3, #32
    b384:	f3ef 8111 	mrs	r1, BASEPRI
    b388:	f383 8812 	msr	BASEPRI_MAX, r3
    b38c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    b390:	6983      	ldr	r3, [r0, #24]
    b392:	b16b      	cbz	r3, b3b0 <k_mem_slab_alloc+0x38>
		/* take a free block */
		*mem = slab->free_list;
    b394:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    b396:	6983      	ldr	r3, [r0, #24]
    b398:	681b      	ldr	r3, [r3, #0]
    b39a:	6183      	str	r3, [r0, #24]
		slab->num_used++;
    b39c:	69c3      	ldr	r3, [r0, #28]
    b39e:	3301      	adds	r3, #1
    b3a0:	61c3      	str	r3, [r0, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    b3a2:	2000      	movs	r0, #0
	__asm__ volatile(
    b3a4:	f381 8811 	msr	BASEPRI, r1
    b3a8:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    b3ac:	b003      	add	sp, #12
    b3ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b3b0:	4616      	mov	r6, r2
    b3b2:	f100 0508 	add.w	r5, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    b3b6:	ea56 0307 	orrs.w	r3, r6, r7
    b3ba:	d104      	bne.n	b3c6 <k_mem_slab_alloc+0x4e>
		*mem = NULL;
    b3bc:	2300      	movs	r3, #0
    b3be:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    b3c0:	f06f 000b 	mvn.w	r0, #11
    b3c4:	e7ee      	b.n	b3a4 <k_mem_slab_alloc+0x2c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    b3c6:	e9cd 6700 	strd	r6, r7, [sp]
    b3ca:	4602      	mov	r2, r0
    b3cc:	4628      	mov	r0, r5
    b3ce:	f000 fb85 	bl	badc <z_pend_curr>
		if (result == 0) {
    b3d2:	2800      	cmp	r0, #0
    b3d4:	d1ea      	bne.n	b3ac <k_mem_slab_alloc+0x34>
			*mem = _current->base.swap_data;
    b3d6:	4b02      	ldr	r3, [pc, #8]	; (b3e0 <k_mem_slab_alloc+0x68>)
    b3d8:	689b      	ldr	r3, [r3, #8]
    b3da:	695b      	ldr	r3, [r3, #20]
    b3dc:	6023      	str	r3, [r4, #0]
		return result;
    b3de:	e7e5      	b.n	b3ac <k_mem_slab_alloc+0x34>
    b3e0:	2001d1d0 	.word	0x2001d1d0

0000b3e4 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    b3e4:	b538      	push	{r3, r4, r5, lr}
    b3e6:	4614      	mov	r4, r2
    b3e8:	461d      	mov	r5, r3
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    b3ea:	ea54 0305 	orrs.w	r3, r4, r5
    b3ee:	d102      	bne.n	b3f6 <schedule_new_thread+0x12>
	z_impl_k_thread_start(thread);
    b3f0:	f004 fc78 	bl	fce4 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    b3f4:	bd38      	pop	{r3, r4, r5, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    b3f6:	462b      	mov	r3, r5
    b3f8:	4902      	ldr	r1, [pc, #8]	; (b404 <schedule_new_thread+0x20>)
    b3fa:	3018      	adds	r0, #24
    b3fc:	f000 fdf2 	bl	bfe4 <z_add_timeout>
    b400:	e7f8      	b.n	b3f4 <schedule_new_thread+0x10>
    b402:	bf00      	nop
    b404:	0000fe1b 	.word	0x0000fe1b

0000b408 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    b408:	b5f0      	push	{r4, r5, r6, r7, lr}
    b40a:	b085      	sub	sp, #20
    b40c:	4604      	mov	r4, r0
    b40e:	460e      	mov	r6, r1
    b410:	4615      	mov	r5, r2
    b412:	461f      	mov	r7, r3
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    b414:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    b418:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    b41a:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    b41c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    b41e:	2204      	movs	r2, #4
    b420:	990d      	ldr	r1, [sp, #52]	; 0x34
    b422:	f004 fc63 	bl	fcec <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    b426:	462a      	mov	r2, r5
    b428:	4631      	mov	r1, r6
    b42a:	4620      	mov	r0, r4
    b42c:	f004 fc4b 	bl	fcc6 <setup_thread_stack>
    b430:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    b432:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b434:	9302      	str	r3, [sp, #8]
    b436:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b438:	9301      	str	r3, [sp, #4]
    b43a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b43c:	9300      	str	r3, [sp, #0]
    b43e:	463b      	mov	r3, r7
    b440:	4602      	mov	r2, r0
    b442:	4631      	mov	r1, r6
    b444:	4620      	mov	r0, r4
    b446:	f7f8 fcc9 	bl	3ddc <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    b44a:	2300      	movs	r3, #0
    b44c:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    b44e:	4b05      	ldr	r3, [pc, #20]	; (b464 <z_setup_new_thread+0x5c>)
    b450:	689b      	ldr	r3, [r3, #8]
    b452:	b123      	cbz	r3, b45e <z_setup_new_thread+0x56>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    b454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    b456:	6723      	str	r3, [r4, #112]	; 0x70
#ifdef CONFIG_THREAD_RUNTIME_STATS
	memset(&new_thread->rt_stats, 0, sizeof(new_thread->rt_stats));
#endif

	return stack_ptr;
}
    b458:	4628      	mov	r0, r5
    b45a:	b005      	add	sp, #20
    b45c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		new_thread->resource_pool = NULL;
    b45e:	6723      	str	r3, [r4, #112]	; 0x70
		return stack_ptr;
    b460:	e7fa      	b.n	b458 <z_setup_new_thread+0x50>
    b462:	bf00      	nop
    b464:	2001d1d0 	.word	0x2001d1d0

0000b468 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    b468:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    b46c:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    b46e:	4c23      	ldr	r4, [pc, #140]	; (b4fc <z_init_static_threads+0x94>)
    b470:	4b23      	ldr	r3, [pc, #140]	; (b500 <z_init_static_threads+0x98>)
    b472:	429c      	cmp	r4, r3
    b474:	d215      	bcs.n	b4a2 <z_init_static_threads+0x3a>
		z_setup_new_thread(
    b476:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    b478:	9305      	str	r3, [sp, #20]
    b47a:	6a23      	ldr	r3, [r4, #32]
    b47c:	9304      	str	r3, [sp, #16]
    b47e:	69e3      	ldr	r3, [r4, #28]
    b480:	9303      	str	r3, [sp, #12]
    b482:	69a3      	ldr	r3, [r4, #24]
    b484:	9302      	str	r3, [sp, #8]
    b486:	6963      	ldr	r3, [r4, #20]
    b488:	9301      	str	r3, [sp, #4]
    b48a:	6923      	ldr	r3, [r4, #16]
    b48c:	9300      	str	r3, [sp, #0]
    b48e:	68e3      	ldr	r3, [r4, #12]
    b490:	68a2      	ldr	r2, [r4, #8]
    b492:	6861      	ldr	r1, [r4, #4]
    b494:	6820      	ldr	r0, [r4, #0]
    b496:	f7ff ffb7 	bl	b408 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    b49a:	6823      	ldr	r3, [r4, #0]
    b49c:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    b49e:	3430      	adds	r4, #48	; 0x30
    b4a0:	e7e6      	b.n	b470 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    b4a2:	f000 f9d3 	bl	b84c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    b4a6:	4c15      	ldr	r4, [pc, #84]	; (b4fc <z_init_static_threads+0x94>)
    b4a8:	e01b      	b.n	b4e2 <z_init_static_threads+0x7a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
			schedule_new_thread(thread_data->init_thread,
    b4aa:	6826      	ldr	r6, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    b4ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    b4b0:	ea4f 79e3 	mov.w	r9, r3, asr #31
		} else {
			return (t * to_hz + off) / from_hz;
    b4b4:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    b4b8:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    b4bc:	03d8      	lsls	r0, r3, #15
    b4be:	f240 35e7 	movw	r5, #999	; 0x3e7
    b4c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b4c6:	2300      	movs	r3, #0
    b4c8:	1940      	adds	r0, r0, r5
    b4ca:	f04f 0500 	mov.w	r5, #0
    b4ce:	eb45 0101 	adc.w	r1, r5, r1
    b4d2:	f7f5 fe09 	bl	10e8 <__aeabi_uldivmod>
    b4d6:	4602      	mov	r2, r0
    b4d8:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    b4da:	4630      	mov	r0, r6
    b4dc:	f7ff ff82 	bl	b3e4 <schedule_new_thread>
	_FOREACH_STATIC_THREAD(thread_data) {
    b4e0:	3430      	adds	r4, #48	; 0x30
    b4e2:	4b07      	ldr	r3, [pc, #28]	; (b500 <z_init_static_threads+0x98>)
    b4e4:	429c      	cmp	r4, r3
    b4e6:	d204      	bcs.n	b4f2 <z_init_static_threads+0x8a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    b4e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    b4ea:	f1b3 3fff 	cmp.w	r3, #4294967295
    b4ee:	d0f7      	beq.n	b4e0 <z_init_static_threads+0x78>
    b4f0:	e7db      	b.n	b4aa <z_init_static_threads+0x42>
		}
	}
	k_sched_unlock();
    b4f2:	f000 fba9 	bl	bc48 <k_sched_unlock>
}
    b4f6:	b006      	add	sp, #24
    b4f8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    b4fc:	200002b4 	.word	0x200002b4
    b500:	200002b4 	.word	0x200002b4

0000b504 <pm_save_idle>:
 *
 * Sets the kernel data structure idle field to either a positive value or
 * K_FOREVER.
 */
static void pm_save_idle(void)
{
    b504:	b508      	push	{r3, lr}
#ifdef CONFIG_PM
	int32_t ticks = z_get_next_timeout_expiry();
    b506:	f004 fd67 	bl	ffd8 <z_get_next_timeout_expiry>
	_kernel.idle = ticks;
    b50a:	4b04      	ldr	r3, [pc, #16]	; (b51c <pm_save_idle+0x18>)
    b50c:	6198      	str	r0, [r3, #24]
	 * before exiting. This is because the kernel does not do its own idle
	 * processing in those cases i.e. skips k_cpu_idle(). The kernel's
	 * idle processing re-enables interrupts which is essential for
	 * the kernel's scheduling logic.
	 */
	if (pm_system_suspend(ticks) == PM_STATE_ACTIVE) {
    b50e:	f7f8 fa4f 	bl	39b0 <pm_system_suspend>
    b512:	b100      	cbz	r0, b516 <pm_save_idle+0x12>
		k_cpu_idle();
	}
#endif
}
    b514:	bd08      	pop	{r3, pc}
	arch_cpu_idle();
    b516:	f7f8 fb9f 	bl	3c58 <arch_cpu_idle>
    b51a:	e7fb      	b.n	b514 <pm_save_idle+0x10>
    b51c:	2001d1d0 	.word	0x2001d1d0

0000b520 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    b520:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b524:	b083      	sub	sp, #12
    b526:	4604      	mov	r4, r0
    b528:	461d      	mov	r5, r3
	__asm__ volatile(
    b52a:	f04f 0320 	mov.w	r3, #32
    b52e:	f3ef 8711 	mrs	r7, BASEPRI
    b532:	f383 8812 	msr	BASEPRI_MAX, r3
    b536:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    b53a:	68c1      	ldr	r1, [r0, #12]
    b53c:	b999      	cbnz	r1, b566 <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    b53e:	2900      	cmp	r1, #0
    b540:	d14f      	bne.n	b5e2 <z_impl_k_mutex_lock+0xc2>
    b542:	4b3a      	ldr	r3, [pc, #232]	; (b62c <z_impl_k_mutex_lock+0x10c>)
    b544:	689b      	ldr	r3, [r3, #8]
    b546:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    b54a:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    b54c:	3101      	adds	r1, #1
    b54e:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    b550:	4b36      	ldr	r3, [pc, #216]	; (b62c <z_impl_k_mutex_lock+0x10c>)
    b552:	689b      	ldr	r3, [r3, #8]
    b554:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    b556:	f387 8811 	msr	BASEPRI, r7
    b55a:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    b55e:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    b560:	b003      	add	sp, #12
    b562:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    b566:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    b568:	6882      	ldr	r2, [r0, #8]
    b56a:	4b30      	ldr	r3, [pc, #192]	; (b62c <z_impl_k_mutex_lock+0x10c>)
    b56c:	689b      	ldr	r3, [r3, #8]
    b56e:	429a      	cmp	r2, r3
    b570:	d0e5      	beq.n	b53e <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    b572:	ea55 0106 	orrs.w	r1, r5, r6
    b576:	bf0c      	ite	eq
    b578:	f04f 0801 	moveq.w	r8, #1
    b57c:	f04f 0800 	movne.w	r8, #0
    b580:	d031      	beq.n	b5e6 <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
    b582:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    b586:	4649      	mov	r1, r9
    b588:	f993 000e 	ldrsb.w	r0, [r3, #14]
    b58c:	f004 fbcb 	bl	fd26 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    b590:	4581      	cmp	r9, r0
    b592:	dc2f      	bgt.n	b5f4 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
    b594:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    b598:	9600      	str	r6, [sp, #0]
    b59a:	9501      	str	r5, [sp, #4]
    b59c:	4622      	mov	r2, r4
    b59e:	4639      	mov	r1, r7
    b5a0:	4823      	ldr	r0, [pc, #140]	; (b630 <z_impl_k_mutex_lock+0x110>)
    b5a2:	f000 fa9b 	bl	badc <z_pend_curr>
	if (got_mutex == 0) {
    b5a6:	2800      	cmp	r0, #0
    b5a8:	d0da      	beq.n	b560 <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
    b5aa:	f04f 0320 	mov.w	r3, #32
    b5ae:	f3ef 8511 	mrs	r5, BASEPRI
    b5b2:	f383 8812 	msr	BASEPRI_MAX, r3
    b5b6:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    b5ba:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b5bc:	429c      	cmp	r4, r3
    b5be:	d01f      	beq.n	b600 <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    b5c0:	b1f3      	cbz	r3, b600 <z_impl_k_mutex_lock+0xe0>
    b5c2:	6921      	ldr	r1, [r4, #16]
    b5c4:	f993 000e 	ldrsb.w	r0, [r3, #14]
    b5c8:	f004 fbad 	bl	fd26 <new_prio_for_inheritance>
    b5cc:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    b5ce:	4620      	mov	r0, r4
    b5d0:	f004 fbb4 	bl	fd3c <adjust_owner_prio>
    b5d4:	b9b0      	cbnz	r0, b604 <z_impl_k_mutex_lock+0xe4>
    b5d6:	f1b9 0f00 	cmp.w	r9, #0
    b5da:	d015      	beq.n	b608 <z_impl_k_mutex_lock+0xe8>
    b5dc:	f04f 0801 	mov.w	r8, #1
    b5e0:	e012      	b.n	b608 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    b5e2:	6923      	ldr	r3, [r4, #16]
    b5e4:	e7b1      	b.n	b54a <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
    b5e6:	f387 8811 	msr	BASEPRI, r7
    b5ea:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    b5ee:	f06f 000f 	mvn.w	r0, #15
    b5f2:	e7b5      	b.n	b560 <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
    b5f4:	4601      	mov	r1, r0
    b5f6:	4620      	mov	r0, r4
    b5f8:	f004 fba0 	bl	fd3c <adjust_owner_prio>
    b5fc:	4681      	mov	r9, r0
    b5fe:	e7cb      	b.n	b598 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    b600:	6921      	ldr	r1, [r4, #16]
    b602:	e7e4      	b.n	b5ce <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    b604:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    b608:	f1b8 0f00 	cmp.w	r8, #0
    b60c:	d106      	bne.n	b61c <z_impl_k_mutex_lock+0xfc>
    b60e:	f385 8811 	msr	BASEPRI, r5
    b612:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    b616:	f06f 000a 	mvn.w	r0, #10
    b61a:	e7a1      	b.n	b560 <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
    b61c:	4629      	mov	r1, r5
    b61e:	4804      	ldr	r0, [pc, #16]	; (b630 <z_impl_k_mutex_lock+0x110>)
    b620:	f000 f8f8 	bl	b814 <z_reschedule>
	return -EAGAIN;
    b624:	f06f 000a 	mvn.w	r0, #10
    b628:	e79a      	b.n	b560 <z_impl_k_mutex_lock+0x40>
    b62a:	bf00      	nop
    b62c:	2001d1d0 	.word	0x2001d1d0
    b630:	2001d1f8 	.word	0x2001d1f8

0000b634 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    b634:	6882      	ldr	r2, [r0, #8]
    b636:	2a00      	cmp	r2, #0
    b638:	d034      	beq.n	b6a4 <z_impl_k_mutex_unlock+0x70>
{
    b63a:	b538      	push	{r3, r4, r5, lr}
    b63c:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    b63e:	4b1c      	ldr	r3, [pc, #112]	; (b6b0 <z_impl_k_mutex_unlock+0x7c>)
    b640:	689b      	ldr	r3, [r3, #8]
    b642:	429a      	cmp	r2, r3
    b644:	d131      	bne.n	b6aa <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    b646:	7bda      	ldrb	r2, [r3, #15]
    b648:	3a01      	subs	r2, #1
    b64a:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    b64c:	68c3      	ldr	r3, [r0, #12]
    b64e:	2b01      	cmp	r3, #1
    b650:	d905      	bls.n	b65e <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    b652:	3b01      	subs	r3, #1
    b654:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    b656:	f000 faf7 	bl	bc48 <k_sched_unlock>

	return 0;
    b65a:	2000      	movs	r0, #0
}
    b65c:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    b65e:	f04f 0320 	mov.w	r3, #32
    b662:	f3ef 8511 	mrs	r5, BASEPRI
    b666:	f383 8812 	msr	BASEPRI_MAX, r3
    b66a:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    b66e:	6901      	ldr	r1, [r0, #16]
    b670:	f004 fb64 	bl	fd3c <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    b674:	4620      	mov	r0, r4
    b676:	f004 fc4f 	bl	ff18 <z_unpend_first_thread>
	mutex->owner = new_owner;
    b67a:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    b67c:	b158      	cbz	r0, b696 <z_impl_k_mutex_unlock+0x62>
		mutex->owner_orig_prio = new_owner->base.prio;
    b67e:	f990 300e 	ldrsb.w	r3, [r0, #14]
    b682:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    b684:	2300      	movs	r3, #0
    b686:	6783      	str	r3, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    b688:	f004 fbab 	bl	fde2 <z_ready_thread>
		z_reschedule(&lock, key);
    b68c:	4629      	mov	r1, r5
    b68e:	4809      	ldr	r0, [pc, #36]	; (b6b4 <z_impl_k_mutex_unlock+0x80>)
    b690:	f000 f8c0 	bl	b814 <z_reschedule>
    b694:	e7df      	b.n	b656 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    b696:	2300      	movs	r3, #0
    b698:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
    b69a:	f385 8811 	msr	BASEPRI, r5
    b69e:	f3bf 8f6f 	isb	sy
    b6a2:	e7d8      	b.n	b656 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    b6a4:	f06f 0015 	mvn.w	r0, #21
}
    b6a8:	4770      	bx	lr
		return -EPERM;
    b6aa:	f04f 30ff 	mov.w	r0, #4294967295
    b6ae:	e7d5      	b.n	b65c <z_impl_k_mutex_unlock+0x28>
    b6b0:	2001d1d0 	.word	0x2001d1d0
    b6b4:	2001d1f8 	.word	0x2001d1f8

0000b6b8 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    b6b8:	b538      	push	{r3, r4, r5, lr}
    b6ba:	4604      	mov	r4, r0
	__asm__ volatile(
    b6bc:	f04f 0320 	mov.w	r3, #32
    b6c0:	f3ef 8511 	mrs	r5, BASEPRI
    b6c4:	f383 8812 	msr	BASEPRI_MAX, r3
    b6c8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    b6cc:	f004 fc24 	bl	ff18 <z_unpend_first_thread>

	if (thread != NULL) {
    b6d0:	b140      	cbz	r0, b6e4 <z_impl_k_sem_give+0x2c>
    b6d2:	2200      	movs	r2, #0
    b6d4:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    b6d6:	f004 fb84 	bl	fde2 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    b6da:	4629      	mov	r1, r5
    b6dc:	4806      	ldr	r0, [pc, #24]	; (b6f8 <z_impl_k_sem_give+0x40>)
    b6de:	f000 f899 	bl	b814 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    b6e2:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    b6e4:	68a3      	ldr	r3, [r4, #8]
    b6e6:	68e2      	ldr	r2, [r4, #12]
    b6e8:	4293      	cmp	r3, r2
    b6ea:	d003      	beq.n	b6f4 <z_impl_k_sem_give+0x3c>
    b6ec:	2201      	movs	r2, #1
    b6ee:	4413      	add	r3, r2
    b6f0:	60a3      	str	r3, [r4, #8]
}
    b6f2:	e7f2      	b.n	b6da <z_impl_k_sem_give+0x22>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    b6f4:	2200      	movs	r2, #0
    b6f6:	e7fa      	b.n	b6ee <z_impl_k_sem_give+0x36>
    b6f8:	2001d1fc 	.word	0x2001d1fc

0000b6fc <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    b6fc:	b530      	push	{r4, r5, lr}
    b6fe:	b083      	sub	sp, #12
    b700:	461d      	mov	r5, r3
    b702:	f04f 0320 	mov.w	r3, #32
    b706:	f3ef 8111 	mrs	r1, BASEPRI
    b70a:	f383 8812 	msr	BASEPRI_MAX, r3
    b70e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    b712:	6883      	ldr	r3, [r0, #8]
    b714:	b143      	cbz	r3, b728 <z_impl_k_sem_take+0x2c>
		sem->count--;
    b716:	3b01      	subs	r3, #1
    b718:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    b71a:	f381 8811 	msr	BASEPRI, r1
    b71e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    b722:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    b724:	b003      	add	sp, #12
    b726:	bd30      	pop	{r4, r5, pc}
    b728:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    b72a:	ea54 0305 	orrs.w	r3, r4, r5
    b72e:	d006      	beq.n	b73e <z_impl_k_sem_take+0x42>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    b730:	e9cd 4500 	strd	r4, r5, [sp]
    b734:	4602      	mov	r2, r0
    b736:	4805      	ldr	r0, [pc, #20]	; (b74c <z_impl_k_sem_take+0x50>)
    b738:	f000 f9d0 	bl	badc <z_pend_curr>
	return ret;
    b73c:	e7f2      	b.n	b724 <z_impl_k_sem_take+0x28>
    b73e:	f381 8811 	msr	BASEPRI, r1
    b742:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    b746:	f06f 000f 	mvn.w	r0, #15
    b74a:	e7eb      	b.n	b724 <z_impl_k_sem_take+0x28>
    b74c:	2001d1fc 	.word	0x2001d1fc

0000b750 <add_thread_timeout>:
		z_priq_wait_add(&wait_q->waitq, thread);
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
    b750:	b538      	push	{r3, r4, r5, lr}
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    b752:	f1b3 3fff 	cmp.w	r3, #4294967295
    b756:	bf08      	it	eq
    b758:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    b75c:	d100      	bne.n	b760 <add_thread_timeout+0x10>
		z_add_thread_timeout(thread, timeout);
	}
}
    b75e:	bd38      	pop	{r3, r4, r5, pc}
    b760:	4902      	ldr	r1, [pc, #8]	; (b76c <add_thread_timeout+0x1c>)
    b762:	3018      	adds	r0, #24
    b764:	f000 fc3e 	bl	bfe4 <z_add_timeout>
    b768:	e7f9      	b.n	b75e <add_thread_timeout+0xe>
    b76a:	bf00      	nop
    b76c:	0000fe1b 	.word	0x0000fe1b

0000b770 <z_reset_time_slice>:
{
    b770:	b508      	push	{r3, lr}
	if (slice_time != 0) {
    b772:	4b08      	ldr	r3, [pc, #32]	; (b794 <z_reset_time_slice+0x24>)
    b774:	681b      	ldr	r3, [r3, #0]
    b776:	b903      	cbnz	r3, b77a <z_reset_time_slice+0xa>
}
    b778:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    b77a:	f7f9 fff5 	bl	5768 <sys_clock_elapsed>
    b77e:	4603      	mov	r3, r0
    b780:	4a04      	ldr	r2, [pc, #16]	; (b794 <z_reset_time_slice+0x24>)
    b782:	6810      	ldr	r0, [r2, #0]
    b784:	4403      	add	r3, r0
    b786:	4a04      	ldr	r2, [pc, #16]	; (b798 <z_reset_time_slice+0x28>)
    b788:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    b78a:	2100      	movs	r1, #0
    b78c:	f004 fc3a 	bl	10004 <z_set_timeout_expiry>
}
    b790:	e7f2      	b.n	b778 <z_reset_time_slice+0x8>
    b792:	bf00      	nop
    b794:	2001d20c 	.word	0x2001d20c
    b798:	2001d1d0 	.word	0x2001d1d0

0000b79c <k_sched_time_slice_set>:
{
    b79c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b7a0:	4606      	mov	r6, r0
    b7a2:	4688      	mov	r8, r1
	LOCKED(&sched_spinlock) {
    b7a4:	2300      	movs	r3, #0
	__asm__ volatile(
    b7a6:	f04f 0220 	mov.w	r2, #32
    b7aa:	f3ef 8711 	mrs	r7, BASEPRI
    b7ae:	f382 8812 	msr	BASEPRI_MAX, r2
    b7b2:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    b7b6:	e009      	b.n	b7cc <k_sched_time_slice_set+0x30>
		slice_max_prio = prio;
    b7b8:	4b13      	ldr	r3, [pc, #76]	; (b808 <k_sched_time_slice_set+0x6c>)
    b7ba:	f8c3 8000 	str.w	r8, [r3]
		z_reset_time_slice();
    b7be:	f7ff ffd7 	bl	b770 <z_reset_time_slice>
	__asm__ volatile(
    b7c2:	f387 8811 	msr	BASEPRI, r7
    b7c6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b7ca:	2301      	movs	r3, #1
    b7cc:	b9cb      	cbnz	r3, b802 <k_sched_time_slice_set+0x66>
		_current_cpu->slice_ticks = 0;
    b7ce:	2300      	movs	r3, #0
    b7d0:	4a0e      	ldr	r2, [pc, #56]	; (b80c <k_sched_time_slice_set+0x70>)
    b7d2:	6113      	str	r3, [r2, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    b7d4:	0c75      	lsrs	r5, r6, #17
    b7d6:	03f4      	lsls	r4, r6, #15
    b7d8:	f240 30e7 	movw	r0, #999	; 0x3e7
    b7dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b7e0:	2300      	movs	r3, #0
    b7e2:	1820      	adds	r0, r4, r0
    b7e4:	f04f 0100 	mov.w	r1, #0
    b7e8:	eb45 0101 	adc.w	r1, r5, r1
    b7ec:	f7f5 fc7c 	bl	10e8 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    b7f0:	4b07      	ldr	r3, [pc, #28]	; (b810 <k_sched_time_slice_set+0x74>)
    b7f2:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    b7f4:	2e00      	cmp	r6, #0
    b7f6:	dddf      	ble.n	b7b8 <k_sched_time_slice_set+0x1c>
			slice_time = MAX(2, slice_time);
    b7f8:	2802      	cmp	r0, #2
    b7fa:	bfb8      	it	lt
    b7fc:	2002      	movlt	r0, #2
    b7fe:	6018      	str	r0, [r3, #0]
    b800:	e7da      	b.n	b7b8 <k_sched_time_slice_set+0x1c>
}
    b802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b806:	bf00      	nop
    b808:	2001d208 	.word	0x2001d208
    b80c:	2001d1d0 	.word	0x2001d1d0
    b810:	2001d20c 	.word	0x2001d20c

0000b814 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    b814:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    b816:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    b818:	b921      	cbnz	r1, b824 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    b81a:	f3ef 8305 	mrs	r3, IPSR
    b81e:	b913      	cbnz	r3, b826 <z_reschedule+0x12>
    b820:	2101      	movs	r1, #1
    b822:	e000      	b.n	b826 <z_reschedule+0x12>
    b824:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    b826:	f011 0f01 	tst.w	r1, #1
    b82a:	d007      	beq.n	b83c <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    b82c:	4b06      	ldr	r3, [pc, #24]	; (b848 <z_reschedule+0x34>)
    b82e:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    b830:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    b832:	429a      	cmp	r2, r3
    b834:	d002      	beq.n	b83c <z_reschedule+0x28>
	ret = arch_swap(key);
    b836:	f7f8 fa7b 	bl	3d30 <arch_swap>
		z_swap(lock, key);
    b83a:	e003      	b.n	b844 <z_reschedule+0x30>
    b83c:	f380 8811 	msr	BASEPRI, r0
    b840:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    b844:	bd08      	pop	{r3, pc}
    b846:	bf00      	nop
    b848:	2001d1d0 	.word	0x2001d1d0

0000b84c <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    b84c:	2300      	movs	r3, #0
	__asm__ volatile(
    b84e:	f04f 0220 	mov.w	r2, #32
    b852:	f3ef 8111 	mrs	r1, BASEPRI
    b856:	f382 8812 	msr	BASEPRI_MAX, r2
    b85a:	f3bf 8f6f 	isb	sy
    b85e:	b953      	cbnz	r3, b876 <k_sched_lock+0x2a>
    b860:	4b05      	ldr	r3, [pc, #20]	; (b878 <k_sched_lock+0x2c>)
    b862:	689a      	ldr	r2, [r3, #8]
    b864:	7bd3      	ldrb	r3, [r2, #15]
    b866:	3b01      	subs	r3, #1
    b868:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    b86a:	f381 8811 	msr	BASEPRI, r1
    b86e:	f3bf 8f6f 	isb	sy
    b872:	2301      	movs	r3, #1
    b874:	e7f3      	b.n	b85e <k_sched_lock+0x12>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    b876:	4770      	bx	lr
    b878:	2001d1d0 	.word	0x2001d1d0

0000b87c <update_cache>:
{
    b87c:	b538      	push	{r3, r4, r5, lr}
    b87e:	4604      	mov	r4, r0
	thread = _priq_run_best(&_kernel.ready_q.runq);
    b880:	480f      	ldr	r0, [pc, #60]	; (b8c0 <update_cache+0x44>)
    b882:	f004 faa7 	bl	fdd4 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    b886:	4605      	mov	r5, r0
    b888:	b170      	cbz	r0, b8a8 <update_cache+0x2c>
	if (preempt_ok != 0) {
    b88a:	b984      	cbnz	r4, b8ae <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    b88c:	4b0d      	ldr	r3, [pc, #52]	; (b8c4 <update_cache+0x48>)
    b88e:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    b890:	7b5a      	ldrb	r2, [r3, #13]
    b892:	f012 0f1f 	tst.w	r2, #31
    b896:	d10a      	bne.n	b8ae <update_cache+0x32>
	return node->next != NULL;
    b898:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    b89a:	b942      	cbnz	r2, b8ae <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    b89c:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    b89e:	2a7f      	cmp	r2, #127	; 0x7f
    b8a0:	d905      	bls.n	b8ae <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    b8a2:	4a08      	ldr	r2, [pc, #32]	; (b8c4 <update_cache+0x48>)
    b8a4:	61d3      	str	r3, [r2, #28]
    b8a6:	e00a      	b.n	b8be <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    b8a8:	4b06      	ldr	r3, [pc, #24]	; (b8c4 <update_cache+0x48>)
    b8aa:	68dd      	ldr	r5, [r3, #12]
    b8ac:	e7ed      	b.n	b88a <update_cache+0xe>
		if (thread != _current) {
    b8ae:	4b05      	ldr	r3, [pc, #20]	; (b8c4 <update_cache+0x48>)
    b8b0:	689b      	ldr	r3, [r3, #8]
    b8b2:	42ab      	cmp	r3, r5
    b8b4:	d001      	beq.n	b8ba <update_cache+0x3e>
			z_reset_time_slice();
    b8b6:	f7ff ff5b 	bl	b770 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    b8ba:	4b02      	ldr	r3, [pc, #8]	; (b8c4 <update_cache+0x48>)
    b8bc:	61dd      	str	r5, [r3, #28]
}
    b8be:	bd38      	pop	{r3, r4, r5, pc}
    b8c0:	2001d1f0 	.word	0x2001d1f0
    b8c4:	2001d1d0 	.word	0x2001d1d0

0000b8c8 <move_thread_to_end_of_prio_q>:
{
    b8c8:	b538      	push	{r3, r4, r5, lr}
    b8ca:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    b8cc:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    b8ce:	f990 300d 	ldrsb.w	r3, [r0, #13]
    b8d2:	2b00      	cmp	r3, #0
    b8d4:	db28      	blt.n	b928 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    b8d6:	7b6b      	ldrb	r3, [r5, #13]
    b8d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b8dc:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    b8de:	4b1a      	ldr	r3, [pc, #104]	; (b948 <move_thread_to_end_of_prio_q+0x80>)
    b8e0:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b8e4:	429c      	cmp	r4, r3
    b8e6:	d02d      	beq.n	b944 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b8e8:	b16c      	cbz	r4, b906 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b8ea:	4621      	mov	r1, r4
    b8ec:	4628      	mov	r0, r5
    b8ee:	f004 fa4a 	bl	fd86 <z_sched_prio_cmp>
    b8f2:	2800      	cmp	r0, #0
    b8f4:	dc20      	bgt.n	b938 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    b8f6:	b134      	cbz	r4, b906 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    b8f8:	4b13      	ldr	r3, [pc, #76]	; (b948 <move_thread_to_end_of_prio_q+0x80>)
    b8fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b8fc:	429c      	cmp	r4, r3
    b8fe:	d002      	beq.n	b906 <move_thread_to_end_of_prio_q+0x3e>
    b900:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b902:	2c00      	cmp	r4, #0
    b904:	d1f0      	bne.n	b8e8 <move_thread_to_end_of_prio_q+0x20>
 * @return N/A
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    b906:	4b10      	ldr	r3, [pc, #64]	; (b948 <move_thread_to_end_of_prio_q+0x80>)
    b908:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    b90a:	f103 0120 	add.w	r1, r3, #32
    b90e:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    b910:	606a      	str	r2, [r5, #4]

	tail->next = node;
    b912:	6015      	str	r5, [r2, #0]
	list->tail = node;
    b914:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    b916:	4b0c      	ldr	r3, [pc, #48]	; (b948 <move_thread_to_end_of_prio_q+0x80>)
    b918:	6898      	ldr	r0, [r3, #8]
    b91a:	42a8      	cmp	r0, r5
    b91c:	bf14      	ite	ne
    b91e:	2000      	movne	r0, #0
    b920:	2001      	moveq	r0, #1
    b922:	f7ff ffab 	bl	b87c <update_cache>
}
    b926:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b928:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    b92c:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    b92e:	4601      	mov	r1, r0
    b930:	4806      	ldr	r0, [pc, #24]	; (b94c <move_thread_to_end_of_prio_q+0x84>)
    b932:	f004 fa47 	bl	fdc4 <z_priq_dumb_remove>
}
    b936:	e7ce      	b.n	b8d6 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    b938:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    b93a:	606b      	str	r3, [r5, #4]
	node->next = successor;
    b93c:	602c      	str	r4, [r5, #0]
	prev->next = node;
    b93e:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    b940:	6065      	str	r5, [r4, #4]
}
    b942:	e7e8      	b.n	b916 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b944:	2400      	movs	r4, #0
    b946:	e7cf      	b.n	b8e8 <move_thread_to_end_of_prio_q+0x20>
    b948:	2001d1d0 	.word	0x2001d1d0
    b94c:	2001d1f0 	.word	0x2001d1f0

0000b950 <z_time_slice>:
{
    b950:	b510      	push	{r4, lr}
	__asm__ volatile(
    b952:	f04f 0320 	mov.w	r3, #32
    b956:	f3ef 8411 	mrs	r4, BASEPRI
    b95a:	f383 8812 	msr	BASEPRI_MAX, r3
    b95e:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    b962:	4b1c      	ldr	r3, [pc, #112]	; (b9d4 <z_time_slice+0x84>)
    b964:	689b      	ldr	r3, [r3, #8]
    b966:	4a1c      	ldr	r2, [pc, #112]	; (b9d8 <z_time_slice+0x88>)
    b968:	6812      	ldr	r2, [r2, #0]
    b96a:	4293      	cmp	r3, r2
    b96c:	d01d      	beq.n	b9aa <z_time_slice+0x5a>
	pending_current = NULL;
    b96e:	4a1a      	ldr	r2, [pc, #104]	; (b9d8 <z_time_slice+0x88>)
    b970:	2100      	movs	r1, #0
    b972:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
    b974:	4a19      	ldr	r2, [pc, #100]	; (b9dc <z_time_slice+0x8c>)
    b976:	6812      	ldr	r2, [r2, #0]
    b978:	b322      	cbz	r2, b9c4 <z_time_slice+0x74>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    b97a:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    b97c:	2a7f      	cmp	r2, #127	; 0x7f
    b97e:	d821      	bhi.n	b9c4 <z_time_slice+0x74>
	uint8_t state = thread->base.thread_state;
    b980:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    b982:	f012 0f1f 	tst.w	r2, #31
    b986:	d11d      	bne.n	b9c4 <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    b988:	f993 100e 	ldrsb.w	r1, [r3, #14]
    b98c:	4a14      	ldr	r2, [pc, #80]	; (b9e0 <z_time_slice+0x90>)
    b98e:	6812      	ldr	r2, [r2, #0]
    b990:	4291      	cmp	r1, r2
    b992:	db17      	blt.n	b9c4 <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
    b994:	4a13      	ldr	r2, [pc, #76]	; (b9e4 <z_time_slice+0x94>)
    b996:	4293      	cmp	r3, r2
    b998:	d014      	beq.n	b9c4 <z_time_slice+0x74>
		if (ticks >= _current_cpu->slice_ticks) {
    b99a:	4a0e      	ldr	r2, [pc, #56]	; (b9d4 <z_time_slice+0x84>)
    b99c:	6912      	ldr	r2, [r2, #16]
    b99e:	4282      	cmp	r2, r0
    b9a0:	dd0a      	ble.n	b9b8 <z_time_slice+0x68>
			_current_cpu->slice_ticks -= ticks;
    b9a2:	1a10      	subs	r0, r2, r0
    b9a4:	4b0b      	ldr	r3, [pc, #44]	; (b9d4 <z_time_slice+0x84>)
    b9a6:	6118      	str	r0, [r3, #16]
    b9a8:	e00f      	b.n	b9ca <z_time_slice+0x7a>
		z_reset_time_slice();
    b9aa:	f7ff fee1 	bl	b770 <z_reset_time_slice>
	__asm__ volatile(
    b9ae:	f384 8811 	msr	BASEPRI, r4
    b9b2:	f3bf 8f6f 	isb	sy
		return;
    b9b6:	e00c      	b.n	b9d2 <z_time_slice+0x82>
			move_thread_to_end_of_prio_q(_current);
    b9b8:	4618      	mov	r0, r3
    b9ba:	f7ff ff85 	bl	b8c8 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
    b9be:	f7ff fed7 	bl	b770 <z_reset_time_slice>
    b9c2:	e002      	b.n	b9ca <z_time_slice+0x7a>
		_current_cpu->slice_ticks = 0;
    b9c4:	4b03      	ldr	r3, [pc, #12]	; (b9d4 <z_time_slice+0x84>)
    b9c6:	2200      	movs	r2, #0
    b9c8:	611a      	str	r2, [r3, #16]
    b9ca:	f384 8811 	msr	BASEPRI, r4
    b9ce:	f3bf 8f6f 	isb	sy
}
    b9d2:	bd10      	pop	{r4, pc}
    b9d4:	2001d1d0 	.word	0x2001d1d0
    b9d8:	2001d200 	.word	0x2001d200
    b9dc:	2001d20c 	.word	0x2001d20c
    b9e0:	2001d208 	.word	0x2001d208
    b9e4:	20000360 	.word	0x20000360

0000b9e8 <ready_thread>:
{
    b9e8:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    b9ea:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    b9ec:	f990 200d 	ldrsb.w	r2, [r0, #13]
    b9f0:	2a00      	cmp	r2, #0
    b9f2:	db2d      	blt.n	ba50 <ready_thread+0x68>
    b9f4:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    b9f6:	f013 0f1f 	tst.w	r3, #31
    b9fa:	d105      	bne.n	ba08 <ready_thread+0x20>
	return node->next != NULL;
    b9fc:	6982      	ldr	r2, [r0, #24]
    b9fe:	b10a      	cbz	r2, ba04 <ready_thread+0x1c>
    ba00:	2200      	movs	r2, #0
    ba02:	e002      	b.n	ba0a <ready_thread+0x22>
    ba04:	2201      	movs	r2, #1
    ba06:	e000      	b.n	ba0a <ready_thread+0x22>
    ba08:	2200      	movs	r2, #0
    ba0a:	b30a      	cbz	r2, ba50 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    ba0c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    ba10:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    ba12:	4b14      	ldr	r3, [pc, #80]	; (ba64 <ready_thread+0x7c>)
    ba14:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    ba18:	429d      	cmp	r5, r3
    ba1a:	d020      	beq.n	ba5e <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    ba1c:	b16d      	cbz	r5, ba3a <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    ba1e:	4629      	mov	r1, r5
    ba20:	4620      	mov	r0, r4
    ba22:	f004 f9b0 	bl	fd86 <z_sched_prio_cmp>
    ba26:	2800      	cmp	r0, #0
    ba28:	dc13      	bgt.n	ba52 <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    ba2a:	b135      	cbz	r5, ba3a <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    ba2c:	4b0d      	ldr	r3, [pc, #52]	; (ba64 <ready_thread+0x7c>)
    ba2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    ba30:	429d      	cmp	r5, r3
    ba32:	d002      	beq.n	ba3a <ready_thread+0x52>
    ba34:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    ba36:	2d00      	cmp	r5, #0
    ba38:	d1f0      	bne.n	ba1c <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    ba3a:	4b0a      	ldr	r3, [pc, #40]	; (ba64 <ready_thread+0x7c>)
    ba3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    ba3e:	f103 0120 	add.w	r1, r3, #32
    ba42:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    ba44:	6062      	str	r2, [r4, #4]
	tail->next = node;
    ba46:	6014      	str	r4, [r2, #0]
	list->tail = node;
    ba48:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    ba4a:	2000      	movs	r0, #0
    ba4c:	f7ff ff16 	bl	b87c <update_cache>
}
    ba50:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    ba52:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    ba54:	6063      	str	r3, [r4, #4]
	node->next = successor;
    ba56:	6025      	str	r5, [r4, #0]
	prev->next = node;
    ba58:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    ba5a:	606c      	str	r4, [r5, #4]
}
    ba5c:	e7f5      	b.n	ba4a <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    ba5e:	2500      	movs	r5, #0
    ba60:	e7dc      	b.n	ba1c <ready_thread+0x34>
    ba62:	bf00      	nop
    ba64:	2001d1d0 	.word	0x2001d1d0

0000ba68 <z_sched_start>:
{
    ba68:	b510      	push	{r4, lr}
	__asm__ volatile(
    ba6a:	f04f 0320 	mov.w	r3, #32
    ba6e:	f3ef 8411 	mrs	r4, BASEPRI
    ba72:	f383 8812 	msr	BASEPRI_MAX, r3
    ba76:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    ba7a:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    ba7c:	f013 0f04 	tst.w	r3, #4
    ba80:	d104      	bne.n	ba8c <z_sched_start+0x24>
	__asm__ volatile(
    ba82:	f384 8811 	msr	BASEPRI, r4
    ba86:	f3bf 8f6f 	isb	sy
}
    ba8a:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    ba8c:	f023 0304 	bic.w	r3, r3, #4
    ba90:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    ba92:	f7ff ffa9 	bl	b9e8 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    ba96:	4621      	mov	r1, r4
    ba98:	4801      	ldr	r0, [pc, #4]	; (baa0 <z_sched_start+0x38>)
    ba9a:	f7ff febb 	bl	b814 <z_reschedule>
    ba9e:	e7f4      	b.n	ba8a <z_sched_start+0x22>
    baa0:	2001d204 	.word	0x2001d204

0000baa4 <unready_thread>:
{
    baa4:	b510      	push	{r4, lr}
    baa6:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    baa8:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    baaa:	f990 300d 	ldrsb.w	r3, [r0, #13]
    baae:	2b00      	cmp	r3, #0
    bab0:	db08      	blt.n	bac4 <unready_thread+0x20>
	update_cache(thread == _current);
    bab2:	4b08      	ldr	r3, [pc, #32]	; (bad4 <unready_thread+0x30>)
    bab4:	6898      	ldr	r0, [r3, #8]
    bab6:	42a0      	cmp	r0, r4
    bab8:	bf14      	ite	ne
    baba:	2000      	movne	r0, #0
    babc:	2001      	moveq	r0, #1
    babe:	f7ff fedd 	bl	b87c <update_cache>
}
    bac2:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bac4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    bac8:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    baca:	4601      	mov	r1, r0
    bacc:	4802      	ldr	r0, [pc, #8]	; (bad8 <unready_thread+0x34>)
    bace:	f004 f979 	bl	fdc4 <z_priq_dumb_remove>
}
    bad2:	e7ee      	b.n	bab2 <unready_thread+0xe>
    bad4:	2001d1d0 	.word	0x2001d1d0
    bad8:	2001d1f0 	.word	0x2001d1f0

0000badc <z_pend_curr>:
{
    badc:	b510      	push	{r4, lr}
    bade:	460c      	mov	r4, r1
    bae0:	4611      	mov	r1, r2
	pending_current = _current;
    bae2:	4b06      	ldr	r3, [pc, #24]	; (bafc <z_pend_curr+0x20>)
    bae4:	6898      	ldr	r0, [r3, #8]
    bae6:	4b06      	ldr	r3, [pc, #24]	; (bb00 <z_pend_curr+0x24>)
    bae8:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    baea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    baee:	f004 f9f2 	bl	fed6 <pend>
    baf2:	4620      	mov	r0, r4
    baf4:	f7f8 f91c 	bl	3d30 <arch_swap>
}
    baf8:	bd10      	pop	{r4, pc}
    bafa:	bf00      	nop
    bafc:	2001d1d0 	.word	0x2001d1d0
    bb00:	2001d200 	.word	0x2001d200

0000bb04 <z_set_prio>:
{
    bb04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    bb08:	4604      	mov	r4, r0
    bb0a:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    bb0c:	2300      	movs	r3, #0
	__asm__ volatile(
    bb0e:	f04f 0220 	mov.w	r2, #32
    bb12:	f3ef 8611 	mrs	r6, BASEPRI
    bb16:	f382 8812 	msr	BASEPRI_MAX, r2
    bb1a:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    bb1e:	4698      	mov	r8, r3
    bb20:	e008      	b.n	bb34 <z_set_prio+0x30>
		if (need_sched) {
    bb22:	f012 0801 	ands.w	r8, r2, #1
    bb26:	d111      	bne.n	bb4c <z_set_prio+0x48>
			thread->base.prio = prio;
    bb28:	73a7      	strb	r7, [r4, #14]
	__asm__ volatile(
    bb2a:	f386 8811 	msr	BASEPRI, r6
    bb2e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    bb32:	2301      	movs	r3, #1
    bb34:	461a      	mov	r2, r3
    bb36:	2b00      	cmp	r3, #0
    bb38:	d13d      	bne.n	bbb6 <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
    bb3a:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    bb3c:	f013 0f1f 	tst.w	r3, #31
    bb40:	d1ef      	bne.n	bb22 <z_set_prio+0x1e>
	return node->next != NULL;
    bb42:	69a1      	ldr	r1, [r4, #24]
    bb44:	2900      	cmp	r1, #0
    bb46:	d1ec      	bne.n	bb22 <z_set_prio+0x1e>
    bb48:	2201      	movs	r2, #1
    bb4a:	e7ea      	b.n	bb22 <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bb4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bb50:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
    bb52:	f8df 906c 	ldr.w	r9, [pc, #108]	; bbc0 <z_set_prio+0xbc>
    bb56:	4621      	mov	r1, r4
    bb58:	4648      	mov	r0, r9
    bb5a:	f004 f933 	bl	fdc4 <z_priq_dumb_remove>
				thread->base.prio = prio;
    bb5e:	73a7      	strb	r7, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    bb60:	7b63      	ldrb	r3, [r4, #13]
    bb62:	f063 037f 	orn	r3, r3, #127	; 0x7f
    bb66:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    bb68:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bb6c:	454d      	cmp	r5, r9
    bb6e:	d020      	beq.n	bbb2 <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bb70:	b16d      	cbz	r5, bb8e <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    bb72:	4629      	mov	r1, r5
    bb74:	4620      	mov	r0, r4
    bb76:	f004 f906 	bl	fd86 <z_sched_prio_cmp>
    bb7a:	2800      	cmp	r0, #0
    bb7c:	dc13      	bgt.n	bba6 <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bb7e:	b135      	cbz	r5, bb8e <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
    bb80:	4b0e      	ldr	r3, [pc, #56]	; (bbbc <z_set_prio+0xb8>)
    bb82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bb84:	429d      	cmp	r5, r3
    bb86:	d002      	beq.n	bb8e <z_set_prio+0x8a>
    bb88:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bb8a:	2d00      	cmp	r5, #0
    bb8c:	d1f0      	bne.n	bb70 <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
    bb8e:	4b0b      	ldr	r3, [pc, #44]	; (bbbc <z_set_prio+0xb8>)
    bb90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    bb92:	f103 0120 	add.w	r1, r3, #32
    bb96:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    bb98:	6062      	str	r2, [r4, #4]
	tail->next = node;
    bb9a:	6014      	str	r4, [r2, #0]
	list->tail = node;
    bb9c:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    bb9e:	2001      	movs	r0, #1
    bba0:	f7ff fe6c 	bl	b87c <update_cache>
    bba4:	e7c1      	b.n	bb2a <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
    bba6:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    bba8:	6063      	str	r3, [r4, #4]
	node->next = successor;
    bbaa:	6025      	str	r5, [r4, #0]
	prev->next = node;
    bbac:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    bbae:	606c      	str	r4, [r5, #4]
}
    bbb0:	e7f5      	b.n	bb9e <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bbb2:	2500      	movs	r5, #0
    bbb4:	e7dc      	b.n	bb70 <z_set_prio+0x6c>
}
    bbb6:	4640      	mov	r0, r8
    bbb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    bbbc:	2001d1d0 	.word	0x2001d1d0
    bbc0:	2001d1f0 	.word	0x2001d1f0

0000bbc4 <z_impl_k_thread_suspend>:
{
    bbc4:	b538      	push	{r3, r4, r5, lr}
    bbc6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    bbc8:	3018      	adds	r0, #24
    bbca:	f004 f9e7 	bl	ff9c <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    bbce:	2300      	movs	r3, #0
	__asm__ volatile(
    bbd0:	f04f 0220 	mov.w	r2, #32
    bbd4:	f3ef 8511 	mrs	r5, BASEPRI
    bbd8:	f382 8812 	msr	BASEPRI_MAX, r2
    bbdc:	f3bf 8f6f 	isb	sy
    bbe0:	e010      	b.n	bc04 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    bbe2:	7b63      	ldrb	r3, [r4, #13]
    bbe4:	f043 0310 	orr.w	r3, r3, #16
    bbe8:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    bbea:	4b15      	ldr	r3, [pc, #84]	; (bc40 <z_impl_k_thread_suspend+0x7c>)
    bbec:	6898      	ldr	r0, [r3, #8]
    bbee:	42a0      	cmp	r0, r4
    bbf0:	bf14      	ite	ne
    bbf2:	2000      	movne	r0, #0
    bbf4:	2001      	moveq	r0, #1
    bbf6:	f7ff fe41 	bl	b87c <update_cache>
	__asm__ volatile(
    bbfa:	f385 8811 	msr	BASEPRI, r5
    bbfe:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    bc02:	2301      	movs	r3, #1
    bc04:	b963      	cbnz	r3, bc20 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    bc06:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    bc08:	f994 300d 	ldrsb.w	r3, [r4, #13]
    bc0c:	2b00      	cmp	r3, #0
    bc0e:	dae8      	bge.n	bbe2 <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bc10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    bc14:	7362      	strb	r2, [r4, #13]
		_priq_run_remove(pq, thread);
    bc16:	4621      	mov	r1, r4
    bc18:	480a      	ldr	r0, [pc, #40]	; (bc44 <z_impl_k_thread_suspend+0x80>)
    bc1a:	f004 f8d3 	bl	fdc4 <z_priq_dumb_remove>
}
    bc1e:	e7e0      	b.n	bbe2 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    bc20:	4b07      	ldr	r3, [pc, #28]	; (bc40 <z_impl_k_thread_suspend+0x7c>)
    bc22:	689b      	ldr	r3, [r3, #8]
    bc24:	42a3      	cmp	r3, r4
    bc26:	d000      	beq.n	bc2a <z_impl_k_thread_suspend+0x66>
}
    bc28:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    bc2a:	f04f 0320 	mov.w	r3, #32
    bc2e:	f3ef 8011 	mrs	r0, BASEPRI
    bc32:	f383 8812 	msr	BASEPRI_MAX, r3
    bc36:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    bc3a:	f004 f8ae 	bl	fd9a <z_reschedule_irqlock>
    bc3e:	e7f3      	b.n	bc28 <z_impl_k_thread_suspend+0x64>
    bc40:	2001d1d0 	.word	0x2001d1d0
    bc44:	2001d1f0 	.word	0x2001d1f0

0000bc48 <k_sched_unlock>:

void k_sched_unlock(void)
{
    bc48:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    bc4a:	2300      	movs	r3, #0
    bc4c:	f04f 0220 	mov.w	r2, #32
    bc50:	f3ef 8411 	mrs	r4, BASEPRI
    bc54:	f382 8812 	msr	BASEPRI_MAX, r2
    bc58:	f3bf 8f6f 	isb	sy
    bc5c:	b96b      	cbnz	r3, bc7a <k_sched_unlock+0x32>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    bc5e:	4b0c      	ldr	r3, [pc, #48]	; (bc90 <k_sched_unlock+0x48>)
    bc60:	689a      	ldr	r2, [r3, #8]
    bc62:	7bd3      	ldrb	r3, [r2, #15]
    bc64:	3301      	adds	r3, #1
    bc66:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    bc68:	2000      	movs	r0, #0
    bc6a:	f7ff fe07 	bl	b87c <update_cache>
	__asm__ volatile(
    bc6e:	f384 8811 	msr	BASEPRI, r4
    bc72:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    bc76:	2301      	movs	r3, #1
    bc78:	e7f0      	b.n	bc5c <k_sched_unlock+0x14>
	__asm__ volatile(
    bc7a:	f04f 0320 	mov.w	r3, #32
    bc7e:	f3ef 8011 	mrs	r0, BASEPRI
    bc82:	f383 8812 	msr	BASEPRI_MAX, r3
    bc86:	f3bf 8f6f 	isb	sy
    bc8a:	f004 f886 	bl	fd9a <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    bc8e:	bd10      	pop	{r4, pc}
    bc90:	2001d1d0 	.word	0x2001d1d0

0000bc94 <end_thread>:
static void end_thread(struct k_thread *thread)
{
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    bc94:	7b43      	ldrb	r3, [r0, #13]
    bc96:	f013 0f08 	tst.w	r3, #8
    bc9a:	d142      	bne.n	bd22 <end_thread+0x8e>
{
    bc9c:	b570      	push	{r4, r5, r6, lr}
    bc9e:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    bca0:	f043 0308 	orr.w	r3, r3, #8
		thread->base.thread_state &= ~_THREAD_ABORTING;
    bca4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    bca8:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    bcaa:	f013 0f80 	tst.w	r3, #128	; 0x80
    bcae:	d113      	bne.n	bcd8 <end_thread+0x44>
			dequeue_thread(&_kernel.ready_q.runq, thread);
		}
		if (thread->base.pended_on != NULL) {
    bcb0:	68ab      	ldr	r3, [r5, #8]
    bcb2:	b15b      	cbz	r3, bccc <end_thread+0x38>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    bcb4:	4628      	mov	r0, r5
    bcb6:	f004 f864 	bl	fd82 <pended_on_thread>
    bcba:	4629      	mov	r1, r5
    bcbc:	f004 f882 	bl	fdc4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    bcc0:	7b6b      	ldrb	r3, [r5, #13]
    bcc2:	f023 0302 	bic.w	r3, r3, #2
    bcc6:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    bcc8:	2300      	movs	r3, #0
    bcca:	60ab      	str	r3, [r5, #8]
    bccc:	f105 0018 	add.w	r0, r5, #24
    bcd0:	f004 f964 	bl	ff9c <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    bcd4:	3558      	adds	r5, #88	; 0x58
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    bcd6:	e01b      	b.n	bd10 <end_thread+0x7c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bcd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bcdc:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
    bcde:	4601      	mov	r1, r0
    bce0:	4810      	ldr	r0, [pc, #64]	; (bd24 <end_thread+0x90>)
    bce2:	f004 f86f 	bl	fdc4 <z_priq_dumb_remove>
}
    bce6:	e7e3      	b.n	bcb0 <end_thread+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    bce8:	4620      	mov	r0, r4
    bcea:	f004 f84a 	bl	fd82 <pended_on_thread>
    bcee:	4621      	mov	r1, r4
    bcf0:	f004 f868 	bl	fdc4 <z_priq_dumb_remove>
    bcf4:	7b63      	ldrb	r3, [r4, #13]
    bcf6:	f023 0302 	bic.w	r3, r3, #2
    bcfa:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    bcfc:	2600      	movs	r6, #0
    bcfe:	60a6      	str	r6, [r4, #8]
    bd00:	f104 0018 	add.w	r0, r4, #24
    bd04:	f004 f94a 	bl	ff9c <z_abort_timeout>
    bd08:	67a6      	str	r6, [r4, #120]	; 0x78
		ready_thread(thread);
    bd0a:	4620      	mov	r0, r4
    bd0c:	f7ff fe6c 	bl	b9e8 <ready_thread>
	return list->head == list;
    bd10:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bd12:	42ac      	cmp	r4, r5
    bd14:	d001      	beq.n	bd1a <end_thread+0x86>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    bd16:	2c00      	cmp	r4, #0
    bd18:	d1e6      	bne.n	bce8 <end_thread+0x54>
		update_cache(1);
    bd1a:	2001      	movs	r0, #1
    bd1c:	f7ff fdae 	bl	b87c <update_cache>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    bd20:	bd70      	pop	{r4, r5, r6, pc}
    bd22:	4770      	bx	lr
    bd24:	2001d1f0 	.word	0x2001d1f0

0000bd28 <z_sched_init>:
{
    bd28:	b508      	push	{r3, lr}
	list->head = (sys_dnode_t *)list;
    bd2a:	4b05      	ldr	r3, [pc, #20]	; (bd40 <z_sched_init+0x18>)
    bd2c:	f103 0220 	add.w	r2, r3, #32
    bd30:	621a      	str	r2, [r3, #32]
	list->tail = (sys_dnode_t *)list;
    bd32:	625a      	str	r2, [r3, #36]	; 0x24
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    bd34:	2100      	movs	r1, #0
    bd36:	4608      	mov	r0, r1
    bd38:	f7ff fd30 	bl	b79c <k_sched_time_slice_set>
}
    bd3c:	bd08      	pop	{r3, pc}
    bd3e:	bf00      	nop
    bd40:	2001d1d0 	.word	0x2001d1d0

0000bd44 <z_impl_k_yield>:
{
    bd44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bd46:	f04f 0320 	mov.w	r3, #32
    bd4a:	f3ef 8611 	mrs	r6, BASEPRI
    bd4e:	f383 8812 	msr	BASEPRI_MAX, r3
    bd52:	f3bf 8f6f 	isb	sy
		dequeue_thread(&_kernel.ready_q.runq,
    bd56:	4c1c      	ldr	r4, [pc, #112]	; (bdc8 <z_impl_k_yield+0x84>)
    bd58:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bd5a:	7b4b      	ldrb	r3, [r1, #13]
    bd5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bd60:	734b      	strb	r3, [r1, #13]
		_priq_run_remove(pq, thread);
    bd62:	f104 0720 	add.w	r7, r4, #32
    bd66:	4638      	mov	r0, r7
    bd68:	f004 f82c 	bl	fdc4 <z_priq_dumb_remove>
	queue_thread(&_kernel.ready_q.runq, _current);
    bd6c:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    bd6e:	7b6b      	ldrb	r3, [r5, #13]
    bd70:	f063 037f 	orn	r3, r3, #127	; 0x7f
    bd74:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    bd76:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bd78:	42bc      	cmp	r4, r7
    bd7a:	d023      	beq.n	bdc4 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bd7c:	b16c      	cbz	r4, bd9a <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    bd7e:	4621      	mov	r1, r4
    bd80:	4628      	mov	r0, r5
    bd82:	f004 f800 	bl	fd86 <z_sched_prio_cmp>
    bd86:	2800      	cmp	r0, #0
    bd88:	dc16      	bgt.n	bdb8 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bd8a:	b134      	cbz	r4, bd9a <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    bd8c:	4b0e      	ldr	r3, [pc, #56]	; (bdc8 <z_impl_k_yield+0x84>)
    bd8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bd90:	429c      	cmp	r4, r3
    bd92:	d002      	beq.n	bd9a <z_impl_k_yield+0x56>
    bd94:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bd96:	2c00      	cmp	r4, #0
    bd98:	d1f0      	bne.n	bd7c <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    bd9a:	4b0b      	ldr	r3, [pc, #44]	; (bdc8 <z_impl_k_yield+0x84>)
    bd9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    bd9e:	f103 0120 	add.w	r1, r3, #32
    bda2:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    bda4:	606a      	str	r2, [r5, #4]
	tail->next = node;
    bda6:	6015      	str	r5, [r2, #0]
	list->tail = node;
    bda8:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    bdaa:	2001      	movs	r0, #1
    bdac:	f7ff fd66 	bl	b87c <update_cache>
    bdb0:	4630      	mov	r0, r6
    bdb2:	f7f7 ffbd 	bl	3d30 <arch_swap>
}
    bdb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    bdb8:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    bdba:	606b      	str	r3, [r5, #4]
	node->next = successor;
    bdbc:	602c      	str	r4, [r5, #0]
	prev->next = node;
    bdbe:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    bdc0:	6065      	str	r5, [r4, #4]
}
    bdc2:	e7f2      	b.n	bdaa <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bdc4:	2400      	movs	r4, #0
    bdc6:	e7d9      	b.n	bd7c <z_impl_k_yield+0x38>
    bdc8:	2001d1d0 	.word	0x2001d1d0

0000bdcc <z_tick_sleep>:
{
    bdcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bdd0:	4604      	mov	r4, r0
    bdd2:	460d      	mov	r5, r1
	if (ticks == 0) {
    bdd4:	ea54 0105 	orrs.w	r1, r4, r5
    bdd8:	d037      	beq.n	be4a <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    bdda:	f06f 0101 	mvn.w	r1, #1
    bdde:	1a0a      	subs	r2, r1, r0
    bde0:	f04f 31ff 	mov.w	r1, #4294967295
    bde4:	eb61 0305 	sbc.w	r3, r1, r5
    bde8:	2a01      	cmp	r2, #1
    bdea:	f173 0300 	sbcs.w	r3, r3, #0
    bdee:	db30      	blt.n	be52 <z_tick_sleep+0x86>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    bdf0:	f06f 0601 	mvn.w	r6, #1
    bdf4:	1a36      	subs	r6, r6, r0
    bdf6:	f04f 0320 	mov.w	r3, #32
    bdfa:	f3ef 8811 	mrs	r8, BASEPRI
    bdfe:	f383 8812 	msr	BASEPRI_MAX, r3
    be02:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    be06:	4f16      	ldr	r7, [pc, #88]	; (be60 <z_tick_sleep+0x94>)
    be08:	68b8      	ldr	r0, [r7, #8]
    be0a:	4b16      	ldr	r3, [pc, #88]	; (be64 <z_tick_sleep+0x98>)
    be0c:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    be0e:	f7ff fe49 	bl	baa4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    be12:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    be14:	4622      	mov	r2, r4
    be16:	462b      	mov	r3, r5
    be18:	4913      	ldr	r1, [pc, #76]	; (be68 <z_tick_sleep+0x9c>)
    be1a:	3018      	adds	r0, #24
    be1c:	f000 f8e2 	bl	bfe4 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    be20:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    be22:	7b53      	ldrb	r3, [r2, #13]
    be24:	f043 0310 	orr.w	r3, r3, #16
    be28:	7353      	strb	r3, [r2, #13]
    be2a:	4640      	mov	r0, r8
    be2c:	f7f7 ff80 	bl	3d30 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    be30:	2500      	movs	r5, #0
    be32:	f004 f912 	bl	1005a <sys_clock_tick_get_32>
    be36:	1a34      	subs	r4, r6, r0
    be38:	f165 0500 	sbc.w	r5, r5, #0
	if (ticks > 0) {
    be3c:	2c01      	cmp	r4, #1
    be3e:	f175 0300 	sbcs.w	r3, r5, #0
    be42:	da0a      	bge.n	be5a <z_tick_sleep+0x8e>
	return 0;
    be44:	2000      	movs	r0, #0
}
    be46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    be4a:	f7ff ff7b 	bl	bd44 <z_impl_k_yield>
		return 0;
    be4e:	2000      	movs	r0, #0
    be50:	e7f9      	b.n	be46 <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    be52:	f004 f902 	bl	1005a <sys_clock_tick_get_32>
    be56:	1906      	adds	r6, r0, r4
    be58:	e7cd      	b.n	bdf6 <z_tick_sleep+0x2a>
		return ticks;
    be5a:	4620      	mov	r0, r4
    be5c:	e7f3      	b.n	be46 <z_tick_sleep+0x7a>
    be5e:	bf00      	nop
    be60:	2001d1d0 	.word	0x2001d1d0
    be64:	2001d200 	.word	0x2001d200
    be68:	0000fe1b 	.word	0x0000fe1b

0000be6c <z_impl_k_sleep>:
{
    be6c:	b538      	push	{r3, r4, r5, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    be6e:	f1b1 3fff 	cmp.w	r1, #4294967295
    be72:	bf08      	it	eq
    be74:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    be78:	d01a      	beq.n	beb0 <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    be7a:	f7ff ffa7 	bl	bdcc <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    be7e:	4604      	mov	r4, r0
    be80:	17c5      	asrs	r5, r0, #31
			return (t * to_hz + off) / from_hz;
    be82:	0169      	lsls	r1, r5, #5
    be84:	0143      	lsls	r3, r0, #5
    be86:	ea41 62d0 	orr.w	r2, r1, r0, lsr #27
    be8a:	1a18      	subs	r0, r3, r0
    be8c:	eb62 0305 	sbc.w	r3, r2, r5
    be90:	009a      	lsls	r2, r3, #2
    be92:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    be96:	0081      	lsls	r1, r0, #2
    be98:	4613      	mov	r3, r2
    be9a:	1908      	adds	r0, r1, r4
    be9c:	eb45 0303 	adc.w	r3, r5, r3
    bea0:	00da      	lsls	r2, r3, #3
    bea2:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
    bea6:	00c1      	lsls	r1, r0, #3
    bea8:	0bc8      	lsrs	r0, r1, #15
    beaa:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
}
    beae:	bd38      	pop	{r3, r4, r5, pc}
		k_thread_suspend(_current);
    beb0:	4b03      	ldr	r3, [pc, #12]	; (bec0 <z_impl_k_sleep+0x54>)
    beb2:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    beb4:	f7ff fe86 	bl	bbc4 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    beb8:	f04f 30ff 	mov.w	r0, #4294967295
    bebc:	e7f7      	b.n	beae <z_impl_k_sleep+0x42>
    bebe:	bf00      	nop
    bec0:	2001d1d0 	.word	0x2001d1d0

0000bec4 <z_impl_z_current_get>:
}
    bec4:	4b01      	ldr	r3, [pc, #4]	; (becc <z_impl_z_current_get+0x8>)
    bec6:	6898      	ldr	r0, [r3, #8]
    bec8:	4770      	bx	lr
    beca:	bf00      	nop
    becc:	2001d1d0 	.word	0x2001d1d0

0000bed0 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    bed0:	b538      	push	{r3, r4, r5, lr}
    bed2:	f04f 0320 	mov.w	r3, #32
    bed6:	f3ef 8511 	mrs	r5, BASEPRI
    beda:	f383 8812 	msr	BASEPRI_MAX, r3
    bede:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    bee2:	7b43      	ldrb	r3, [r0, #13]
    bee4:	f013 0f08 	tst.w	r3, #8
    bee8:	d004      	beq.n	bef4 <z_thread_abort+0x24>
	__asm__ volatile(
    beea:	f385 8811 	msr	BASEPRI, r5
    beee:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    bef2:	bd38      	pop	{r3, r4, r5, pc}
    bef4:	4604      	mov	r4, r0
	end_thread(thread);
    bef6:	f7ff fecd 	bl	bc94 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    befa:	4b08      	ldr	r3, [pc, #32]	; (bf1c <z_thread_abort+0x4c>)
    befc:	689b      	ldr	r3, [r3, #8]
    befe:	42a3      	cmp	r3, r4
    bf00:	d004      	beq.n	bf0c <z_thread_abort+0x3c>
    bf02:	f385 8811 	msr	BASEPRI, r5
    bf06:	f3bf 8f6f 	isb	sy
    bf0a:	e7f2      	b.n	bef2 <z_thread_abort+0x22>
    bf0c:	f3ef 8305 	mrs	r3, IPSR
    bf10:	2b00      	cmp	r3, #0
    bf12:	d1f6      	bne.n	bf02 <z_thread_abort+0x32>
    bf14:	4628      	mov	r0, r5
    bf16:	f7f7 ff0b 	bl	3d30 <arch_swap>
	return ret;
    bf1a:	e7f2      	b.n	bf02 <z_thread_abort+0x32>
    bf1c:	2001d1d0 	.word	0x2001d1d0

0000bf20 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    bf20:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    bf22:	4806      	ldr	r0, [pc, #24]	; (bf3c <z_data_copy+0x1c>)
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    bf24:	4a06      	ldr	r2, [pc, #24]	; (bf40 <z_data_copy+0x20>)
    bf26:	1a12      	subs	r2, r2, r0
    bf28:	4906      	ldr	r1, [pc, #24]	; (bf44 <z_data_copy+0x24>)
    bf2a:	f004 f8dd 	bl	100e8 <memcpy>
    bf2e:	4a06      	ldr	r2, [pc, #24]	; (bf48 <z_data_copy+0x28>)
    bf30:	4906      	ldr	r1, [pc, #24]	; (bf4c <z_data_copy+0x2c>)
    bf32:	4807      	ldr	r0, [pc, #28]	; (bf50 <z_data_copy+0x30>)
    bf34:	f004 f8d8 	bl	100e8 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    bf38:	bd08      	pop	{r3, pc}
    bf3a:	bf00      	nop
    bf3c:	20000000 	.word	0x20000000
    bf40:	20000340 	.word	0x20000340
    bf44:	00057adc 	.word	0x00057adc
    bf48:	00000000 	.word	0x00000000
    bf4c:	00057adc 	.word	0x00057adc
    bf50:	20000000 	.word	0x20000000

0000bf54 <first>:
	return list->head == list;
    bf54:	4b03      	ldr	r3, [pc, #12]	; (bf64 <first+0x10>)
    bf56:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bf58:	4298      	cmp	r0, r3
    bf5a:	d000      	beq.n	bf5e <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    bf5c:	4770      	bx	lr
    bf5e:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    bf60:	e7fc      	b.n	bf5c <first+0x8>
    bf62:	bf00      	nop
    bf64:	20000068 	.word	0x20000068

0000bf68 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bf68:	b130      	cbz	r0, bf78 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    bf6a:	4a04      	ldr	r2, [pc, #16]	; (bf7c <next+0x14>)
    bf6c:	6852      	ldr	r2, [r2, #4]
    bf6e:	4290      	cmp	r0, r2
    bf70:	d001      	beq.n	bf76 <next+0xe>
    bf72:	6800      	ldr	r0, [r0, #0]
    bf74:	4770      	bx	lr
    bf76:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    bf78:	4770      	bx	lr
    bf7a:	bf00      	nop
    bf7c:	20000068 	.word	0x20000068

0000bf80 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    bf80:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    bf82:	4b04      	ldr	r3, [pc, #16]	; (bf94 <elapsed+0x14>)
    bf84:	681b      	ldr	r3, [r3, #0]
    bf86:	b10b      	cbz	r3, bf8c <elapsed+0xc>
    bf88:	2000      	movs	r0, #0
}
    bf8a:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    bf8c:	f7f9 fbec 	bl	5768 <sys_clock_elapsed>
    bf90:	e7fb      	b.n	bf8a <elapsed+0xa>
    bf92:	bf00      	nop
    bf94:	2001d210 	.word	0x2001d210

0000bf98 <next_timeout>:

static int32_t next_timeout(void)
{
    bf98:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    bf9a:	f7ff ffdb 	bl	bf54 <first>
    bf9e:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    bfa0:	f7ff ffee 	bl	bf80 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    bfa4:	b18c      	cbz	r4, bfca <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    bfa6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    bfaa:	1a12      	subs	r2, r2, r0
    bfac:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    bfb0:	2a01      	cmp	r2, #1
    bfb2:	f173 0100 	sbcs.w	r1, r3, #0
    bfb6:	db11      	blt.n	bfdc <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    bfb8:	4610      	mov	r0, r2
    bfba:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    bfbe:	f173 0300 	sbcs.w	r3, r3, #0
    bfc2:	db04      	blt.n	bfce <next_timeout+0x36>
    bfc4:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    bfc8:	e001      	b.n	bfce <next_timeout+0x36>
	int32_t ret = to == NULL ? MAX_WAIT
    bfca:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    bfce:	4b04      	ldr	r3, [pc, #16]	; (bfe0 <next_timeout+0x48>)
    bfd0:	691b      	ldr	r3, [r3, #16]
    bfd2:	b113      	cbz	r3, bfda <next_timeout+0x42>
    bfd4:	4283      	cmp	r3, r0
    bfd6:	da00      	bge.n	bfda <next_timeout+0x42>
		ret = _current_cpu->slice_ticks;
    bfd8:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    bfda:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    bfdc:	2000      	movs	r0, #0
    bfde:	e7f6      	b.n	bfce <next_timeout+0x36>
    bfe0:	2001d1d0 	.word	0x2001d1d0

0000bfe4 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    bfe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bfe8:	b083      	sub	sp, #12
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    bfea:	f1b3 3fff 	cmp.w	r3, #4294967295
    bfee:	bf08      	it	eq
    bff0:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    bff4:	f000 8096 	beq.w	c124 <z_add_timeout+0x140>
    bff8:	4682      	mov	sl, r0
    bffa:	4614      	mov	r4, r2
    bffc:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    bffe:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    c000:	2300      	movs	r3, #0
	__asm__ volatile(
    c002:	f04f 0220 	mov.w	r2, #32
    c006:	f3ef 8b11 	mrs	fp, BASEPRI
    c00a:	f382 8812 	msr	BASEPRI_MAX, r2
    c00e:	f3bf 8f6f 	isb	sy
    c012:	e02e      	b.n	c072 <z_add_timeout+0x8e>

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
    c014:	2201      	movs	r2, #1
    c016:	2300      	movs	r3, #0
    c018:	e04b      	b.n	c0b2 <z_add_timeout+0xce>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    c01a:	f7ff ffb1 	bl	bf80 <elapsed>
    c01e:	1822      	adds	r2, r4, r0
    c020:	eb45 73e0 	adc.w	r3, r5, r0, asr #31
    c024:	3201      	adds	r2, #1
    c026:	f143 0300 	adc.w	r3, r3, #0
    c02a:	f8ca 2010 	str.w	r2, [sl, #16]
    c02e:	f8ca 3014 	str.w	r3, [sl, #20]
    c032:	e042      	b.n	c0ba <z_add_timeout+0xd6>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    c034:	9b00      	ldr	r3, [sp, #0]
    c036:	1ac2      	subs	r2, r0, r3
    c038:	9b01      	ldr	r3, [sp, #4]
    c03a:	eb61 0303 	sbc.w	r3, r1, r3
    c03e:	f8cc 2010 	str.w	r2, [ip, #16]
    c042:	f8cc 3014 	str.w	r3, [ip, #20]
	sys_dnode_t *const prev = successor->prev;
    c046:	f8dc 3004 	ldr.w	r3, [ip, #4]
	node->prev = prev;
    c04a:	f8ca 3004 	str.w	r3, [sl, #4]
	node->next = successor;
    c04e:	f8ca c000 	str.w	ip, [sl]
	prev->next = node;
    c052:	f8c3 a000 	str.w	sl, [r3]
	successor->prev = node;
    c056:	f8cc a004 	str.w	sl, [ip, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    c05a:	f1bc 0f00 	cmp.w	ip, #0
    c05e:	d049      	beq.n	c0f4 <z_add_timeout+0x110>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    c060:	f7ff ff78 	bl	bf54 <first>
    c064:	4582      	cmp	sl, r0
    c066:	d050      	beq.n	c10a <z_add_timeout+0x126>
	__asm__ volatile(
    c068:	f38b 8811 	msr	BASEPRI, fp
    c06c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c070:	2301      	movs	r3, #1
    c072:	2b00      	cmp	r3, #0
    c074:	d156      	bne.n	c124 <z_add_timeout+0x140>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    c076:	f06f 0301 	mvn.w	r3, #1
    c07a:	ebb3 0804 	subs.w	r8, r3, r4
    c07e:	f04f 30ff 	mov.w	r0, #4294967295
    c082:	eb60 0905 	sbc.w	r9, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    c086:	f1b8 0f00 	cmp.w	r8, #0
    c08a:	f179 0300 	sbcs.w	r3, r9, #0
    c08e:	dbc4      	blt.n	c01a <z_add_timeout+0x36>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    c090:	4a26      	ldr	r2, [pc, #152]	; (c12c <z_add_timeout+0x148>)
    c092:	6813      	ldr	r3, [r2, #0]
    c094:	6852      	ldr	r2, [r2, #4]
    c096:	18e3      	adds	r3, r4, r3
    c098:	eb45 0202 	adc.w	r2, r5, r2
    c09c:	f06f 0101 	mvn.w	r1, #1
    c0a0:	1ace      	subs	r6, r1, r3
    c0a2:	eb60 0702 	sbc.w	r7, r0, r2
			to->dticks = MAX(1, ticks);
    c0a6:	4632      	mov	r2, r6
    c0a8:	463b      	mov	r3, r7
    c0aa:	2e01      	cmp	r6, #1
    c0ac:	f177 0100 	sbcs.w	r1, r7, #0
    c0b0:	dbb0      	blt.n	c014 <z_add_timeout+0x30>
    c0b2:	f8ca 2010 	str.w	r2, [sl, #16]
    c0b6:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    c0ba:	f7ff ff4b 	bl	bf54 <first>
    c0be:	4684      	mov	ip, r0
    c0c0:	f1bc 0f00 	cmp.w	ip, #0
    c0c4:	d0c9      	beq.n	c05a <z_add_timeout+0x76>
			if (t->dticks > to->dticks) {
    c0c6:	e9dc 0104 	ldrd	r0, r1, [ip, #16]
    c0ca:	e9da 2304 	ldrd	r2, r3, [sl, #16]
    c0ce:	e9cd 2300 	strd	r2, r3, [sp]
    c0d2:	4282      	cmp	r2, r0
    c0d4:	418b      	sbcs	r3, r1
    c0d6:	dbad      	blt.n	c034 <z_add_timeout+0x50>
			to->dticks -= t->dticks;
    c0d8:	9b00      	ldr	r3, [sp, #0]
    c0da:	1a1a      	subs	r2, r3, r0
    c0dc:	9b01      	ldr	r3, [sp, #4]
    c0de:	eb63 0301 	sbc.w	r3, r3, r1
    c0e2:	f8ca 2010 	str.w	r2, [sl, #16]
    c0e6:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    c0ea:	4660      	mov	r0, ip
    c0ec:	f7ff ff3c 	bl	bf68 <next>
    c0f0:	4684      	mov	ip, r0
    c0f2:	e7e5      	b.n	c0c0 <z_add_timeout+0xdc>
	sys_dnode_t *const tail = list->tail;
    c0f4:	4b0e      	ldr	r3, [pc, #56]	; (c130 <z_add_timeout+0x14c>)
    c0f6:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    c0f8:	f8ca 3000 	str.w	r3, [sl]
	node->prev = tail;
    c0fc:	f8ca 2004 	str.w	r2, [sl, #4]
	tail->next = node;
    c100:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    c104:	f8c3 a004 	str.w	sl, [r3, #4]
}
    c108:	e7aa      	b.n	c060 <z_add_timeout+0x7c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    c10a:	f7ff ff45 	bl	bf98 <next_timeout>

			if (next_time == 0 ||
    c10e:	4603      	mov	r3, r0
    c110:	b118      	cbz	r0, c11a <z_add_timeout+0x136>
			    _current_cpu->slice_ticks != next_time) {
    c112:	4a08      	ldr	r2, [pc, #32]	; (c134 <z_add_timeout+0x150>)
    c114:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    c116:	4282      	cmp	r2, r0
    c118:	d0a6      	beq.n	c068 <z_add_timeout+0x84>
				sys_clock_set_timeout(next_time, false);
    c11a:	2100      	movs	r1, #0
    c11c:	4618      	mov	r0, r3
    c11e:	f7f9 faef 	bl	5700 <sys_clock_set_timeout>
    c122:	e7a1      	b.n	c068 <z_add_timeout+0x84>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    c124:	b003      	add	sp, #12
    c126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c12a:	bf00      	nop
    c12c:	20000460 	.word	0x20000460
    c130:	20000068 	.word	0x20000068
    c134:	2001d1d0 	.word	0x2001d1d0

0000c138 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    c138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c13a:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    c13c:	f7ff fc08 	bl	b950 <z_time_slice>
	__asm__ volatile(
    c140:	f04f 0320 	mov.w	r3, #32
    c144:	f3ef 8511 	mrs	r5, BASEPRI
    c148:	f383 8812 	msr	BASEPRI_MAX, r3
    c14c:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    c150:	4b28      	ldr	r3, [pc, #160]	; (c1f4 <sys_clock_announce+0xbc>)
    c152:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    c154:	f7ff fefe 	bl	bf54 <first>
    c158:	4604      	mov	r4, r0
    c15a:	b350      	cbz	r0, c1b2 <sys_clock_announce+0x7a>
    c15c:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    c160:	4b24      	ldr	r3, [pc, #144]	; (c1f4 <sys_clock_announce+0xbc>)
    c162:	681b      	ldr	r3, [r3, #0]
    c164:	17d9      	asrs	r1, r3, #31
    c166:	42b3      	cmp	r3, r6
    c168:	eb71 0207 	sbcs.w	r2, r1, r7
    c16c:	db21      	blt.n	c1b2 <sys_clock_announce+0x7a>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    c16e:	4a22      	ldr	r2, [pc, #136]	; (c1f8 <sys_clock_announce+0xc0>)
    c170:	e9d2 0100 	ldrd	r0, r1, [r2]
    c174:	1980      	adds	r0, r0, r6
    c176:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
    c17a:	e9c2 0100 	strd	r0, r1, [r2]
		announce_remaining -= dt;
    c17e:	1b9b      	subs	r3, r3, r6
    c180:	4a1c      	ldr	r2, [pc, #112]	; (c1f4 <sys_clock_announce+0xbc>)
    c182:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    c184:	2200      	movs	r2, #0
    c186:	2300      	movs	r3, #0
    c188:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    c18c:	4620      	mov	r0, r4
    c18e:	f003 feee 	bl	ff6e <remove_timeout>
	__asm__ volatile(
    c192:	f385 8811 	msr	BASEPRI, r5
    c196:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    c19a:	68a3      	ldr	r3, [r4, #8]
    c19c:	4620      	mov	r0, r4
    c19e:	4798      	blx	r3
	__asm__ volatile(
    c1a0:	f04f 0320 	mov.w	r3, #32
    c1a4:	f3ef 8511 	mrs	r5, BASEPRI
    c1a8:	f383 8812 	msr	BASEPRI_MAX, r3
    c1ac:	f3bf 8f6f 	isb	sy
    c1b0:	e7d0      	b.n	c154 <sys_clock_announce+0x1c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    c1b2:	b144      	cbz	r4, c1c6 <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    c1b4:	4b0f      	ldr	r3, [pc, #60]	; (c1f4 <sys_clock_announce+0xbc>)
    c1b6:	6819      	ldr	r1, [r3, #0]
    c1b8:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    c1bc:	1a52      	subs	r2, r2, r1
    c1be:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
    c1c2:	e9c4 2304 	strd	r2, r3, [r4, #16]
	}

	curr_tick += announce_remaining;
    c1c6:	480c      	ldr	r0, [pc, #48]	; (c1f8 <sys_clock_announce+0xc0>)
    c1c8:	490a      	ldr	r1, [pc, #40]	; (c1f4 <sys_clock_announce+0xbc>)
    c1ca:	680c      	ldr	r4, [r1, #0]
    c1cc:	e9d0 2300 	ldrd	r2, r3, [r0]
    c1d0:	1912      	adds	r2, r2, r4
    c1d2:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
    c1d6:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
    c1da:	2400      	movs	r4, #0
    c1dc:	600c      	str	r4, [r1, #0]

	sys_clock_set_timeout(next_timeout(), false);
    c1de:	f7ff fedb 	bl	bf98 <next_timeout>
    c1e2:	4621      	mov	r1, r4
    c1e4:	f7f9 fa8c 	bl	5700 <sys_clock_set_timeout>
	__asm__ volatile(
    c1e8:	f385 8811 	msr	BASEPRI, r5
    c1ec:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    c1f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c1f2:	bf00      	nop
    c1f4:	2001d210 	.word	0x2001d210
    c1f8:	20000460 	.word	0x20000460

0000c1fc <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    c1fc:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    c1fe:	2100      	movs	r1, #0
	__asm__ volatile(
    c200:	f04f 0320 	mov.w	r3, #32
    c204:	f3ef 8411 	mrs	r4, BASEPRI
    c208:	f383 8812 	msr	BASEPRI_MAX, r3
    c20c:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    c210:	2200      	movs	r2, #0
    c212:	2300      	movs	r3, #0
	LOCKED(&timeout_lock) {
    c214:	b969      	cbnz	r1, c232 <sys_clock_tick_get+0x36>
		t = curr_tick + sys_clock_elapsed();
    c216:	f7f9 faa7 	bl	5768 <sys_clock_elapsed>
    c21a:	4b07      	ldr	r3, [pc, #28]	; (c238 <sys_clock_tick_get+0x3c>)
    c21c:	e9d3 2300 	ldrd	r2, r3, [r3]
    c220:	1812      	adds	r2, r2, r0
    c222:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    c226:	f384 8811 	msr	BASEPRI, r4
    c22a:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c22e:	2101      	movs	r1, #1
    c230:	e7f0      	b.n	c214 <sys_clock_tick_get+0x18>
	}
	return t;
}
    c232:	4610      	mov	r0, r2
    c234:	4619      	mov	r1, r3
    c236:	bd10      	pop	{r4, pc}
    c238:	20000460 	.word	0x20000460

0000c23c <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    c23c:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    c23e:	4a03      	ldr	r2, [pc, #12]	; (c24c <boot_banner+0x10>)
    c240:	4903      	ldr	r1, [pc, #12]	; (c250 <boot_banner+0x14>)
    c242:	4804      	ldr	r0, [pc, #16]	; (c254 <boot_banner+0x18>)
    c244:	f001 fce0 	bl	dc08 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    c248:	bd08      	pop	{r3, pc}
    c24a:	bf00      	nop
    c24c:	000112d0 	.word	0x000112d0
    c250:	00057800 	.word	0x00057800
    c254:	0005781c 	.word	0x0005781c

0000c258 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    c258:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c25a:	4c06      	ldr	r4, [pc, #24]	; (c274 <statics_init+0x1c>)
    c25c:	4b06      	ldr	r3, [pc, #24]	; (c278 <statics_init+0x20>)
    c25e:	429c      	cmp	r4, r3
    c260:	d206      	bcs.n	c270 <statics_init+0x18>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    c262:	68a2      	ldr	r2, [r4, #8]
    c264:	6861      	ldr	r1, [r4, #4]
    c266:	4620      	mov	r0, r4
    c268:	f003 ff05 	bl	10076 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c26c:	3418      	adds	r4, #24
    c26e:	e7f5      	b.n	c25c <statics_init+0x4>
		}
	}
	return 0;
}
    c270:	2000      	movs	r0, #0
    c272:	bd10      	pop	{r4, pc}
    c274:	200002b4 	.word	0x200002b4
    c278:	200002b4 	.word	0x200002b4

0000c27c <nrf_cc3xx_platform_init_no_rng>:
    c27c:	b510      	push	{r4, lr}
    c27e:	4c0a      	ldr	r4, [pc, #40]	; (c2a8 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    c280:	6823      	ldr	r3, [r4, #0]
    c282:	b11b      	cbz	r3, c28c <nrf_cc3xx_platform_init_no_rng+0x10>
    c284:	2301      	movs	r3, #1
    c286:	2000      	movs	r0, #0
    c288:	6023      	str	r3, [r4, #0]
    c28a:	bd10      	pop	{r4, pc}
    c28c:	f000 f8d4 	bl	c438 <CC_LibInitNoRng>
    c290:	2800      	cmp	r0, #0
    c292:	d0f7      	beq.n	c284 <nrf_cc3xx_platform_init_no_rng+0x8>
    c294:	3801      	subs	r0, #1
    c296:	2807      	cmp	r0, #7
    c298:	d803      	bhi.n	c2a2 <nrf_cc3xx_platform_init_no_rng+0x26>
    c29a:	4b04      	ldr	r3, [pc, #16]	; (c2ac <nrf_cc3xx_platform_init_no_rng+0x30>)
    c29c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    c2a0:	bd10      	pop	{r4, pc}
    c2a2:	4803      	ldr	r0, [pc, #12]	; (c2b0 <nrf_cc3xx_platform_init_no_rng+0x34>)
    c2a4:	bd10      	pop	{r4, pc}
    c2a6:	bf00      	nop
    c2a8:	2001d214 	.word	0x2001d214
    c2ac:	00057844 	.word	0x00057844
    c2b0:	ffff8ffe 	.word	0xffff8ffe

0000c2b4 <nrf_cc3xx_platform_abort>:
    c2b4:	f3bf 8f4f 	dsb	sy
    c2b8:	4905      	ldr	r1, [pc, #20]	; (c2d0 <nrf_cc3xx_platform_abort+0x1c>)
    c2ba:	4b06      	ldr	r3, [pc, #24]	; (c2d4 <nrf_cc3xx_platform_abort+0x20>)
    c2bc:	68ca      	ldr	r2, [r1, #12]
    c2be:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    c2c2:	4313      	orrs	r3, r2
    c2c4:	60cb      	str	r3, [r1, #12]
    c2c6:	f3bf 8f4f 	dsb	sy
    c2ca:	bf00      	nop
    c2cc:	e7fd      	b.n	c2ca <nrf_cc3xx_platform_abort+0x16>
    c2ce:	bf00      	nop
    c2d0:	e000ed00 	.word	0xe000ed00
    c2d4:	05fa0004 	.word	0x05fa0004

0000c2d8 <CC_PalAbort>:
    c2d8:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    c2dc:	2100      	movs	r1, #0
    c2de:	b430      	push	{r4, r5}
    c2e0:	4a08      	ldr	r2, [pc, #32]	; (c304 <CC_PalAbort+0x2c>)
    c2e2:	4c09      	ldr	r4, [pc, #36]	; (c308 <CC_PalAbort+0x30>)
    c2e4:	4d09      	ldr	r5, [pc, #36]	; (c30c <CC_PalAbort+0x34>)
    c2e6:	6023      	str	r3, [r4, #0]
    c2e8:	602b      	str	r3, [r5, #0]
    c2ea:	6013      	str	r3, [r2, #0]
    c2ec:	60e3      	str	r3, [r4, #12]
    c2ee:	60eb      	str	r3, [r5, #12]
    c2f0:	60d3      	str	r3, [r2, #12]
    c2f2:	61a3      	str	r3, [r4, #24]
    c2f4:	4a06      	ldr	r2, [pc, #24]	; (c310 <CC_PalAbort+0x38>)
    c2f6:	4c07      	ldr	r4, [pc, #28]	; (c314 <CC_PalAbort+0x3c>)
    c2f8:	61ab      	str	r3, [r5, #24]
    c2fa:	6863      	ldr	r3, [r4, #4]
    c2fc:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    c300:	bc30      	pop	{r4, r5}
    c302:	4718      	bx	r3
    c304:	50845408 	.word	0x50845408
    c308:	50845400 	.word	0x50845400
    c30c:	50845404 	.word	0x50845404
    c310:	50844000 	.word	0x50844000
    c314:	20000070 	.word	0x20000070

0000c318 <nrf_cc3xx_platform_set_abort>:
    c318:	4b02      	ldr	r3, [pc, #8]	; (c324 <nrf_cc3xx_platform_set_abort+0xc>)
    c31a:	e9d0 1200 	ldrd	r1, r2, [r0]
    c31e:	e9c3 1200 	strd	r1, r2, [r3]
    c322:	4770      	bx	lr
    c324:	20000070 	.word	0x20000070

0000c328 <mutex_free>:
    c328:	b510      	push	{r4, lr}
    c32a:	4604      	mov	r4, r0
    c32c:	b130      	cbz	r0, c33c <mutex_free+0x14>
    c32e:	6863      	ldr	r3, [r4, #4]
    c330:	06db      	lsls	r3, r3, #27
    c332:	d502      	bpl.n	c33a <mutex_free+0x12>
    c334:	2300      	movs	r3, #0
    c336:	6023      	str	r3, [r4, #0]
    c338:	6063      	str	r3, [r4, #4]
    c33a:	bd10      	pop	{r4, pc}
    c33c:	4b02      	ldr	r3, [pc, #8]	; (c348 <mutex_free+0x20>)
    c33e:	4803      	ldr	r0, [pc, #12]	; (c34c <mutex_free+0x24>)
    c340:	685b      	ldr	r3, [r3, #4]
    c342:	4798      	blx	r3
    c344:	e7f3      	b.n	c32e <mutex_free+0x6>
    c346:	bf00      	nop
    c348:	20000070 	.word	0x20000070
    c34c:	00057864 	.word	0x00057864

0000c350 <mutex_unlock>:
    c350:	b168      	cbz	r0, c36e <mutex_unlock+0x1e>
    c352:	6843      	ldr	r3, [r0, #4]
    c354:	b13b      	cbz	r3, c366 <mutex_unlock+0x16>
    c356:	06db      	lsls	r3, r3, #27
    c358:	d507      	bpl.n	c36a <mutex_unlock+0x1a>
    c35a:	f3bf 8f5f 	dmb	sy
    c35e:	2300      	movs	r3, #0
    c360:	6003      	str	r3, [r0, #0]
    c362:	4618      	mov	r0, r3
    c364:	4770      	bx	lr
    c366:	4803      	ldr	r0, [pc, #12]	; (c374 <mutex_unlock+0x24>)
    c368:	4770      	bx	lr
    c36a:	4803      	ldr	r0, [pc, #12]	; (c378 <mutex_unlock+0x28>)
    c36c:	4770      	bx	lr
    c36e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    c372:	4770      	bx	lr
    c374:	ffff8fea 	.word	0xffff8fea
    c378:	ffff8fe9 	.word	0xffff8fe9

0000c37c <mutex_init>:
    c37c:	b510      	push	{r4, lr}
    c37e:	4604      	mov	r4, r0
    c380:	b120      	cbz	r0, c38c <mutex_init+0x10>
    c382:	2200      	movs	r2, #0
    c384:	2311      	movs	r3, #17
    c386:	6022      	str	r2, [r4, #0]
    c388:	6063      	str	r3, [r4, #4]
    c38a:	bd10      	pop	{r4, pc}
    c38c:	4801      	ldr	r0, [pc, #4]	; (c394 <mutex_init+0x18>)
    c38e:	f7ff ffa3 	bl	c2d8 <CC_PalAbort>
    c392:	e7f6      	b.n	c382 <mutex_init+0x6>
    c394:	0005788c 	.word	0x0005788c

0000c398 <mutex_lock>:
    c398:	b1a0      	cbz	r0, c3c4 <mutex_lock+0x2c>
    c39a:	6843      	ldr	r3, [r0, #4]
    c39c:	b183      	cbz	r3, c3c0 <mutex_lock+0x28>
    c39e:	06db      	lsls	r3, r3, #27
    c3a0:	d50c      	bpl.n	c3bc <mutex_lock+0x24>
    c3a2:	2201      	movs	r2, #1
    c3a4:	e8d0 3fef 	ldaex	r3, [r0]
    c3a8:	e8c0 2fe1 	stlex	r1, r2, [r0]
    c3ac:	2900      	cmp	r1, #0
    c3ae:	d1f9      	bne.n	c3a4 <mutex_lock+0xc>
    c3b0:	2b01      	cmp	r3, #1
    c3b2:	d0f7      	beq.n	c3a4 <mutex_lock+0xc>
    c3b4:	f3bf 8f5f 	dmb	sy
    c3b8:	2000      	movs	r0, #0
    c3ba:	4770      	bx	lr
    c3bc:	4803      	ldr	r0, [pc, #12]	; (c3cc <mutex_lock+0x34>)
    c3be:	4770      	bx	lr
    c3c0:	4803      	ldr	r0, [pc, #12]	; (c3d0 <mutex_lock+0x38>)
    c3c2:	4770      	bx	lr
    c3c4:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    c3c8:	4770      	bx	lr
    c3ca:	bf00      	nop
    c3cc:	ffff8fe9 	.word	0xffff8fe9
    c3d0:	ffff8fea 	.word	0xffff8fea

0000c3d4 <nrf_cc3xx_platform_set_mutexes>:
    c3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c3d8:	4c14      	ldr	r4, [pc, #80]	; (c42c <nrf_cc3xx_platform_set_mutexes+0x58>)
    c3da:	6802      	ldr	r2, [r0, #0]
    c3dc:	68c3      	ldr	r3, [r0, #12]
    c3de:	e9d0 5601 	ldrd	r5, r6, [r0, #4]
    c3e2:	e9c4 6302 	strd	r6, r3, [r4, #8]
    c3e6:	e9c4 2500 	strd	r2, r5, [r4]
    c3ea:	4b11      	ldr	r3, [pc, #68]	; (c430 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    c3ec:	680e      	ldr	r6, [r1, #0]
    c3ee:	6848      	ldr	r0, [r1, #4]
    c3f0:	4d10      	ldr	r5, [pc, #64]	; (c434 <nrf_cc3xx_platform_set_mutexes+0x60>)
    c3f2:	e9c3 6000 	strd	r6, r0, [r3]
    c3f6:	e9d1 7602 	ldrd	r7, r6, [r1, #8]
    c3fa:	6908      	ldr	r0, [r1, #16]
    c3fc:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    c400:	e9c3 7602 	strd	r7, r6, [r3, #8]
    c404:	6118      	str	r0, [r3, #16]
    c406:	06cb      	lsls	r3, r1, #27
    c408:	d50d      	bpl.n	c426 <nrf_cc3xx_platform_set_mutexes+0x52>
    c40a:	2300      	movs	r3, #0
    c40c:	f505 7088 	add.w	r0, r5, #272	; 0x110
    c410:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    c414:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    c418:	4790      	blx	r2
    c41a:	6823      	ldr	r3, [r4, #0]
    c41c:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    c420:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    c424:	4718      	bx	r3
    c426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c42a:	bf00      	nop
    c42c:	20000080 	.word	0x20000080
    c430:	20000090 	.word	0x20000090
    c434:	2001d23c 	.word	0x2001d23c

0000c438 <CC_LibInitNoRng>:
    c438:	b508      	push	{r3, lr}
    c43a:	f000 f80f 	bl	c45c <CC_HalInit>
    c43e:	b928      	cbnz	r0, c44c <CC_LibInitNoRng+0x14>
    c440:	f000 f80e 	bl	c460 <CC_PalInit>
    c444:	b930      	cbnz	r0, c454 <CC_LibInitNoRng+0x1c>
    c446:	4a04      	ldr	r2, [pc, #16]	; (c458 <CC_LibInitNoRng+0x20>)
    c448:	6010      	str	r0, [r2, #0]
    c44a:	bd08      	pop	{r3, pc}
    c44c:	f000 f836 	bl	c4bc <CC_PalTerminate>
    c450:	2003      	movs	r0, #3
    c452:	bd08      	pop	{r3, pc}
    c454:	2004      	movs	r0, #4
    c456:	bd08      	pop	{r3, pc}
    c458:	50845a0c 	.word	0x50845a0c

0000c45c <CC_HalInit>:
    c45c:	2000      	movs	r0, #0
    c45e:	4770      	bx	lr

0000c460 <CC_PalInit>:
    c460:	b510      	push	{r4, lr}
    c462:	4811      	ldr	r0, [pc, #68]	; (c4a8 <CC_PalInit+0x48>)
    c464:	f000 f848 	bl	c4f8 <CC_PalMutexCreate>
    c468:	b100      	cbz	r0, c46c <CC_PalInit+0xc>
    c46a:	bd10      	pop	{r4, pc}
    c46c:	480f      	ldr	r0, [pc, #60]	; (c4ac <CC_PalInit+0x4c>)
    c46e:	f000 f843 	bl	c4f8 <CC_PalMutexCreate>
    c472:	2800      	cmp	r0, #0
    c474:	d1f9      	bne.n	c46a <CC_PalInit+0xa>
    c476:	4c0e      	ldr	r4, [pc, #56]	; (c4b0 <CC_PalInit+0x50>)
    c478:	4620      	mov	r0, r4
    c47a:	f000 f83d 	bl	c4f8 <CC_PalMutexCreate>
    c47e:	2800      	cmp	r0, #0
    c480:	d1f3      	bne.n	c46a <CC_PalInit+0xa>
    c482:	4b0c      	ldr	r3, [pc, #48]	; (c4b4 <CC_PalInit+0x54>)
    c484:	480c      	ldr	r0, [pc, #48]	; (c4b8 <CC_PalInit+0x58>)
    c486:	601c      	str	r4, [r3, #0]
    c488:	f000 f836 	bl	c4f8 <CC_PalMutexCreate>
    c48c:	4601      	mov	r1, r0
    c48e:	2800      	cmp	r0, #0
    c490:	d1eb      	bne.n	c46a <CC_PalInit+0xa>
    c492:	f000 f82d 	bl	c4f0 <CC_PalDmaInit>
    c496:	4604      	mov	r4, r0
    c498:	b108      	cbz	r0, c49e <CC_PalInit+0x3e>
    c49a:	4620      	mov	r0, r4
    c49c:	bd10      	pop	{r4, pc}
    c49e:	f000 f83f 	bl	c520 <CC_PalPowerSaveModeInit>
    c4a2:	4620      	mov	r0, r4
    c4a4:	e7fa      	b.n	c49c <CC_PalInit+0x3c>
    c4a6:	bf00      	nop
    c4a8:	200000c8 	.word	0x200000c8
    c4ac:	200000bc 	.word	0x200000bc
    c4b0:	200000c4 	.word	0x200000c4
    c4b4:	200000cc 	.word	0x200000cc
    c4b8:	200000c0 	.word	0x200000c0

0000c4bc <CC_PalTerminate>:
    c4bc:	b508      	push	{r3, lr}
    c4be:	4808      	ldr	r0, [pc, #32]	; (c4e0 <CC_PalTerminate+0x24>)
    c4c0:	f000 f824 	bl	c50c <CC_PalMutexDestroy>
    c4c4:	4807      	ldr	r0, [pc, #28]	; (c4e4 <CC_PalTerminate+0x28>)
    c4c6:	f000 f821 	bl	c50c <CC_PalMutexDestroy>
    c4ca:	4807      	ldr	r0, [pc, #28]	; (c4e8 <CC_PalTerminate+0x2c>)
    c4cc:	f000 f81e 	bl	c50c <CC_PalMutexDestroy>
    c4d0:	4806      	ldr	r0, [pc, #24]	; (c4ec <CC_PalTerminate+0x30>)
    c4d2:	f000 f81b 	bl	c50c <CC_PalMutexDestroy>
    c4d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    c4da:	f000 b80b 	b.w	c4f4 <CC_PalDmaTerminate>
    c4de:	bf00      	nop
    c4e0:	200000c8 	.word	0x200000c8
    c4e4:	200000bc 	.word	0x200000bc
    c4e8:	200000c4 	.word	0x200000c4
    c4ec:	200000c0 	.word	0x200000c0

0000c4f0 <CC_PalDmaInit>:
    c4f0:	2000      	movs	r0, #0
    c4f2:	4770      	bx	lr

0000c4f4 <CC_PalDmaTerminate>:
    c4f4:	4770      	bx	lr
    c4f6:	bf00      	nop

0000c4f8 <CC_PalMutexCreate>:
    c4f8:	b508      	push	{r3, lr}
    c4fa:	4b03      	ldr	r3, [pc, #12]	; (c508 <CC_PalMutexCreate+0x10>)
    c4fc:	6802      	ldr	r2, [r0, #0]
    c4fe:	681b      	ldr	r3, [r3, #0]
    c500:	6810      	ldr	r0, [r2, #0]
    c502:	4798      	blx	r3
    c504:	2000      	movs	r0, #0
    c506:	bd08      	pop	{r3, pc}
    c508:	20000080 	.word	0x20000080

0000c50c <CC_PalMutexDestroy>:
    c50c:	b508      	push	{r3, lr}
    c50e:	4b03      	ldr	r3, [pc, #12]	; (c51c <CC_PalMutexDestroy+0x10>)
    c510:	6802      	ldr	r2, [r0, #0]
    c512:	685b      	ldr	r3, [r3, #4]
    c514:	6810      	ldr	r0, [r2, #0]
    c516:	4798      	blx	r3
    c518:	2000      	movs	r0, #0
    c51a:	bd08      	pop	{r3, pc}
    c51c:	20000080 	.word	0x20000080

0000c520 <CC_PalPowerSaveModeInit>:
    c520:	b570      	push	{r4, r5, r6, lr}
    c522:	4c09      	ldr	r4, [pc, #36]	; (c548 <CC_PalPowerSaveModeInit+0x28>)
    c524:	4d09      	ldr	r5, [pc, #36]	; (c54c <CC_PalPowerSaveModeInit+0x2c>)
    c526:	6920      	ldr	r0, [r4, #16]
    c528:	68ab      	ldr	r3, [r5, #8]
    c52a:	4798      	blx	r3
    c52c:	b118      	cbz	r0, c536 <CC_PalPowerSaveModeInit+0x16>
    c52e:	4b08      	ldr	r3, [pc, #32]	; (c550 <CC_PalPowerSaveModeInit+0x30>)
    c530:	4808      	ldr	r0, [pc, #32]	; (c554 <CC_PalPowerSaveModeInit+0x34>)
    c532:	685b      	ldr	r3, [r3, #4]
    c534:	4798      	blx	r3
    c536:	2100      	movs	r1, #0
    c538:	4a07      	ldr	r2, [pc, #28]	; (c558 <CC_PalPowerSaveModeInit+0x38>)
    c53a:	68eb      	ldr	r3, [r5, #12]
    c53c:	6011      	str	r1, [r2, #0]
    c53e:	6920      	ldr	r0, [r4, #16]
    c540:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    c544:	4718      	bx	r3
    c546:	bf00      	nop
    c548:	20000090 	.word	0x20000090
    c54c:	20000080 	.word	0x20000080
    c550:	20000070 	.word	0x20000070
    c554:	000578b0 	.word	0x000578b0
    c558:	2001d228 	.word	0x2001d228

0000c55c <_ZSt15get_new_handlerv>:
    c55c:	4b01      	ldr	r3, [pc, #4]	; (c564 <_ZSt15get_new_handlerv+0x8>)
    c55e:	e8d3 0faf 	lda	r0, [r3]
    c562:	4770      	bx	lr
    c564:	2001d22c 	.word	0x2001d22c

0000c568 <frexp>:
    c568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c56a:	f8df c064 	ldr.w	ip, [pc, #100]	; c5d0 <frexp+0x68>
    c56e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    c572:	2700      	movs	r7, #0
    c574:	4604      	mov	r4, r0
    c576:	4563      	cmp	r3, ip
    c578:	460d      	mov	r5, r1
    c57a:	4616      	mov	r6, r2
    c57c:	6017      	str	r7, [r2, #0]
    c57e:	dc20      	bgt.n	c5c2 <frexp+0x5a>
    c580:	4684      	mov	ip, r0
    c582:	ea53 0c0c 	orrs.w	ip, r3, ip
    c586:	d01c      	beq.n	c5c2 <frexp+0x5a>
    c588:	f8df c048 	ldr.w	ip, [pc, #72]	; c5d4 <frexp+0x6c>
    c58c:	460a      	mov	r2, r1
    c58e:	ea01 0c0c 	and.w	ip, r1, ip
    c592:	f1bc 0f00 	cmp.w	ip, #0
    c596:	d109      	bne.n	c5ac <frexp+0x44>
    c598:	2200      	movs	r2, #0
    c59a:	4b0b      	ldr	r3, [pc, #44]	; (c5c8 <frexp+0x60>)
    c59c:	f7f3 ff98 	bl	4d0 <__aeabi_dmul>
    c5a0:	f06f 0735 	mvn.w	r7, #53	; 0x35
    c5a4:	4604      	mov	r4, r0
    c5a6:	460a      	mov	r2, r1
    c5a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    c5ac:	4907      	ldr	r1, [pc, #28]	; (c5cc <frexp+0x64>)
    c5ae:	151b      	asrs	r3, r3, #20
    c5b0:	4011      	ands	r1, r2
    c5b2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
    c5b6:	f041 557f 	orr.w	r5, r1, #1069547520	; 0x3fc00000
    c5ba:	443b      	add	r3, r7
    c5bc:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
    c5c0:	6033      	str	r3, [r6, #0]
    c5c2:	4620      	mov	r0, r4
    c5c4:	4629      	mov	r1, r5
    c5c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c5c8:	43500000 	.word	0x43500000
    c5cc:	800fffff 	.word	0x800fffff
    c5d0:	7fefffff 	.word	0x7fefffff
    c5d4:	7ff00000 	.word	0x7ff00000

0000c5d8 <round>:
    c5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c5da:	f3c1 570a 	ubfx	r7, r1, #20, #11
    c5de:	460d      	mov	r5, r1
    c5e0:	460b      	mov	r3, r1
    c5e2:	4602      	mov	r2, r0
    c5e4:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
    c5e8:	2c13      	cmp	r4, #19
    c5ea:	dc12      	bgt.n	c612 <round+0x3a>
    c5ec:	2c00      	cmp	r4, #0
    c5ee:	db2c      	blt.n	c64a <round+0x72>
    c5f0:	491b      	ldr	r1, [pc, #108]	; (c660 <round+0x88>)
    c5f2:	4121      	asrs	r1, r4
    c5f4:	ea05 0001 	and.w	r0, r5, r1
    c5f8:	4310      	orrs	r0, r2
    c5fa:	d007      	beq.n	c60c <round+0x34>
    c5fc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
    c600:	2200      	movs	r2, #0
    c602:	4123      	asrs	r3, r4
    c604:	441d      	add	r5, r3
    c606:	ea25 0501 	bic.w	r5, r5, r1
    c60a:	462b      	mov	r3, r5
    c60c:	4610      	mov	r0, r2
    c60e:	4619      	mov	r1, r3
    c610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c612:	2c33      	cmp	r4, #51	; 0x33
    c614:	dd07      	ble.n	c626 <round+0x4e>
    c616:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    c61a:	d1f7      	bne.n	c60c <round+0x34>
    c61c:	f7f3 fda2 	bl	164 <__adddf3>
    c620:	4602      	mov	r2, r0
    c622:	460b      	mov	r3, r1
    c624:	e7f2      	b.n	c60c <round+0x34>
    c626:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
    c62a:	f04f 31ff 	mov.w	r1, #4294967295
    c62e:	fa21 f707 	lsr.w	r7, r1, r7
    c632:	4238      	tst	r0, r7
    c634:	d0ea      	beq.n	c60c <round+0x34>
    c636:	f1c4 0333 	rsb	r3, r4, #51	; 0x33
    c63a:	2201      	movs	r2, #1
    c63c:	409a      	lsls	r2, r3
    c63e:	1882      	adds	r2, r0, r2
    c640:	bf28      	it	cs
    c642:	3501      	addcs	r5, #1
    c644:	ea22 0207 	bic.w	r2, r2, r7
    c648:	e7df      	b.n	c60a <round+0x32>
    c64a:	3401      	adds	r4, #1
    c64c:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
    c650:	d002      	beq.n	c658 <round+0x80>
    c652:	461d      	mov	r5, r3
    c654:	2200      	movs	r2, #0
    c656:	e7d8      	b.n	c60a <round+0x32>
    c658:	4d02      	ldr	r5, [pc, #8]	; (c664 <round+0x8c>)
    c65a:	2200      	movs	r2, #0
    c65c:	431d      	orrs	r5, r3
    c65e:	e7d4      	b.n	c60a <round+0x32>
    c660:	000fffff 	.word	0x000fffff
    c664:	3ff00000 	.word	0x3ff00000

0000c668 <roundf>:
    c668:	b508      	push	{r3, lr}
    c66a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
    c66e:	4601      	mov	r1, r0
    c670:	3b7f      	subs	r3, #127	; 0x7f
    c672:	2b16      	cmp	r3, #22
    c674:	dc0e      	bgt.n	c694 <roundf+0x2c>
    c676:	2b00      	cmp	r3, #0
    c678:	4602      	mov	r2, r0
    c67a:	db10      	blt.n	c69e <roundf+0x36>
    c67c:	480b      	ldr	r0, [pc, #44]	; (c6ac <roundf+0x44>)
    c67e:	4118      	asrs	r0, r3
    c680:	4201      	tst	r1, r0
    c682:	d005      	beq.n	c690 <roundf+0x28>
    c684:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    c688:	4119      	asrs	r1, r3
    c68a:	4411      	add	r1, r2
    c68c:	ea21 0100 	bic.w	r1, r1, r0
    c690:	4608      	mov	r0, r1
    c692:	bd08      	pop	{r3, pc}
    c694:	2b80      	cmp	r3, #128	; 0x80
    c696:	d1fb      	bne.n	c690 <roundf+0x28>
    c698:	f7f4 fa32 	bl	b00 <__addsf3>
    c69c:	bd08      	pop	{r3, pc}
    c69e:	3301      	adds	r3, #1
    c6a0:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
    c6a4:	d1f4      	bne.n	c690 <roundf+0x28>
    c6a6:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
    c6aa:	e7f1      	b.n	c690 <roundf+0x28>
    c6ac:	007fffff 	.word	0x007fffff

0000c6b0 <__assert_func>:
    c6b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    c6b2:	4614      	mov	r4, r2
    c6b4:	461a      	mov	r2, r3
    c6b6:	4b09      	ldr	r3, [pc, #36]	; (c6dc <__assert_func+0x2c>)
    c6b8:	4605      	mov	r5, r0
    c6ba:	681b      	ldr	r3, [r3, #0]
    c6bc:	68d8      	ldr	r0, [r3, #12]
    c6be:	b14c      	cbz	r4, c6d4 <__assert_func+0x24>
    c6c0:	4b07      	ldr	r3, [pc, #28]	; (c6e0 <__assert_func+0x30>)
    c6c2:	9100      	str	r1, [sp, #0]
    c6c4:	4907      	ldr	r1, [pc, #28]	; (c6e4 <__assert_func+0x34>)
    c6c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
    c6ca:	462b      	mov	r3, r5
    c6cc:	f000 f80e 	bl	c6ec <fiprintf>
    c6d0:	f003 fcf1 	bl	100b6 <abort>
    c6d4:	4b04      	ldr	r3, [pc, #16]	; (c6e8 <__assert_func+0x38>)
    c6d6:	461c      	mov	r4, r3
    c6d8:	e7f3      	b.n	c6c2 <__assert_func+0x12>
    c6da:	bf00      	nop
    c6dc:	200000d0 	.word	0x200000d0
    c6e0:	00057940 	.word	0x00057940
    c6e4:	0005794d 	.word	0x0005794d
    c6e8:	0005797b 	.word	0x0005797b

0000c6ec <fiprintf>:
    c6ec:	b40e      	push	{r1, r2, r3}
    c6ee:	b503      	push	{r0, r1, lr}
    c6f0:	ab03      	add	r3, sp, #12
    c6f2:	4601      	mov	r1, r0
    c6f4:	4805      	ldr	r0, [pc, #20]	; (c70c <fiprintf+0x20>)
    c6f6:	f853 2b04 	ldr.w	r2, [r3], #4
    c6fa:	6800      	ldr	r0, [r0, #0]
    c6fc:	9301      	str	r3, [sp, #4]
    c6fe:	f000 f8bf 	bl	c880 <_vfiprintf_r>
    c702:	b002      	add	sp, #8
    c704:	f85d eb04 	ldr.w	lr, [sp], #4
    c708:	b003      	add	sp, #12
    c70a:	4770      	bx	lr
    c70c:	200000d0 	.word	0x200000d0

0000c710 <malloc>:
    c710:	4b02      	ldr	r3, [pc, #8]	; (c71c <malloc+0xc>)
    c712:	4601      	mov	r1, r0
    c714:	6818      	ldr	r0, [r3, #0]
    c716:	f000 b859 	b.w	c7cc <_malloc_r>
    c71a:	bf00      	nop
    c71c:	200000d0 	.word	0x200000d0

0000c720 <free>:
    c720:	4b02      	ldr	r3, [pc, #8]	; (c72c <free+0xc>)
    c722:	4601      	mov	r1, r0
    c724:	6818      	ldr	r0, [r3, #0]
    c726:	f000 b803 	b.w	c730 <_free_r>
    c72a:	bf00      	nop
    c72c:	200000d0 	.word	0x200000d0

0000c730 <_free_r>:
    c730:	b538      	push	{r3, r4, r5, lr}
    c732:	4605      	mov	r5, r0
    c734:	2900      	cmp	r1, #0
    c736:	d045      	beq.n	c7c4 <_free_r+0x94>
    c738:	f851 3c04 	ldr.w	r3, [r1, #-4]
    c73c:	1f0c      	subs	r4, r1, #4
    c73e:	2b00      	cmp	r3, #0
    c740:	bfb8      	it	lt
    c742:	18e4      	addlt	r4, r4, r3
    c744:	f001 f88c 	bl	d860 <__malloc_lock>
    c748:	4a1f      	ldr	r2, [pc, #124]	; (c7c8 <_free_r+0x98>)
    c74a:	6813      	ldr	r3, [r2, #0]
    c74c:	4610      	mov	r0, r2
    c74e:	b933      	cbnz	r3, c75e <_free_r+0x2e>
    c750:	6063      	str	r3, [r4, #4]
    c752:	6014      	str	r4, [r2, #0]
    c754:	4628      	mov	r0, r5
    c756:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    c75a:	f001 b887 	b.w	d86c <__malloc_unlock>
    c75e:	42a3      	cmp	r3, r4
    c760:	d90b      	bls.n	c77a <_free_r+0x4a>
    c762:	6821      	ldr	r1, [r4, #0]
    c764:	1862      	adds	r2, r4, r1
    c766:	4293      	cmp	r3, r2
    c768:	bf02      	ittt	eq
    c76a:	681a      	ldreq	r2, [r3, #0]
    c76c:	685b      	ldreq	r3, [r3, #4]
    c76e:	1852      	addeq	r2, r2, r1
    c770:	6063      	str	r3, [r4, #4]
    c772:	bf08      	it	eq
    c774:	6022      	streq	r2, [r4, #0]
    c776:	6004      	str	r4, [r0, #0]
    c778:	e7ec      	b.n	c754 <_free_r+0x24>
    c77a:	461a      	mov	r2, r3
    c77c:	685b      	ldr	r3, [r3, #4]
    c77e:	b10b      	cbz	r3, c784 <_free_r+0x54>
    c780:	42a3      	cmp	r3, r4
    c782:	d9fa      	bls.n	c77a <_free_r+0x4a>
    c784:	6811      	ldr	r1, [r2, #0]
    c786:	1850      	adds	r0, r2, r1
    c788:	42a0      	cmp	r0, r4
    c78a:	d10b      	bne.n	c7a4 <_free_r+0x74>
    c78c:	6820      	ldr	r0, [r4, #0]
    c78e:	4401      	add	r1, r0
    c790:	1850      	adds	r0, r2, r1
    c792:	6011      	str	r1, [r2, #0]
    c794:	4283      	cmp	r3, r0
    c796:	d1dd      	bne.n	c754 <_free_r+0x24>
    c798:	6818      	ldr	r0, [r3, #0]
    c79a:	685b      	ldr	r3, [r3, #4]
    c79c:	4401      	add	r1, r0
    c79e:	6053      	str	r3, [r2, #4]
    c7a0:	6011      	str	r1, [r2, #0]
    c7a2:	e7d7      	b.n	c754 <_free_r+0x24>
    c7a4:	d902      	bls.n	c7ac <_free_r+0x7c>
    c7a6:	230c      	movs	r3, #12
    c7a8:	602b      	str	r3, [r5, #0]
    c7aa:	e7d3      	b.n	c754 <_free_r+0x24>
    c7ac:	6820      	ldr	r0, [r4, #0]
    c7ae:	1821      	adds	r1, r4, r0
    c7b0:	428b      	cmp	r3, r1
    c7b2:	bf02      	ittt	eq
    c7b4:	6819      	ldreq	r1, [r3, #0]
    c7b6:	685b      	ldreq	r3, [r3, #4]
    c7b8:	1809      	addeq	r1, r1, r0
    c7ba:	6063      	str	r3, [r4, #4]
    c7bc:	bf08      	it	eq
    c7be:	6021      	streq	r1, [r4, #0]
    c7c0:	6054      	str	r4, [r2, #4]
    c7c2:	e7c7      	b.n	c754 <_free_r+0x24>
    c7c4:	bd38      	pop	{r3, r4, r5, pc}
    c7c6:	bf00      	nop
    c7c8:	2001d230 	.word	0x2001d230

0000c7cc <_malloc_r>:
    c7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c7ce:	1ccd      	adds	r5, r1, #3
    c7d0:	4606      	mov	r6, r0
    c7d2:	f025 0503 	bic.w	r5, r5, #3
    c7d6:	3508      	adds	r5, #8
    c7d8:	2d0c      	cmp	r5, #12
    c7da:	bf38      	it	cc
    c7dc:	250c      	movcc	r5, #12
    c7de:	2d00      	cmp	r5, #0
    c7e0:	db01      	blt.n	c7e6 <_malloc_r+0x1a>
    c7e2:	42a9      	cmp	r1, r5
    c7e4:	d903      	bls.n	c7ee <_malloc_r+0x22>
    c7e6:	230c      	movs	r3, #12
    c7e8:	6033      	str	r3, [r6, #0]
    c7ea:	2000      	movs	r0, #0
    c7ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c7ee:	f001 f837 	bl	d860 <__malloc_lock>
    c7f2:	4921      	ldr	r1, [pc, #132]	; (c878 <_malloc_r+0xac>)
    c7f4:	680a      	ldr	r2, [r1, #0]
    c7f6:	4614      	mov	r4, r2
    c7f8:	b99c      	cbnz	r4, c822 <_malloc_r+0x56>
    c7fa:	4f20      	ldr	r7, [pc, #128]	; (c87c <_malloc_r+0xb0>)
    c7fc:	683b      	ldr	r3, [r7, #0]
    c7fe:	b923      	cbnz	r3, c80a <_malloc_r+0x3e>
    c800:	4621      	mov	r1, r4
    c802:	4630      	mov	r0, r6
    c804:	f000 fcbc 	bl	d180 <_sbrk_r>
    c808:	6038      	str	r0, [r7, #0]
    c80a:	4629      	mov	r1, r5
    c80c:	4630      	mov	r0, r6
    c80e:	f000 fcb7 	bl	d180 <_sbrk_r>
    c812:	1c43      	adds	r3, r0, #1
    c814:	d123      	bne.n	c85e <_malloc_r+0x92>
    c816:	230c      	movs	r3, #12
    c818:	4630      	mov	r0, r6
    c81a:	6033      	str	r3, [r6, #0]
    c81c:	f001 f826 	bl	d86c <__malloc_unlock>
    c820:	e7e3      	b.n	c7ea <_malloc_r+0x1e>
    c822:	6823      	ldr	r3, [r4, #0]
    c824:	1b5b      	subs	r3, r3, r5
    c826:	d417      	bmi.n	c858 <_malloc_r+0x8c>
    c828:	2b0b      	cmp	r3, #11
    c82a:	d903      	bls.n	c834 <_malloc_r+0x68>
    c82c:	6023      	str	r3, [r4, #0]
    c82e:	441c      	add	r4, r3
    c830:	6025      	str	r5, [r4, #0]
    c832:	e004      	b.n	c83e <_malloc_r+0x72>
    c834:	6863      	ldr	r3, [r4, #4]
    c836:	42a2      	cmp	r2, r4
    c838:	bf0c      	ite	eq
    c83a:	600b      	streq	r3, [r1, #0]
    c83c:	6053      	strne	r3, [r2, #4]
    c83e:	4630      	mov	r0, r6
    c840:	f001 f814 	bl	d86c <__malloc_unlock>
    c844:	f104 000b 	add.w	r0, r4, #11
    c848:	1d23      	adds	r3, r4, #4
    c84a:	f020 0007 	bic.w	r0, r0, #7
    c84e:	1ac2      	subs	r2, r0, r3
    c850:	d0cc      	beq.n	c7ec <_malloc_r+0x20>
    c852:	1a1b      	subs	r3, r3, r0
    c854:	50a3      	str	r3, [r4, r2]
    c856:	e7c9      	b.n	c7ec <_malloc_r+0x20>
    c858:	4622      	mov	r2, r4
    c85a:	6864      	ldr	r4, [r4, #4]
    c85c:	e7cc      	b.n	c7f8 <_malloc_r+0x2c>
    c85e:	1cc4      	adds	r4, r0, #3
    c860:	f024 0403 	bic.w	r4, r4, #3
    c864:	42a0      	cmp	r0, r4
    c866:	d0e3      	beq.n	c830 <_malloc_r+0x64>
    c868:	1a21      	subs	r1, r4, r0
    c86a:	4630      	mov	r0, r6
    c86c:	f000 fc88 	bl	d180 <_sbrk_r>
    c870:	3001      	adds	r0, #1
    c872:	d1dd      	bne.n	c830 <_malloc_r+0x64>
    c874:	e7cf      	b.n	c816 <_malloc_r+0x4a>
    c876:	bf00      	nop
    c878:	2001d230 	.word	0x2001d230
    c87c:	2001d234 	.word	0x2001d234

0000c880 <_vfiprintf_r>:
    c880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c884:	460d      	mov	r5, r1
    c886:	b09d      	sub	sp, #116	; 0x74
    c888:	4614      	mov	r4, r2
    c88a:	4698      	mov	r8, r3
    c88c:	4606      	mov	r6, r0
    c88e:	b118      	cbz	r0, c898 <_vfiprintf_r+0x18>
    c890:	6983      	ldr	r3, [r0, #24]
    c892:	b90b      	cbnz	r3, c898 <_vfiprintf_r+0x18>
    c894:	f000 ff22 	bl	d6dc <__sinit>
    c898:	4b89      	ldr	r3, [pc, #548]	; (cac0 <_vfiprintf_r+0x240>)
    c89a:	429d      	cmp	r5, r3
    c89c:	d11b      	bne.n	c8d6 <_vfiprintf_r+0x56>
    c89e:	6875      	ldr	r5, [r6, #4]
    c8a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    c8a2:	07d9      	lsls	r1, r3, #31
    c8a4:	d405      	bmi.n	c8b2 <_vfiprintf_r+0x32>
    c8a6:	89ab      	ldrh	r3, [r5, #12]
    c8a8:	059a      	lsls	r2, r3, #22
    c8aa:	d402      	bmi.n	c8b2 <_vfiprintf_r+0x32>
    c8ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
    c8ae:	f001 fe8f 	bl	e5d0 <__retarget_lock_acquire_recursive>
    c8b2:	89ab      	ldrh	r3, [r5, #12]
    c8b4:	071b      	lsls	r3, r3, #28
    c8b6:	d501      	bpl.n	c8bc <_vfiprintf_r+0x3c>
    c8b8:	692b      	ldr	r3, [r5, #16]
    c8ba:	b9eb      	cbnz	r3, c8f8 <_vfiprintf_r+0x78>
    c8bc:	4629      	mov	r1, r5
    c8be:	4630      	mov	r0, r6
    c8c0:	f000 fd9c 	bl	d3fc <__swsetup_r>
    c8c4:	b1c0      	cbz	r0, c8f8 <_vfiprintf_r+0x78>
    c8c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    c8c8:	07dc      	lsls	r4, r3, #31
    c8ca:	d50e      	bpl.n	c8ea <_vfiprintf_r+0x6a>
    c8cc:	f04f 30ff 	mov.w	r0, #4294967295
    c8d0:	b01d      	add	sp, #116	; 0x74
    c8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c8d6:	4b7b      	ldr	r3, [pc, #492]	; (cac4 <_vfiprintf_r+0x244>)
    c8d8:	429d      	cmp	r5, r3
    c8da:	d101      	bne.n	c8e0 <_vfiprintf_r+0x60>
    c8dc:	68b5      	ldr	r5, [r6, #8]
    c8de:	e7df      	b.n	c8a0 <_vfiprintf_r+0x20>
    c8e0:	4b79      	ldr	r3, [pc, #484]	; (cac8 <_vfiprintf_r+0x248>)
    c8e2:	429d      	cmp	r5, r3
    c8e4:	bf08      	it	eq
    c8e6:	68f5      	ldreq	r5, [r6, #12]
    c8e8:	e7da      	b.n	c8a0 <_vfiprintf_r+0x20>
    c8ea:	89ab      	ldrh	r3, [r5, #12]
    c8ec:	0598      	lsls	r0, r3, #22
    c8ee:	d4ed      	bmi.n	c8cc <_vfiprintf_r+0x4c>
    c8f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
    c8f2:	f001 fe75 	bl	e5e0 <__retarget_lock_release_recursive>
    c8f6:	e7e9      	b.n	c8cc <_vfiprintf_r+0x4c>
    c8f8:	2300      	movs	r3, #0
    c8fa:	f8cd 800c 	str.w	r8, [sp, #12]
    c8fe:	f04f 0901 	mov.w	r9, #1
    c902:	f8df 81c8 	ldr.w	r8, [pc, #456]	; cacc <_vfiprintf_r+0x24c>
    c906:	9309      	str	r3, [sp, #36]	; 0x24
    c908:	2320      	movs	r3, #32
    c90a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    c90e:	2330      	movs	r3, #48	; 0x30
    c910:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    c914:	4623      	mov	r3, r4
    c916:	469a      	mov	sl, r3
    c918:	f813 2b01 	ldrb.w	r2, [r3], #1
    c91c:	b10a      	cbz	r2, c922 <_vfiprintf_r+0xa2>
    c91e:	2a25      	cmp	r2, #37	; 0x25
    c920:	d1f9      	bne.n	c916 <_vfiprintf_r+0x96>
    c922:	ebba 0b04 	subs.w	fp, sl, r4
    c926:	d00b      	beq.n	c940 <_vfiprintf_r+0xc0>
    c928:	465b      	mov	r3, fp
    c92a:	4622      	mov	r2, r4
    c92c:	4629      	mov	r1, r5
    c92e:	4630      	mov	r0, r6
    c930:	f003 fc04 	bl	1013c <__sfputs_r>
    c934:	3001      	adds	r0, #1
    c936:	f000 80aa 	beq.w	ca8e <_vfiprintf_r+0x20e>
    c93a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    c93c:	445a      	add	r2, fp
    c93e:	9209      	str	r2, [sp, #36]	; 0x24
    c940:	f89a 3000 	ldrb.w	r3, [sl]
    c944:	2b00      	cmp	r3, #0
    c946:	f000 80a2 	beq.w	ca8e <_vfiprintf_r+0x20e>
    c94a:	2300      	movs	r3, #0
    c94c:	f04f 32ff 	mov.w	r2, #4294967295
    c950:	f10a 0a01 	add.w	sl, sl, #1
    c954:	9304      	str	r3, [sp, #16]
    c956:	9307      	str	r3, [sp, #28]
    c958:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    c95c:	931a      	str	r3, [sp, #104]	; 0x68
    c95e:	e9cd 2305 	strd	r2, r3, [sp, #20]
    c962:	4654      	mov	r4, sl
    c964:	2205      	movs	r2, #5
    c966:	4859      	ldr	r0, [pc, #356]	; (cacc <_vfiprintf_r+0x24c>)
    c968:	f814 1b01 	ldrb.w	r1, [r4], #1
    c96c:	f003 fbae 	bl	100cc <memchr>
    c970:	9a04      	ldr	r2, [sp, #16]
    c972:	b9d8      	cbnz	r0, c9ac <_vfiprintf_r+0x12c>
    c974:	06d1      	lsls	r1, r2, #27
    c976:	bf44      	itt	mi
    c978:	2320      	movmi	r3, #32
    c97a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    c97e:	0713      	lsls	r3, r2, #28
    c980:	bf44      	itt	mi
    c982:	232b      	movmi	r3, #43	; 0x2b
    c984:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    c988:	f89a 3000 	ldrb.w	r3, [sl]
    c98c:	2b2a      	cmp	r3, #42	; 0x2a
    c98e:	d015      	beq.n	c9bc <_vfiprintf_r+0x13c>
    c990:	9a07      	ldr	r2, [sp, #28]
    c992:	4654      	mov	r4, sl
    c994:	2000      	movs	r0, #0
    c996:	f04f 0c0a 	mov.w	ip, #10
    c99a:	4621      	mov	r1, r4
    c99c:	f811 3b01 	ldrb.w	r3, [r1], #1
    c9a0:	3b30      	subs	r3, #48	; 0x30
    c9a2:	2b09      	cmp	r3, #9
    c9a4:	d94e      	bls.n	ca44 <_vfiprintf_r+0x1c4>
    c9a6:	b1b0      	cbz	r0, c9d6 <_vfiprintf_r+0x156>
    c9a8:	9207      	str	r2, [sp, #28]
    c9aa:	e014      	b.n	c9d6 <_vfiprintf_r+0x156>
    c9ac:	eba0 0308 	sub.w	r3, r0, r8
    c9b0:	46a2      	mov	sl, r4
    c9b2:	fa09 f303 	lsl.w	r3, r9, r3
    c9b6:	4313      	orrs	r3, r2
    c9b8:	9304      	str	r3, [sp, #16]
    c9ba:	e7d2      	b.n	c962 <_vfiprintf_r+0xe2>
    c9bc:	9b03      	ldr	r3, [sp, #12]
    c9be:	1d19      	adds	r1, r3, #4
    c9c0:	681b      	ldr	r3, [r3, #0]
    c9c2:	2b00      	cmp	r3, #0
    c9c4:	9103      	str	r1, [sp, #12]
    c9c6:	bfbb      	ittet	lt
    c9c8:	425b      	neglt	r3, r3
    c9ca:	f042 0202 	orrlt.w	r2, r2, #2
    c9ce:	9307      	strge	r3, [sp, #28]
    c9d0:	9307      	strlt	r3, [sp, #28]
    c9d2:	bfb8      	it	lt
    c9d4:	9204      	strlt	r2, [sp, #16]
    c9d6:	7823      	ldrb	r3, [r4, #0]
    c9d8:	2b2e      	cmp	r3, #46	; 0x2e
    c9da:	d10c      	bne.n	c9f6 <_vfiprintf_r+0x176>
    c9dc:	7863      	ldrb	r3, [r4, #1]
    c9de:	2b2a      	cmp	r3, #42	; 0x2a
    c9e0:	d135      	bne.n	ca4e <_vfiprintf_r+0x1ce>
    c9e2:	9b03      	ldr	r3, [sp, #12]
    c9e4:	3402      	adds	r4, #2
    c9e6:	1d1a      	adds	r2, r3, #4
    c9e8:	681b      	ldr	r3, [r3, #0]
    c9ea:	2b00      	cmp	r3, #0
    c9ec:	9203      	str	r2, [sp, #12]
    c9ee:	bfb8      	it	lt
    c9f0:	f04f 33ff 	movlt.w	r3, #4294967295
    c9f4:	9305      	str	r3, [sp, #20]
    c9f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; cadc <_vfiprintf_r+0x25c>
    c9fa:	2203      	movs	r2, #3
    c9fc:	7821      	ldrb	r1, [r4, #0]
    c9fe:	4650      	mov	r0, sl
    ca00:	f003 fb64 	bl	100cc <memchr>
    ca04:	b140      	cbz	r0, ca18 <_vfiprintf_r+0x198>
    ca06:	2340      	movs	r3, #64	; 0x40
    ca08:	eba0 000a 	sub.w	r0, r0, sl
    ca0c:	3401      	adds	r4, #1
    ca0e:	fa03 f000 	lsl.w	r0, r3, r0
    ca12:	9b04      	ldr	r3, [sp, #16]
    ca14:	4303      	orrs	r3, r0
    ca16:	9304      	str	r3, [sp, #16]
    ca18:	f814 1b01 	ldrb.w	r1, [r4], #1
    ca1c:	2206      	movs	r2, #6
    ca1e:	482c      	ldr	r0, [pc, #176]	; (cad0 <_vfiprintf_r+0x250>)
    ca20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    ca24:	f003 fb52 	bl	100cc <memchr>
    ca28:	2800      	cmp	r0, #0
    ca2a:	d03f      	beq.n	caac <_vfiprintf_r+0x22c>
    ca2c:	4b29      	ldr	r3, [pc, #164]	; (cad4 <_vfiprintf_r+0x254>)
    ca2e:	bb1b      	cbnz	r3, ca78 <_vfiprintf_r+0x1f8>
    ca30:	9b03      	ldr	r3, [sp, #12]
    ca32:	3307      	adds	r3, #7
    ca34:	f023 0307 	bic.w	r3, r3, #7
    ca38:	3308      	adds	r3, #8
    ca3a:	9303      	str	r3, [sp, #12]
    ca3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ca3e:	443b      	add	r3, r7
    ca40:	9309      	str	r3, [sp, #36]	; 0x24
    ca42:	e767      	b.n	c914 <_vfiprintf_r+0x94>
    ca44:	fb0c 3202 	mla	r2, ip, r2, r3
    ca48:	460c      	mov	r4, r1
    ca4a:	2001      	movs	r0, #1
    ca4c:	e7a5      	b.n	c99a <_vfiprintf_r+0x11a>
    ca4e:	2300      	movs	r3, #0
    ca50:	3401      	adds	r4, #1
    ca52:	f04f 0c0a 	mov.w	ip, #10
    ca56:	4619      	mov	r1, r3
    ca58:	9305      	str	r3, [sp, #20]
    ca5a:	4620      	mov	r0, r4
    ca5c:	f810 2b01 	ldrb.w	r2, [r0], #1
    ca60:	3a30      	subs	r2, #48	; 0x30
    ca62:	2a09      	cmp	r2, #9
    ca64:	d903      	bls.n	ca6e <_vfiprintf_r+0x1ee>
    ca66:	2b00      	cmp	r3, #0
    ca68:	d0c5      	beq.n	c9f6 <_vfiprintf_r+0x176>
    ca6a:	9105      	str	r1, [sp, #20]
    ca6c:	e7c3      	b.n	c9f6 <_vfiprintf_r+0x176>
    ca6e:	fb0c 2101 	mla	r1, ip, r1, r2
    ca72:	4604      	mov	r4, r0
    ca74:	2301      	movs	r3, #1
    ca76:	e7f0      	b.n	ca5a <_vfiprintf_r+0x1da>
    ca78:	ab03      	add	r3, sp, #12
    ca7a:	462a      	mov	r2, r5
    ca7c:	a904      	add	r1, sp, #16
    ca7e:	4630      	mov	r0, r6
    ca80:	9300      	str	r3, [sp, #0]
    ca82:	4b15      	ldr	r3, [pc, #84]	; (cad8 <_vfiprintf_r+0x258>)
    ca84:	f000 f82c 	bl	cae0 <_printf_float>
    ca88:	4607      	mov	r7, r0
    ca8a:	1c78      	adds	r0, r7, #1
    ca8c:	d1d6      	bne.n	ca3c <_vfiprintf_r+0x1bc>
    ca8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    ca90:	07d9      	lsls	r1, r3, #31
    ca92:	d405      	bmi.n	caa0 <_vfiprintf_r+0x220>
    ca94:	89ab      	ldrh	r3, [r5, #12]
    ca96:	059a      	lsls	r2, r3, #22
    ca98:	d402      	bmi.n	caa0 <_vfiprintf_r+0x220>
    ca9a:	6da8      	ldr	r0, [r5, #88]	; 0x58
    ca9c:	f001 fda0 	bl	e5e0 <__retarget_lock_release_recursive>
    caa0:	89ab      	ldrh	r3, [r5, #12]
    caa2:	065b      	lsls	r3, r3, #25
    caa4:	f53f af12 	bmi.w	c8cc <_vfiprintf_r+0x4c>
    caa8:	9809      	ldr	r0, [sp, #36]	; 0x24
    caaa:	e711      	b.n	c8d0 <_vfiprintf_r+0x50>
    caac:	ab03      	add	r3, sp, #12
    caae:	462a      	mov	r2, r5
    cab0:	a904      	add	r1, sp, #16
    cab2:	4630      	mov	r0, r6
    cab4:	9300      	str	r3, [sp, #0]
    cab6:	4b08      	ldr	r3, [pc, #32]	; (cad8 <_vfiprintf_r+0x258>)
    cab8:	f000 fa3c 	bl	cf34 <_printf_i>
    cabc:	e7e4      	b.n	ca88 <_vfiprintf_r+0x208>
    cabe:	bf00      	nop
    cac0:	000578f4 	.word	0x000578f4
    cac4:	00057914 	.word	0x00057914
    cac8:	000578d4 	.word	0x000578d4
    cacc:	00057a7d 	.word	0x00057a7d
    cad0:	00057a87 	.word	0x00057a87
    cad4:	0000cae1 	.word	0x0000cae1
    cad8:	0001013d 	.word	0x0001013d
    cadc:	00057a83 	.word	0x00057a83

0000cae0 <_printf_float>:
    cae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cae4:	b091      	sub	sp, #68	; 0x44
    cae6:	460c      	mov	r4, r1
    cae8:	4616      	mov	r6, r2
    caea:	461f      	mov	r7, r3
    caec:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
    caf0:	4605      	mov	r5, r0
    caf2:	f000 fe71 	bl	d7d8 <_localeconv_r>
    caf6:	6803      	ldr	r3, [r0, #0]
    caf8:	4618      	mov	r0, r3
    cafa:	9309      	str	r3, [sp, #36]	; 0x24
    cafc:	f7f4 fcea 	bl	14d4 <strlen>
    cb00:	2300      	movs	r3, #0
    cb02:	900a      	str	r0, [sp, #40]	; 0x28
    cb04:	930e      	str	r3, [sp, #56]	; 0x38
    cb06:	f8d8 3000 	ldr.w	r3, [r8]
    cb0a:	f894 9018 	ldrb.w	r9, [r4, #24]
    cb0e:	3307      	adds	r3, #7
    cb10:	f8d4 b000 	ldr.w	fp, [r4]
    cb14:	f023 0307 	bic.w	r3, r3, #7
    cb18:	f103 0208 	add.w	r2, r3, #8
    cb1c:	f8c8 2000 	str.w	r2, [r8]
    cb20:	e9d3 2300 	ldrd	r2, r3, [r3]
    cb24:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
    cb28:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
    cb2c:	f04f 32ff 	mov.w	r2, #4294967295
    cb30:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
    cb34:	4640      	mov	r0, r8
    cb36:	930b      	str	r3, [sp, #44]	; 0x2c
    cb38:	990b      	ldr	r1, [sp, #44]	; 0x2c
    cb3a:	4b9b      	ldr	r3, [pc, #620]	; (cda8 <_printf_float+0x2c8>)
    cb3c:	f7f4 fcaa 	bl	1494 <__aeabi_dcmpun>
    cb40:	bb70      	cbnz	r0, cba0 <_printf_float+0xc0>
    cb42:	f04f 32ff 	mov.w	r2, #4294967295
    cb46:	4b98      	ldr	r3, [pc, #608]	; (cda8 <_printf_float+0x2c8>)
    cb48:	4640      	mov	r0, r8
    cb4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    cb4c:	f7f3 ff3c 	bl	9c8 <__aeabi_dcmple>
    cb50:	bb30      	cbnz	r0, cba0 <_printf_float+0xc0>
    cb52:	2200      	movs	r2, #0
    cb54:	2300      	movs	r3, #0
    cb56:	4640      	mov	r0, r8
    cb58:	4651      	mov	r1, sl
    cb5a:	f7f3 ff2b 	bl	9b4 <__aeabi_dcmplt>
    cb5e:	b110      	cbz	r0, cb66 <_printf_float+0x86>
    cb60:	232d      	movs	r3, #45	; 0x2d
    cb62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    cb66:	4b91      	ldr	r3, [pc, #580]	; (cdac <_printf_float+0x2cc>)
    cb68:	4891      	ldr	r0, [pc, #580]	; (cdb0 <_printf_float+0x2d0>)
    cb6a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
    cb6e:	bf94      	ite	ls
    cb70:	4698      	movls	r8, r3
    cb72:	4680      	movhi	r8, r0
    cb74:	2303      	movs	r3, #3
    cb76:	f04f 0a00 	mov.w	sl, #0
    cb7a:	6123      	str	r3, [r4, #16]
    cb7c:	f02b 0304 	bic.w	r3, fp, #4
    cb80:	6023      	str	r3, [r4, #0]
    cb82:	4633      	mov	r3, r6
    cb84:	aa0f      	add	r2, sp, #60	; 0x3c
    cb86:	4621      	mov	r1, r4
    cb88:	4628      	mov	r0, r5
    cb8a:	9700      	str	r7, [sp, #0]
    cb8c:	f003 fb86 	bl	1029c <_printf_common>
    cb90:	3001      	adds	r0, #1
    cb92:	f040 808f 	bne.w	ccb4 <_printf_float+0x1d4>
    cb96:	f04f 30ff 	mov.w	r0, #4294967295
    cb9a:	b011      	add	sp, #68	; 0x44
    cb9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cba0:	4642      	mov	r2, r8
    cba2:	4653      	mov	r3, sl
    cba4:	4640      	mov	r0, r8
    cba6:	4651      	mov	r1, sl
    cba8:	f7f4 fc74 	bl	1494 <__aeabi_dcmpun>
    cbac:	b140      	cbz	r0, cbc0 <_printf_float+0xe0>
    cbae:	f1ba 0f00 	cmp.w	sl, #0
    cbb2:	4880      	ldr	r0, [pc, #512]	; (cdb4 <_printf_float+0x2d4>)
    cbb4:	bfbc      	itt	lt
    cbb6:	232d      	movlt	r3, #45	; 0x2d
    cbb8:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
    cbbc:	4b7e      	ldr	r3, [pc, #504]	; (cdb8 <_printf_float+0x2d8>)
    cbbe:	e7d4      	b.n	cb6a <_printf_float+0x8a>
    cbc0:	6863      	ldr	r3, [r4, #4]
    cbc2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
    cbc6:	1c5a      	adds	r2, r3, #1
    cbc8:	d142      	bne.n	cc50 <_printf_float+0x170>
    cbca:	2306      	movs	r3, #6
    cbcc:	6063      	str	r3, [r4, #4]
    cbce:	2200      	movs	r2, #0
    cbd0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
    cbd4:	4628      	mov	r0, r5
    cbd6:	910b      	str	r1, [sp, #44]	; 0x2c
    cbd8:	9206      	str	r2, [sp, #24]
    cbda:	aa0e      	add	r2, sp, #56	; 0x38
    cbdc:	6023      	str	r3, [r4, #0]
    cbde:	e9cd 9204 	strd	r9, r2, [sp, #16]
    cbe2:	aa0d      	add	r2, sp, #52	; 0x34
    cbe4:	9203      	str	r2, [sp, #12]
    cbe6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
    cbea:	e9cd 3201 	strd	r3, r2, [sp, #4]
    cbee:	6863      	ldr	r3, [r4, #4]
    cbf0:	4642      	mov	r2, r8
    cbf2:	9300      	str	r3, [sp, #0]
    cbf4:	4653      	mov	r3, sl
    cbf6:	f003 fab3 	bl	10160 <__cvt>
    cbfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    cbfc:	4680      	mov	r8, r0
    cbfe:	2947      	cmp	r1, #71	; 0x47
    cc00:	990d      	ldr	r1, [sp, #52]	; 0x34
    cc02:	d108      	bne.n	cc16 <_printf_float+0x136>
    cc04:	1cc8      	adds	r0, r1, #3
    cc06:	db02      	blt.n	cc0e <_printf_float+0x12e>
    cc08:	6863      	ldr	r3, [r4, #4]
    cc0a:	4299      	cmp	r1, r3
    cc0c:	dd40      	ble.n	cc90 <_printf_float+0x1b0>
    cc0e:	f1a9 0902 	sub.w	r9, r9, #2
    cc12:	fa5f f989 	uxtb.w	r9, r9
    cc16:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
    cc1a:	d81f      	bhi.n	cc5c <_printf_float+0x17c>
    cc1c:	3901      	subs	r1, #1
    cc1e:	464a      	mov	r2, r9
    cc20:	f104 0050 	add.w	r0, r4, #80	; 0x50
    cc24:	910d      	str	r1, [sp, #52]	; 0x34
    cc26:	f003 fafb 	bl	10220 <__exponent>
    cc2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    cc2c:	4682      	mov	sl, r0
    cc2e:	1813      	adds	r3, r2, r0
    cc30:	2a01      	cmp	r2, #1
    cc32:	6123      	str	r3, [r4, #16]
    cc34:	dc02      	bgt.n	cc3c <_printf_float+0x15c>
    cc36:	6822      	ldr	r2, [r4, #0]
    cc38:	07d2      	lsls	r2, r2, #31
    cc3a:	d501      	bpl.n	cc40 <_printf_float+0x160>
    cc3c:	3301      	adds	r3, #1
    cc3e:	6123      	str	r3, [r4, #16]
    cc40:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
    cc44:	2b00      	cmp	r3, #0
    cc46:	d09c      	beq.n	cb82 <_printf_float+0xa2>
    cc48:	232d      	movs	r3, #45	; 0x2d
    cc4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    cc4e:	e798      	b.n	cb82 <_printf_float+0xa2>
    cc50:	2947      	cmp	r1, #71	; 0x47
    cc52:	d1bc      	bne.n	cbce <_printf_float+0xee>
    cc54:	2b00      	cmp	r3, #0
    cc56:	d1ba      	bne.n	cbce <_printf_float+0xee>
    cc58:	2301      	movs	r3, #1
    cc5a:	e7b7      	b.n	cbcc <_printf_float+0xec>
    cc5c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
    cc60:	d118      	bne.n	cc94 <_printf_float+0x1b4>
    cc62:	2900      	cmp	r1, #0
    cc64:	6863      	ldr	r3, [r4, #4]
    cc66:	dd0b      	ble.n	cc80 <_printf_float+0x1a0>
    cc68:	6121      	str	r1, [r4, #16]
    cc6a:	b913      	cbnz	r3, cc72 <_printf_float+0x192>
    cc6c:	6822      	ldr	r2, [r4, #0]
    cc6e:	07d0      	lsls	r0, r2, #31
    cc70:	d502      	bpl.n	cc78 <_printf_float+0x198>
    cc72:	3301      	adds	r3, #1
    cc74:	440b      	add	r3, r1
    cc76:	6123      	str	r3, [r4, #16]
    cc78:	f04f 0a00 	mov.w	sl, #0
    cc7c:	65a1      	str	r1, [r4, #88]	; 0x58
    cc7e:	e7df      	b.n	cc40 <_printf_float+0x160>
    cc80:	b913      	cbnz	r3, cc88 <_printf_float+0x1a8>
    cc82:	6822      	ldr	r2, [r4, #0]
    cc84:	07d2      	lsls	r2, r2, #31
    cc86:	d501      	bpl.n	cc8c <_printf_float+0x1ac>
    cc88:	3302      	adds	r3, #2
    cc8a:	e7f4      	b.n	cc76 <_printf_float+0x196>
    cc8c:	2301      	movs	r3, #1
    cc8e:	e7f2      	b.n	cc76 <_printf_float+0x196>
    cc90:	f04f 0967 	mov.w	r9, #103	; 0x67
    cc94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cc96:	4299      	cmp	r1, r3
    cc98:	db05      	blt.n	cca6 <_printf_float+0x1c6>
    cc9a:	6823      	ldr	r3, [r4, #0]
    cc9c:	6121      	str	r1, [r4, #16]
    cc9e:	07d8      	lsls	r0, r3, #31
    cca0:	d5ea      	bpl.n	cc78 <_printf_float+0x198>
    cca2:	1c4b      	adds	r3, r1, #1
    cca4:	e7e7      	b.n	cc76 <_printf_float+0x196>
    cca6:	2900      	cmp	r1, #0
    cca8:	bfd4      	ite	le
    ccaa:	f1c1 0202 	rsble	r2, r1, #2
    ccae:	2201      	movgt	r2, #1
    ccb0:	4413      	add	r3, r2
    ccb2:	e7e0      	b.n	cc76 <_printf_float+0x196>
    ccb4:	6823      	ldr	r3, [r4, #0]
    ccb6:	055a      	lsls	r2, r3, #21
    ccb8:	d407      	bmi.n	ccca <_printf_float+0x1ea>
    ccba:	6923      	ldr	r3, [r4, #16]
    ccbc:	4642      	mov	r2, r8
    ccbe:	4631      	mov	r1, r6
    ccc0:	4628      	mov	r0, r5
    ccc2:	47b8      	blx	r7
    ccc4:	3001      	adds	r0, #1
    ccc6:	d12b      	bne.n	cd20 <_printf_float+0x240>
    ccc8:	e765      	b.n	cb96 <_printf_float+0xb6>
    ccca:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
    ccce:	f240 80dc 	bls.w	ce8a <_printf_float+0x3aa>
    ccd2:	2200      	movs	r2, #0
    ccd4:	2300      	movs	r3, #0
    ccd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
    ccda:	f7f3 fe61 	bl	9a0 <__aeabi_dcmpeq>
    ccde:	2800      	cmp	r0, #0
    cce0:	d033      	beq.n	cd4a <_printf_float+0x26a>
    cce2:	2301      	movs	r3, #1
    cce4:	4a35      	ldr	r2, [pc, #212]	; (cdbc <_printf_float+0x2dc>)
    cce6:	4631      	mov	r1, r6
    cce8:	4628      	mov	r0, r5
    ccea:	47b8      	blx	r7
    ccec:	3001      	adds	r0, #1
    ccee:	f43f af52 	beq.w	cb96 <_printf_float+0xb6>
    ccf2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    ccf6:	429a      	cmp	r2, r3
    ccf8:	db02      	blt.n	cd00 <_printf_float+0x220>
    ccfa:	6823      	ldr	r3, [r4, #0]
    ccfc:	07d8      	lsls	r0, r3, #31
    ccfe:	d50f      	bpl.n	cd20 <_printf_float+0x240>
    cd00:	4631      	mov	r1, r6
    cd02:	4628      	mov	r0, r5
    cd04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    cd08:	47b8      	blx	r7
    cd0a:	3001      	adds	r0, #1
    cd0c:	f43f af43 	beq.w	cb96 <_printf_float+0xb6>
    cd10:	f04f 0800 	mov.w	r8, #0
    cd14:	f104 091a 	add.w	r9, r4, #26
    cd18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cd1a:	3b01      	subs	r3, #1
    cd1c:	4543      	cmp	r3, r8
    cd1e:	dc09      	bgt.n	cd34 <_printf_float+0x254>
    cd20:	6823      	ldr	r3, [r4, #0]
    cd22:	079b      	lsls	r3, r3, #30
    cd24:	f100 8101 	bmi.w	cf2a <_printf_float+0x44a>
    cd28:	68e0      	ldr	r0, [r4, #12]
    cd2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    cd2c:	4298      	cmp	r0, r3
    cd2e:	bfb8      	it	lt
    cd30:	4618      	movlt	r0, r3
    cd32:	e732      	b.n	cb9a <_printf_float+0xba>
    cd34:	2301      	movs	r3, #1
    cd36:	464a      	mov	r2, r9
    cd38:	4631      	mov	r1, r6
    cd3a:	4628      	mov	r0, r5
    cd3c:	47b8      	blx	r7
    cd3e:	3001      	adds	r0, #1
    cd40:	f43f af29 	beq.w	cb96 <_printf_float+0xb6>
    cd44:	f108 0801 	add.w	r8, r8, #1
    cd48:	e7e6      	b.n	cd18 <_printf_float+0x238>
    cd4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    cd4c:	2b00      	cmp	r3, #0
    cd4e:	dc37      	bgt.n	cdc0 <_printf_float+0x2e0>
    cd50:	2301      	movs	r3, #1
    cd52:	4a1a      	ldr	r2, [pc, #104]	; (cdbc <_printf_float+0x2dc>)
    cd54:	4631      	mov	r1, r6
    cd56:	4628      	mov	r0, r5
    cd58:	47b8      	blx	r7
    cd5a:	3001      	adds	r0, #1
    cd5c:	f43f af1b 	beq.w	cb96 <_printf_float+0xb6>
    cd60:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    cd64:	4313      	orrs	r3, r2
    cd66:	d102      	bne.n	cd6e <_printf_float+0x28e>
    cd68:	6823      	ldr	r3, [r4, #0]
    cd6a:	07d9      	lsls	r1, r3, #31
    cd6c:	d5d8      	bpl.n	cd20 <_printf_float+0x240>
    cd6e:	4631      	mov	r1, r6
    cd70:	4628      	mov	r0, r5
    cd72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    cd76:	47b8      	blx	r7
    cd78:	3001      	adds	r0, #1
    cd7a:	f43f af0c 	beq.w	cb96 <_printf_float+0xb6>
    cd7e:	f04f 0900 	mov.w	r9, #0
    cd82:	f104 0a1a 	add.w	sl, r4, #26
    cd86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    cd88:	425b      	negs	r3, r3
    cd8a:	454b      	cmp	r3, r9
    cd8c:	dc01      	bgt.n	cd92 <_printf_float+0x2b2>
    cd8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cd90:	e794      	b.n	ccbc <_printf_float+0x1dc>
    cd92:	2301      	movs	r3, #1
    cd94:	4652      	mov	r2, sl
    cd96:	4631      	mov	r1, r6
    cd98:	4628      	mov	r0, r5
    cd9a:	47b8      	blx	r7
    cd9c:	3001      	adds	r0, #1
    cd9e:	f43f aefa 	beq.w	cb96 <_printf_float+0xb6>
    cda2:	f109 0901 	add.w	r9, r9, #1
    cda6:	e7ee      	b.n	cd86 <_printf_float+0x2a6>
    cda8:	7fefffff 	.word	0x7fefffff
    cdac:	00057a8e 	.word	0x00057a8e
    cdb0:	00057a92 	.word	0x00057a92
    cdb4:	00057a9a 	.word	0x00057a9a
    cdb8:	00057a96 	.word	0x00057a96
    cdbc:	00057a9e 	.word	0x00057a9e
    cdc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    cdc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
    cdc4:	429a      	cmp	r2, r3
    cdc6:	bfa8      	it	ge
    cdc8:	461a      	movge	r2, r3
    cdca:	2a00      	cmp	r2, #0
    cdcc:	4691      	mov	r9, r2
    cdce:	dc37      	bgt.n	ce40 <_printf_float+0x360>
    cdd0:	f04f 0b00 	mov.w	fp, #0
    cdd4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
    cdd8:	f104 021a 	add.w	r2, r4, #26
    cddc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
    cde0:	ebaa 0309 	sub.w	r3, sl, r9
    cde4:	455b      	cmp	r3, fp
    cde6:	dc33      	bgt.n	ce50 <_printf_float+0x370>
    cde8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    cdec:	429a      	cmp	r2, r3
    cdee:	db3b      	blt.n	ce68 <_printf_float+0x388>
    cdf0:	6823      	ldr	r3, [r4, #0]
    cdf2:	07da      	lsls	r2, r3, #31
    cdf4:	d438      	bmi.n	ce68 <_printf_float+0x388>
    cdf6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    cdf8:	990d      	ldr	r1, [sp, #52]	; 0x34
    cdfa:	eba2 030a 	sub.w	r3, r2, sl
    cdfe:	eba2 0901 	sub.w	r9, r2, r1
    ce02:	4599      	cmp	r9, r3
    ce04:	bfa8      	it	ge
    ce06:	4699      	movge	r9, r3
    ce08:	f1b9 0f00 	cmp.w	r9, #0
    ce0c:	dc34      	bgt.n	ce78 <_printf_float+0x398>
    ce0e:	f04f 0800 	mov.w	r8, #0
    ce12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
    ce16:	f104 0a1a 	add.w	sl, r4, #26
    ce1a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    ce1e:	1a9b      	subs	r3, r3, r2
    ce20:	eba3 0309 	sub.w	r3, r3, r9
    ce24:	4543      	cmp	r3, r8
    ce26:	f77f af7b 	ble.w	cd20 <_printf_float+0x240>
    ce2a:	2301      	movs	r3, #1
    ce2c:	4652      	mov	r2, sl
    ce2e:	4631      	mov	r1, r6
    ce30:	4628      	mov	r0, r5
    ce32:	47b8      	blx	r7
    ce34:	3001      	adds	r0, #1
    ce36:	f43f aeae 	beq.w	cb96 <_printf_float+0xb6>
    ce3a:	f108 0801 	add.w	r8, r8, #1
    ce3e:	e7ec      	b.n	ce1a <_printf_float+0x33a>
    ce40:	4613      	mov	r3, r2
    ce42:	4631      	mov	r1, r6
    ce44:	4642      	mov	r2, r8
    ce46:	4628      	mov	r0, r5
    ce48:	47b8      	blx	r7
    ce4a:	3001      	adds	r0, #1
    ce4c:	d1c0      	bne.n	cdd0 <_printf_float+0x2f0>
    ce4e:	e6a2      	b.n	cb96 <_printf_float+0xb6>
    ce50:	2301      	movs	r3, #1
    ce52:	4631      	mov	r1, r6
    ce54:	4628      	mov	r0, r5
    ce56:	920b      	str	r2, [sp, #44]	; 0x2c
    ce58:	47b8      	blx	r7
    ce5a:	3001      	adds	r0, #1
    ce5c:	f43f ae9b 	beq.w	cb96 <_printf_float+0xb6>
    ce60:	f10b 0b01 	add.w	fp, fp, #1
    ce64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    ce66:	e7b9      	b.n	cddc <_printf_float+0x2fc>
    ce68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    ce6c:	4631      	mov	r1, r6
    ce6e:	4628      	mov	r0, r5
    ce70:	47b8      	blx	r7
    ce72:	3001      	adds	r0, #1
    ce74:	d1bf      	bne.n	cdf6 <_printf_float+0x316>
    ce76:	e68e      	b.n	cb96 <_printf_float+0xb6>
    ce78:	464b      	mov	r3, r9
    ce7a:	eb08 020a 	add.w	r2, r8, sl
    ce7e:	4631      	mov	r1, r6
    ce80:	4628      	mov	r0, r5
    ce82:	47b8      	blx	r7
    ce84:	3001      	adds	r0, #1
    ce86:	d1c2      	bne.n	ce0e <_printf_float+0x32e>
    ce88:	e685      	b.n	cb96 <_printf_float+0xb6>
    ce8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ce8c:	2a01      	cmp	r2, #1
    ce8e:	dc01      	bgt.n	ce94 <_printf_float+0x3b4>
    ce90:	07db      	lsls	r3, r3, #31
    ce92:	d537      	bpl.n	cf04 <_printf_float+0x424>
    ce94:	2301      	movs	r3, #1
    ce96:	4642      	mov	r2, r8
    ce98:	4631      	mov	r1, r6
    ce9a:	4628      	mov	r0, r5
    ce9c:	47b8      	blx	r7
    ce9e:	3001      	adds	r0, #1
    cea0:	f43f ae79 	beq.w	cb96 <_printf_float+0xb6>
    cea4:	4631      	mov	r1, r6
    cea6:	4628      	mov	r0, r5
    cea8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    ceac:	47b8      	blx	r7
    ceae:	3001      	adds	r0, #1
    ceb0:	f43f ae71 	beq.w	cb96 <_printf_float+0xb6>
    ceb4:	2200      	movs	r2, #0
    ceb6:	2300      	movs	r3, #0
    ceb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
    cebc:	f7f3 fd70 	bl	9a0 <__aeabi_dcmpeq>
    cec0:	b9d8      	cbnz	r0, cefa <_printf_float+0x41a>
    cec2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cec4:	f108 0201 	add.w	r2, r8, #1
    cec8:	3b01      	subs	r3, #1
    ceca:	4631      	mov	r1, r6
    cecc:	4628      	mov	r0, r5
    cece:	47b8      	blx	r7
    ced0:	3001      	adds	r0, #1
    ced2:	d10e      	bne.n	cef2 <_printf_float+0x412>
    ced4:	e65f      	b.n	cb96 <_printf_float+0xb6>
    ced6:	2301      	movs	r3, #1
    ced8:	464a      	mov	r2, r9
    ceda:	4631      	mov	r1, r6
    cedc:	4628      	mov	r0, r5
    cede:	47b8      	blx	r7
    cee0:	3001      	adds	r0, #1
    cee2:	f43f ae58 	beq.w	cb96 <_printf_float+0xb6>
    cee6:	f108 0801 	add.w	r8, r8, #1
    ceea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    ceec:	3b01      	subs	r3, #1
    ceee:	4543      	cmp	r3, r8
    cef0:	dcf1      	bgt.n	ced6 <_printf_float+0x3f6>
    cef2:	4653      	mov	r3, sl
    cef4:	f104 0250 	add.w	r2, r4, #80	; 0x50
    cef8:	e6e1      	b.n	ccbe <_printf_float+0x1de>
    cefa:	f04f 0800 	mov.w	r8, #0
    cefe:	f104 091a 	add.w	r9, r4, #26
    cf02:	e7f2      	b.n	ceea <_printf_float+0x40a>
    cf04:	2301      	movs	r3, #1
    cf06:	4642      	mov	r2, r8
    cf08:	e7df      	b.n	ceca <_printf_float+0x3ea>
    cf0a:	2301      	movs	r3, #1
    cf0c:	464a      	mov	r2, r9
    cf0e:	4631      	mov	r1, r6
    cf10:	4628      	mov	r0, r5
    cf12:	47b8      	blx	r7
    cf14:	3001      	adds	r0, #1
    cf16:	f43f ae3e 	beq.w	cb96 <_printf_float+0xb6>
    cf1a:	f108 0801 	add.w	r8, r8, #1
    cf1e:	68e3      	ldr	r3, [r4, #12]
    cf20:	990f      	ldr	r1, [sp, #60]	; 0x3c
    cf22:	1a5b      	subs	r3, r3, r1
    cf24:	4543      	cmp	r3, r8
    cf26:	dcf0      	bgt.n	cf0a <_printf_float+0x42a>
    cf28:	e6fe      	b.n	cd28 <_printf_float+0x248>
    cf2a:	f04f 0800 	mov.w	r8, #0
    cf2e:	f104 0919 	add.w	r9, r4, #25
    cf32:	e7f4      	b.n	cf1e <_printf_float+0x43e>

0000cf34 <_printf_i>:
    cf34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
    cf38:	460c      	mov	r4, r1
    cf3a:	4691      	mov	r9, r2
    cf3c:	4680      	mov	r8, r0
    cf3e:	469a      	mov	sl, r3
    cf40:	7e27      	ldrb	r7, [r4, #24]
    cf42:	f104 0243 	add.w	r2, r4, #67	; 0x43
    cf46:	990c      	ldr	r1, [sp, #48]	; 0x30
    cf48:	2f78      	cmp	r7, #120	; 0x78
    cf4a:	d807      	bhi.n	cf5c <_printf_i+0x28>
    cf4c:	2f62      	cmp	r7, #98	; 0x62
    cf4e:	d80a      	bhi.n	cf66 <_printf_i+0x32>
    cf50:	2f00      	cmp	r7, #0
    cf52:	f000 80d8 	beq.w	d106 <_printf_i+0x1d2>
    cf56:	2f58      	cmp	r7, #88	; 0x58
    cf58:	f000 80a3 	beq.w	d0a2 <_printf_i+0x16e>
    cf5c:	f104 0642 	add.w	r6, r4, #66	; 0x42
    cf60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
    cf64:	e03a      	b.n	cfdc <_printf_i+0xa8>
    cf66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
    cf6a:	2b15      	cmp	r3, #21
    cf6c:	d8f6      	bhi.n	cf5c <_printf_i+0x28>
    cf6e:	a001      	add	r0, pc, #4	; (adr r0, cf74 <_printf_i+0x40>)
    cf70:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
    cf74:	0000cfcd 	.word	0x0000cfcd
    cf78:	0000cfe1 	.word	0x0000cfe1
    cf7c:	0000cf5d 	.word	0x0000cf5d
    cf80:	0000cf5d 	.word	0x0000cf5d
    cf84:	0000cf5d 	.word	0x0000cf5d
    cf88:	0000cf5d 	.word	0x0000cf5d
    cf8c:	0000cfe1 	.word	0x0000cfe1
    cf90:	0000cf5d 	.word	0x0000cf5d
    cf94:	0000cf5d 	.word	0x0000cf5d
    cf98:	0000cf5d 	.word	0x0000cf5d
    cf9c:	0000cf5d 	.word	0x0000cf5d
    cfa0:	0000d0ed 	.word	0x0000d0ed
    cfa4:	0000d011 	.word	0x0000d011
    cfa8:	0000d0cf 	.word	0x0000d0cf
    cfac:	0000cf5d 	.word	0x0000cf5d
    cfb0:	0000cf5d 	.word	0x0000cf5d
    cfb4:	0000d10f 	.word	0x0000d10f
    cfb8:	0000cf5d 	.word	0x0000cf5d
    cfbc:	0000d011 	.word	0x0000d011
    cfc0:	0000cf5d 	.word	0x0000cf5d
    cfc4:	0000cf5d 	.word	0x0000cf5d
    cfc8:	0000d0d7 	.word	0x0000d0d7
    cfcc:	680b      	ldr	r3, [r1, #0]
    cfce:	f104 0642 	add.w	r6, r4, #66	; 0x42
    cfd2:	1d1a      	adds	r2, r3, #4
    cfd4:	681b      	ldr	r3, [r3, #0]
    cfd6:	600a      	str	r2, [r1, #0]
    cfd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    cfdc:	2301      	movs	r3, #1
    cfde:	e0a3      	b.n	d128 <_printf_i+0x1f4>
    cfe0:	6825      	ldr	r5, [r4, #0]
    cfe2:	6808      	ldr	r0, [r1, #0]
    cfe4:	062e      	lsls	r6, r5, #24
    cfe6:	f100 0304 	add.w	r3, r0, #4
    cfea:	d50a      	bpl.n	d002 <_printf_i+0xce>
    cfec:	6805      	ldr	r5, [r0, #0]
    cfee:	600b      	str	r3, [r1, #0]
    cff0:	2d00      	cmp	r5, #0
    cff2:	da03      	bge.n	cffc <_printf_i+0xc8>
    cff4:	232d      	movs	r3, #45	; 0x2d
    cff6:	426d      	negs	r5, r5
    cff8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    cffc:	485e      	ldr	r0, [pc, #376]	; (d178 <_printf_i+0x244>)
    cffe:	230a      	movs	r3, #10
    d000:	e019      	b.n	d036 <_printf_i+0x102>
    d002:	f015 0f40 	tst.w	r5, #64	; 0x40
    d006:	6805      	ldr	r5, [r0, #0]
    d008:	600b      	str	r3, [r1, #0]
    d00a:	bf18      	it	ne
    d00c:	b22d      	sxthne	r5, r5
    d00e:	e7ef      	b.n	cff0 <_printf_i+0xbc>
    d010:	680b      	ldr	r3, [r1, #0]
    d012:	6825      	ldr	r5, [r4, #0]
    d014:	1d18      	adds	r0, r3, #4
    d016:	6008      	str	r0, [r1, #0]
    d018:	0628      	lsls	r0, r5, #24
    d01a:	d501      	bpl.n	d020 <_printf_i+0xec>
    d01c:	681d      	ldr	r5, [r3, #0]
    d01e:	e002      	b.n	d026 <_printf_i+0xf2>
    d020:	0669      	lsls	r1, r5, #25
    d022:	d5fb      	bpl.n	d01c <_printf_i+0xe8>
    d024:	881d      	ldrh	r5, [r3, #0]
    d026:	2f6f      	cmp	r7, #111	; 0x6f
    d028:	4853      	ldr	r0, [pc, #332]	; (d178 <_printf_i+0x244>)
    d02a:	bf0c      	ite	eq
    d02c:	2308      	moveq	r3, #8
    d02e:	230a      	movne	r3, #10
    d030:	2100      	movs	r1, #0
    d032:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
    d036:	6866      	ldr	r6, [r4, #4]
    d038:	2e00      	cmp	r6, #0
    d03a:	60a6      	str	r6, [r4, #8]
    d03c:	bfa2      	ittt	ge
    d03e:	6821      	ldrge	r1, [r4, #0]
    d040:	f021 0104 	bicge.w	r1, r1, #4
    d044:	6021      	strge	r1, [r4, #0]
    d046:	b90d      	cbnz	r5, d04c <_printf_i+0x118>
    d048:	2e00      	cmp	r6, #0
    d04a:	d04d      	beq.n	d0e8 <_printf_i+0x1b4>
    d04c:	4616      	mov	r6, r2
    d04e:	fbb5 f1f3 	udiv	r1, r5, r3
    d052:	fb03 5711 	mls	r7, r3, r1, r5
    d056:	5dc7      	ldrb	r7, [r0, r7]
    d058:	f806 7d01 	strb.w	r7, [r6, #-1]!
    d05c:	462f      	mov	r7, r5
    d05e:	460d      	mov	r5, r1
    d060:	42bb      	cmp	r3, r7
    d062:	d9f4      	bls.n	d04e <_printf_i+0x11a>
    d064:	2b08      	cmp	r3, #8
    d066:	d10b      	bne.n	d080 <_printf_i+0x14c>
    d068:	6823      	ldr	r3, [r4, #0]
    d06a:	07df      	lsls	r7, r3, #31
    d06c:	d508      	bpl.n	d080 <_printf_i+0x14c>
    d06e:	6923      	ldr	r3, [r4, #16]
    d070:	6861      	ldr	r1, [r4, #4]
    d072:	4299      	cmp	r1, r3
    d074:	bfde      	ittt	le
    d076:	2330      	movle	r3, #48	; 0x30
    d078:	f806 3c01 	strble.w	r3, [r6, #-1]
    d07c:	f106 36ff 	addle.w	r6, r6, #4294967295
    d080:	1b92      	subs	r2, r2, r6
    d082:	6122      	str	r2, [r4, #16]
    d084:	464b      	mov	r3, r9
    d086:	aa03      	add	r2, sp, #12
    d088:	4621      	mov	r1, r4
    d08a:	4640      	mov	r0, r8
    d08c:	f8cd a000 	str.w	sl, [sp]
    d090:	f003 f904 	bl	1029c <_printf_common>
    d094:	3001      	adds	r0, #1
    d096:	d14c      	bne.n	d132 <_printf_i+0x1fe>
    d098:	f04f 30ff 	mov.w	r0, #4294967295
    d09c:	b004      	add	sp, #16
    d09e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d0a2:	4835      	ldr	r0, [pc, #212]	; (d178 <_printf_i+0x244>)
    d0a4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
    d0a8:	6823      	ldr	r3, [r4, #0]
    d0aa:	680e      	ldr	r6, [r1, #0]
    d0ac:	061f      	lsls	r7, r3, #24
    d0ae:	f856 5b04 	ldr.w	r5, [r6], #4
    d0b2:	600e      	str	r6, [r1, #0]
    d0b4:	d514      	bpl.n	d0e0 <_printf_i+0x1ac>
    d0b6:	07d9      	lsls	r1, r3, #31
    d0b8:	bf44      	itt	mi
    d0ba:	f043 0320 	orrmi.w	r3, r3, #32
    d0be:	6023      	strmi	r3, [r4, #0]
    d0c0:	b91d      	cbnz	r5, d0ca <_printf_i+0x196>
    d0c2:	6823      	ldr	r3, [r4, #0]
    d0c4:	f023 0320 	bic.w	r3, r3, #32
    d0c8:	6023      	str	r3, [r4, #0]
    d0ca:	2310      	movs	r3, #16
    d0cc:	e7b0      	b.n	d030 <_printf_i+0xfc>
    d0ce:	6823      	ldr	r3, [r4, #0]
    d0d0:	f043 0320 	orr.w	r3, r3, #32
    d0d4:	6023      	str	r3, [r4, #0]
    d0d6:	2378      	movs	r3, #120	; 0x78
    d0d8:	4828      	ldr	r0, [pc, #160]	; (d17c <_printf_i+0x248>)
    d0da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    d0de:	e7e3      	b.n	d0a8 <_printf_i+0x174>
    d0e0:	065e      	lsls	r6, r3, #25
    d0e2:	bf48      	it	mi
    d0e4:	b2ad      	uxthmi	r5, r5
    d0e6:	e7e6      	b.n	d0b6 <_printf_i+0x182>
    d0e8:	4616      	mov	r6, r2
    d0ea:	e7bb      	b.n	d064 <_printf_i+0x130>
    d0ec:	680b      	ldr	r3, [r1, #0]
    d0ee:	6826      	ldr	r6, [r4, #0]
    d0f0:	1d1d      	adds	r5, r3, #4
    d0f2:	6960      	ldr	r0, [r4, #20]
    d0f4:	600d      	str	r5, [r1, #0]
    d0f6:	0635      	lsls	r5, r6, #24
    d0f8:	681b      	ldr	r3, [r3, #0]
    d0fa:	d501      	bpl.n	d100 <_printf_i+0x1cc>
    d0fc:	6018      	str	r0, [r3, #0]
    d0fe:	e002      	b.n	d106 <_printf_i+0x1d2>
    d100:	0671      	lsls	r1, r6, #25
    d102:	d5fb      	bpl.n	d0fc <_printf_i+0x1c8>
    d104:	8018      	strh	r0, [r3, #0]
    d106:	2300      	movs	r3, #0
    d108:	4616      	mov	r6, r2
    d10a:	6123      	str	r3, [r4, #16]
    d10c:	e7ba      	b.n	d084 <_printf_i+0x150>
    d10e:	680b      	ldr	r3, [r1, #0]
    d110:	1d1a      	adds	r2, r3, #4
    d112:	600a      	str	r2, [r1, #0]
    d114:	2100      	movs	r1, #0
    d116:	681e      	ldr	r6, [r3, #0]
    d118:	6862      	ldr	r2, [r4, #4]
    d11a:	4630      	mov	r0, r6
    d11c:	f002 ffd6 	bl	100cc <memchr>
    d120:	b108      	cbz	r0, d126 <_printf_i+0x1f2>
    d122:	1b80      	subs	r0, r0, r6
    d124:	6060      	str	r0, [r4, #4]
    d126:	6863      	ldr	r3, [r4, #4]
    d128:	6123      	str	r3, [r4, #16]
    d12a:	2300      	movs	r3, #0
    d12c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    d130:	e7a8      	b.n	d084 <_printf_i+0x150>
    d132:	6923      	ldr	r3, [r4, #16]
    d134:	4632      	mov	r2, r6
    d136:	4649      	mov	r1, r9
    d138:	4640      	mov	r0, r8
    d13a:	47d0      	blx	sl
    d13c:	3001      	adds	r0, #1
    d13e:	d0ab      	beq.n	d098 <_printf_i+0x164>
    d140:	6823      	ldr	r3, [r4, #0]
    d142:	079b      	lsls	r3, r3, #30
    d144:	d413      	bmi.n	d16e <_printf_i+0x23a>
    d146:	68e0      	ldr	r0, [r4, #12]
    d148:	9b03      	ldr	r3, [sp, #12]
    d14a:	4298      	cmp	r0, r3
    d14c:	bfb8      	it	lt
    d14e:	4618      	movlt	r0, r3
    d150:	e7a4      	b.n	d09c <_printf_i+0x168>
    d152:	2301      	movs	r3, #1
    d154:	4632      	mov	r2, r6
    d156:	4649      	mov	r1, r9
    d158:	4640      	mov	r0, r8
    d15a:	47d0      	blx	sl
    d15c:	3001      	adds	r0, #1
    d15e:	d09b      	beq.n	d098 <_printf_i+0x164>
    d160:	3501      	adds	r5, #1
    d162:	68e3      	ldr	r3, [r4, #12]
    d164:	9903      	ldr	r1, [sp, #12]
    d166:	1a5b      	subs	r3, r3, r1
    d168:	42ab      	cmp	r3, r5
    d16a:	dcf2      	bgt.n	d152 <_printf_i+0x21e>
    d16c:	e7eb      	b.n	d146 <_printf_i+0x212>
    d16e:	2500      	movs	r5, #0
    d170:	f104 0619 	add.w	r6, r4, #25
    d174:	e7f5      	b.n	d162 <_printf_i+0x22e>
    d176:	bf00      	nop
    d178:	00057aa0 	.word	0x00057aa0
    d17c:	00057ab1 	.word	0x00057ab1

0000d180 <_sbrk_r>:
    d180:	b538      	push	{r3, r4, r5, lr}
    d182:	2300      	movs	r3, #0
    d184:	4d05      	ldr	r5, [pc, #20]	; (d19c <_sbrk_r+0x1c>)
    d186:	4604      	mov	r4, r0
    d188:	4608      	mov	r0, r1
    d18a:	602b      	str	r3, [r5, #0]
    d18c:	f7f7 fa20 	bl	45d0 <_sbrk>
    d190:	1c43      	adds	r3, r0, #1
    d192:	d102      	bne.n	d19a <_sbrk_r+0x1a>
    d194:	682b      	ldr	r3, [r5, #0]
    d196:	b103      	cbz	r3, d19a <_sbrk_r+0x1a>
    d198:	6023      	str	r3, [r4, #0]
    d19a:	bd38      	pop	{r3, r4, r5, pc}
    d19c:	2001d3f8 	.word	0x2001d3f8

0000d1a0 <raise>:
    d1a0:	4b02      	ldr	r3, [pc, #8]	; (d1ac <raise+0xc>)
    d1a2:	4601      	mov	r1, r0
    d1a4:	6818      	ldr	r0, [r3, #0]
    d1a6:	f003 b8e9 	b.w	1037c <_raise_r>
    d1aa:	bf00      	nop
    d1ac:	200000d0 	.word	0x200000d0

0000d1b0 <_kill_r>:
    d1b0:	b538      	push	{r3, r4, r5, lr}
    d1b2:	2300      	movs	r3, #0
    d1b4:	4d06      	ldr	r5, [pc, #24]	; (d1d0 <_kill_r+0x20>)
    d1b6:	4604      	mov	r4, r0
    d1b8:	4608      	mov	r0, r1
    d1ba:	4611      	mov	r1, r2
    d1bc:	602b      	str	r3, [r5, #0]
    d1be:	f001 f9f5 	bl	e5ac <_kill>
    d1c2:	1c43      	adds	r3, r0, #1
    d1c4:	d102      	bne.n	d1cc <_kill_r+0x1c>
    d1c6:	682b      	ldr	r3, [r5, #0]
    d1c8:	b103      	cbz	r3, d1cc <_kill_r+0x1c>
    d1ca:	6023      	str	r3, [r4, #0]
    d1cc:	bd38      	pop	{r3, r4, r5, pc}
    d1ce:	bf00      	nop
    d1d0:	2001d3f8 	.word	0x2001d3f8

0000d1d4 <strtok>:
    d1d4:	4b13      	ldr	r3, [pc, #76]	; (d224 <strtok+0x50>)
    d1d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d1da:	681f      	ldr	r7, [r3, #0]
    d1dc:	4605      	mov	r5, r0
    d1de:	460e      	mov	r6, r1
    d1e0:	6dbc      	ldr	r4, [r7, #88]	; 0x58
    d1e2:	b9b4      	cbnz	r4, d212 <strtok+0x3e>
    d1e4:	2050      	movs	r0, #80	; 0x50
    d1e6:	f7ff fa93 	bl	c710 <malloc>
    d1ea:	65b8      	str	r0, [r7, #88]	; 0x58
    d1ec:	6184      	str	r4, [r0, #24]
    d1ee:	7704      	strb	r4, [r0, #28]
    d1f0:	6244      	str	r4, [r0, #36]	; 0x24
    d1f2:	e9c0 4400 	strd	r4, r4, [r0]
    d1f6:	e9c0 4402 	strd	r4, r4, [r0, #8]
    d1fa:	e9c0 4404 	strd	r4, r4, [r0, #16]
    d1fe:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
    d202:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
    d206:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
    d20a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
    d20e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
    d212:	6dba      	ldr	r2, [r7, #88]	; 0x58
    d214:	4631      	mov	r1, r6
    d216:	4628      	mov	r0, r5
    d218:	2301      	movs	r3, #1
    d21a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    d21e:	f003 b8f6 	b.w	1040e <__strtok_r>
    d222:	bf00      	nop
    d224:	200000d0 	.word	0x200000d0

0000d228 <_strtol_l.isra.0>:
    d228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d22c:	468c      	mov	ip, r1
    d22e:	4686      	mov	lr, r0
    d230:	4e38      	ldr	r6, [pc, #224]	; (d314 <_strtol_l.isra.0+0xec>)
    d232:	4660      	mov	r0, ip
    d234:	f81c 4b01 	ldrb.w	r4, [ip], #1
    d238:	5da5      	ldrb	r5, [r4, r6]
    d23a:	f015 0508 	ands.w	r5, r5, #8
    d23e:	d1f8      	bne.n	d232 <_strtol_l.isra.0+0xa>
    d240:	2c2d      	cmp	r4, #45	; 0x2d
    d242:	d133      	bne.n	d2ac <_strtol_l.isra.0+0x84>
    d244:	f89c 4000 	ldrb.w	r4, [ip]
    d248:	f04f 0801 	mov.w	r8, #1
    d24c:	f100 0c02 	add.w	ip, r0, #2
    d250:	2b00      	cmp	r3, #0
    d252:	d05b      	beq.n	d30c <_strtol_l.isra.0+0xe4>
    d254:	2b10      	cmp	r3, #16
    d256:	d10c      	bne.n	d272 <_strtol_l.isra.0+0x4a>
    d258:	2c30      	cmp	r4, #48	; 0x30
    d25a:	d10a      	bne.n	d272 <_strtol_l.isra.0+0x4a>
    d25c:	f89c 0000 	ldrb.w	r0, [ip]
    d260:	f000 00df 	and.w	r0, r0, #223	; 0xdf
    d264:	2858      	cmp	r0, #88	; 0x58
    d266:	d14c      	bne.n	d302 <_strtol_l.isra.0+0xda>
    d268:	f89c 4001 	ldrb.w	r4, [ip, #1]
    d26c:	2310      	movs	r3, #16
    d26e:	f10c 0c02 	add.w	ip, ip, #2
    d272:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
    d276:	2600      	movs	r6, #0
    d278:	3f01      	subs	r7, #1
    d27a:	4630      	mov	r0, r6
    d27c:	fbb7 f9f3 	udiv	r9, r7, r3
    d280:	fb03 7a19 	mls	sl, r3, r9, r7
    d284:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
    d288:	2d09      	cmp	r5, #9
    d28a:	d817      	bhi.n	d2bc <_strtol_l.isra.0+0x94>
    d28c:	462c      	mov	r4, r5
    d28e:	42a3      	cmp	r3, r4
    d290:	dd23      	ble.n	d2da <_strtol_l.isra.0+0xb2>
    d292:	1c75      	adds	r5, r6, #1
    d294:	d007      	beq.n	d2a6 <_strtol_l.isra.0+0x7e>
    d296:	4581      	cmp	r9, r0
    d298:	d31c      	bcc.n	d2d4 <_strtol_l.isra.0+0xac>
    d29a:	d101      	bne.n	d2a0 <_strtol_l.isra.0+0x78>
    d29c:	45a2      	cmp	sl, r4
    d29e:	db19      	blt.n	d2d4 <_strtol_l.isra.0+0xac>
    d2a0:	fb00 4003 	mla	r0, r0, r3, r4
    d2a4:	2601      	movs	r6, #1
    d2a6:	f81c 4b01 	ldrb.w	r4, [ip], #1
    d2aa:	e7eb      	b.n	d284 <_strtol_l.isra.0+0x5c>
    d2ac:	2c2b      	cmp	r4, #43	; 0x2b
    d2ae:	46a8      	mov	r8, r5
    d2b0:	bf04      	itt	eq
    d2b2:	f89c 4000 	ldrbeq.w	r4, [ip]
    d2b6:	f100 0c02 	addeq.w	ip, r0, #2
    d2ba:	e7c9      	b.n	d250 <_strtol_l.isra.0+0x28>
    d2bc:	f1a4 0541 	sub.w	r5, r4, #65	; 0x41
    d2c0:	2d19      	cmp	r5, #25
    d2c2:	d801      	bhi.n	d2c8 <_strtol_l.isra.0+0xa0>
    d2c4:	3c37      	subs	r4, #55	; 0x37
    d2c6:	e7e2      	b.n	d28e <_strtol_l.isra.0+0x66>
    d2c8:	f1a4 0561 	sub.w	r5, r4, #97	; 0x61
    d2cc:	2d19      	cmp	r5, #25
    d2ce:	d804      	bhi.n	d2da <_strtol_l.isra.0+0xb2>
    d2d0:	3c57      	subs	r4, #87	; 0x57
    d2d2:	e7dc      	b.n	d28e <_strtol_l.isra.0+0x66>
    d2d4:	f04f 36ff 	mov.w	r6, #4294967295
    d2d8:	e7e5      	b.n	d2a6 <_strtol_l.isra.0+0x7e>
    d2da:	1c73      	adds	r3, r6, #1
    d2dc:	d106      	bne.n	d2ec <_strtol_l.isra.0+0xc4>
    d2de:	2322      	movs	r3, #34	; 0x22
    d2e0:	4638      	mov	r0, r7
    d2e2:	f8ce 3000 	str.w	r3, [lr]
    d2e6:	b942      	cbnz	r2, d2fa <_strtol_l.isra.0+0xd2>
    d2e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d2ec:	f1b8 0f00 	cmp.w	r8, #0
    d2f0:	d000      	beq.n	d2f4 <_strtol_l.isra.0+0xcc>
    d2f2:	4240      	negs	r0, r0
    d2f4:	2a00      	cmp	r2, #0
    d2f6:	d0f7      	beq.n	d2e8 <_strtol_l.isra.0+0xc0>
    d2f8:	b10e      	cbz	r6, d2fe <_strtol_l.isra.0+0xd6>
    d2fa:	f10c 31ff 	add.w	r1, ip, #4294967295
    d2fe:	6011      	str	r1, [r2, #0]
    d300:	e7f2      	b.n	d2e8 <_strtol_l.isra.0+0xc0>
    d302:	2430      	movs	r4, #48	; 0x30
    d304:	2b00      	cmp	r3, #0
    d306:	d1b4      	bne.n	d272 <_strtol_l.isra.0+0x4a>
    d308:	2308      	movs	r3, #8
    d30a:	e7b2      	b.n	d272 <_strtol_l.isra.0+0x4a>
    d30c:	2c30      	cmp	r4, #48	; 0x30
    d30e:	d0a5      	beq.n	d25c <_strtol_l.isra.0+0x34>
    d310:	230a      	movs	r3, #10
    d312:	e7ae      	b.n	d272 <_strtol_l.isra.0+0x4a>
    d314:	0005797d 	.word	0x0005797d

0000d318 <strtol>:
    d318:	4613      	mov	r3, r2
    d31a:	460a      	mov	r2, r1
    d31c:	4601      	mov	r1, r0
    d31e:	4802      	ldr	r0, [pc, #8]	; (d328 <strtol+0x10>)
    d320:	6800      	ldr	r0, [r0, #0]
    d322:	f7ff bf81 	b.w	d228 <_strtol_l.isra.0>
    d326:	bf00      	nop
    d328:	200000d0 	.word	0x200000d0

0000d32c <viprintf>:
    d32c:	4b09      	ldr	r3, [pc, #36]	; (d354 <viprintf+0x28>)
    d32e:	b570      	push	{r4, r5, r6, lr}
    d330:	681c      	ldr	r4, [r3, #0]
    d332:	4605      	mov	r5, r0
    d334:	460e      	mov	r6, r1
    d336:	b124      	cbz	r4, d342 <viprintf+0x16>
    d338:	69a3      	ldr	r3, [r4, #24]
    d33a:	b913      	cbnz	r3, d342 <viprintf+0x16>
    d33c:	4620      	mov	r0, r4
    d33e:	f000 f9cd 	bl	d6dc <__sinit>
    d342:	4633      	mov	r3, r6
    d344:	462a      	mov	r2, r5
    d346:	68a1      	ldr	r1, [r4, #8]
    d348:	4620      	mov	r0, r4
    d34a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    d34e:	f7ff ba97 	b.w	c880 <_vfiprintf_r>
    d352:	bf00      	nop
    d354:	200000d0 	.word	0x200000d0

0000d358 <__swbuf_r>:
    d358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d35a:	460e      	mov	r6, r1
    d35c:	4614      	mov	r4, r2
    d35e:	4605      	mov	r5, r0
    d360:	b118      	cbz	r0, d36a <__swbuf_r+0x12>
    d362:	6983      	ldr	r3, [r0, #24]
    d364:	b90b      	cbnz	r3, d36a <__swbuf_r+0x12>
    d366:	f000 f9b9 	bl	d6dc <__sinit>
    d36a:	4b21      	ldr	r3, [pc, #132]	; (d3f0 <__swbuf_r+0x98>)
    d36c:	429c      	cmp	r4, r3
    d36e:	d12b      	bne.n	d3c8 <__swbuf_r+0x70>
    d370:	686c      	ldr	r4, [r5, #4]
    d372:	69a3      	ldr	r3, [r4, #24]
    d374:	60a3      	str	r3, [r4, #8]
    d376:	89a3      	ldrh	r3, [r4, #12]
    d378:	071a      	lsls	r2, r3, #28
    d37a:	d52f      	bpl.n	d3dc <__swbuf_r+0x84>
    d37c:	6923      	ldr	r3, [r4, #16]
    d37e:	b36b      	cbz	r3, d3dc <__swbuf_r+0x84>
    d380:	6923      	ldr	r3, [r4, #16]
    d382:	b2f6      	uxtb	r6, r6
    d384:	6820      	ldr	r0, [r4, #0]
    d386:	4637      	mov	r7, r6
    d388:	1ac0      	subs	r0, r0, r3
    d38a:	6963      	ldr	r3, [r4, #20]
    d38c:	4283      	cmp	r3, r0
    d38e:	dc04      	bgt.n	d39a <__swbuf_r+0x42>
    d390:	4621      	mov	r1, r4
    d392:	4628      	mov	r0, r5
    d394:	f000 f924 	bl	d5e0 <_fflush_r>
    d398:	bb30      	cbnz	r0, d3e8 <__swbuf_r+0x90>
    d39a:	68a3      	ldr	r3, [r4, #8]
    d39c:	3001      	adds	r0, #1
    d39e:	3b01      	subs	r3, #1
    d3a0:	60a3      	str	r3, [r4, #8]
    d3a2:	6823      	ldr	r3, [r4, #0]
    d3a4:	1c5a      	adds	r2, r3, #1
    d3a6:	6022      	str	r2, [r4, #0]
    d3a8:	701e      	strb	r6, [r3, #0]
    d3aa:	6963      	ldr	r3, [r4, #20]
    d3ac:	4283      	cmp	r3, r0
    d3ae:	d004      	beq.n	d3ba <__swbuf_r+0x62>
    d3b0:	89a3      	ldrh	r3, [r4, #12]
    d3b2:	07db      	lsls	r3, r3, #31
    d3b4:	d506      	bpl.n	d3c4 <__swbuf_r+0x6c>
    d3b6:	2e0a      	cmp	r6, #10
    d3b8:	d104      	bne.n	d3c4 <__swbuf_r+0x6c>
    d3ba:	4621      	mov	r1, r4
    d3bc:	4628      	mov	r0, r5
    d3be:	f000 f90f 	bl	d5e0 <_fflush_r>
    d3c2:	b988      	cbnz	r0, d3e8 <__swbuf_r+0x90>
    d3c4:	4638      	mov	r0, r7
    d3c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d3c8:	4b0a      	ldr	r3, [pc, #40]	; (d3f4 <__swbuf_r+0x9c>)
    d3ca:	429c      	cmp	r4, r3
    d3cc:	d101      	bne.n	d3d2 <__swbuf_r+0x7a>
    d3ce:	68ac      	ldr	r4, [r5, #8]
    d3d0:	e7cf      	b.n	d372 <__swbuf_r+0x1a>
    d3d2:	4b09      	ldr	r3, [pc, #36]	; (d3f8 <__swbuf_r+0xa0>)
    d3d4:	429c      	cmp	r4, r3
    d3d6:	bf08      	it	eq
    d3d8:	68ec      	ldreq	r4, [r5, #12]
    d3da:	e7ca      	b.n	d372 <__swbuf_r+0x1a>
    d3dc:	4621      	mov	r1, r4
    d3de:	4628      	mov	r0, r5
    d3e0:	f000 f80c 	bl	d3fc <__swsetup_r>
    d3e4:	2800      	cmp	r0, #0
    d3e6:	d0cb      	beq.n	d380 <__swbuf_r+0x28>
    d3e8:	f04f 37ff 	mov.w	r7, #4294967295
    d3ec:	e7ea      	b.n	d3c4 <__swbuf_r+0x6c>
    d3ee:	bf00      	nop
    d3f0:	000578f4 	.word	0x000578f4
    d3f4:	00057914 	.word	0x00057914
    d3f8:	000578d4 	.word	0x000578d4

0000d3fc <__swsetup_r>:
    d3fc:	4b32      	ldr	r3, [pc, #200]	; (d4c8 <__swsetup_r+0xcc>)
    d3fe:	b570      	push	{r4, r5, r6, lr}
    d400:	681d      	ldr	r5, [r3, #0]
    d402:	4606      	mov	r6, r0
    d404:	460c      	mov	r4, r1
    d406:	b125      	cbz	r5, d412 <__swsetup_r+0x16>
    d408:	69ab      	ldr	r3, [r5, #24]
    d40a:	b913      	cbnz	r3, d412 <__swsetup_r+0x16>
    d40c:	4628      	mov	r0, r5
    d40e:	f000 f965 	bl	d6dc <__sinit>
    d412:	4b2e      	ldr	r3, [pc, #184]	; (d4cc <__swsetup_r+0xd0>)
    d414:	429c      	cmp	r4, r3
    d416:	d10f      	bne.n	d438 <__swsetup_r+0x3c>
    d418:	686c      	ldr	r4, [r5, #4]
    d41a:	89a3      	ldrh	r3, [r4, #12]
    d41c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d420:	0719      	lsls	r1, r3, #28
    d422:	d42c      	bmi.n	d47e <__swsetup_r+0x82>
    d424:	06dd      	lsls	r5, r3, #27
    d426:	d411      	bmi.n	d44c <__swsetup_r+0x50>
    d428:	2309      	movs	r3, #9
    d42a:	6033      	str	r3, [r6, #0]
    d42c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    d430:	f04f 30ff 	mov.w	r0, #4294967295
    d434:	81a3      	strh	r3, [r4, #12]
    d436:	e03e      	b.n	d4b6 <__swsetup_r+0xba>
    d438:	4b25      	ldr	r3, [pc, #148]	; (d4d0 <__swsetup_r+0xd4>)
    d43a:	429c      	cmp	r4, r3
    d43c:	d101      	bne.n	d442 <__swsetup_r+0x46>
    d43e:	68ac      	ldr	r4, [r5, #8]
    d440:	e7eb      	b.n	d41a <__swsetup_r+0x1e>
    d442:	4b24      	ldr	r3, [pc, #144]	; (d4d4 <__swsetup_r+0xd8>)
    d444:	429c      	cmp	r4, r3
    d446:	bf08      	it	eq
    d448:	68ec      	ldreq	r4, [r5, #12]
    d44a:	e7e6      	b.n	d41a <__swsetup_r+0x1e>
    d44c:	0758      	lsls	r0, r3, #29
    d44e:	d512      	bpl.n	d476 <__swsetup_r+0x7a>
    d450:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d452:	b141      	cbz	r1, d466 <__swsetup_r+0x6a>
    d454:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d458:	4299      	cmp	r1, r3
    d45a:	d002      	beq.n	d462 <__swsetup_r+0x66>
    d45c:	4630      	mov	r0, r6
    d45e:	f7ff f967 	bl	c730 <_free_r>
    d462:	2300      	movs	r3, #0
    d464:	6363      	str	r3, [r4, #52]	; 0x34
    d466:	89a3      	ldrh	r3, [r4, #12]
    d468:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    d46c:	81a3      	strh	r3, [r4, #12]
    d46e:	2300      	movs	r3, #0
    d470:	6063      	str	r3, [r4, #4]
    d472:	6923      	ldr	r3, [r4, #16]
    d474:	6023      	str	r3, [r4, #0]
    d476:	89a3      	ldrh	r3, [r4, #12]
    d478:	f043 0308 	orr.w	r3, r3, #8
    d47c:	81a3      	strh	r3, [r4, #12]
    d47e:	6923      	ldr	r3, [r4, #16]
    d480:	b94b      	cbnz	r3, d496 <__swsetup_r+0x9a>
    d482:	89a3      	ldrh	r3, [r4, #12]
    d484:	f403 7320 	and.w	r3, r3, #640	; 0x280
    d488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    d48c:	d003      	beq.n	d496 <__swsetup_r+0x9a>
    d48e:	4621      	mov	r1, r4
    d490:	4630      	mov	r0, r6
    d492:	f000 f9a5 	bl	d7e0 <__smakebuf_r>
    d496:	89a0      	ldrh	r0, [r4, #12]
    d498:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d49c:	f010 0301 	ands.w	r3, r0, #1
    d4a0:	d00a      	beq.n	d4b8 <__swsetup_r+0xbc>
    d4a2:	2300      	movs	r3, #0
    d4a4:	60a3      	str	r3, [r4, #8]
    d4a6:	6963      	ldr	r3, [r4, #20]
    d4a8:	425b      	negs	r3, r3
    d4aa:	61a3      	str	r3, [r4, #24]
    d4ac:	6923      	ldr	r3, [r4, #16]
    d4ae:	b943      	cbnz	r3, d4c2 <__swsetup_r+0xc6>
    d4b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    d4b4:	d1ba      	bne.n	d42c <__swsetup_r+0x30>
    d4b6:	bd70      	pop	{r4, r5, r6, pc}
    d4b8:	0781      	lsls	r1, r0, #30
    d4ba:	bf58      	it	pl
    d4bc:	6963      	ldrpl	r3, [r4, #20]
    d4be:	60a3      	str	r3, [r4, #8]
    d4c0:	e7f4      	b.n	d4ac <__swsetup_r+0xb0>
    d4c2:	2000      	movs	r0, #0
    d4c4:	e7f7      	b.n	d4b6 <__swsetup_r+0xba>
    d4c6:	bf00      	nop
    d4c8:	200000d0 	.word	0x200000d0
    d4cc:	000578f4 	.word	0x000578f4
    d4d0:	00057914 	.word	0x00057914
    d4d4:	000578d4 	.word	0x000578d4

0000d4d8 <__sflush_r>:
    d4d8:	898a      	ldrh	r2, [r1, #12]
    d4da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d4de:	4605      	mov	r5, r0
    d4e0:	0710      	lsls	r0, r2, #28
    d4e2:	460c      	mov	r4, r1
    d4e4:	d458      	bmi.n	d598 <__sflush_r+0xc0>
    d4e6:	684b      	ldr	r3, [r1, #4]
    d4e8:	2b00      	cmp	r3, #0
    d4ea:	dc05      	bgt.n	d4f8 <__sflush_r+0x20>
    d4ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    d4ee:	2b00      	cmp	r3, #0
    d4f0:	dc02      	bgt.n	d4f8 <__sflush_r+0x20>
    d4f2:	2000      	movs	r0, #0
    d4f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d4f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d4fa:	2e00      	cmp	r6, #0
    d4fc:	d0f9      	beq.n	d4f2 <__sflush_r+0x1a>
    d4fe:	2300      	movs	r3, #0
    d500:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    d504:	682f      	ldr	r7, [r5, #0]
    d506:	602b      	str	r3, [r5, #0]
    d508:	d032      	beq.n	d570 <__sflush_r+0x98>
    d50a:	6d60      	ldr	r0, [r4, #84]	; 0x54
    d50c:	89a3      	ldrh	r3, [r4, #12]
    d50e:	075a      	lsls	r2, r3, #29
    d510:	d505      	bpl.n	d51e <__sflush_r+0x46>
    d512:	6863      	ldr	r3, [r4, #4]
    d514:	1ac0      	subs	r0, r0, r3
    d516:	6b63      	ldr	r3, [r4, #52]	; 0x34
    d518:	b10b      	cbz	r3, d51e <__sflush_r+0x46>
    d51a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    d51c:	1ac0      	subs	r0, r0, r3
    d51e:	2300      	movs	r3, #0
    d520:	4602      	mov	r2, r0
    d522:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d524:	4628      	mov	r0, r5
    d526:	6a21      	ldr	r1, [r4, #32]
    d528:	47b0      	blx	r6
    d52a:	1c43      	adds	r3, r0, #1
    d52c:	89a3      	ldrh	r3, [r4, #12]
    d52e:	d106      	bne.n	d53e <__sflush_r+0x66>
    d530:	6829      	ldr	r1, [r5, #0]
    d532:	291d      	cmp	r1, #29
    d534:	d82c      	bhi.n	d590 <__sflush_r+0xb8>
    d536:	4a29      	ldr	r2, [pc, #164]	; (d5dc <__sflush_r+0x104>)
    d538:	40ca      	lsrs	r2, r1
    d53a:	07d6      	lsls	r6, r2, #31
    d53c:	d528      	bpl.n	d590 <__sflush_r+0xb8>
    d53e:	2200      	movs	r2, #0
    d540:	04d9      	lsls	r1, r3, #19
    d542:	6062      	str	r2, [r4, #4]
    d544:	6922      	ldr	r2, [r4, #16]
    d546:	6022      	str	r2, [r4, #0]
    d548:	d504      	bpl.n	d554 <__sflush_r+0x7c>
    d54a:	1c42      	adds	r2, r0, #1
    d54c:	d101      	bne.n	d552 <__sflush_r+0x7a>
    d54e:	682b      	ldr	r3, [r5, #0]
    d550:	b903      	cbnz	r3, d554 <__sflush_r+0x7c>
    d552:	6560      	str	r0, [r4, #84]	; 0x54
    d554:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d556:	602f      	str	r7, [r5, #0]
    d558:	2900      	cmp	r1, #0
    d55a:	d0ca      	beq.n	d4f2 <__sflush_r+0x1a>
    d55c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d560:	4299      	cmp	r1, r3
    d562:	d002      	beq.n	d56a <__sflush_r+0x92>
    d564:	4628      	mov	r0, r5
    d566:	f7ff f8e3 	bl	c730 <_free_r>
    d56a:	2000      	movs	r0, #0
    d56c:	6360      	str	r0, [r4, #52]	; 0x34
    d56e:	e7c1      	b.n	d4f4 <__sflush_r+0x1c>
    d570:	6a21      	ldr	r1, [r4, #32]
    d572:	2301      	movs	r3, #1
    d574:	4628      	mov	r0, r5
    d576:	47b0      	blx	r6
    d578:	1c41      	adds	r1, r0, #1
    d57a:	d1c7      	bne.n	d50c <__sflush_r+0x34>
    d57c:	682b      	ldr	r3, [r5, #0]
    d57e:	2b00      	cmp	r3, #0
    d580:	d0c4      	beq.n	d50c <__sflush_r+0x34>
    d582:	2b1d      	cmp	r3, #29
    d584:	d001      	beq.n	d58a <__sflush_r+0xb2>
    d586:	2b16      	cmp	r3, #22
    d588:	d101      	bne.n	d58e <__sflush_r+0xb6>
    d58a:	602f      	str	r7, [r5, #0]
    d58c:	e7b1      	b.n	d4f2 <__sflush_r+0x1a>
    d58e:	89a3      	ldrh	r3, [r4, #12]
    d590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d594:	81a3      	strh	r3, [r4, #12]
    d596:	e7ad      	b.n	d4f4 <__sflush_r+0x1c>
    d598:	690f      	ldr	r7, [r1, #16]
    d59a:	2f00      	cmp	r7, #0
    d59c:	d0a9      	beq.n	d4f2 <__sflush_r+0x1a>
    d59e:	0793      	lsls	r3, r2, #30
    d5a0:	680e      	ldr	r6, [r1, #0]
    d5a2:	600f      	str	r7, [r1, #0]
    d5a4:	bf0c      	ite	eq
    d5a6:	694b      	ldreq	r3, [r1, #20]
    d5a8:	2300      	movne	r3, #0
    d5aa:	eba6 0807 	sub.w	r8, r6, r7
    d5ae:	608b      	str	r3, [r1, #8]
    d5b0:	f1b8 0f00 	cmp.w	r8, #0
    d5b4:	dd9d      	ble.n	d4f2 <__sflush_r+0x1a>
    d5b6:	4643      	mov	r3, r8
    d5b8:	463a      	mov	r2, r7
    d5ba:	6a21      	ldr	r1, [r4, #32]
    d5bc:	4628      	mov	r0, r5
    d5be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    d5c0:	47b0      	blx	r6
    d5c2:	2800      	cmp	r0, #0
    d5c4:	dc06      	bgt.n	d5d4 <__sflush_r+0xfc>
    d5c6:	89a3      	ldrh	r3, [r4, #12]
    d5c8:	f04f 30ff 	mov.w	r0, #4294967295
    d5cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d5d0:	81a3      	strh	r3, [r4, #12]
    d5d2:	e78f      	b.n	d4f4 <__sflush_r+0x1c>
    d5d4:	4407      	add	r7, r0
    d5d6:	eba8 0800 	sub.w	r8, r8, r0
    d5da:	e7e9      	b.n	d5b0 <__sflush_r+0xd8>
    d5dc:	20400001 	.word	0x20400001

0000d5e0 <_fflush_r>:
    d5e0:	b538      	push	{r3, r4, r5, lr}
    d5e2:	690b      	ldr	r3, [r1, #16]
    d5e4:	4605      	mov	r5, r0
    d5e6:	460c      	mov	r4, r1
    d5e8:	b913      	cbnz	r3, d5f0 <_fflush_r+0x10>
    d5ea:	2500      	movs	r5, #0
    d5ec:	4628      	mov	r0, r5
    d5ee:	bd38      	pop	{r3, r4, r5, pc}
    d5f0:	b118      	cbz	r0, d5fa <_fflush_r+0x1a>
    d5f2:	6983      	ldr	r3, [r0, #24]
    d5f4:	b90b      	cbnz	r3, d5fa <_fflush_r+0x1a>
    d5f6:	f000 f871 	bl	d6dc <__sinit>
    d5fa:	4b14      	ldr	r3, [pc, #80]	; (d64c <_fflush_r+0x6c>)
    d5fc:	429c      	cmp	r4, r3
    d5fe:	d11b      	bne.n	d638 <_fflush_r+0x58>
    d600:	686c      	ldr	r4, [r5, #4]
    d602:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d606:	2b00      	cmp	r3, #0
    d608:	d0ef      	beq.n	d5ea <_fflush_r+0xa>
    d60a:	6e62      	ldr	r2, [r4, #100]	; 0x64
    d60c:	07d0      	lsls	r0, r2, #31
    d60e:	d404      	bmi.n	d61a <_fflush_r+0x3a>
    d610:	0599      	lsls	r1, r3, #22
    d612:	d402      	bmi.n	d61a <_fflush_r+0x3a>
    d614:	6da0      	ldr	r0, [r4, #88]	; 0x58
    d616:	f000 ffdb 	bl	e5d0 <__retarget_lock_acquire_recursive>
    d61a:	4628      	mov	r0, r5
    d61c:	4621      	mov	r1, r4
    d61e:	f7ff ff5b 	bl	d4d8 <__sflush_r>
    d622:	6e63      	ldr	r3, [r4, #100]	; 0x64
    d624:	4605      	mov	r5, r0
    d626:	07da      	lsls	r2, r3, #31
    d628:	d4e0      	bmi.n	d5ec <_fflush_r+0xc>
    d62a:	89a3      	ldrh	r3, [r4, #12]
    d62c:	059b      	lsls	r3, r3, #22
    d62e:	d4dd      	bmi.n	d5ec <_fflush_r+0xc>
    d630:	6da0      	ldr	r0, [r4, #88]	; 0x58
    d632:	f000 ffd5 	bl	e5e0 <__retarget_lock_release_recursive>
    d636:	e7d9      	b.n	d5ec <_fflush_r+0xc>
    d638:	4b05      	ldr	r3, [pc, #20]	; (d650 <_fflush_r+0x70>)
    d63a:	429c      	cmp	r4, r3
    d63c:	d101      	bne.n	d642 <_fflush_r+0x62>
    d63e:	68ac      	ldr	r4, [r5, #8]
    d640:	e7df      	b.n	d602 <_fflush_r+0x22>
    d642:	4b04      	ldr	r3, [pc, #16]	; (d654 <_fflush_r+0x74>)
    d644:	429c      	cmp	r4, r3
    d646:	bf08      	it	eq
    d648:	68ec      	ldreq	r4, [r5, #12]
    d64a:	e7da      	b.n	d602 <_fflush_r+0x22>
    d64c:	000578f4 	.word	0x000578f4
    d650:	00057914 	.word	0x00057914
    d654:	000578d4 	.word	0x000578d4

0000d658 <std>:
    d658:	2300      	movs	r3, #0
    d65a:	b510      	push	{r4, lr}
    d65c:	4604      	mov	r4, r0
    d65e:	6083      	str	r3, [r0, #8]
    d660:	8181      	strh	r1, [r0, #12]
    d662:	4619      	mov	r1, r3
    d664:	6643      	str	r3, [r0, #100]	; 0x64
    d666:	81c2      	strh	r2, [r0, #14]
    d668:	2208      	movs	r2, #8
    d66a:	6183      	str	r3, [r0, #24]
    d66c:	e9c0 3300 	strd	r3, r3, [r0]
    d670:	e9c0 3304 	strd	r3, r3, [r0, #16]
    d674:	305c      	adds	r0, #92	; 0x5c
    d676:	f002 fd44 	bl	10102 <memset>
    d67a:	4b05      	ldr	r3, [pc, #20]	; (d690 <std+0x38>)
    d67c:	6224      	str	r4, [r4, #32]
    d67e:	6263      	str	r3, [r4, #36]	; 0x24
    d680:	4b04      	ldr	r3, [pc, #16]	; (d694 <std+0x3c>)
    d682:	62a3      	str	r3, [r4, #40]	; 0x28
    d684:	4b04      	ldr	r3, [pc, #16]	; (d698 <std+0x40>)
    d686:	62e3      	str	r3, [r4, #44]	; 0x2c
    d688:	4b04      	ldr	r3, [pc, #16]	; (d69c <std+0x44>)
    d68a:	6323      	str	r3, [r4, #48]	; 0x30
    d68c:	bd10      	pop	{r4, pc}
    d68e:	bf00      	nop
    d690:	00010bcf 	.word	0x00010bcf
    d694:	00010bf1 	.word	0x00010bf1
    d698:	00010c29 	.word	0x00010c29
    d69c:	00010c4d 	.word	0x00010c4d

0000d6a0 <_cleanup_r>:
    d6a0:	4901      	ldr	r1, [pc, #4]	; (d6a8 <_cleanup_r+0x8>)
    d6a2:	f002 bf81 	b.w	105a8 <_fwalk_reent>
    d6a6:	bf00      	nop
    d6a8:	0000d5e1 	.word	0x0000d5e1

0000d6ac <__sfp_lock_acquire>:
    d6ac:	4801      	ldr	r0, [pc, #4]	; (d6b4 <__sfp_lock_acquire+0x8>)
    d6ae:	f000 bf8f 	b.w	e5d0 <__retarget_lock_acquire_recursive>
    d6b2:	bf00      	nop
    d6b4:	200002c8 	.word	0x200002c8

0000d6b8 <__sfp_lock_release>:
    d6b8:	4801      	ldr	r0, [pc, #4]	; (d6c0 <__sfp_lock_release+0x8>)
    d6ba:	f000 bf91 	b.w	e5e0 <__retarget_lock_release_recursive>
    d6be:	bf00      	nop
    d6c0:	200002c8 	.word	0x200002c8

0000d6c4 <__sinit_lock_acquire>:
    d6c4:	4801      	ldr	r0, [pc, #4]	; (d6cc <__sinit_lock_acquire+0x8>)
    d6c6:	f000 bf83 	b.w	e5d0 <__retarget_lock_acquire_recursive>
    d6ca:	bf00      	nop
    d6cc:	200002dc 	.word	0x200002dc

0000d6d0 <__sinit_lock_release>:
    d6d0:	4801      	ldr	r0, [pc, #4]	; (d6d8 <__sinit_lock_release+0x8>)
    d6d2:	f000 bf85 	b.w	e5e0 <__retarget_lock_release_recursive>
    d6d6:	bf00      	nop
    d6d8:	200002dc 	.word	0x200002dc

0000d6dc <__sinit>:
    d6dc:	b510      	push	{r4, lr}
    d6de:	4604      	mov	r4, r0
    d6e0:	f7ff fff0 	bl	d6c4 <__sinit_lock_acquire>
    d6e4:	69a3      	ldr	r3, [r4, #24]
    d6e6:	b11b      	cbz	r3, d6f0 <__sinit+0x14>
    d6e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    d6ec:	f7ff bff0 	b.w	d6d0 <__sinit_lock_release>
    d6f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
    d6f4:	6523      	str	r3, [r4, #80]	; 0x50
    d6f6:	4620      	mov	r0, r4
    d6f8:	4b12      	ldr	r3, [pc, #72]	; (d744 <__sinit+0x68>)
    d6fa:	4a13      	ldr	r2, [pc, #76]	; (d748 <__sinit+0x6c>)
    d6fc:	681b      	ldr	r3, [r3, #0]
    d6fe:	62a2      	str	r2, [r4, #40]	; 0x28
    d700:	42a3      	cmp	r3, r4
    d702:	bf04      	itt	eq
    d704:	2301      	moveq	r3, #1
    d706:	61a3      	streq	r3, [r4, #24]
    d708:	f000 f820 	bl	d74c <__sfp>
    d70c:	6060      	str	r0, [r4, #4]
    d70e:	4620      	mov	r0, r4
    d710:	f000 f81c 	bl	d74c <__sfp>
    d714:	60a0      	str	r0, [r4, #8]
    d716:	4620      	mov	r0, r4
    d718:	f000 f818 	bl	d74c <__sfp>
    d71c:	2200      	movs	r2, #0
    d71e:	2104      	movs	r1, #4
    d720:	60e0      	str	r0, [r4, #12]
    d722:	6860      	ldr	r0, [r4, #4]
    d724:	f7ff ff98 	bl	d658 <std>
    d728:	2201      	movs	r2, #1
    d72a:	2109      	movs	r1, #9
    d72c:	68a0      	ldr	r0, [r4, #8]
    d72e:	f7ff ff93 	bl	d658 <std>
    d732:	2202      	movs	r2, #2
    d734:	2112      	movs	r1, #18
    d736:	68e0      	ldr	r0, [r4, #12]
    d738:	f7ff ff8e 	bl	d658 <std>
    d73c:	2301      	movs	r3, #1
    d73e:	61a3      	str	r3, [r4, #24]
    d740:	e7d2      	b.n	d6e8 <__sinit+0xc>
    d742:	bf00      	nop
    d744:	000578d0 	.word	0x000578d0
    d748:	0000d6a1 	.word	0x0000d6a1

0000d74c <__sfp>:
    d74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d74e:	4607      	mov	r7, r0
    d750:	f7ff ffac 	bl	d6ac <__sfp_lock_acquire>
    d754:	4b1e      	ldr	r3, [pc, #120]	; (d7d0 <__sfp+0x84>)
    d756:	681e      	ldr	r6, [r3, #0]
    d758:	69b3      	ldr	r3, [r6, #24]
    d75a:	b913      	cbnz	r3, d762 <__sfp+0x16>
    d75c:	4630      	mov	r0, r6
    d75e:	f7ff ffbd 	bl	d6dc <__sinit>
    d762:	3648      	adds	r6, #72	; 0x48
    d764:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
    d768:	3b01      	subs	r3, #1
    d76a:	d503      	bpl.n	d774 <__sfp+0x28>
    d76c:	6833      	ldr	r3, [r6, #0]
    d76e:	b30b      	cbz	r3, d7b4 <__sfp+0x68>
    d770:	6836      	ldr	r6, [r6, #0]
    d772:	e7f7      	b.n	d764 <__sfp+0x18>
    d774:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    d778:	b9d5      	cbnz	r5, d7b0 <__sfp+0x64>
    d77a:	4b16      	ldr	r3, [pc, #88]	; (d7d4 <__sfp+0x88>)
    d77c:	f104 0058 	add.w	r0, r4, #88	; 0x58
    d780:	6665      	str	r5, [r4, #100]	; 0x64
    d782:	60e3      	str	r3, [r4, #12]
    d784:	f000 ff1b 	bl	e5be <__retarget_lock_init_recursive>
    d788:	f7ff ff96 	bl	d6b8 <__sfp_lock_release>
    d78c:	2208      	movs	r2, #8
    d78e:	4629      	mov	r1, r5
    d790:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d794:	6025      	str	r5, [r4, #0]
    d796:	61a5      	str	r5, [r4, #24]
    d798:	e9c4 5501 	strd	r5, r5, [r4, #4]
    d79c:	e9c4 5504 	strd	r5, r5, [r4, #16]
    d7a0:	f002 fcaf 	bl	10102 <memset>
    d7a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
    d7a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
    d7ac:	4620      	mov	r0, r4
    d7ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d7b0:	3468      	adds	r4, #104	; 0x68
    d7b2:	e7d9      	b.n	d768 <__sfp+0x1c>
    d7b4:	2104      	movs	r1, #4
    d7b6:	4638      	mov	r0, r7
    d7b8:	f002 fee0 	bl	1057c <__sfmoreglue>
    d7bc:	4604      	mov	r4, r0
    d7be:	6030      	str	r0, [r6, #0]
    d7c0:	2800      	cmp	r0, #0
    d7c2:	d1d5      	bne.n	d770 <__sfp+0x24>
    d7c4:	f7ff ff78 	bl	d6b8 <__sfp_lock_release>
    d7c8:	230c      	movs	r3, #12
    d7ca:	603b      	str	r3, [r7, #0]
    d7cc:	e7ee      	b.n	d7ac <__sfp+0x60>
    d7ce:	bf00      	nop
    d7d0:	000578d0 	.word	0x000578d0
    d7d4:	ffff0001 	.word	0xffff0001

0000d7d8 <_localeconv_r>:
    d7d8:	4800      	ldr	r0, [pc, #0]	; (d7dc <_localeconv_r+0x4>)
    d7da:	4770      	bx	lr
    d7dc:	20000224 	.word	0x20000224

0000d7e0 <__smakebuf_r>:
    d7e0:	898b      	ldrh	r3, [r1, #12]
    d7e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
    d7e4:	079d      	lsls	r5, r3, #30
    d7e6:	4606      	mov	r6, r0
    d7e8:	460c      	mov	r4, r1
    d7ea:	d507      	bpl.n	d7fc <__smakebuf_r+0x1c>
    d7ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
    d7f0:	6023      	str	r3, [r4, #0]
    d7f2:	6123      	str	r3, [r4, #16]
    d7f4:	2301      	movs	r3, #1
    d7f6:	6163      	str	r3, [r4, #20]
    d7f8:	b002      	add	sp, #8
    d7fa:	bd70      	pop	{r4, r5, r6, pc}
    d7fc:	ab01      	add	r3, sp, #4
    d7fe:	466a      	mov	r2, sp
    d800:	f002 fef1 	bl	105e6 <__swhatbuf_r>
    d804:	9900      	ldr	r1, [sp, #0]
    d806:	4605      	mov	r5, r0
    d808:	4630      	mov	r0, r6
    d80a:	f7fe ffdf 	bl	c7cc <_malloc_r>
    d80e:	b948      	cbnz	r0, d824 <__smakebuf_r+0x44>
    d810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d814:	059a      	lsls	r2, r3, #22
    d816:	d4ef      	bmi.n	d7f8 <__smakebuf_r+0x18>
    d818:	f023 0303 	bic.w	r3, r3, #3
    d81c:	f043 0302 	orr.w	r3, r3, #2
    d820:	81a3      	strh	r3, [r4, #12]
    d822:	e7e3      	b.n	d7ec <__smakebuf_r+0xc>
    d824:	4b0d      	ldr	r3, [pc, #52]	; (d85c <__smakebuf_r+0x7c>)
    d826:	62b3      	str	r3, [r6, #40]	; 0x28
    d828:	89a3      	ldrh	r3, [r4, #12]
    d82a:	6020      	str	r0, [r4, #0]
    d82c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d830:	6120      	str	r0, [r4, #16]
    d832:	81a3      	strh	r3, [r4, #12]
    d834:	9b00      	ldr	r3, [sp, #0]
    d836:	6163      	str	r3, [r4, #20]
    d838:	9b01      	ldr	r3, [sp, #4]
    d83a:	b15b      	cbz	r3, d854 <__smakebuf_r+0x74>
    d83c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    d840:	4630      	mov	r0, r6
    d842:	f000 f89b 	bl	d97c <_isatty_r>
    d846:	b128      	cbz	r0, d854 <__smakebuf_r+0x74>
    d848:	89a3      	ldrh	r3, [r4, #12]
    d84a:	f023 0303 	bic.w	r3, r3, #3
    d84e:	f043 0301 	orr.w	r3, r3, #1
    d852:	81a3      	strh	r3, [r4, #12]
    d854:	89a0      	ldrh	r0, [r4, #12]
    d856:	4305      	orrs	r5, r0
    d858:	81a5      	strh	r5, [r4, #12]
    d85a:	e7cd      	b.n	d7f8 <__smakebuf_r+0x18>
    d85c:	0000d6a1 	.word	0x0000d6a1

0000d860 <__malloc_lock>:
    d860:	4801      	ldr	r0, [pc, #4]	; (d868 <__malloc_lock+0x8>)
    d862:	f000 beb5 	b.w	e5d0 <__retarget_lock_acquire_recursive>
    d866:	bf00      	nop
    d868:	200002b4 	.word	0x200002b4

0000d86c <__malloc_unlock>:
    d86c:	4801      	ldr	r0, [pc, #4]	; (d874 <__malloc_unlock+0x8>)
    d86e:	f000 beb7 	b.w	e5e0 <__retarget_lock_release_recursive>
    d872:	bf00      	nop
    d874:	200002b4 	.word	0x200002b4

0000d878 <__pow5mult>:
    d878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d87c:	4615      	mov	r5, r2
    d87e:	f012 0203 	ands.w	r2, r2, #3
    d882:	4606      	mov	r6, r0
    d884:	460f      	mov	r7, r1
    d886:	d007      	beq.n	d898 <__pow5mult+0x20>
    d888:	3a01      	subs	r2, #1
    d88a:	4c21      	ldr	r4, [pc, #132]	; (d910 <__pow5mult+0x98>)
    d88c:	2300      	movs	r3, #0
    d88e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    d892:	f002 ff17 	bl	106c4 <__multadd>
    d896:	4607      	mov	r7, r0
    d898:	10ad      	asrs	r5, r5, #2
    d89a:	d035      	beq.n	d908 <__pow5mult+0x90>
    d89c:	6a74      	ldr	r4, [r6, #36]	; 0x24
    d89e:	b93c      	cbnz	r4, d8b0 <__pow5mult+0x38>
    d8a0:	2010      	movs	r0, #16
    d8a2:	f7fe ff35 	bl	c710 <malloc>
    d8a6:	6270      	str	r0, [r6, #36]	; 0x24
    d8a8:	6004      	str	r4, [r0, #0]
    d8aa:	60c4      	str	r4, [r0, #12]
    d8ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
    d8b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
    d8b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
    d8b8:	b94c      	cbnz	r4, d8ce <__pow5mult+0x56>
    d8ba:	f240 2171 	movw	r1, #625	; 0x271
    d8be:	4630      	mov	r0, r6
    d8c0:	f002 ff8d 	bl	107de <__i2b>
    d8c4:	2300      	movs	r3, #0
    d8c6:	4604      	mov	r4, r0
    d8c8:	f8c8 0008 	str.w	r0, [r8, #8]
    d8cc:	6003      	str	r3, [r0, #0]
    d8ce:	f04f 0900 	mov.w	r9, #0
    d8d2:	07eb      	lsls	r3, r5, #31
    d8d4:	d50a      	bpl.n	d8ec <__pow5mult+0x74>
    d8d6:	4639      	mov	r1, r7
    d8d8:	4622      	mov	r2, r4
    d8da:	4630      	mov	r0, r6
    d8dc:	f002 ff88 	bl	107f0 <__multiply>
    d8e0:	4680      	mov	r8, r0
    d8e2:	4639      	mov	r1, r7
    d8e4:	4630      	mov	r0, r6
    d8e6:	4647      	mov	r7, r8
    d8e8:	f002 fed5 	bl	10696 <_Bfree>
    d8ec:	106d      	asrs	r5, r5, #1
    d8ee:	d00b      	beq.n	d908 <__pow5mult+0x90>
    d8f0:	6820      	ldr	r0, [r4, #0]
    d8f2:	b938      	cbnz	r0, d904 <__pow5mult+0x8c>
    d8f4:	4622      	mov	r2, r4
    d8f6:	4621      	mov	r1, r4
    d8f8:	4630      	mov	r0, r6
    d8fa:	f002 ff79 	bl	107f0 <__multiply>
    d8fe:	6020      	str	r0, [r4, #0]
    d900:	f8c0 9000 	str.w	r9, [r0]
    d904:	4604      	mov	r4, r0
    d906:	e7e4      	b.n	d8d2 <__pow5mult+0x5a>
    d908:	4638      	mov	r0, r7
    d90a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d90e:	bf00      	nop
    d910:	00057934 	.word	0x00057934

0000d914 <_write_r>:
    d914:	b538      	push	{r3, r4, r5, lr}
    d916:	4604      	mov	r4, r0
    d918:	4d06      	ldr	r5, [pc, #24]	; (d934 <_write_r+0x20>)
    d91a:	4608      	mov	r0, r1
    d91c:	4611      	mov	r1, r2
    d91e:	2200      	movs	r2, #0
    d920:	602a      	str	r2, [r5, #0]
    d922:	461a      	mov	r2, r3
    d924:	f000 fe32 	bl	e58c <_write>
    d928:	1c43      	adds	r3, r0, #1
    d92a:	d102      	bne.n	d932 <_write_r+0x1e>
    d92c:	682b      	ldr	r3, [r5, #0]
    d92e:	b103      	cbz	r3, d932 <_write_r+0x1e>
    d930:	6023      	str	r3, [r4, #0]
    d932:	bd38      	pop	{r3, r4, r5, pc}
    d934:	2001d3f8 	.word	0x2001d3f8

0000d938 <_close_r>:
    d938:	b538      	push	{r3, r4, r5, lr}
    d93a:	2300      	movs	r3, #0
    d93c:	4d05      	ldr	r5, [pc, #20]	; (d954 <_close_r+0x1c>)
    d93e:	4604      	mov	r4, r0
    d940:	4608      	mov	r0, r1
    d942:	602b      	str	r3, [r5, #0]
    d944:	f000 fe28 	bl	e598 <_close>
    d948:	1c43      	adds	r3, r0, #1
    d94a:	d102      	bne.n	d952 <_close_r+0x1a>
    d94c:	682b      	ldr	r3, [r5, #0]
    d94e:	b103      	cbz	r3, d952 <_close_r+0x1a>
    d950:	6023      	str	r3, [r4, #0]
    d952:	bd38      	pop	{r3, r4, r5, pc}
    d954:	2001d3f8 	.word	0x2001d3f8

0000d958 <_fstat_r>:
    d958:	b538      	push	{r3, r4, r5, lr}
    d95a:	2300      	movs	r3, #0
    d95c:	4d06      	ldr	r5, [pc, #24]	; (d978 <_fstat_r+0x20>)
    d95e:	4604      	mov	r4, r0
    d960:	4608      	mov	r0, r1
    d962:	4611      	mov	r1, r2
    d964:	602b      	str	r3, [r5, #0]
    d966:	f000 fe25 	bl	e5b4 <_fstat>
    d96a:	1c43      	adds	r3, r0, #1
    d96c:	d102      	bne.n	d974 <_fstat_r+0x1c>
    d96e:	682b      	ldr	r3, [r5, #0]
    d970:	b103      	cbz	r3, d974 <_fstat_r+0x1c>
    d972:	6023      	str	r3, [r4, #0]
    d974:	bd38      	pop	{r3, r4, r5, pc}
    d976:	bf00      	nop
    d978:	2001d3f8 	.word	0x2001d3f8

0000d97c <_isatty_r>:
    d97c:	b538      	push	{r3, r4, r5, lr}
    d97e:	2300      	movs	r3, #0
    d980:	4d05      	ldr	r5, [pc, #20]	; (d998 <_isatty_r+0x1c>)
    d982:	4604      	mov	r4, r0
    d984:	4608      	mov	r0, r1
    d986:	602b      	str	r3, [r5, #0]
    d988:	f000 fe0b 	bl	e5a2 <_isatty>
    d98c:	1c43      	adds	r3, r0, #1
    d98e:	d102      	bne.n	d996 <_isatty_r+0x1a>
    d990:	682b      	ldr	r3, [r5, #0]
    d992:	b103      	cbz	r3, d996 <_isatty_r+0x1a>
    d994:	6023      	str	r3, [r4, #0]
    d996:	bd38      	pop	{r3, r4, r5, pc}
    d998:	2001d3f8 	.word	0x2001d3f8

0000d99c <_lseek_r>:
    d99c:	b538      	push	{r3, r4, r5, lr}
    d99e:	4604      	mov	r4, r0
    d9a0:	4d06      	ldr	r5, [pc, #24]	; (d9bc <_lseek_r+0x20>)
    d9a2:	4608      	mov	r0, r1
    d9a4:	4611      	mov	r1, r2
    d9a6:	2200      	movs	r2, #0
    d9a8:	602a      	str	r2, [r5, #0]
    d9aa:	461a      	mov	r2, r3
    d9ac:	f000 fdf7 	bl	e59e <_lseek>
    d9b0:	1c43      	adds	r3, r0, #1
    d9b2:	d102      	bne.n	d9ba <_lseek_r+0x1e>
    d9b4:	682b      	ldr	r3, [r5, #0]
    d9b6:	b103      	cbz	r3, d9ba <_lseek_r+0x1e>
    d9b8:	6023      	str	r3, [r4, #0]
    d9ba:	bd38      	pop	{r3, r4, r5, pc}
    d9bc:	2001d3f8 	.word	0x2001d3f8

0000d9c0 <_read_r>:
    d9c0:	b538      	push	{r3, r4, r5, lr}
    d9c2:	4604      	mov	r4, r0
    d9c4:	4d06      	ldr	r5, [pc, #24]	; (d9e0 <_read_r+0x20>)
    d9c6:	4608      	mov	r0, r1
    d9c8:	4611      	mov	r1, r2
    d9ca:	2200      	movs	r2, #0
    d9cc:	602a      	str	r2, [r5, #0]
    d9ce:	461a      	mov	r2, r3
    d9d0:	f000 fdd6 	bl	e580 <_read>
    d9d4:	1c43      	adds	r3, r0, #1
    d9d6:	d102      	bne.n	d9de <_read_r+0x1e>
    d9d8:	682b      	ldr	r3, [r5, #0]
    d9da:	b103      	cbz	r3, d9de <_read_r+0x1e>
    d9dc:	6023      	str	r3, [r4, #0]
    d9de:	bd38      	pop	{r3, r4, r5, pc}
    d9e0:	2001d3f8 	.word	0x2001d3f8

0000d9e4 <_Z9ee_hexdecPc>:
long ee_hexdec(char *hex) {
    d9e4:	4601      	mov	r1, r0
  long ret = 0;
    d9e6:	2000      	movs	r0, #0
    d9e8:	e007      	b.n	d9fa <_Z9ee_hexdecPc+0x16>
    } else if (c >= 'a' && c <= 'f') {
    d9ea:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
    d9ee:	b2d2      	uxtb	r2, r2
    d9f0:	2a05      	cmp	r2, #5
    d9f2:	d80e      	bhi.n	da12 <_Z9ee_hexdecPc+0x2e>
      dec = c - 'a' + 10;
    d9f4:	3b57      	subs	r3, #87	; 0x57
    ret = (ret << 4) + dec;
    d9f6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  while (*hex && ret >= 0) {
    d9fa:	780b      	ldrb	r3, [r1, #0]
    d9fc:	b193      	cbz	r3, da24 <_Z9ee_hexdecPc+0x40>
    d9fe:	2800      	cmp	r0, #0
    da00:	db10      	blt.n	da24 <_Z9ee_hexdecPc+0x40>
    c = *hex++;
    da02:	3101      	adds	r1, #1
    if (c >= '0' && c <= '9') {
    da04:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    da08:	b2d2      	uxtb	r2, r2
    da0a:	2a09      	cmp	r2, #9
    da0c:	d8ed      	bhi.n	d9ea <_Z9ee_hexdecPc+0x6>
      dec = c - '0';
    da0e:	3b30      	subs	r3, #48	; 0x30
    da10:	e7f1      	b.n	d9f6 <_Z9ee_hexdecPc+0x12>
    } else if (c >= 'A' && c <= 'F') {
    da12:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    da16:	b2d2      	uxtb	r2, r2
    da18:	2a05      	cmp	r2, #5
    da1a:	d801      	bhi.n	da20 <_Z9ee_hexdecPc+0x3c>
      dec = c - 'A' + 10;
    da1c:	3b37      	subs	r3, #55	; 0x37
    da1e:	e7ea      	b.n	d9f6 <_Z9ee_hexdecPc+0x12>
      return -1;
    da20:	f04f 30ff 	mov.w	r0, #4294967295
}
    da24:	4770      	bx	lr

0000da26 <_ZN6tflite18MicroErrorReporterD1Ev>:
// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();

class MicroErrorReporter : public ErrorReporter {
 public:
  ~MicroErrorReporter() override {}
    da26:	4770      	bx	lr

0000da28 <_ZNK6tflite10OpResolver12GetDelegatesEi>:
  // model. This may be used in addition to the standard TfLiteRegistration
  // lookup for graph resolution.
  using TfLiteDelegatePtrVector =
      std::vector<std::unique_ptr<TfLiteDelegate, void (*)(TfLiteDelegate*)>>;
  virtual TfLiteDelegatePtrVector GetDelegates(int num_threads) const {
    return TfLiteDelegatePtrVector();
    da28:	2200      	movs	r2, #0
    da2a:	6002      	str	r2, [r0, #0]
    da2c:	6042      	str	r2, [r0, #4]
    da2e:	6082      	str	r2, [r0, #8]
  }
    da30:	4770      	bx	lr

0000da32 <_ZNK6tflite10OpResolver24MayContainUserDefinedOpsEv>:
  /// user-defined ops can't be guaranteed.
  ///
  /// Note that "user-defined" ops are not the same as "custom" ops;
  /// BuiltinOpResolver may support certain "custom" ops, in addition to
  /// "builtin" ops, and may not support all of the "builtin" op enum values.
  virtual bool MayContainUserDefinedOps() const { return true; }
    da32:	2001      	movs	r0, #1
    da34:	4770      	bx	lr

0000da36 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi>:
  // name.
  virtual const TfLiteRegistration* FindOp(const char* op) const = 0;

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(BuiltinOperator op,
    da36:	b508      	push	{r3, lr}
                                   int version) const final {
    return FindOp(op);
    da38:	6803      	ldr	r3, [r0, #0]
    da3a:	699b      	ldr	r3, [r3, #24]
    da3c:	4798      	blx	r3
  }
    da3e:	bd08      	pop	{r3, pc}

0000da40 <_ZNK6tflite15MicroOpResolver6FindOpEPKci>:

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
    da40:	b508      	push	{r3, lr}
    return FindOp(op);
    da42:	6803      	ldr	r3, [r0, #0]
    da44:	69db      	ldr	r3, [r3, #28]
    da46:	4798      	blx	r3
  }
    da48:	bd08      	pop	{r3, pc}

0000da4a <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE>:
    if (op == BuiltinOperator_CUSTOM) return nullptr;
    da4a:	2920      	cmp	r1, #32
    da4c:	d00d      	beq.n	da6a <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0x20>
  const TfLiteRegistration* FindOp(tflite::BuiltinOperator op) const override {
    da4e:	b410      	push	{r4}
    da50:	4604      	mov	r4, r0
    for (unsigned int i = 0; i < registrations_len_; ++i) {
    da52:	2300      	movs	r3, #0
    da54:	6e62      	ldr	r2, [r4, #100]	; 0x64
    da56:	429a      	cmp	r2, r3
    da58:	d909      	bls.n	da6e <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0x24>
      const TfLiteRegistration& registration = registrations_[i];
    da5a:	eb04 1243 	add.w	r2, r4, r3, lsl #5
    da5e:	1d10      	adds	r0, r2, #4
      if (registration.builtin_code == op) {
    da60:	6992      	ldr	r2, [r2, #24]
    da62:	428a      	cmp	r2, r1
    da64:	d004      	beq.n	da70 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0x26>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
    da66:	3301      	adds	r3, #1
    da68:	e7f4      	b.n	da54 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0xa>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
    da6a:	2000      	movs	r0, #0
  }
    da6c:	4770      	bx	lr
    return nullptr;
    da6e:	2000      	movs	r0, #0
  }
    da70:	bc10      	pop	{r4}
    da72:	4770      	bx	lr

0000da74 <_ZN6tflite22MicroMutableOpResolverILj3EED1Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
    da74:	4770      	bx	lr

0000da76 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE>:
  MicroOpResolver::BuiltinParseFunction GetOpDataParser(
    da76:	b510      	push	{r4, lr}
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
    da78:	6f84      	ldr	r4, [r0, #120]	; 0x78
    da7a:	2c03      	cmp	r4, #3
    da7c:	d801      	bhi.n	da82 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0xc>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
    da7e:	2300      	movs	r3, #0
    da80:	e002      	b.n	da88 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x12>
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
    da82:	f002 fb18 	bl	100b6 <abort>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
    da86:	3301      	adds	r3, #1
    da88:	429c      	cmp	r4, r3
    da8a:	d909      	bls.n	daa0 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x2a>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
    da8c:	18c2      	adds	r2, r0, r3
    da8e:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
    da92:	428a      	cmp	r2, r1
    da94:	d1f7      	bne.n	da86 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x10>
    da96:	331a      	adds	r3, #26
    da98:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    da9c:	6858      	ldr	r0, [r3, #4]
    da9e:	e000      	b.n	daa2 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x2c>
    return nullptr;
    daa0:	2000      	movs	r0, #0
  }
    daa2:	bd10      	pop	{r4, pc}

0000daa4 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc>:
  const TfLiteRegistration* FindOp(const char* op) const override {
    daa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    daa6:	4605      	mov	r5, r0
    daa8:	460f      	mov	r7, r1
    for (unsigned int i = 0; i < registrations_len_; ++i) {
    daaa:	2400      	movs	r4, #0
    daac:	e000      	b.n	dab0 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0xc>
    daae:	3401      	adds	r4, #1
    dab0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    dab2:	42a3      	cmp	r3, r4
    dab4:	d90e      	bls.n	dad4 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0x30>
      const TfLiteRegistration& registration = registrations_[i];
    dab6:	eb05 1344 	add.w	r3, r5, r4, lsl #5
    daba:	1d1e      	adds	r6, r3, #4
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
    dabc:	699b      	ldr	r3, [r3, #24]
    dabe:	2b20      	cmp	r3, #32
    dac0:	d1f5      	bne.n	daae <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0xa>
          (strcmp(registration.custom_name, op) == 0)) {
    dac2:	eb05 1344 	add.w	r3, r5, r4, lsl #5
    dac6:	4639      	mov	r1, r7
    dac8:	69d8      	ldr	r0, [r3, #28]
    daca:	f7f3 fcf9 	bl	14c0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
    dace:	2800      	cmp	r0, #0
    dad0:	d1ed      	bne.n	daae <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0xa>
    dad2:	e000      	b.n	dad6 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0x32>
    return nullptr;
    dad4:	2600      	movs	r6, #0
  }
    dad6:	4630      	mov	r0, r6
    dad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000dada <_ZN6tflite22MicroMutableOpResolverILj3EED0Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
    dada:	b510      	push	{r4, lr}
    dadc:	4604      	mov	r4, r0
    dade:	f002 fad3 	bl	10088 <_ZdlPv>
    dae2:	4620      	mov	r0, r4
    dae4:	bd10      	pop	{r4, pc}

0000dae6 <_ZN6tflite18MicroErrorReporterD0Ev>:
    dae6:	b510      	push	{r4, lr}
    dae8:	4604      	mov	r4, r0
    daea:	f002 facd 	bl	10088 <_ZdlPv>
    daee:	4620      	mov	r0, r4
    daf0:	bd10      	pop	{r4, pc}

0000daf2 <_Z6th_prev>:
void th_pre() {}
    daf2:	4770      	bx	lr

0000daf4 <_Z7th_postv>:
void th_post() {}
    daf4:	4770      	bx	lr

0000daf6 <_Z16th_command_readyPVc>:
void th_command_ready(char volatile *p_command) {
    daf6:	b508      	push	{r3, lr}
  ee_serial_command_parser_callback((char *)p_command);
    daf8:	f7f4 fcfc 	bl	24f4 <_Z33ee_serial_command_parser_callbackPc>
}
    dafc:	bd08      	pop	{r3, pc}

0000dafe <_Z10th_strnlenPKcj>:
size_t th_strnlen(const char *str, size_t maxlen) {
    dafe:	b508      	push	{r3, lr}
  return strnlen(str, maxlen);
    db00:	f002 fc78 	bl	103f4 <strnlen>
}
    db04:	bd08      	pop	{r3, pc}

0000db06 <_Z10th_vprintfPKcSt9__va_list>:
int th_vprintf(const char *format, va_list ap) { return vprintf(format, ap); }
    db06:	b508      	push	{r3, lr}
    db08:	f7ff fc10 	bl	d32c <viprintf>
    db0c:	bd08      	pop	{r3, pc}

0000db0e <_Z9th_printfPKcz>:
void th_printf(const char *p_fmt, ...) {
    db0e:	b40f      	push	{r0, r1, r2, r3}
    db10:	b500      	push	{lr}
    db12:	b083      	sub	sp, #12
    db14:	a904      	add	r1, sp, #16
    db16:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, p_fmt);
    db1a:	9101      	str	r1, [sp, #4]
  (void)th_vprintf(p_fmt, args); /* ignore return */
    db1c:	f7ff fff3 	bl	db06 <_Z10th_vprintfPKcSt9__va_list>
}
    db20:	b003      	add	sp, #12
    db22:	f85d eb04 	ldr.w	lr, [sp], #4
    db26:	b004      	add	sp, #16
    db28:	4770      	bx	lr

0000db2a <_Z24th_serialport_initializev>:
}
    db2a:	4770      	bx	lr

0000db2c <main>:
// Enables 128MHz for the nRF53
#define MHz128 0
//  Increases clock precision.
#define PREC 1

int main(int argc, char *argv[]) {
    db2c:	b508      	push	{r3, lr}
  

nrfx_clock_divider_set(NRF_CLOCK_DOMAIN_HFCLK, NRF_CLOCK_HFCLK_DIV_1);
    db2e:	2100      	movs	r1, #0
    db30:	2001      	movs	r0, #1
    db32:	f7f8 f8a1 	bl	5c78 <nrfx_clock_divider_set>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    db36:	2001      	movs	r0, #1
    db38:	f7f7 ff68 	bl	5a0c <nrfx_clock_start>
}
    db3c:	e003      	b.n	db46 <main+0x1a>
                return true;
    db3e:	2301      	movs	r3, #1
    db40:	e00d      	b.n	db5e <main+0x32>

NRFX_STATIC_INLINE bool nrfx_clock_hfclk_is_running(void)
{
    nrf_clock_hfclk_t clk_src;
    bool ret = nrfx_clock_is_running(NRF_CLOCK_DOMAIN_HFCLK, &clk_src);
    return (ret && (clk_src == NRF_CLOCK_HFCLK_HIGH_ACCURACY));
    db42:	2300      	movs	r3, #0
 

nrfx_clock_hfclk_start();
while (!nrfx_clock_hfclk_is_running()) { }
    db44:	b98b      	cbnz	r3, db6a <main+0x3e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    db46:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    db4a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
    db4e:	f002 0201 	and.w	r2, r2, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    db52:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    db56:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    db5a:	d1f0      	bne.n	db3e <main+0x12>
    return false;
    db5c:	2300      	movs	r3, #0
    db5e:	2b00      	cmp	r3, #0
    db60:	d0ef      	beq.n	db42 <main+0x16>
    db62:	2a00      	cmp	r2, #0
    db64:	d1ee      	bne.n	db44 <main+0x18>
    db66:	2300      	movs	r3, #0
    db68:	e7ec      	b.n	db44 <main+0x18>



ee_benchmark_initialize();
    db6a:	f7f4 fb05 	bl	2178 <_Z23ee_benchmark_initializev>
    c = (int) cmd_buf[i];
    ee_serial_callback(c);
  }
  }
#else
  console_init();
    db6e:	f7f5 fe97 	bl	38a0 <console_init>

  while (1) {
    
    int c;

    c = console_getchar();
    db72:	f7f5 fe83 	bl	387c <console_getchar>
    if (c < 0) {
    db76:	2800      	cmp	r0, #0
    db78:	dbfb      	blt.n	db72 <main+0x46>
      continue;
    }
     //printk("c: %d", c);
    ee_serial_callback(c);
    db7a:	b2c0      	uxtb	r0, r0
    db7c:	f7f4 fadc 	bl	2138 <_Z18ee_serial_callbackc>
    db80:	e7f7      	b.n	db72 <main+0x46>

0000db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>:
  #if FLATBUFFERS_LITTLEENDIAN
    return t;
  #else
    return EndianSwap(t);
  #endif
}
    db82:	4770      	bx	lr

0000db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>:

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
__supress_ubsan__("alignment")
T ReadScalar(const void *p) {
    db84:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    db86:	6800      	ldr	r0, [r0, #0]
    db88:	f7ff fffb 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    db8c:	bd08      	pop	{r3, pc}

0000db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>:
}
    db8e:	4770      	bx	lr

0000db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>:
T ReadScalar(const void *p) {
    db90:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    db92:	6800      	ldr	r0, [r0, #0]
    db94:	f7ff fffb 	bl	db8e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
}
    db98:	bd08      	pop	{r3, pc}

0000db9a <_ZN11flatbuffers12EndianScalarItEET_S1_>:
}
    db9a:	4770      	bx	lr

0000db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>:
T ReadScalar(const void *p) {
    db9c:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    db9e:	8800      	ldrh	r0, [r0, #0]
    dba0:	f7ff fffb 	bl	db9a <_ZN11flatbuffers12EndianScalarItEET_S1_>
}
    dba4:	bd08      	pop	{r3, pc}

0000dba6 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>:
template<typename T> T *GetMutableRoot(void *buf) {
    dba6:	b510      	push	{r4, lr}
    dba8:	4604      	mov	r4, r0
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
    dbaa:	6800      	ldr	r0, [r0, #0]
    dbac:	f7ff ffe9 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    dbb0:	4420      	add	r0, r4
    dbb2:	bd10      	pop	{r4, pc}

0000dbb4 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>:
template<typename T> const T *GetRoot(const void *buf) {
    dbb4:	b508      	push	{r3, lr}
  return GetMutableRoot<T>(const_cast<void *>(buf));
    dbb6:	f7ff fff6 	bl	dba6 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>
}
    dbba:	bd08      	pop	{r3, pc}

0000dbbc <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    dbbc:	4602      	mov	r2, r0
    dbbe:	b158      	cbz	r0, dbd8 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    dbc0:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    dbc2:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    dbc6:	2b01      	cmp	r3, #1
    dbc8:	d003      	beq.n	dbd2 <sys_notify_validate+0x16>
    dbca:	2b03      	cmp	r3, #3
    dbcc:	d107      	bne.n	dbde <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    dbce:	6803      	ldr	r3, [r0, #0]
    dbd0:	b143      	cbz	r3, dbe4 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    dbd2:	2000      	movs	r0, #0
    dbd4:	6090      	str	r0, [r2, #8]
    dbd6:	4770      	bx	lr
		return -EINVAL;
    dbd8:	f06f 0015 	mvn.w	r0, #21
    dbdc:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    dbde:	f06f 0015 	mvn.w	r0, #21
    dbe2:	4770      	bx	lr
			rv = -EINVAL;
    dbe4:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    dbe8:	4770      	bx	lr

0000dbea <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    dbea:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    dbec:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    dbee:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    dbf2:	6081      	str	r1, [r0, #8]
	switch (method) {
    dbf4:	2a03      	cmp	r2, #3
    dbf6:	d103      	bne.n	dc00 <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    dbf8:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    dbfa:	2200      	movs	r2, #0
    dbfc:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    dbfe:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    dc00:	2000      	movs	r0, #0
    dc02:	e7fa      	b.n	dbfa <sys_notify_finalize+0x10>

0000dc04 <arch_printk_char_out>:
}
    dc04:	2000      	movs	r0, #0
    dc06:	4770      	bx	lr

0000dc08 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    dc08:	b40f      	push	{r0, r1, r2, r3}
    dc0a:	b500      	push	{lr}
    dc0c:	b083      	sub	sp, #12
    dc0e:	a904      	add	r1, sp, #16
    dc10:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    dc14:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    dc16:	f7f4 ff6f 	bl	2af8 <vprintk>
	}
	va_end(ap);
}
    dc1a:	b003      	add	sp, #12
    dc1c:	f85d eb04 	ldr.w	lr, [sp], #4
    dc20:	b004      	add	sp, #16
    dc22:	4770      	bx	lr

0000dc24 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    dc24:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    dc28:	8b81      	ldrh	r1, [r0, #28]
    dc2a:	f021 0107 	bic.w	r1, r1, #7
    dc2e:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    dc30:	8381      	strh	r1, [r0, #28]
}
    dc32:	4770      	bx	lr

0000dc34 <notify_monitors>:
{
    dc34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dc38:	4606      	mov	r6, r0
    dc3a:	460f      	mov	r7, r1
    dc3c:	4690      	mov	r8, r2
	return list->head;
    dc3e:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    dc40:	b119      	cbz	r1, dc4a <notify_monitors+0x16>
    dc42:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    dc44:	b131      	cbz	r1, dc54 <notify_monitors+0x20>
	return node->next;
    dc46:	680c      	ldr	r4, [r1, #0]
    dc48:	e004      	b.n	dc54 <notify_monitors+0x20>
    dc4a:	460c      	mov	r4, r1
    dc4c:	e002      	b.n	dc54 <notify_monitors+0x20>
    dc4e:	4623      	mov	r3, r4
    dc50:	4621      	mov	r1, r4
    dc52:	461c      	mov	r4, r3
    dc54:	b159      	cbz	r1, dc6e <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    dc56:	684d      	ldr	r5, [r1, #4]
    dc58:	4643      	mov	r3, r8
    dc5a:	463a      	mov	r2, r7
    dc5c:	4630      	mov	r0, r6
    dc5e:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    dc60:	2c00      	cmp	r4, #0
    dc62:	d0f4      	beq.n	dc4e <notify_monitors+0x1a>
    dc64:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    dc66:	2c00      	cmp	r4, #0
    dc68:	d0f2      	beq.n	dc50 <notify_monitors+0x1c>
	return node->next;
    dc6a:	6823      	ldr	r3, [r4, #0]
    dc6c:	e7f0      	b.n	dc50 <notify_monitors+0x1c>
}
    dc6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000dc72 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    dc72:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    dc74:	f013 0307 	ands.w	r3, r3, #7
    dc78:	d103      	bne.n	dc82 <process_recheck+0x10>
	return list->head;
    dc7a:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    dc7c:	b10a      	cbz	r2, dc82 <process_recheck+0x10>
		evt = EVT_START;
    dc7e:	2003      	movs	r0, #3
    dc80:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    dc82:	2b02      	cmp	r3, #2
    dc84:	d003      	beq.n	dc8e <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    dc86:	2b01      	cmp	r3, #1
    dc88:	d006      	beq.n	dc98 <process_recheck+0x26>
	int evt = EVT_NOP;
    dc8a:	2000      	movs	r0, #0
    dc8c:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    dc8e:	8bc2      	ldrh	r2, [r0, #30]
    dc90:	2a00      	cmp	r2, #0
    dc92:	d1f8      	bne.n	dc86 <process_recheck+0x14>
		evt = EVT_STOP;
    dc94:	2004      	movs	r0, #4
    dc96:	4770      	bx	lr
    dc98:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    dc9a:	b10b      	cbz	r3, dca0 <process_recheck+0x2e>
		evt = EVT_RESET;
    dc9c:	2005      	movs	r0, #5
}
    dc9e:	4770      	bx	lr
	int evt = EVT_NOP;
    dca0:	2000      	movs	r0, #0
    dca2:	4770      	bx	lr

0000dca4 <process_complete>:
{
    dca4:	b538      	push	{r3, r4, r5, lr}
    dca6:	4604      	mov	r4, r0
    dca8:	460d      	mov	r5, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    dcaa:	8b83      	ldrh	r3, [r0, #28]
	if (res < 0) {
    dcac:	2a00      	cmp	r2, #0
    dcae:	db07      	blt.n	dcc0 <process_complete+0x1c>
    dcb0:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    dcb4:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    dcb6:	2a01      	cmp	r2, #1
    dcb8:	d90e      	bls.n	dcd8 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    dcba:	2b04      	cmp	r3, #4
    dcbc:	d032      	beq.n	dd24 <process_complete+0x80>
}
    dcbe:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
    dcc0:	e9d0 0100 	ldrd	r0, r1, [r0]
    dcc4:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    dcc8:	2300      	movs	r3, #0
    dcca:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    dccc:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    dcce:	2101      	movs	r1, #1
    dcd0:	4620      	mov	r0, r4
    dcd2:	f7ff ffa7 	bl	dc24 <set_state>
    dcd6:	e7f2      	b.n	dcbe <process_complete+0x1a>
		*clients = mgr->clients;
    dcd8:	e9d0 0100 	ldrd	r0, r1, [r0]
    dcdc:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    dce0:	2200      	movs	r2, #0
    dce2:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    dce4:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    dce6:	2b06      	cmp	r3, #6
    dce8:	d117      	bne.n	dd1a <process_complete+0x76>
	return list->head;
    dcea:	682b      	ldr	r3, [r5, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    dcec:	b13b      	cbz	r3, dcfe <process_complete+0x5a>
				mgr->refs += 1U;
    dcee:	8be2      	ldrh	r2, [r4, #30]
    dcf0:	3201      	adds	r2, #1
    dcf2:	83e2      	strh	r2, [r4, #30]
Z_GENLIST_PEEK_NEXT(slist, snode)
    dcf4:	2b00      	cmp	r3, #0
    dcf6:	d0f9      	beq.n	dcec <process_complete+0x48>
	return node->next;
    dcf8:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    dcfa:	2b00      	cmp	r3, #0
    dcfc:	d1f6      	bne.n	dcec <process_complete+0x48>
			set_state(mgr, ONOFF_STATE_ON);
    dcfe:	2102      	movs	r1, #2
    dd00:	4620      	mov	r0, r4
    dd02:	f7ff ff8f 	bl	dc24 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    dd06:	4620      	mov	r0, r4
    dd08:	f7ff ffb3 	bl	dc72 <process_recheck>
    dd0c:	2800      	cmp	r0, #0
    dd0e:	d0d6      	beq.n	dcbe <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    dd10:	8ba3      	ldrh	r3, [r4, #28]
    dd12:	f043 0320 	orr.w	r3, r3, #32
    dd16:	83a3      	strh	r3, [r4, #28]
    dd18:	e7d1      	b.n	dcbe <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    dd1a:	2100      	movs	r1, #0
    dd1c:	4620      	mov	r0, r4
    dd1e:	f7ff ff81 	bl	dc24 <set_state>
    dd22:	e7f0      	b.n	dd06 <process_complete+0x62>
		set_state(mgr, ONOFF_STATE_OFF);
    dd24:	2100      	movs	r1, #0
    dd26:	f7ff ff7d 	bl	dc24 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    dd2a:	4620      	mov	r0, r4
    dd2c:	f7ff ffa1 	bl	dc72 <process_recheck>
    dd30:	2800      	cmp	r0, #0
    dd32:	d0c4      	beq.n	dcbe <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    dd34:	8ba3      	ldrh	r3, [r4, #28]
    dd36:	f043 0320 	orr.w	r3, r3, #32
    dd3a:	83a3      	strh	r3, [r4, #28]
}
    dd3c:	e7bf      	b.n	dcbe <process_complete+0x1a>

0000dd3e <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    dd3e:	b158      	cbz	r0, dd58 <validate_args+0x1a>
{
    dd40:	b510      	push	{r4, lr}
    dd42:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    dd44:	b159      	cbz	r1, dd5e <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    dd46:	1d08      	adds	r0, r1, #4
    dd48:	f7ff ff38 	bl	dbbc <sys_notify_validate>
	if ((rv == 0)
    dd4c:	b918      	cbnz	r0, dd56 <validate_args+0x18>
	    && ((cli->notify.flags
    dd4e:	68a3      	ldr	r3, [r4, #8]
    dd50:	f033 0303 	bics.w	r3, r3, #3
    dd54:	d106      	bne.n	dd64 <validate_args+0x26>
}
    dd56:	bd10      	pop	{r4, pc}
		return -EINVAL;
    dd58:	f06f 0015 	mvn.w	r0, #21
}
    dd5c:	4770      	bx	lr
		return -EINVAL;
    dd5e:	f06f 0015 	mvn.w	r0, #21
    dd62:	e7f8      	b.n	dd56 <validate_args+0x18>
		rv = -EINVAL;
    dd64:	f06f 0015 	mvn.w	r0, #21
    dd68:	e7f5      	b.n	dd56 <validate_args+0x18>

0000dd6a <notify_one>:
{
    dd6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dd6e:	4607      	mov	r7, r0
    dd70:	460c      	mov	r4, r1
    dd72:	4616      	mov	r6, r2
    dd74:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    dd76:	4619      	mov	r1, r3
    dd78:	1d20      	adds	r0, r4, #4
    dd7a:	f7ff ff36 	bl	dbea <sys_notify_finalize>
	if (cb) {
    dd7e:	b128      	cbz	r0, dd8c <notify_one+0x22>
    dd80:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    dd82:	462b      	mov	r3, r5
    dd84:	4632      	mov	r2, r6
    dd86:	4621      	mov	r1, r4
    dd88:	4638      	mov	r0, r7
    dd8a:	47c0      	blx	r8
}
    dd8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000dd90 <notify_all>:
{
    dd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dd94:	4681      	mov	r9, r0
    dd96:	460c      	mov	r4, r1
    dd98:	4690      	mov	r8, r2
    dd9a:	461f      	mov	r7, r3
	while (!sys_slist_is_empty(list)) {
    dd9c:	e005      	b.n	ddaa <notify_all+0x1a>
	list->tail = node;
    dd9e:	6065      	str	r5, [r4, #4]
		notify_one(mgr, cli, state, res);
    dda0:	463b      	mov	r3, r7
    dda2:	4642      	mov	r2, r8
    dda4:	4648      	mov	r0, r9
    dda6:	f7ff ffe0 	bl	dd6a <notify_one>
	return list->head;
    ddaa:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    ddac:	b129      	cbz	r1, ddba <notify_all+0x2a>
	return node->next;
    ddae:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    ddb0:	6025      	str	r5, [r4, #0]
	return list->tail;
    ddb2:	6866      	ldr	r6, [r4, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    ddb4:	428e      	cmp	r6, r1
    ddb6:	d1f3      	bne.n	dda0 <notify_all+0x10>
    ddb8:	e7f1      	b.n	dd9e <notify_all+0xe>
}
    ddba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000ddbe <transition_complete>:
{
    ddbe:	b510      	push	{r4, lr}
	__asm__ volatile(
    ddc0:	f04f 0420 	mov.w	r4, #32
    ddc4:	f3ef 8211 	mrs	r2, BASEPRI
    ddc8:	f384 8812 	msr	BASEPRI_MAX, r4
    ddcc:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    ddd0:	6181      	str	r1, [r0, #24]
	process_event(mgr, EVT_COMPLETE, key);
    ddd2:	2101      	movs	r1, #1
    ddd4:	f7f4 fea0 	bl	2b18 <process_event>
}
    ddd8:	bd10      	pop	{r4, pc}

0000ddda <onoff_manager_init>:
	if ((mgr == NULL)
    ddda:	b170      	cbz	r0, ddfa <onoff_manager_init+0x20>
{
    dddc:	b538      	push	{r3, r4, r5, lr}
    ddde:	460c      	mov	r4, r1
    dde0:	4605      	mov	r5, r0
	    || (transitions == NULL)
    dde2:	b169      	cbz	r1, de00 <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
    dde4:	680b      	ldr	r3, [r1, #0]
    dde6:	b173      	cbz	r3, de06 <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
    dde8:	684b      	ldr	r3, [r1, #4]
    ddea:	b17b      	cbz	r3, de0c <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    ddec:	2220      	movs	r2, #32
    ddee:	2100      	movs	r1, #0
    ddf0:	f002 f987 	bl	10102 <memset>
    ddf4:	612c      	str	r4, [r5, #16]
	return 0;
    ddf6:	2000      	movs	r0, #0
}
    ddf8:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    ddfa:	f06f 0015 	mvn.w	r0, #21
}
    ddfe:	4770      	bx	lr
		return -EINVAL;
    de00:	f06f 0015 	mvn.w	r0, #21
    de04:	e7f8      	b.n	ddf8 <onoff_manager_init+0x1e>
    de06:	f06f 0015 	mvn.w	r0, #21
    de0a:	e7f5      	b.n	ddf8 <onoff_manager_init+0x1e>
    de0c:	f06f 0015 	mvn.w	r0, #21
    de10:	e7f2      	b.n	ddf8 <onoff_manager_init+0x1e>

0000de12 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    de12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    de14:	4604      	mov	r4, r0
    de16:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    de18:	f7ff ff91 	bl	dd3e <validate_args>

	if (rv < 0) {
    de1c:	1e06      	subs	r6, r0, #0
    de1e:	db37      	blt.n	de90 <onoff_request+0x7e>
    de20:	f04f 0320 	mov.w	r3, #32
    de24:	f3ef 8211 	mrs	r2, BASEPRI
    de28:	f383 8812 	msr	BASEPRI_MAX, r3
    de2c:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    de30:	8ba5      	ldrh	r5, [r4, #28]
    de32:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    de36:	8be3      	ldrh	r3, [r4, #30]
    de38:	f64f 71ff 	movw	r1, #65535	; 0xffff
    de3c:	428b      	cmp	r3, r1
    de3e:	d02f      	beq.n	dea0 <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    de40:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    de42:	2d02      	cmp	r5, #2
    de44:	d00c      	beq.n	de60 <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    de46:	b18d      	cbz	r5, de6c <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
    de48:	2d04      	cmp	r5, #4
    de4a:	d00f      	beq.n	de6c <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
    de4c:	2d06      	cmp	r5, #6
    de4e:	d00d      	beq.n	de6c <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    de50:	2d05      	cmp	r5, #5
    de52:	d01f      	beq.n	de94 <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
    de54:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    de58:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    de5a:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    de5c:	4608      	mov	r0, r1
    de5e:	e00a      	b.n	de76 <onoff_request+0x64>
		mgr->refs += 1U;
    de60:	3301      	adds	r3, #1
    de62:	83e3      	strh	r3, [r4, #30]
		notify = true;
    de64:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
    de66:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    de68:	4618      	mov	r0, r3
    de6a:	e004      	b.n	de76 <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
    de6c:	fab5 f385 	clz	r3, r5
    de70:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    de72:	2100      	movs	r1, #0
		add_client = true;
    de74:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
    de76:	b128      	cbz	r0, de84 <onoff_request+0x72>
	parent->next = child;
    de78:	2000      	movs	r0, #0
    de7a:	6038      	str	r0, [r7, #0]
	return list->tail;
    de7c:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    de7e:	b1a8      	cbz	r0, deac <onoff_request+0x9a>
	parent->next = child;
    de80:	6007      	str	r7, [r0, #0]
	list->tail = node;
    de82:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    de84:	b9ab      	cbnz	r3, deb2 <onoff_request+0xa0>
	__asm__ volatile(
    de86:	f382 8811 	msr	BASEPRI, r2
    de8a:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    de8e:	b9a9      	cbnz	r1, debc <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    de90:	4630      	mov	r0, r6
    de92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
    de94:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    de98:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    de9a:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    de9c:	4608      	mov	r0, r1
    de9e:	e7ea      	b.n	de76 <onoff_request+0x64>
		rv = -EAGAIN;
    dea0:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    dea4:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    dea6:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    dea8:	4608      	mov	r0, r1
    deaa:	e7e4      	b.n	de76 <onoff_request+0x64>
    deac:	6067      	str	r7, [r4, #4]
	list->head = node;
    deae:	6027      	str	r7, [r4, #0]
}
    deb0:	e7e8      	b.n	de84 <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
    deb2:	2102      	movs	r1, #2
    deb4:	4620      	mov	r0, r4
    deb6:	f7f4 fe2f 	bl	2b18 <process_event>
    deba:	e7e9      	b.n	de90 <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
    debc:	2300      	movs	r3, #0
    debe:	462a      	mov	r2, r5
    dec0:	4639      	mov	r1, r7
    dec2:	4620      	mov	r0, r4
    dec4:	f7ff ff51 	bl	dd6a <notify_one>
    dec8:	e7e2      	b.n	de90 <onoff_request+0x7e>

0000deca <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    deca:	b508      	push	{r3, lr}
    decc:	4604      	mov	r4, r0
    dece:	4608      	mov	r0, r1
    ded0:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    ded2:	461a      	mov	r2, r3
    ded4:	47a0      	blx	r4
	return z_impl_z_current_get();
    ded6:	f7fd fff5 	bl	bec4 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    deda:	f7f6 f98b 	bl	41f4 <z_impl_k_thread_abort>

0000dede <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
    dede:	b470      	push	{r4, r5, r6}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
    dee0:	1d13      	adds	r3, r2, #4
    dee2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    dee6:	b9d3      	cbnz	r3, df1e <free_list_add_bidx+0x40>
		CHECK((h->avail_buckets & (1 << bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << bidx);
    dee8:	2301      	movs	r3, #1
    deea:	fa03 f402 	lsl.w	r4, r3, r2
    deee:	68c3      	ldr	r3, [r0, #12]
    def0:	4323      	orrs	r3, r4
    def2:	60c3      	str	r3, [r0, #12]
		b->next = c;
    def4:	3204      	adds	r2, #4
    def6:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    defa:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
	return big_heap_chunks(h->end_chunk);
    defe:	6882      	ldr	r2, [r0, #8]

	if (big_heap(h)) {
    df00:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    df04:	d307      	bcc.n	df16 <free_list_add_bidx+0x38>
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
    df06:	6099      	str	r1, [r3, #8]
	return big_heap_chunks(h->end_chunk);
    df08:	6882      	ldr	r2, [r0, #8]
	if (big_heap(h)) {
    df0a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    df0e:	d304      	bcc.n	df1a <free_list_add_bidx+0x3c>
		((uint32_t *)cmem)[f] = val;
    df10:	60d9      	str	r1, [r3, #12]
		set_prev_free_chunk(h, c, first);
		set_next_free_chunk(h, c, second);
		set_next_free_chunk(h, first, c);
		set_prev_free_chunk(h, second, c);
	}
}
    df12:	bc70      	pop	{r4, r5, r6}
    df14:	4770      	bx	lr
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
    df16:	8099      	strh	r1, [r3, #4]
    df18:	e7f6      	b.n	df08 <free_list_add_bidx+0x2a>
    df1a:	80d9      	strh	r1, [r3, #6]
    df1c:	e7f9      	b.n	df12 <free_list_add_bidx+0x34>
	void *cmem = &buf[c];
    df1e:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
	return big_heap_chunks(h->end_chunk);
    df22:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
    df24:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    df28:	d318      	bcc.n	df5c <free_list_add_bidx+0x7e>
		return ((uint32_t *)cmem)[f];
    df2a:	68a2      	ldr	r2, [r4, #8]
	void *cmem = &buf[c];
    df2c:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
	if (big_heap(h)) {
    df30:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    df34:	d314      	bcc.n	df60 <free_list_add_bidx+0x82>
		((uint32_t *)cmem)[f] = val;
    df36:	60aa      	str	r2, [r5, #8]
	return big_heap_chunks(h->end_chunk);
    df38:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
    df3a:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    df3e:	d311      	bcc.n	df64 <free_list_add_bidx+0x86>
		((uint32_t *)cmem)[f] = val;
    df40:	60eb      	str	r3, [r5, #12]
	void *cmem = &buf[c];
    df42:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
	return big_heap_chunks(h->end_chunk);
    df46:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    df48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    df4c:	d30c      	bcc.n	df68 <free_list_add_bidx+0x8a>
		((uint32_t *)cmem)[f] = val;
    df4e:	60d1      	str	r1, [r2, #12]
	return big_heap_chunks(h->end_chunk);
    df50:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    df52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    df56:	d309      	bcc.n	df6c <free_list_add_bidx+0x8e>
		((uint32_t *)cmem)[f] = val;
    df58:	60a1      	str	r1, [r4, #8]
    df5a:	e7da      	b.n	df12 <free_list_add_bidx+0x34>
		return ((uint16_t *)cmem)[f];
    df5c:	88a2      	ldrh	r2, [r4, #4]
    df5e:	e7e5      	b.n	df2c <free_list_add_bidx+0x4e>
		((uint16_t *)cmem)[f] = val;
    df60:	80aa      	strh	r2, [r5, #4]
    df62:	e7e9      	b.n	df38 <free_list_add_bidx+0x5a>
    df64:	80eb      	strh	r3, [r5, #6]
    df66:	e7ec      	b.n	df42 <free_list_add_bidx+0x64>
    df68:	80d1      	strh	r1, [r2, #6]
    df6a:	e7f1      	b.n	df50 <free_list_add_bidx+0x72>
    df6c:	80a1      	strh	r1, [r4, #4]
    df6e:	e7d0      	b.n	df12 <free_list_add_bidx+0x34>

0000df70 <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    df70:	b508      	push	{r3, lr}
	return big_heap_chunks(h->end_chunk);
    df72:	6883      	ldr	r3, [r0, #8]
	chunk_set(h, c, LEFT_SIZE, size);
}

static inline bool solo_free_header(struct z_heap *h, chunkid_t c)
{
	return big_heap(h) && chunk_size(h, c) == 1U;
    df74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    df78:	d307      	bcc.n	df8a <free_list_add+0x1a>
	void *cmem = &buf[c];
    df7a:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
		return ((uint32_t *)cmem)[f];
    df7e:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    df80:	0852      	lsrs	r2, r2, #1
	return big_heap(h) && chunk_size(h, c) == 1U;
    df82:	2a01      	cmp	r2, #1
    df84:	d002      	beq.n	df8c <free_list_add+0x1c>
    df86:	2200      	movs	r2, #0
    df88:	e000      	b.n	df8c <free_list_add+0x1c>
    df8a:	2200      	movs	r2, #0
	if (!solo_free_header(h, c)) {
    df8c:	b9a2      	cbnz	r2, dfb8 <free_list_add+0x48>
	void *cmem = &buf[c];
    df8e:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
	if (big_heap(h)) {
    df92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    df96:	d310      	bcc.n	dfba <free_list_add+0x4a>
		return ((uint32_t *)cmem)[f];
    df98:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    df9a:	0852      	lsrs	r2, r2, #1
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
    df9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    dfa0:	d30d      	bcc.n	dfbe <free_list_add+0x4e>
    dfa2:	2308      	movs	r3, #8
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    dfa4:	3308      	adds	r3, #8
	return chunksz_in * CHUNK_UNIT - chunk_header_bytes(h);
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
    dfa6:	eba2 02d3 	sub.w	r2, r2, r3, lsr #3
    dfaa:	3201      	adds	r2, #1
	return 31 - __builtin_clz(usable_sz);
    dfac:	fab2 f282 	clz	r2, r2
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
    dfb0:	f1c2 021f 	rsb	r2, r2, #31
    dfb4:	f7ff ff93 	bl	dede <free_list_add_bidx>
	}
}
    dfb8:	bd08      	pop	{r3, pc}
		return ((uint16_t *)cmem)[f];
    dfba:	8852      	ldrh	r2, [r2, #2]
    dfbc:	e7ed      	b.n	df9a <free_list_add+0x2a>
	return big_heap(h) ? 8 : 4;
    dfbe:	2304      	movs	r3, #4
    dfc0:	e7f0      	b.n	dfa4 <free_list_add+0x34>

0000dfc2 <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    dfc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dfc4:	4603      	mov	r3, r0
	return big_heap_bytes(size) ? 8 : 4;
    dfc6:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
    dfca:	d32a      	bcc.n	e022 <sys_heap_init+0x60>
    dfcc:	2508      	movs	r5, #8
	/* Must fit in a 31 bit count of HUNK_UNIT */
	__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
    dfce:	1b55      	subs	r5, r2, r5

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    dfd0:	1dc8      	adds	r0, r1, #7
    dfd2:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    dfd6:	440d      	add	r5, r1
    dfd8:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    dfdc:	1a2d      	subs	r5, r5, r0
    dfde:	08ef      	lsrs	r7, r5, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
    dfe0:	4606      	mov	r6, r0
	heap->heap = h;
    dfe2:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
    dfe4:	6087      	str	r7, [r0, #8]
	h->avail_buckets = 0;
    dfe6:	2300      	movs	r3, #0
    dfe8:	60c3      	str	r3, [r0, #12]
	return big_heap(h) ? 8 : 4;
    dfea:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    dfee:	d31a      	bcc.n	e026 <sys_heap_init+0x64>
    dff0:	2308      	movs	r3, #8
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    dff2:	3308      	adds	r3, #8
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
    dff4:	eba7 03d3 	sub.w	r3, r7, r3, lsr #3
    dff8:	3301      	adds	r3, #1
	return 31 - __builtin_clz(usable_sz);
    dffa:	fab3 f383 	clz	r3, r3

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    dffe:	f1c3 0c20 	rsb	ip, r3, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    e002:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
    e006:	009b      	lsls	r3, r3, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    e008:	f103 0e07 	add.w	lr, r3, #7
    e00c:	ea4f 01de 	mov.w	r1, lr, lsr #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    e010:	2300      	movs	r3, #0
    e012:	4563      	cmp	r3, ip
    e014:	da09      	bge.n	e02a <sys_heap_init+0x68>
		h->buckets[i].next = 0;
    e016:	1d1a      	adds	r2, r3, #4
    e018:	2400      	movs	r4, #0
    e01a:	f846 4022 	str.w	r4, [r6, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
    e01e:	3301      	adds	r3, #1
    e020:	e7f7      	b.n	e012 <sys_heap_init+0x50>
	return big_heap_bytes(size) ? 8 : 4;
    e022:	2504      	movs	r5, #4
    e024:	e7d3      	b.n	dfce <sys_heap_init+0xc>
	return big_heap(h) ? 8 : 4;
    e026:	2304      	movs	r3, #4
    e028:	e7e3      	b.n	dff2 <sys_heap_init+0x30>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    e02a:	004b      	lsls	r3, r1, #1
	if (big_heap(h)) {
    e02c:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    e030:	d333      	bcc.n	e09a <sys_heap_init+0xd8>
		((uint32_t *)cmem)[f] = val;
    e032:	6043      	str	r3, [r0, #4]
	if (big_heap(h)) {
    e034:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    e038:	d331      	bcc.n	e09e <sys_heap_init+0xdc>
		((uint32_t *)cmem)[f] = val;
    e03a:	2300      	movs	r3, #0
    e03c:	6003      	str	r3, [r0, #0]
	if (big_heap(h)) {
    e03e:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    e042:	d32f      	bcc.n	e0a4 <sys_heap_init+0xe2>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    e044:	6843      	ldr	r3, [r0, #4]
    e046:	f043 0301 	orr.w	r3, r3, #1
    e04a:	6043      	str	r3, [r0, #4]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    e04c:	1a7a      	subs	r2, r7, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    e04e:	0056      	lsls	r6, r2, #1
	void *cmem = &buf[c];
    e050:	f02e 0307 	bic.w	r3, lr, #7
    e054:	18c4      	adds	r4, r0, r3
	if (big_heap(h)) {
    e056:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    e05a:	d328      	bcc.n	e0ae <sys_heap_init+0xec>
		((uint32_t *)cmem)[f] = val;
    e05c:	6066      	str	r6, [r4, #4]
	return big_heap_chunks(h->end_chunk);
    e05e:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    e060:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    e064:	d325      	bcc.n	e0b2 <sys_heap_init+0xf0>
		((uint32_t *)cmem)[f] = val;
    e066:	50c1      	str	r1, [r0, r3]
	void *cmem = &buf[c];
    e068:	f025 0307 	bic.w	r3, r5, #7
    e06c:	4405      	add	r5, r0
	return big_heap_chunks(h->end_chunk);
    e06e:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    e070:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    e074:	d31f      	bcc.n	e0b6 <sys_heap_init+0xf4>
		((uint32_t *)cmem)[f] = val;
    e076:	2400      	movs	r4, #0
    e078:	606c      	str	r4, [r5, #4]
	return big_heap_chunks(h->end_chunk);
    e07a:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    e07c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    e080:	d31c      	bcc.n	e0bc <sys_heap_init+0xfa>
		((uint32_t *)cmem)[f] = val;
    e082:	50c2      	str	r2, [r0, r3]
	return big_heap_chunks(h->end_chunk);
    e084:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    e086:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e08a:	d319      	bcc.n	e0c0 <sys_heap_init+0xfe>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    e08c:	686b      	ldr	r3, [r5, #4]
    e08e:	f043 0301 	orr.w	r3, r3, #1
    e092:	606b      	str	r3, [r5, #4]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    e094:	f7ff ff6c 	bl	df70 <free_list_add>
}
    e098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		((uint16_t *)cmem)[f] = val;
    e09a:	8043      	strh	r3, [r0, #2]
    e09c:	e7ca      	b.n	e034 <sys_heap_init+0x72>
    e09e:	2300      	movs	r3, #0
    e0a0:	8003      	strh	r3, [r0, #0]
    e0a2:	e7cc      	b.n	e03e <sys_heap_init+0x7c>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    e0a4:	8843      	ldrh	r3, [r0, #2]
    e0a6:	f043 0301 	orr.w	r3, r3, #1
    e0aa:	8043      	strh	r3, [r0, #2]
    e0ac:	e7ce      	b.n	e04c <sys_heap_init+0x8a>
		((uint16_t *)cmem)[f] = val;
    e0ae:	8066      	strh	r6, [r4, #2]
    e0b0:	e7d5      	b.n	e05e <sys_heap_init+0x9c>
    e0b2:	52c1      	strh	r1, [r0, r3]
    e0b4:	e7d8      	b.n	e068 <sys_heap_init+0xa6>
    e0b6:	2400      	movs	r4, #0
    e0b8:	806c      	strh	r4, [r5, #2]
    e0ba:	e7de      	b.n	e07a <sys_heap_init+0xb8>
    e0bc:	52c2      	strh	r2, [r0, r3]
    e0be:	e7e1      	b.n	e084 <sys_heap_init+0xc2>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    e0c0:	886b      	ldrh	r3, [r5, #2]
    e0c2:	f043 0301 	orr.w	r3, r3, #1
    e0c6:	806b      	strh	r3, [r5, #2]
    e0c8:	e7e4      	b.n	e094 <sys_heap_init+0xd2>

0000e0ca <outs>:
{
    e0ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e0ce:	4607      	mov	r7, r0
    e0d0:	460e      	mov	r6, r1
    e0d2:	4614      	mov	r4, r2
    e0d4:	4698      	mov	r8, r3
	size_t count = 0;
    e0d6:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    e0d8:	e006      	b.n	e0e8 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    e0da:	4631      	mov	r1, r6
    e0dc:	f814 0b01 	ldrb.w	r0, [r4], #1
    e0e0:	47b8      	blx	r7
		if (rc < 0) {
    e0e2:	2800      	cmp	r0, #0
    e0e4:	db09      	blt.n	e0fa <outs+0x30>
		++count;
    e0e6:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    e0e8:	4544      	cmp	r4, r8
    e0ea:	d3f6      	bcc.n	e0da <outs+0x10>
    e0ec:	f1b8 0f00 	cmp.w	r8, #0
    e0f0:	d102      	bne.n	e0f8 <outs+0x2e>
    e0f2:	7823      	ldrb	r3, [r4, #0]
    e0f4:	2b00      	cmp	r3, #0
    e0f6:	d1f0      	bne.n	e0da <outs+0x10>
	return (int)count;
    e0f8:	4628      	mov	r0, r5
}
    e0fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e0fe <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    e0fe:	4770      	bx	lr

0000e100 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    e100:	b084      	sub	sp, #16
    e102:	ab04      	add	r3, sp, #16
    e104:	e903 0007 	stmdb	r3, {r0, r1, r2}
    e108:	2300      	movs	r3, #0
    e10a:	f383 8811 	msr	BASEPRI, r3
    e10e:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    e112:	b004      	add	sp, #16
    e114:	4770      	bx	lr

0000e116 <tty_putchar>:
{
    e116:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    e11a:	4604      	mov	r4, r0
    e11c:	460d      	mov	r5, r1
	res = k_sem_take(&tty->tx_sem,
    e11e:	f100 0624 	add.w	r6, r0, #36	; 0x24
			 k_is_in_isr() ? K_NO_WAIT :
    e122:	f001 fdd9 	bl	fcd8 <k_is_in_isr>
	res = k_sem_take(&tty->tx_sem,
    e126:	b330      	cbz	r0, e176 <tty_putchar+0x60>
    e128:	2200      	movs	r2, #0
    e12a:	4613      	mov	r3, r2
	return z_impl_k_sem_take(sem, timeout);
    e12c:	4630      	mov	r0, r6
    e12e:	f7fd fae5 	bl	b6fc <z_impl_k_sem_take>
	if (res < 0) {
    e132:	2800      	cmp	r0, #0
    e134:	db1d      	blt.n	e172 <tty_putchar+0x5c>
	__asm__ volatile(
    e136:	f04f 0320 	mov.w	r3, #32
    e13a:	f3ef 8111 	mrs	r1, BASEPRI
    e13e:	f383 8812 	msr	BASEPRI_MAX, r3
    e142:	f3bf 8f6f 	isb	sy
	tx_next = tty->tx_put + 1;
    e146:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
    e148:	1c53      	adds	r3, r2, #1
	if (tx_next >= tty->tx_ringbuf_sz) {
    e14a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    e14c:	4298      	cmp	r0, r3
    e14e:	d800      	bhi.n	e152 <tty_putchar+0x3c>
		tx_next = 0;
    e150:	2300      	movs	r3, #0
	if (tx_next == tty->tx_get) {
    e152:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
    e154:	4298      	cmp	r0, r3
    e156:	d02e      	beq.n	e1b6 <tty_putchar+0xa0>
	tty->tx_ringbuf[tty->tx_put] = c;
    e158:	6b60      	ldr	r0, [r4, #52]	; 0x34
    e15a:	5485      	strb	r5, [r0, r2]
	tty->tx_put = tx_next;
    e15c:	87e3      	strh	r3, [r4, #62]	; 0x3e
	__asm__ volatile(
    e15e:	f381 8811 	msr	BASEPRI, r1
    e162:	f3bf 8f6f 	isb	sy
	uart_irq_tx_enable(tty->uart_dev);
    e166:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
    e168:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_enable != NULL) {
    e16a:	69db      	ldr	r3, [r3, #28]
    e16c:	b353      	cbz	r3, e1c4 <tty_putchar+0xae>
		api->irq_tx_enable(dev);
    e16e:	4798      	blx	r3
	return 0;
    e170:	2000      	movs	r0, #0
}
    e172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					 SYS_TIMEOUT_MS(tty->tx_timeout));
    e176:	6c23      	ldr	r3, [r4, #64]	; 0x40
	res = k_sem_take(&tty->tx_sem,
    e178:	f1b3 3fff 	cmp.w	r3, #4294967295
    e17c:	d017      	beq.n	e1ae <tty_putchar+0x98>
					 SYS_TIMEOUT_MS(tty->tx_timeout));
    e17e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    e182:	ea4f 79e3 	mov.w	r9, r3, asr #31
    e186:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    e18a:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    e18e:	03d8      	lsls	r0, r3, #15
    e190:	f240 37e7 	movw	r7, #999	; 0x3e7
    e194:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    e198:	2300      	movs	r3, #0
    e19a:	19c0      	adds	r0, r0, r7
    e19c:	f04f 0700 	mov.w	r7, #0
    e1a0:	eb47 0101 	adc.w	r1, r7, r1
    e1a4:	f7f2 ffa0 	bl	10e8 <__aeabi_uldivmod>
	res = k_sem_take(&tty->tx_sem,
    e1a8:	4602      	mov	r2, r0
    e1aa:	460b      	mov	r3, r1
    e1ac:	e7be      	b.n	e12c <tty_putchar+0x16>
    e1ae:	f04f 32ff 	mov.w	r2, #4294967295
    e1b2:	4613      	mov	r3, r2
    e1b4:	e7ba      	b.n	e12c <tty_putchar+0x16>
    e1b6:	f381 8811 	msr	BASEPRI, r1
    e1ba:	f3bf 8f6f 	isb	sy
		return -ENOSPC;
    e1be:	f06f 001b 	mvn.w	r0, #27
    e1c2:	e7d6      	b.n	e172 <tty_putchar+0x5c>
	return 0;
    e1c4:	2000      	movs	r0, #0
    e1c6:	e7d4      	b.n	e172 <tty_putchar+0x5c>

0000e1c8 <tty_getchar>:
{
    e1c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e1ca:	4604      	mov	r4, r0
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
    e1cc:	1d05      	adds	r5, r0, #4
    e1ce:	6a03      	ldr	r3, [r0, #32]
    e1d0:	f1b3 3fff 	cmp.w	r3, #4294967295
    e1d4:	d031      	beq.n	e23a <tty_getchar+0x72>
    e1d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    e1da:	17df      	asrs	r7, r3, #31
    e1dc:	03f9      	lsls	r1, r7, #15
    e1de:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    e1e2:	03d8      	lsls	r0, r3, #15
    e1e4:	f240 36e7 	movw	r6, #999	; 0x3e7
    e1e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    e1ec:	2300      	movs	r3, #0
    e1ee:	1980      	adds	r0, r0, r6
    e1f0:	f04f 0600 	mov.w	r6, #0
    e1f4:	eb46 0101 	adc.w	r1, r6, r1
    e1f8:	f7f2 ff76 	bl	10e8 <__aeabi_uldivmod>
    e1fc:	4602      	mov	r2, r0
    e1fe:	460b      	mov	r3, r1
    e200:	4628      	mov	r0, r5
    e202:	f7fd fa7b 	bl	b6fc <z_impl_k_sem_take>
	if (res < 0) {
    e206:	2800      	cmp	r0, #0
    e208:	db16      	blt.n	e238 <tty_getchar+0x70>
	__asm__ volatile(
    e20a:	f04f 0320 	mov.w	r3, #32
    e20e:	f3ef 8111 	mrs	r1, BASEPRI
    e212:	f383 8812 	msr	BASEPRI_MAX, r3
    e216:	f3bf 8f6f 	isb	sy
	c = tty->rx_ringbuf[tty->rx_get++];
    e21a:	6960      	ldr	r0, [r4, #20]
    e21c:	8ba2      	ldrh	r2, [r4, #28]
    e21e:	1c53      	adds	r3, r2, #1
    e220:	b29b      	uxth	r3, r3
    e222:	83a3      	strh	r3, [r4, #28]
    e224:	5c80      	ldrb	r0, [r0, r2]
	if (tty->rx_get >= tty->rx_ringbuf_sz) {
    e226:	69a2      	ldr	r2, [r4, #24]
    e228:	4293      	cmp	r3, r2
    e22a:	d301      	bcc.n	e230 <tty_getchar+0x68>
		tty->rx_get = 0U;
    e22c:	2300      	movs	r3, #0
    e22e:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
    e230:	f381 8811 	msr	BASEPRI, r1
    e234:	f3bf 8f6f 	isb	sy
}
    e238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
    e23a:	f04f 32ff 	mov.w	r2, #4294967295
    e23e:	4613      	mov	r3, r2
    e240:	e7de      	b.n	e200 <tty_getchar+0x38>

0000e242 <tty_read_unbuf>:
{
    e242:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e246:	b083      	sub	sp, #12
    e248:	4681      	mov	r9, r0
    e24a:	460e      	mov	r6, r1
    e24c:	4615      	mov	r5, r2
	uint32_t timeout = tty->rx_timeout;
    e24e:	6a07      	ldr	r7, [r0, #32]
	size_t out_size = 0;
    e250:	f04f 0800 	mov.w	r8, #0
	while (size) {
    e254:	e01a      	b.n	e28c <tty_read_unbuf+0x4a>
		return -ENOSYS;
    e256:	f06f 0457 	mvn.w	r4, #87	; 0x57
			if (out_size == 0) {
    e25a:	f1b8 0f00 	cmp.w	r8, #0
    e25e:	d003      	beq.n	e268 <tty_read_unbuf+0x26>
	return out_size;
    e260:	4640      	mov	r0, r8
}
    e262:	b003      	add	sp, #12
    e264:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				errno = res;
    e268:	f000 f9be 	bl	e5e8 <__errno>
    e26c:	6004      	str	r4, [r0, #0]
				return -1;
    e26e:	f04f 30ff 	mov.w	r0, #4294967295
    e272:	e7f6      	b.n	e262 <tty_read_unbuf+0x20>
		if (size == 0 ||
    e274:	2d00      	cmp	r5, #0
    e276:	d0f3      	beq.n	e260 <tty_read_unbuf+0x1e>
    e278:	f1b7 3fff 	cmp.w	r7, #4294967295
    e27c:	d003      	beq.n	e286 <tty_read_unbuf+0x44>
		    ((timeout != SYS_FOREVER_MS) && timeout-- == 0U)) {
    e27e:	1e7b      	subs	r3, r7, #1
    e280:	2f00      	cmp	r7, #0
    e282:	d0ed      	beq.n	e260 <tty_read_unbuf+0x1e>
    e284:	461f      	mov	r7, r3
		if (res == -1) {
    e286:	f1b4 3fff 	cmp.w	r4, #4294967295
    e28a:	d018      	beq.n	e2be <tty_read_unbuf+0x7c>
	while (size) {
    e28c:	2d00      	cmp	r5, #0
    e28e:	d0e7      	beq.n	e260 <tty_read_unbuf+0x1e>
		res = uart_poll_in(tty->uart_dev, &c);
    e290:	f8d9 0000 	ldr.w	r0, [r9]
	const struct uart_driver_api *api =
    e294:	6883      	ldr	r3, [r0, #8]
	if (api->poll_in == NULL) {
    e296:	681b      	ldr	r3, [r3, #0]
    e298:	2b00      	cmp	r3, #0
    e29a:	d0dc      	beq.n	e256 <tty_read_unbuf+0x14>
	return api->poll_in(dev, p_char);
    e29c:	f10d 0107 	add.w	r1, sp, #7
    e2a0:	4798      	blx	r3
    e2a2:	4604      	mov	r4, r0
		if (res <= -2) {
    e2a4:	f1b0 3fff 	cmp.w	r0, #4294967295
    e2a8:	dbd7      	blt.n	e25a <tty_read_unbuf+0x18>
		if (res == 0) {
    e2aa:	2800      	cmp	r0, #0
    e2ac:	d1e2      	bne.n	e274 <tty_read_unbuf+0x32>
			*p++ = c;
    e2ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e2b2:	f806 3b01 	strb.w	r3, [r6], #1
			out_size++;
    e2b6:	f108 0801 	add.w	r8, r8, #1
			size--;
    e2ba:	3d01      	subs	r5, #1
    e2bc:	e7da      	b.n	e274 <tty_read_unbuf+0x32>
	return z_impl_k_sleep(timeout);
    e2be:	2021      	movs	r0, #33	; 0x21
    e2c0:	2100      	movs	r1, #0
    e2c2:	f7fd fdd3 	bl	be6c <z_impl_k_sleep>
    e2c6:	e7e1      	b.n	e28c <tty_read_unbuf+0x4a>

0000e2c8 <tty_irq_input_hook>:
{
    e2c8:	b510      	push	{r4, lr}
	int rx_next = tty->rx_put + 1;
    e2ca:	8bc2      	ldrh	r2, [r0, #30]
    e2cc:	1c53      	adds	r3, r2, #1
	if (rx_next >= tty->rx_ringbuf_sz) {
    e2ce:	6984      	ldr	r4, [r0, #24]
    e2d0:	429c      	cmp	r4, r3
    e2d2:	d800      	bhi.n	e2d6 <tty_irq_input_hook+0xe>
		rx_next = 0;
    e2d4:	2300      	movs	r3, #0
	if (rx_next == tty->rx_get) {
    e2d6:	8b84      	ldrh	r4, [r0, #28]
    e2d8:	429c      	cmp	r4, r3
    e2da:	d007      	beq.n	e2ec <tty_irq_input_hook+0x24>
	tty->rx_ringbuf[tty->rx_put] = c;
    e2dc:	6944      	ldr	r4, [r0, #20]
    e2de:	54a1      	strb	r1, [r4, r2]
	tty->rx_put = rx_next;
    e2e0:	83c3      	strh	r3, [r0, #30]
	k_sem_give(&tty->rx_sem);
    e2e2:	3004      	adds	r0, #4
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    e2e4:	f7fd f9e8 	bl	b6b8 <z_impl_k_sem_give>
}
    e2e8:	2001      	movs	r0, #1
    e2ea:	bd10      	pop	{r4, pc}
		tty_putchar(tty, '~');
    e2ec:	217e      	movs	r1, #126	; 0x7e
    e2ee:	f7ff ff12 	bl	e116 <tty_putchar>
		return 1;
    e2f2:	e7f9      	b.n	e2e8 <tty_irq_input_hook+0x20>

0000e2f4 <tty_uart_isr>:
{
    e2f4:	b530      	push	{r4, r5, lr}
    e2f6:	b083      	sub	sp, #12
    e2f8:	4604      	mov	r4, r0
    e2fa:	460d      	mov	r5, r1
	const struct uart_driver_api *api =
    e2fc:	6883      	ldr	r3, [r0, #8]
	if (api->irq_update == NULL) {
    e2fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    e300:	b103      	cbz	r3, e304 <tty_uart_isr+0x10>
	return api->irq_update(dev);
    e302:	4798      	blx	r3
	const struct uart_driver_api *api =
    e304:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_rx_ready == NULL) {
    e306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    e308:	b143      	cbz	r3, e31c <tty_uart_isr+0x28>
	return api->irq_rx_ready(dev);
    e30a:	4620      	mov	r0, r4
    e30c:	4798      	blx	r3
	if (uart_irq_rx_ready(dev)) {
    e30e:	b180      	cbz	r0, e332 <tty_uart_isr+0x3e>
    e310:	e004      	b.n	e31c <tty_uart_isr+0x28>
			tty_irq_input_hook(tty, c);
    e312:	f89d 1007 	ldrb.w	r1, [sp, #7]
    e316:	4628      	mov	r0, r5
    e318:	f7ff ffd6 	bl	e2c8 <tty_irq_input_hook>
	const struct uart_driver_api *api =
    e31c:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_read == NULL) {
    e31e:	699b      	ldr	r3, [r3, #24]
    e320:	2b00      	cmp	r3, #0
    e322:	d0f6      	beq.n	e312 <tty_uart_isr+0x1e>
	return api->fifo_read(dev, rx_data, size);
    e324:	2201      	movs	r2, #1
    e326:	f10d 0107 	add.w	r1, sp, #7
    e32a:	4620      	mov	r0, r4
    e32c:	4798      	blx	r3
			if (uart_fifo_read(dev, &c, 1) == 0) {
    e32e:	2800      	cmp	r0, #0
    e330:	d1ef      	bne.n	e312 <tty_uart_isr+0x1e>
	const struct uart_driver_api *api =
    e332:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_ready == NULL) {
    e334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    e336:	b113      	cbz	r3, e33e <tty_uart_isr+0x4a>
	return api->irq_tx_ready(dev);
    e338:	4620      	mov	r0, r4
    e33a:	4798      	blx	r3
	if (uart_irq_tx_ready(dev)) {
    e33c:	b1b8      	cbz	r0, e36e <tty_uart_isr+0x7a>
		if (tty->tx_get == tty->tx_put) {
    e33e:	8fa9      	ldrh	r1, [r5, #60]	; 0x3c
    e340:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
    e342:	4299      	cmp	r1, r3
    e344:	d015      	beq.n	e372 <tty_uart_isr+0x7e>
			uart_fifo_fill(dev, &tty->tx_ringbuf[tty->tx_get++], 1);
    e346:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    e348:	1c4a      	adds	r2, r1, #1
    e34a:	87aa      	strh	r2, [r5, #60]	; 0x3c
    e34c:	4419      	add	r1, r3
	const struct uart_driver_api *api =
    e34e:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_fill == NULL) {
    e350:	695b      	ldr	r3, [r3, #20]
    e352:	b113      	cbz	r3, e35a <tty_uart_isr+0x66>
	return api->fifo_fill(dev, tx_data, size);
    e354:	2201      	movs	r2, #1
    e356:	4620      	mov	r0, r4
    e358:	4798      	blx	r3
			if (tty->tx_get >= tty->tx_ringbuf_sz) {
    e35a:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
    e35c:	6bab      	ldr	r3, [r5, #56]	; 0x38
    e35e:	429a      	cmp	r2, r3
    e360:	d301      	bcc.n	e366 <tty_uart_isr+0x72>
				tty->tx_get = 0U;
    e362:	2300      	movs	r3, #0
    e364:	87ab      	strh	r3, [r5, #60]	; 0x3c
			k_sem_give(&tty->tx_sem);
    e366:	f105 0024 	add.w	r0, r5, #36	; 0x24
    e36a:	f7fd f9a5 	bl	b6b8 <z_impl_k_sem_give>
}
    e36e:	b003      	add	sp, #12
    e370:	bd30      	pop	{r4, r5, pc}
	const struct uart_driver_api *api =
    e372:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_disable != NULL) {
    e374:	6a1b      	ldr	r3, [r3, #32]
    e376:	2b00      	cmp	r3, #0
    e378:	d0f9      	beq.n	e36e <tty_uart_isr+0x7a>
		api->irq_tx_disable(dev);
    e37a:	4620      	mov	r0, r4
    e37c:	4798      	blx	r3
    e37e:	e7f6      	b.n	e36e <tty_uart_isr+0x7a>

0000e380 <tty_read>:
{
    e380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e384:	4607      	mov	r7, r0
    e386:	460d      	mov	r5, r1
	if (tty->rx_ringbuf_sz == 0U) {
    e388:	6983      	ldr	r3, [r0, #24]
    e38a:	b17b      	cbz	r3, e3ac <tty_read+0x2c>
	size_t out_size = 0;
    e38c:	2600      	movs	r6, #0
	while (size--) {
    e38e:	f102 38ff 	add.w	r8, r2, #4294967295
    e392:	b1ba      	cbz	r2, e3c4 <tty_read+0x44>
		res = tty_getchar(tty);
    e394:	4638      	mov	r0, r7
    e396:	f7ff ff17 	bl	e1c8 <tty_getchar>
		if (res < 0) {
    e39a:	1e04      	subs	r4, r0, #0
    e39c:	db0a      	blt.n	e3b4 <tty_read+0x34>
		*p++ = (uint8_t)res;
    e39e:	4629      	mov	r1, r5
    e3a0:	f801 4b01 	strb.w	r4, [r1], #1
		out_size++;
    e3a4:	3601      	adds	r6, #1
		*p++ = (uint8_t)res;
    e3a6:	460d      	mov	r5, r1
	while (size--) {
    e3a8:	4642      	mov	r2, r8
    e3aa:	e7f0      	b.n	e38e <tty_read+0xe>
		return tty_read_unbuf(tty, buf, size);
    e3ac:	f7ff ff49 	bl	e242 <tty_read_unbuf>
    e3b0:	4604      	mov	r4, r0
    e3b2:	e008      	b.n	e3c6 <tty_read+0x46>
			if (out_size == 0) {
    e3b4:	b10e      	cbz	r6, e3ba <tty_read+0x3a>
			return out_size;
    e3b6:	4634      	mov	r4, r6
    e3b8:	e005      	b.n	e3c6 <tty_read+0x46>
				errno = -res;
    e3ba:	f000 f915 	bl	e5e8 <__errno>
    e3be:	4263      	negs	r3, r4
    e3c0:	6003      	str	r3, [r0, #0]
				return res;
    e3c2:	e000      	b.n	e3c6 <tty_read+0x46>
	return out_size;
    e3c4:	4634      	mov	r4, r6
}
    e3c6:	4620      	mov	r0, r4
    e3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e3cc <tty_set_rx_buf>:

int tty_set_rx_buf(struct tty_serial *tty, void *buf, size_t size)
{
    e3cc:	b570      	push	{r4, r5, r6, lr}
    e3ce:	4604      	mov	r4, r0
    e3d0:	460e      	mov	r6, r1
    e3d2:	4615      	mov	r5, r2
	uart_irq_rx_disable(tty->uart_dev);
    e3d4:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
    e3d6:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_disable != NULL) {
    e3d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    e3da:	b103      	cbz	r3, e3de <tty_set_rx_buf+0x12>
		api->irq_rx_disable(dev);
    e3dc:	4798      	blx	r3

	tty->rx_ringbuf = buf;
    e3de:	6166      	str	r6, [r4, #20]
	tty->rx_ringbuf_sz = size;
    e3e0:	61a5      	str	r5, [r4, #24]

	if (size > 0) {
    e3e2:	b90d      	cbnz	r5, e3e8 <tty_set_rx_buf+0x1c>
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
		uart_irq_rx_enable(tty->uart_dev);
	}

	return 0;
}
    e3e4:	2000      	movs	r0, #0
    e3e6:	bd70      	pop	{r4, r5, r6, pc}
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
    e3e8:	1d20      	adds	r0, r4, #4
	return z_impl_k_sem_init(sem, initial_count, limit);
    e3ea:	f04f 32ff 	mov.w	r2, #4294967295
    e3ee:	2100      	movs	r1, #0
    e3f0:	f001 fcb6 	bl	fd60 <z_impl_k_sem_init>
		uart_irq_rx_enable(tty->uart_dev);
    e3f4:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
    e3f6:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_enable != NULL) {
    e3f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    e3fa:	2b00      	cmp	r3, #0
    e3fc:	d0f2      	beq.n	e3e4 <tty_set_rx_buf+0x18>
		api->irq_rx_enable(dev);
    e3fe:	4798      	blx	r3
    e400:	e7f0      	b.n	e3e4 <tty_set_rx_buf+0x18>

0000e402 <tty_set_tx_buf>:

int tty_set_tx_buf(struct tty_serial *tty, void *buf, size_t size)
{
    e402:	b570      	push	{r4, r5, r6, lr}
    e404:	4604      	mov	r4, r0
    e406:	460e      	mov	r6, r1
    e408:	4615      	mov	r5, r2
	uart_irq_tx_disable(tty->uart_dev);
    e40a:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
    e40c:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_disable != NULL) {
    e40e:	6a1b      	ldr	r3, [r3, #32]
    e410:	b103      	cbz	r3, e414 <tty_set_tx_buf+0x12>
		api->irq_tx_disable(dev);
    e412:	4798      	blx	r3

	tty->tx_ringbuf = buf;
    e414:	6366      	str	r6, [r4, #52]	; 0x34
	tty->tx_ringbuf_sz = size;
    e416:	63a5      	str	r5, [r4, #56]	; 0x38

	k_sem_init(&tty->tx_sem, size - 1, K_SEM_MAX_LIMIT);
    e418:	f104 0024 	add.w	r0, r4, #36	; 0x24
    e41c:	1e69      	subs	r1, r5, #1
    e41e:	f04f 32ff 	mov.w	r2, #4294967295
    e422:	f001 fc9d 	bl	fd60 <z_impl_k_sem_init>
	/* New buffer is initially empty, no need to re-enable interrupts,
	 * it will be done when needed (on first output char).
	 */

	return 0;
}
    e426:	2000      	movs	r0, #0
    e428:	bd70      	pop	{r4, r5, r6, pc}

0000e42a <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
    e42a:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
    e42c:	f7f5 fa70 	bl	3910 <__do_global_ctors_aux>
	__do_init_array_aux();
    e430:	f7f5 fa60 	bl	38f4 <__do_init_array_aux>
}
    e434:	bd08      	pop	{r3, pc}

0000e436 <__cxa_atexit>:
{
	ARG_UNUSED(destructor);
	ARG_UNUSED(objptr);
	ARG_UNUSED(dso);
	return 0;
}
    e436:	2000      	movs	r0, #0
    e438:	4770      	bx	lr

0000e43a <pm_policy_next_state>:
			return pm_min_residency[i];
		}
	}

	LOG_DBG("No suitable power state found!");
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    e43a:	2200      	movs	r2, #0
    e43c:	6002      	str	r2, [r0, #0]
    e43e:	6042      	str	r2, [r0, #4]
    e440:	6082      	str	r2, [r0, #8]
}
    e442:	4770      	bx	lr

0000e444 <abort_function>:
{
    e444:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    e446:	2000      	movs	r0, #0
    e448:	f7f5 f982 	bl	3750 <sys_reboot>

0000e44c <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    e44c:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    e44e:	f001 fbcf 	bl	fbf0 <z_fatal_error>
}
    e452:	bd08      	pop	{r3, pc}

0000e454 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    e454:	b508      	push	{r3, lr}
    e456:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    e458:	6800      	ldr	r0, [r0, #0]
    e45a:	f7ff fff7 	bl	e44c <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    e45e:	bd08      	pop	{r3, pc}

0000e460 <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
    e460:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    e462:	2100      	movs	r1, #0
    e464:	2001      	movs	r0, #1
    e466:	f7ff fff1 	bl	e44c <z_arm_fatal_error>
}
    e46a:	bd08      	pop	{r3, pc}

0000e46c <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    e46c:	b508      	push	{r3, lr}
	handler();
    e46e:	f7f5 fc3f 	bl	3cf0 <z_SysNmiOnReset>
	z_arm_int_exit();
    e472:	f7f5 fd05 	bl	3e80 <z_arm_exc_exit>
}
    e476:	bd08      	pop	{r3, pc}

0000e478 <configure_builtin_stack_guard>:
	uint32_t guard_start = thread->stack_info.start;
    e478:	6e43      	ldr	r3, [r0, #100]	; 0x64
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    e47a:	f383 880b 	msr	PSPLIM, r3
}
    e47e:	4770      	bx	lr

0000e480 <__aeabi_atexit>:
 * @param dso Dynamic Shared Object handle for shared libraries
 *
 * Wrapper for __cxa_atexit()
 */
int __aeabi_atexit(void *objptr, void (*destructor)(void *), void *dso)
{
    e480:	b508      	push	{r3, lr}
    e482:	460b      	mov	r3, r1
	return __cxa_atexit(destructor, objptr, dso);
    e484:	4601      	mov	r1, r0
    e486:	4618      	mov	r0, r3
    e488:	f7ff ffd5 	bl	e436 <__cxa_atexit>
}
    e48c:	bd08      	pop	{r3, pc}

0000e48e <memory_fault_recoverable>:
}
    e48e:	2000      	movs	r0, #0
    e490:	4770      	bx	lr

0000e492 <debug_monitor>:
	*recoverable = false;
    e492:	2300      	movs	r3, #0
    e494:	700b      	strb	r3, [r1, #0]
}
    e496:	4770      	bx	lr

0000e498 <fault_handle>:
{
    e498:	b508      	push	{r3, lr}
	*recoverable = false;
    e49a:	2300      	movs	r3, #0
    e49c:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    e49e:	1ecb      	subs	r3, r1, #3
    e4a0:	2b09      	cmp	r3, #9
    e4a2:	d81a      	bhi.n	e4da <fault_handle+0x42>
    e4a4:	e8df f003 	tbb	[pc, r3]
    e4a8:	110d0905 	.word	0x110d0905
    e4ac:	19191919 	.word	0x19191919
    e4b0:	1419      	.short	0x1419
		reason = hard_fault(esf, recoverable);
    e4b2:	4611      	mov	r1, r2
    e4b4:	f7f5 fd60 	bl	3f78 <hard_fault>
		break;
    e4b8:	e010      	b.n	e4dc <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    e4ba:	2100      	movs	r1, #0
    e4bc:	f7f5 fcee 	bl	3e9c <mem_manage_fault>
		break;
    e4c0:	e00c      	b.n	e4dc <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    e4c2:	2100      	movs	r1, #0
    e4c4:	f7f5 fd16 	bl	3ef4 <bus_fault>
		break;
    e4c8:	e008      	b.n	e4dc <fault_handle+0x44>
		reason = usage_fault(esf);
    e4ca:	f7f5 fd3d 	bl	3f48 <usage_fault>
		break;
    e4ce:	e005      	b.n	e4dc <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    e4d0:	4611      	mov	r1, r2
    e4d2:	f7ff ffde 	bl	e492 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    e4d6:	2000      	movs	r0, #0
		break;
    e4d8:	e000      	b.n	e4dc <fault_handle+0x44>
	*recoverable = false;
    e4da:	2000      	movs	r0, #0
}
    e4dc:	bd08      	pop	{r3, pc}

0000e4de <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    e4de:	e840 f000 	tt	r0, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    e4e2:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    e4e6:	d001      	beq.n	e4ec <arm_cmse_mpu_region_get+0xe>
		return addr_info.flags.mpu_region;
    e4e8:	b2c0      	uxtb	r0, r0
    e4ea:	4770      	bx	lr
	}

	return -EINVAL;
    e4ec:	f06f 0015 	mvn.w	r0, #21
}
    e4f0:	4770      	bx	lr

0000e4f2 <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
    e4f2:	6843      	ldr	r3, [r0, #4]
		&&
    e4f4:	2b1f      	cmp	r3, #31
    e4f6:	d90a      	bls.n	e50e <mpu_partition_is_valid+0x1c>
		&&
    e4f8:	f013 0f1f 	tst.w	r3, #31
    e4fc:	d001      	beq.n	e502 <mpu_partition_is_valid+0x10>
		&&
    e4fe:	2000      	movs	r0, #0
    e500:	4770      	bx	lr
		((part->start &
    e502:	6803      	ldr	r3, [r0, #0]
		&&
    e504:	f013 0f1f 	tst.w	r3, #31
    e508:	d003      	beq.n	e512 <mpu_partition_is_valid+0x20>
    e50a:	2000      	movs	r0, #0
    e50c:	4770      	bx	lr
    e50e:	2000      	movs	r0, #0
    e510:	4770      	bx	lr
    e512:	2001      	movs	r0, #1
}
    e514:	4770      	bx	lr

0000e516 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    e516:	2807      	cmp	r0, #7
    e518:	d805      	bhi.n	e526 <region_allocate_and_init+0x10>
{
    e51a:	b510      	push	{r4, lr}
    e51c:	4604      	mov	r4, r0
	region_init(index, region_conf);
    e51e:	f7f5 fea5 	bl	426c <region_init>
	return index;
    e522:	4620      	mov	r0, r4
}
    e524:	bd10      	pop	{r4, pc}
		return -EINVAL;
    e526:	f06f 0015 	mvn.w	r0, #21
}
    e52a:	4770      	bx	lr

0000e52c <mpu_configure_region>:
{
    e52c:	b530      	push	{r4, r5, lr}
    e52e:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    e530:	680b      	ldr	r3, [r1, #0]
    e532:	9300      	str	r3, [sp, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    e534:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    e536:	890d      	ldrh	r5, [r1, #8]
    e538:	f89d 2008 	ldrb.w	r2, [sp, #8]
    e53c:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
    e540:	7a89      	ldrb	r1, [r1, #10]
    e542:	f361 1247 	bfi	r2, r1, #5, #3
    e546:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    e54a:	f023 031f 	bic.w	r3, r3, #31
    e54e:	4423      	add	r3, r4
    e550:	3b01      	subs	r3, #1
    e552:	f023 031f 	bic.w	r3, r3, #31
    e556:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    e558:	4669      	mov	r1, sp
    e55a:	f7ff ffdc 	bl	e516 <region_allocate_and_init>
}
    e55e:	b005      	add	sp, #20
    e560:	bd30      	pop	{r4, r5, pc}

0000e562 <arm_core_mpu_configure_static_mpu_regions>:
{
    e562:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    e564:	f7f5 ff60 	bl	4428 <mpu_configure_static_mpu_regions>
}
    e568:	bd08      	pop	{r3, pc}

0000e56a <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    e56a:	b508      	push	{r3, lr}
	if (mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    e56c:	f7f5 ff66 	bl	443c <mpu_mark_areas_for_dynamic_regions>
}
    e570:	bd08      	pop	{r3, pc}

0000e572 <malloc_prepare>:
}
    e572:	2000      	movs	r0, #0
    e574:	4770      	bx	lr

0000e576 <_stdout_hook_default>:
}
    e576:	f04f 30ff 	mov.w	r0, #4294967295
    e57a:	4770      	bx	lr

0000e57c <_stdin_hook_default>:
}
    e57c:	2000      	movs	r0, #0
    e57e:	4770      	bx	lr

0000e580 <_read>:
{
    e580:	b508      	push	{r3, lr}
    e582:	4608      	mov	r0, r1
    e584:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
    e586:	f7f5 ffe9 	bl	455c <z_impl_zephyr_read_stdin>
}
    e58a:	bd08      	pop	{r3, pc}

0000e58c <_write>:
{
    e58c:	b508      	push	{r3, lr}
    e58e:	4608      	mov	r0, r1
    e590:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
    e592:	f7f5 fff9 	bl	4588 <z_impl_zephyr_write_stdout>
}
    e596:	bd08      	pop	{r3, pc}

0000e598 <_close>:
}
    e598:	f04f 30ff 	mov.w	r0, #4294967295
    e59c:	4770      	bx	lr

0000e59e <_lseek>:
}
    e59e:	2000      	movs	r0, #0
    e5a0:	4770      	bx	lr

0000e5a2 <_isatty>:
}
    e5a2:	2802      	cmp	r0, #2
    e5a4:	bfcc      	ite	gt
    e5a6:	2000      	movgt	r0, #0
    e5a8:	2001      	movle	r0, #1
    e5aa:	4770      	bx	lr

0000e5ac <_kill>:
}
    e5ac:	2000      	movs	r0, #0
    e5ae:	4770      	bx	lr

0000e5b0 <_getpid>:
}
    e5b0:	2000      	movs	r0, #0
    e5b2:	4770      	bx	lr

0000e5b4 <_fstat>:
	st->st_mode = S_IFCHR;
    e5b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    e5b8:	604b      	str	r3, [r1, #4]
}
    e5ba:	2000      	movs	r0, #0
    e5bc:	4770      	bx	lr

0000e5be <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
    e5be:	b510      	push	{r4, lr}
    e5c0:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
    e5c2:	2014      	movs	r0, #20
    e5c4:	f7fe f8a4 	bl	c710 <malloc>
    e5c8:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    e5ca:	f001 fbc2 	bl	fd52 <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
    e5ce:	bd10      	pop	{r4, pc}

0000e5d0 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
    e5d0:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
    e5d2:	f04f 32ff 	mov.w	r2, #4294967295
    e5d6:	f04f 33ff 	mov.w	r3, #4294967295
    e5da:	f7fc ffa1 	bl	b520 <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
    e5de:	bd08      	pop	{r3, pc}

0000e5e0 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
    e5e0:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
    e5e2:	f7fd f827 	bl	b634 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
    e5e6:	bd08      	pop	{r3, pc}

0000e5e8 <__errno>:
#endif /* CONFIG_MULTITHREADING */

__weak int *__errno(void)
{
    e5e8:	b508      	push	{r3, lr}
		/* coverity[OVERRUN] */
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
    e5ea:	f7fc fdc5 	bl	b178 <z_impl_z_errno>
	return z_errno();
}
    e5ee:	bd08      	pop	{r3, pc}

0000e5f0 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    e5f0:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    e5f2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    e5f6:	0089      	lsls	r1, r1, #2
    e5f8:	3180      	adds	r1, #128	; 0x80
}
    e5fa:	4408      	add	r0, r1
    e5fc:	4770      	bx	lr

0000e5fe <get_sub_config>:
	const struct nrf_clock_control_config *config =
    e5fe:	6840      	ldr	r0, [r0, #4]
}
    e600:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    e604:	4770      	bx	lr

0000e606 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    e606:	6900      	ldr	r0, [r0, #16]
}
    e608:	eb00 1041 	add.w	r0, r0, r1, lsl #5
    e60c:	4770      	bx	lr

0000e60e <get_status>:
{
    e60e:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    e610:	b2c9      	uxtb	r1, r1
    e612:	f7ff ffed 	bl	e5f0 <get_sub_data>
    e616:	6880      	ldr	r0, [r0, #8]
}
    e618:	f000 0007 	and.w	r0, r0, #7
    e61c:	bd08      	pop	{r3, pc}

0000e61e <set_off_state>:
	__asm__ volatile(
    e61e:	f04f 0320 	mov.w	r3, #32
    e622:	f3ef 8211 	mrs	r2, BASEPRI
    e626:	f383 8812 	msr	BASEPRI_MAX, r3
    e62a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    e62e:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    e630:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    e634:	d001      	beq.n	e63a <set_off_state+0x1c>
    e636:	428b      	cmp	r3, r1
    e638:	d107      	bne.n	e64a <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    e63a:	2301      	movs	r3, #1
    e63c:	6003      	str	r3, [r0, #0]
	int err = 0;
    e63e:	2000      	movs	r0, #0
	__asm__ volatile(
    e640:	f382 8811 	msr	BASEPRI, r2
    e644:	f3bf 8f6f 	isb	sy
}
    e648:	4770      	bx	lr
		err = -EPERM;
    e64a:	f04f 30ff 	mov.w	r0, #4294967295
    e64e:	e7f7      	b.n	e640 <set_off_state+0x22>

0000e650 <set_starting_state>:
{
    e650:	b410      	push	{r4}
	__asm__ volatile(
    e652:	f04f 0320 	mov.w	r3, #32
    e656:	f3ef 8211 	mrs	r2, BASEPRI
    e65a:	f383 8812 	msr	BASEPRI_MAX, r3
    e65e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    e662:	6803      	ldr	r3, [r0, #0]
    e664:	f003 04c0 	and.w	r4, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    e668:	f003 0307 	and.w	r3, r3, #7
    e66c:	2b01      	cmp	r3, #1
    e66e:	d009      	beq.n	e684 <set_starting_state+0x34>
	} else if (current_ctx != ctx) {
    e670:	428c      	cmp	r4, r1
    e672:	d00a      	beq.n	e68a <set_starting_state+0x3a>
		err = -EPERM;
    e674:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
    e678:	f382 8811 	msr	BASEPRI, r2
    e67c:	f3bf 8f6f 	isb	sy
}
    e680:	bc10      	pop	{r4}
    e682:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    e684:	6001      	str	r1, [r0, #0]
	int err = 0;
    e686:	2000      	movs	r0, #0
    e688:	e7f6      	b.n	e678 <set_starting_state+0x28>
		err = -EALREADY;
    e68a:	f06f 0077 	mvn.w	r0, #119	; 0x77
    e68e:	e7f3      	b.n	e678 <set_starting_state+0x28>

0000e690 <set_on_state>:
	__asm__ volatile(
    e690:	f04f 0320 	mov.w	r3, #32
    e694:	f3ef 8211 	mrs	r2, BASEPRI
    e698:	f383 8812 	msr	BASEPRI_MAX, r3
    e69c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    e6a0:	6803      	ldr	r3, [r0, #0]
    e6a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    e6a6:	f043 0302 	orr.w	r3, r3, #2
    e6aa:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    e6ac:	f382 8811 	msr	BASEPRI, r2
    e6b0:	f3bf 8f6f 	isb	sy
}
    e6b4:	4770      	bx	lr

0000e6b6 <clkstarted_handle>:
{
    e6b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e6b8:	4606      	mov	r6, r0
    e6ba:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    e6bc:	f7ff ff98 	bl	e5f0 <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    e6c0:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    e6c2:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    e6c4:	2300      	movs	r3, #0
    e6c6:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    e6ca:	f7ff ffe1 	bl	e690 <set_on_state>
	if (callback) {
    e6ce:	b11d      	cbz	r5, e6d8 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    e6d0:	463a      	mov	r2, r7
    e6d2:	4621      	mov	r1, r4
    e6d4:	4630      	mov	r0, r6
    e6d6:	47a8      	blx	r5
}
    e6d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000e6da <stop>:
{
    e6da:	b570      	push	{r4, r5, r6, lr}
    e6dc:	4606      	mov	r6, r0
    e6de:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    e6e0:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    e6e2:	4621      	mov	r1, r4
    e6e4:	f7ff ff84 	bl	e5f0 <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    e6e8:	4629      	mov	r1, r5
    e6ea:	3008      	adds	r0, #8
    e6ec:	f7ff ff97 	bl	e61e <set_off_state>
	if (err < 0) {
    e6f0:	2800      	cmp	r0, #0
    e6f2:	db06      	blt.n	e702 <stop+0x28>
	get_sub_config(dev, type)->stop();
    e6f4:	4621      	mov	r1, r4
    e6f6:	4630      	mov	r0, r6
    e6f8:	f7ff ff81 	bl	e5fe <get_sub_config>
    e6fc:	6843      	ldr	r3, [r0, #4]
    e6fe:	4798      	blx	r3
	return 0;
    e700:	2000      	movs	r0, #0
}
    e702:	bd70      	pop	{r4, r5, r6, pc}

0000e704 <api_stop>:
{
    e704:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    e706:	2280      	movs	r2, #128	; 0x80
    e708:	f7ff ffe7 	bl	e6da <stop>
}
    e70c:	bd08      	pop	{r3, pc}

0000e70e <async_start>:
{
    e70e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e712:	4606      	mov	r6, r0
    e714:	4690      	mov	r8, r2
    e716:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    e718:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    e71a:	4629      	mov	r1, r5
    e71c:	f7ff ff68 	bl	e5f0 <get_sub_data>
    e720:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    e722:	9906      	ldr	r1, [sp, #24]
    e724:	3008      	adds	r0, #8
    e726:	f7ff ff93 	bl	e650 <set_starting_state>
	if (err < 0) {
    e72a:	2800      	cmp	r0, #0
    e72c:	db09      	blt.n	e742 <async_start+0x34>
	subdata->cb = cb;
    e72e:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    e732:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    e734:	4629      	mov	r1, r5
    e736:	4630      	mov	r0, r6
    e738:	f7ff ff61 	bl	e5fe <get_sub_config>
    e73c:	6803      	ldr	r3, [r0, #0]
    e73e:	4798      	blx	r3
	return 0;
    e740:	2000      	movs	r0, #0
}
    e742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e746 <api_start>:
{
    e746:	b510      	push	{r4, lr}
    e748:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    e74a:	2480      	movs	r4, #128	; 0x80
    e74c:	9400      	str	r4, [sp, #0]
    e74e:	f7ff ffde 	bl	e70e <async_start>
}
    e752:	b002      	add	sp, #8
    e754:	bd10      	pop	{r4, pc}

0000e756 <onoff_started_callback>:
{
    e756:	b510      	push	{r4, lr}
    e758:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    e75a:	b2c9      	uxtb	r1, r1
    e75c:	f7ff ff53 	bl	e606 <get_onoff_manager>
	notify(mgr, 0);
    e760:	2100      	movs	r1, #0
    e762:	47a0      	blx	r4
}
    e764:	bd10      	pop	{r4, pc}

0000e766 <hfclk_start>:
{
    e766:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    e768:	2001      	movs	r0, #1
    e76a:	f7f7 f94f 	bl	5a0c <nrfx_clock_start>
}
    e76e:	bd08      	pop	{r3, pc}

0000e770 <hfclkaudio_start>:
{
    e770:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    e772:	2003      	movs	r0, #3
    e774:	f7f7 f94a 	bl	5a0c <nrfx_clock_start>
}
    e778:	bd08      	pop	{r3, pc}

0000e77a <hfclk192m_start>:
{
    e77a:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
    e77c:	2002      	movs	r0, #2
    e77e:	f7f7 f945 	bl	5a0c <nrfx_clock_start>
}
    e782:	bd08      	pop	{r3, pc}

0000e784 <lfclk_start>:
{
    e784:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    e786:	2000      	movs	r0, #0
    e788:	f7f7 f940 	bl	5a0c <nrfx_clock_start>
}
    e78c:	bd08      	pop	{r3, pc}

0000e78e <hfclk_stop>:
{
    e78e:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    e790:	2001      	movs	r0, #1
    e792:	f7f7 f995 	bl	5ac0 <nrfx_clock_stop>
}
    e796:	bd08      	pop	{r3, pc}

0000e798 <hfclkaudio_stop>:
{
    e798:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    e79a:	2003      	movs	r0, #3
    e79c:	f7f7 f990 	bl	5ac0 <nrfx_clock_stop>
}
    e7a0:	bd08      	pop	{r3, pc}

0000e7a2 <hfclk192m_stop>:
{
    e7a2:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
    e7a4:	2002      	movs	r0, #2
    e7a6:	f7f7 f98b 	bl	5ac0 <nrfx_clock_stop>
}
    e7aa:	bd08      	pop	{r3, pc}

0000e7ac <lfclk_stop>:
{
    e7ac:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    e7ae:	2000      	movs	r0, #0
    e7b0:	f7f7 f986 	bl	5ac0 <nrfx_clock_stop>
}
    e7b4:	bd08      	pop	{r3, pc}

0000e7b6 <blocking_start_callback>:
{
    e7b6:	b508      	push	{r3, lr}
    e7b8:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    e7ba:	f7fc ff7d 	bl	b6b8 <z_impl_k_sem_give>
}
    e7be:	bd08      	pop	{r3, pc}

0000e7c0 <debug_hook_out_nop>:
}
    e7c0:	2000      	movs	r0, #0
    e7c2:	4770      	bx	lr

0000e7c4 <gpio_nrfx_port_get_raw>:
	return port->config;
    e7c4:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e7c6:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    e7c8:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    e7ca:	600b      	str	r3, [r1, #0]
}
    e7cc:	2000      	movs	r0, #0
    e7ce:	4770      	bx	lr

0000e7d0 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    e7d0:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e7d2:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    e7d4:	6858      	ldr	r0, [r3, #4]
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    e7d6:	4042      	eors	r2, r0
    e7d8:	400a      	ands	r2, r1
    e7da:	4042      	eors	r2, r0
    p_reg->OUT = value;
    e7dc:	605a      	str	r2, [r3, #4]
}
    e7de:	2000      	movs	r0, #0
    e7e0:	4770      	bx	lr

0000e7e2 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    e7e2:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e7e4:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    e7e6:	6099      	str	r1, [r3, #8]
}
    e7e8:	2000      	movs	r0, #0
    e7ea:	4770      	bx	lr

0000e7ec <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    e7ec:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e7ee:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    e7f0:	60d9      	str	r1, [r3, #12]
}
    e7f2:	2000      	movs	r0, #0
    e7f4:	4770      	bx	lr

0000e7f6 <gpio_nrfx_port_toggle_bits>:
	return port->config;
    e7f6:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e7f8:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    e7fa:	6853      	ldr	r3, [r2, #4]
	nrf_gpio_port_out_write(reg, value ^ mask);
    e7fc:	404b      	eors	r3, r1
    p_reg->OUT = value;
    e7fe:	6053      	str	r3, [r2, #4]
}
    e800:	2000      	movs	r0, #0
    e802:	4770      	bx	lr

0000e804 <gpio_nrfx_manage_callback>:
{
    e804:	b470      	push	{r4, r5, r6}
	return port->data;
    e806:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    e808:	1d05      	adds	r5, r0, #4
	return list->head;
    e80a:	6843      	ldr	r3, [r0, #4]
	if (!sys_slist_is_empty(callbacks)) {
    e80c:	b1db      	cbz	r3, e846 <gpio_nrfx_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    e80e:	460e      	mov	r6, r1
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    e810:	2400      	movs	r4, #0
    e812:	e00a      	b.n	e82a <gpio_nrfx_manage_callback+0x26>
	return node->next;
    e814:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    e816:	6043      	str	r3, [r0, #4]
	return list->tail;
    e818:	686c      	ldr	r4, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    e81a:	42a1      	cmp	r1, r4
    e81c:	d10f      	bne.n	e83e <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    e81e:	606b      	str	r3, [r5, #4]
}
    e820:	e00d      	b.n	e83e <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    e822:	606c      	str	r4, [r5, #4]
}
    e824:	e00b      	b.n	e83e <gpio_nrfx_manage_callback+0x3a>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    e826:	461c      	mov	r4, r3
    e828:	681b      	ldr	r3, [r3, #0]
    e82a:	b15b      	cbz	r3, e844 <gpio_nrfx_manage_callback+0x40>
    e82c:	429e      	cmp	r6, r3
    e82e:	d1fa      	bne.n	e826 <gpio_nrfx_manage_callback+0x22>
Z_GENLIST_REMOVE(slist, snode)
    e830:	2c00      	cmp	r4, #0
    e832:	d0ef      	beq.n	e814 <gpio_nrfx_manage_callback+0x10>
	return node->next;
    e834:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    e836:	6023      	str	r3, [r4, #0]
	return list->tail;
    e838:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    e83a:	4299      	cmp	r1, r3
    e83c:	d0f1      	beq.n	e822 <gpio_nrfx_manage_callback+0x1e>
	parent->next = child;
    e83e:	2300      	movs	r3, #0
    e840:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    e842:	e000      	b.n	e846 <gpio_nrfx_manage_callback+0x42>
			if (!set) {
    e844:	b152      	cbz	r2, e85c <gpio_nrfx_manage_callback+0x58>
	if (set) {
    e846:	b162      	cbz	r2, e862 <gpio_nrfx_manage_callback+0x5e>
	return list->head;
    e848:	6843      	ldr	r3, [r0, #4]
	parent->next = child;
    e84a:	600b      	str	r3, [r1, #0]
	list->head = node;
    e84c:	6041      	str	r1, [r0, #4]
	return list->tail;
    e84e:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    e850:	b10b      	cbz	r3, e856 <gpio_nrfx_manage_callback+0x52>
	return 0;
    e852:	2000      	movs	r0, #0
    e854:	e006      	b.n	e864 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    e856:	6069      	str	r1, [r5, #4]
    e858:	2000      	movs	r0, #0
}
    e85a:	e003      	b.n	e864 <gpio_nrfx_manage_callback+0x60>
				return -EINVAL;
    e85c:	f06f 0015 	mvn.w	r0, #21
    e860:	e000      	b.n	e864 <gpio_nrfx_manage_callback+0x60>
	return 0;
    e862:	2000      	movs	r0, #0
}
    e864:	bc70      	pop	{r4, r5, r6}
    e866:	4770      	bx	lr

0000e868 <endtx_isr>:
	return dev->config;
    e868:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e86a:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    e86c:	f04f 0120 	mov.w	r1, #32
    e870:	f3ef 8211 	mrs	r2, BASEPRI
    e874:	f381 8812 	msr	BASEPRI_MAX, r1
    e878:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e87c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    e880:	b131      	cbz	r1, e890 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    e882:	2100      	movs	r1, #0
    e884:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    e888:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    e88c:	2101      	movs	r1, #1
    e88e:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    e890:	f382 8811 	msr	BASEPRI, r2
    e894:	f3bf 8f6f 	isb	sy
}
    e898:	4770      	bx	lr

0000e89a <uarte_nrfx_isr_int>:
{
    e89a:	b538      	push	{r3, r4, r5, lr}
    e89c:	4604      	mov	r4, r0
	return dev->config;
    e89e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e8a0:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    e8a2:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    e8a6:	f413 7f80 	tst.w	r3, #256	; 0x100
    e8aa:	d003      	beq.n	e8b4 <uarte_nrfx_isr_int+0x1a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e8ac:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
    e8b0:	2b00      	cmp	r3, #0
    e8b2:	d139      	bne.n	e928 <uarte_nrfx_isr_int+0x8e>
	return dev->config;
    e8b4:	6863      	ldr	r3, [r4, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    e8b6:	685b      	ldr	r3, [r3, #4]
    e8b8:	f013 0f10 	tst.w	r3, #16
    e8bc:	d01a      	beq.n	e8f4 <uarte_nrfx_isr_int+0x5a>
	__asm__ volatile(
    e8be:	f04f 0320 	mov.w	r3, #32
    e8c2:	f3ef 8211 	mrs	r2, BASEPRI
    e8c6:	f383 8812 	msr	BASEPRI_MAX, r3
    e8ca:	f3bf 8f6f 	isb	sy
    e8ce:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    e8d2:	b113      	cbz	r3, e8da <uarte_nrfx_isr_int+0x40>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    e8d4:	2300      	movs	r3, #0
    e8d6:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	return dev->data;
    e8da:	6923      	ldr	r3, [r4, #16]
		if (!data->int_driven || data->int_driven->fifo_fill_lock == 0)
    e8dc:	68db      	ldr	r3, [r3, #12]
    e8de:	b10b      	cbz	r3, e8e4 <uarte_nrfx_isr_int+0x4a>
    e8e0:	691b      	ldr	r3, [r3, #16]
    e8e2:	b91b      	cbnz	r3, e8ec <uarte_nrfx_isr_int+0x52>
    p_reg->INTENCLR = mask;
    e8e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    e8e8:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
	__asm__ volatile(
    e8ec:	f382 8811 	msr	BASEPRI, r2
    e8f0:	f3bf 8f6f 	isb	sy
	return dev->data;
    e8f4:	6923      	ldr	r3, [r4, #16]
	if (!data->int_driven) {
    e8f6:	68da      	ldr	r2, [r3, #12]
    e8f8:	b1aa      	cbz	r2, e926 <uarte_nrfx_isr_int+0x8c>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e8fa:	f8d5 1158 	ldr.w	r1, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    e8fe:	b121      	cbz	r1, e90a <uarte_nrfx_isr_int+0x70>
		data->int_driven->fifo_fill_lock = 0;
    e900:	2100      	movs	r1, #0
    e902:	6111      	str	r1, [r2, #16]
		if (data->int_driven->disable_tx_irq) {
    e904:	68da      	ldr	r2, [r3, #12]
    e906:	7b92      	ldrb	r2, [r2, #14]
    e908:	b98a      	cbnz	r2, e92e <uarte_nrfx_isr_int+0x94>
    e90a:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    e90e:	b122      	cbz	r2, e91a <uarte_nrfx_isr_int+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    e910:	2200      	movs	r2, #0
    e912:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
    e916:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (data->int_driven->cb) {
    e91a:	68da      	ldr	r2, [r3, #12]
    e91c:	6813      	ldr	r3, [r2, #0]
    e91e:	b113      	cbz	r3, e926 <uarte_nrfx_isr_int+0x8c>
		data->int_driven->cb(dev, data->int_driven->cb_data);
    e920:	6851      	ldr	r1, [r2, #4]
    e922:	4620      	mov	r0, r4
    e924:	4798      	blx	r3
}
    e926:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    e928:	f7ff ff9e 	bl	e868 <endtx_isr>
    e92c:	e7c2      	b.n	e8b4 <uarte_nrfx_isr_int+0x1a>
    p_reg->INTENCLR = mask;
    e92e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    e932:	f8c5 2308 	str.w	r2, [r5, #776]	; 0x308
			data->int_driven->disable_tx_irq = false;
    e936:	68db      	ldr	r3, [r3, #12]
    e938:	7399      	strb	r1, [r3, #14]
			return;
    e93a:	e7f4      	b.n	e926 <uarte_nrfx_isr_int+0x8c>

0000e93c <uarte_nrfx_configure>:
{
    e93c:	b530      	push	{r4, r5, lr}
    e93e:	b083      	sub	sp, #12
    e940:	4605      	mov	r5, r0
    e942:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
    e944:	794b      	ldrb	r3, [r1, #5]
    e946:	2b01      	cmp	r3, #1
    e948:	d006      	beq.n	e958 <uarte_nrfx_configure+0x1c>
    e94a:	2b03      	cmp	r3, #3
    e94c:	d011      	beq.n	e972 <uarte_nrfx_configure+0x36>
    e94e:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
    e952:	4610      	mov	r0, r2
    e954:	b003      	add	sp, #12
    e956:	bd30      	pop	{r4, r5, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    e958:	2300      	movs	r3, #0
    e95a:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    e95e:	79a3      	ldrb	r3, [r4, #6]
    e960:	2b03      	cmp	r3, #3
    e962:	d14f      	bne.n	ea04 <uarte_nrfx_configure+0xc8>
	switch (cfg->flow_ctrl) {
    e964:	79e3      	ldrb	r3, [r4, #7]
    e966:	b143      	cbz	r3, e97a <uarte_nrfx_configure+0x3e>
    e968:	2b01      	cmp	r3, #1
    e96a:	d015      	beq.n	e998 <uarte_nrfx_configure+0x5c>
    e96c:	f06f 0285 	mvn.w	r2, #133	; 0x85
    e970:	e7ef      	b.n	e952 <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    e972:	2310      	movs	r3, #16
    e974:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
    e978:	e7f1      	b.n	e95e <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    e97a:	2300      	movs	r3, #0
    e97c:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    e980:	2300      	movs	r3, #0
    e982:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
    e986:	7923      	ldrb	r3, [r4, #4]
    e988:	2b01      	cmp	r3, #1
    e98a:	d033      	beq.n	e9f4 <uarte_nrfx_configure+0xb8>
    e98c:	2b02      	cmp	r3, #2
    e98e:	d02d      	beq.n	e9ec <uarte_nrfx_configure+0xb0>
    e990:	b173      	cbz	r3, e9b0 <uarte_nrfx_configure+0x74>
    e992:	f06f 0285 	mvn.w	r2, #133	; 0x85
    e996:	e7dc      	b.n	e952 <uarte_nrfx_configure+0x16>
	return dev->config;
    e998:	686b      	ldr	r3, [r5, #4]
		if (IS_HWFC_PINS_USED(get_dev_config(dev)->flags)) {
    e99a:	685b      	ldr	r3, [r3, #4]
    e99c:	f003 0201 	and.w	r2, r3, #1
    e9a0:	f003 0302 	and.w	r3, r3, #2
    e9a4:	4313      	orrs	r3, r2
    e9a6:	d030      	beq.n	ea0a <uarte_nrfx_configure+0xce>
			uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    e9a8:	2301      	movs	r3, #1
    e9aa:	f88d 3000 	strb.w	r3, [sp]
		break;
    e9ae:	e7e7      	b.n	e980 <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    e9b0:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    e9b4:	6821      	ldr	r1, [r4, #0]
    e9b6:	4628      	mov	r0, r5
    e9b8:	f7f6 fad6 	bl	4f68 <baudrate_set>
    e9bc:	4602      	mov	r2, r0
    e9be:	bb38      	cbnz	r0, ea10 <uarte_nrfx_configure+0xd4>
	return dev->config;
    e9c0:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
    e9c2:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    e9c4:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
    e9c8:	f89d 0002 	ldrb.w	r0, [sp, #2]
    e9cc:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
    e9ce:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    e9d2:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
    e9d4:	f89d 0000 	ldrb.w	r0, [sp]
    e9d8:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    e9da:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	return dev->data;
    e9de:	692b      	ldr	r3, [r5, #16]
	get_dev_data(dev)->uart_config = *cfg;
    e9e0:	3304      	adds	r3, #4
    e9e2:	e894 0003 	ldmia.w	r4, {r0, r1}
    e9e6:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
    e9ea:	e7b2      	b.n	e952 <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    e9ec:	230e      	movs	r3, #14
    e9ee:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
    e9f2:	e7df      	b.n	e9b4 <uarte_nrfx_configure+0x78>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    e9f4:	230e      	movs	r3, #14
    e9f6:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    e9fa:	f44f 7380 	mov.w	r3, #256	; 0x100
    e9fe:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
    ea02:	e7d7      	b.n	e9b4 <uarte_nrfx_configure+0x78>
		return -ENOTSUP;
    ea04:	f06f 0285 	mvn.w	r2, #133	; 0x85
    ea08:	e7a3      	b.n	e952 <uarte_nrfx_configure+0x16>
			return -ENOTSUP;
    ea0a:	f06f 0285 	mvn.w	r2, #133	; 0x85
    ea0e:	e7a0      	b.n	e952 <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
    ea10:	f06f 0285 	mvn.w	r2, #133	; 0x85
    ea14:	e79d      	b.n	e952 <uarte_nrfx_configure+0x16>

0000ea16 <uarte_nrfx_config_get>:
{
    ea16:	460b      	mov	r3, r1
	return dev->data;
    ea18:	6902      	ldr	r2, [r0, #16]
	*cfg = get_dev_data(dev)->uart_config;
    ea1a:	6891      	ldr	r1, [r2, #8]
    ea1c:	6850      	ldr	r0, [r2, #4]
    ea1e:	e883 0003 	stmia.w	r3, {r0, r1}
}
    ea22:	2000      	movs	r0, #0
    ea24:	4770      	bx	lr

0000ea26 <uarte_nrfx_err_check>:
	return dev->config;
    ea26:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ea28:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    ea2a:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    ea2e:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    ea32:	4770      	bx	lr

0000ea34 <is_tx_ready>:
	return dev->config;
    ea34:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ea36:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    ea38:	685b      	ldr	r3, [r3, #4]
    ea3a:	f003 0308 	and.w	r3, r3, #8
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ea3e:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    ea42:	b929      	cbnz	r1, ea50 <is_tx_ready+0x1c>
    ea44:	b933      	cbnz	r3, ea54 <is_tx_ready+0x20>
    ea46:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    ea4a:	b92b      	cbnz	r3, ea58 <is_tx_ready+0x24>
    ea4c:	2000      	movs	r0, #0
    ea4e:	4770      	bx	lr
    ea50:	2001      	movs	r0, #1
    ea52:	4770      	bx	lr
    ea54:	2000      	movs	r0, #0
    ea56:	4770      	bx	lr
    ea58:	2001      	movs	r0, #1
}
    ea5a:	4770      	bx	lr

0000ea5c <uarte_enable>:
	return dev->config;
    ea5c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ea5e:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    ea60:	2208      	movs	r2, #8
    ea62:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    ea66:	4770      	bx	lr

0000ea68 <tx_start>:
{
    ea68:	b510      	push	{r4, lr}
	return dev->config;
    ea6a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ea6c:	681c      	ldr	r4, [r3, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    ea6e:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    ea72:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ea76:	2300      	movs	r3, #0
    ea78:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
    ea7c:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
    ea80:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
    ea84:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	return dev->config;
    ea88:	6843      	ldr	r3, [r0, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    ea8a:	685b      	ldr	r3, [r3, #4]
    ea8c:	f013 0f10 	tst.w	r3, #16
    ea90:	d102      	bne.n	ea98 <tx_start+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ea92:	2301      	movs	r3, #1
    ea94:	60a3      	str	r3, [r4, #8]
}
    ea96:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    ea98:	2101      	movs	r1, #1
    ea9a:	f7ff ffdf 	bl	ea5c <uarte_enable>
    p_reg->INTENSET = mask;
    ea9e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    eaa2:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    eaa6:	e7f4      	b.n	ea92 <tx_start+0x2a>

0000eaa8 <uarte_nrfx_poll_in>:
{
    eaa8:	b410      	push	{r4}
	return dev->data;
    eaaa:	6904      	ldr	r4, [r0, #16]
	return dev->config;
    eaac:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eaae:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    eab0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    eab4:	b152      	cbz	r2, eacc <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    eab6:	7d62      	ldrb	r2, [r4, #21]
    eab8:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    eaba:	2000      	movs	r0, #0
    eabc:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    eac0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    eac4:	2201      	movs	r2, #1
    eac6:	601a      	str	r2, [r3, #0]
}
    eac8:	bc10      	pop	{r4}
    eaca:	4770      	bx	lr
		return -1;
    eacc:	f04f 30ff 	mov.w	r0, #4294967295
    ead0:	e7fa      	b.n	eac8 <uarte_nrfx_poll_in+0x20>

0000ead2 <uarte_nrfx_fifo_fill>:
{
    ead2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ead6:	4680      	mov	r8, r0
	return dev->data;
    ead8:	6907      	ldr	r7, [r0, #16]
	len = MIN(len, data->int_driven->tx_buff_size);
    eada:	68fb      	ldr	r3, [r7, #12]
    eadc:	899e      	ldrh	r6, [r3, #12]
    eade:	4296      	cmp	r6, r2
    eae0:	bfa8      	it	ge
    eae2:	4616      	movge	r6, r2
	if (!atomic_cas(&data->int_driven->fifo_fill_lock, 0, 1)) {
    eae4:	3310      	adds	r3, #16
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    eae6:	2201      	movs	r2, #1
    eae8:	e8d3 0fef 	ldaex	r0, [r3]
    eaec:	2800      	cmp	r0, #0
    eaee:	d103      	bne.n	eaf8 <uarte_nrfx_fifo_fill+0x26>
    eaf0:	e8c3 2fe4 	stlex	r4, r2, [r3]
    eaf4:	2c00      	cmp	r4, #0
    eaf6:	d1f7      	bne.n	eae8 <uarte_nrfx_fifo_fill+0x16>
    eaf8:	d101      	bne.n	eafe <uarte_nrfx_fifo_fill+0x2c>
	for (int i = 0; i < len; i++) {
    eafa:	2300      	movs	r3, #0
    eafc:	e006      	b.n	eb0c <uarte_nrfx_fifo_fill+0x3a>
		return 0;
    eafe:	2600      	movs	r6, #0
    eb00:	e019      	b.n	eb36 <uarte_nrfx_fifo_fill+0x64>
		data->int_driven->tx_buffer[i] = tx_data[i];
    eb02:	68fc      	ldr	r4, [r7, #12]
    eb04:	68a4      	ldr	r4, [r4, #8]
    eb06:	5ccd      	ldrb	r5, [r1, r3]
    eb08:	54e5      	strb	r5, [r4, r3]
	for (int i = 0; i < len; i++) {
    eb0a:	3301      	adds	r3, #1
    eb0c:	42b3      	cmp	r3, r6
    eb0e:	dbf8      	blt.n	eb02 <uarte_nrfx_fifo_fill+0x30>
	__asm__ volatile(
    eb10:	f04f 0320 	mov.w	r3, #32
    eb14:	f3ef 8411 	mrs	r4, BASEPRI
    eb18:	f383 8812 	msr	BASEPRI_MAX, r3
    eb1c:	f3bf 8f6f 	isb	sy
	if (!is_tx_ready(dev)) {
    eb20:	4640      	mov	r0, r8
    eb22:	f7ff ff87 	bl	ea34 <is_tx_ready>
    eb26:	b948      	cbnz	r0, eb3c <uarte_nrfx_fifo_fill+0x6a>
		data->int_driven->fifo_fill_lock = 0;
    eb28:	68fb      	ldr	r3, [r7, #12]
    eb2a:	2600      	movs	r6, #0
    eb2c:	611e      	str	r6, [r3, #16]
	__asm__ volatile(
    eb2e:	f384 8811 	msr	BASEPRI, r4
    eb32:	f3bf 8f6f 	isb	sy
}
    eb36:	4630      	mov	r0, r6
    eb38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		tx_start(dev, data->int_driven->tx_buffer, len);
    eb3c:	68fb      	ldr	r3, [r7, #12]
    eb3e:	4632      	mov	r2, r6
    eb40:	6899      	ldr	r1, [r3, #8]
    eb42:	4640      	mov	r0, r8
    eb44:	f7ff ff90 	bl	ea68 <tx_start>
    eb48:	e7f1      	b.n	eb2e <uarte_nrfx_fifo_fill+0x5c>

0000eb4a <uarte_nrfx_fifo_read>:
	return dev->config;
    eb4a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eb4c:	681b      	ldr	r3, [r3, #0]
	return dev->data;
    eb4e:	6900      	ldr	r0, [r0, #16]
	if (size > 0 && nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    eb50:	2a00      	cmp	r2, #0
    eb52:	dd0c      	ble.n	eb6e <uarte_nrfx_fifo_read+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    eb54:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    eb58:	b15a      	cbz	r2, eb72 <uarte_nrfx_fifo_read+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    eb5a:	2200      	movs	r2, #0
    eb5c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    eb60:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
		rx_data[num_rx++] = (uint8_t)data->rx_data;
    eb64:	7d42      	ldrb	r2, [r0, #21]
    eb66:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    eb68:	2001      	movs	r0, #1
    eb6a:	6018      	str	r0, [r3, #0]
}
    eb6c:	4770      	bx	lr
	int num_rx = 0;
    eb6e:	2000      	movs	r0, #0
    eb70:	4770      	bx	lr
    eb72:	2000      	movs	r0, #0
}
    eb74:	4770      	bx	lr

0000eb76 <uarte_nrfx_irq_tx_enable>:
	return dev->config;
    eb76:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eb78:	681a      	ldr	r2, [r3, #0]
	return dev->data;
    eb7a:	6901      	ldr	r1, [r0, #16]
	__asm__ volatile(
    eb7c:	f04f 0020 	mov.w	r0, #32
    eb80:	f3ef 8311 	mrs	r3, BASEPRI
    eb84:	f380 8812 	msr	BASEPRI_MAX, r0
    eb88:	f3bf 8f6f 	isb	sy
	data->int_driven->disable_tx_irq = false;
    eb8c:	68c9      	ldr	r1, [r1, #12]
    eb8e:	2000      	movs	r0, #0
    eb90:	7388      	strb	r0, [r1, #14]
    p_reg->INTENSET = mask;
    eb92:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    eb96:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
	__asm__ volatile(
    eb9a:	f383 8811 	msr	BASEPRI, r3
    eb9e:	f3bf 8f6f 	isb	sy
}
    eba2:	4770      	bx	lr

0000eba4 <uarte_nrfx_irq_tx_disable>:
	return dev->data;
    eba4:	6903      	ldr	r3, [r0, #16]
	data->int_driven->disable_tx_irq = true;
    eba6:	68db      	ldr	r3, [r3, #12]
    eba8:	2201      	movs	r2, #1
    ebaa:	739a      	strb	r2, [r3, #14]
}
    ebac:	4770      	bx	lr

0000ebae <uarte_nrfx_irq_tx_ready_complete>:
	return dev->config;
    ebae:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ebb0:	6819      	ldr	r1, [r3, #0]
	return dev->data;
    ebb2:	6903      	ldr	r3, [r0, #16]
	bool ready = !data->int_driven->disable_tx_irq &&
    ebb4:	68db      	ldr	r3, [r3, #12]
    ebb6:	7b9a      	ldrb	r2, [r3, #14]
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    ebb8:	b94a      	cbnz	r2, ebce <uarte_nrfx_irq_tx_ready_complete+0x20>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ebba:	f8d1 2158 	ldr.w	r2, [r1, #344]	; 0x158
	bool ready = !data->int_driven->disable_tx_irq &&
    ebbe:	b15a      	cbz	r2, ebd8 <uarte_nrfx_irq_tx_ready_complete+0x2a>
    return p_reg->INTENSET & mask;
    ebc0:	f8d1 2304 	ldr.w	r2, [r1, #772]	; 0x304
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    ebc4:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
    ebc8:	d008      	beq.n	ebdc <uarte_nrfx_irq_tx_ready_complete+0x2e>
    ebca:	2001      	movs	r0, #1
    ebcc:	e000      	b.n	ebd0 <uarte_nrfx_irq_tx_ready_complete+0x22>
    ebce:	2000      	movs	r0, #0
	if (ready) {
    ebd0:	b108      	cbz	r0, ebd6 <uarte_nrfx_irq_tx_ready_complete+0x28>
		data->int_driven->fifo_fill_lock = 0;
    ebd2:	2200      	movs	r2, #0
    ebd4:	611a      	str	r2, [r3, #16]
}
    ebd6:	4770      	bx	lr
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    ebd8:	2000      	movs	r0, #0
    ebda:	e7f9      	b.n	ebd0 <uarte_nrfx_irq_tx_ready_complete+0x22>
    ebdc:	2000      	movs	r0, #0
    ebde:	e7f7      	b.n	ebd0 <uarte_nrfx_irq_tx_ready_complete+0x22>

0000ebe0 <uarte_nrfx_irq_rx_ready>:
	return dev->config;
    ebe0:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ebe2:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ebe4:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
    ebe8:	3800      	subs	r0, #0
    ebea:	bf18      	it	ne
    ebec:	2001      	movne	r0, #1
    ebee:	4770      	bx	lr

0000ebf0 <uarte_nrfx_irq_rx_enable>:
	return dev->config;
    ebf0:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ebf2:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    ebf4:	2210      	movs	r2, #16
    ebf6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    ebfa:	4770      	bx	lr

0000ebfc <uarte_nrfx_irq_rx_disable>:
	return dev->config;
    ebfc:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ebfe:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    ec00:	2210      	movs	r2, #16
    ec02:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    ec06:	4770      	bx	lr

0000ec08 <uarte_nrfx_irq_err_enable>:
	return dev->config;
    ec08:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ec0a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    ec0c:	f44f 7200 	mov.w	r2, #512	; 0x200
    ec10:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    ec14:	4770      	bx	lr

0000ec16 <uarte_nrfx_irq_err_disable>:
	return dev->config;
    ec16:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ec18:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    ec1a:	f44f 7200 	mov.w	r2, #512	; 0x200
    ec1e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    ec22:	4770      	bx	lr

0000ec24 <uarte_nrfx_irq_is_pending>:
{
    ec24:	b538      	push	{r3, r4, r5, lr}
    ec26:	4604      	mov	r4, r0
	return dev->config;
    ec28:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ec2a:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    ec2c:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
		||
    ec30:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
    ec34:	d106      	bne.n	ec44 <uarte_nrfx_irq_is_pending+0x20>
    ec36:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
    ec3a:	f013 0f10 	tst.w	r3, #16
    ec3e:	d107      	bne.n	ec50 <uarte_nrfx_irq_is_pending+0x2c>
    ec40:	2000      	movs	r0, #0
}
    ec42:	bd38      	pop	{r3, r4, r5, pc}
		 uarte_nrfx_irq_tx_ready_complete(dev))
    ec44:	f7ff ffb3 	bl	ebae <uarte_nrfx_irq_tx_ready_complete>
					    NRF_UARTE_INT_TXSTOPPED_MASK) &&
    ec48:	2800      	cmp	r0, #0
    ec4a:	d0f4      	beq.n	ec36 <uarte_nrfx_irq_is_pending+0x12>
		||
    ec4c:	2001      	movs	r0, #1
    ec4e:	e7f8      	b.n	ec42 <uarte_nrfx_irq_is_pending+0x1e>
		 uarte_nrfx_irq_rx_ready(dev)));
    ec50:	4620      	mov	r0, r4
    ec52:	f7ff ffc5 	bl	ebe0 <uarte_nrfx_irq_rx_ready>
					    NRF_UARTE_INT_ENDRX_MASK) &&
    ec56:	2800      	cmp	r0, #0
    ec58:	d0f3      	beq.n	ec42 <uarte_nrfx_irq_is_pending+0x1e>
		||
    ec5a:	2001      	movs	r0, #1
    ec5c:	e7f1      	b.n	ec42 <uarte_nrfx_irq_is_pending+0x1e>

0000ec5e <uarte_nrfx_irq_update>:
}
    ec5e:	2001      	movs	r0, #1
    ec60:	4770      	bx	lr

0000ec62 <uarte_nrfx_irq_callback_set>:
	return dev->data;
    ec62:	6903      	ldr	r3, [r0, #16]
	data->int_driven->cb = cb;
    ec64:	68d8      	ldr	r0, [r3, #12]
    ec66:	6001      	str	r1, [r0, #0]
	data->int_driven->cb_data = cb_data;
    ec68:	68db      	ldr	r3, [r3, #12]
    ec6a:	605a      	str	r2, [r3, #4]
}
    ec6c:	4770      	bx	lr

0000ec6e <wait_tx_ready>:
{
    ec6e:	b570      	push	{r4, r5, r6, lr}
    ec70:	4606      	mov	r6, r0
    ec72:	e014      	b.n	ec9e <wait_tx_ready+0x30>
		if (res) {
    ec74:	b17d      	cbz	r5, ec96 <wait_tx_ready+0x28>
	__asm__ volatile(
    ec76:	f04f 0320 	mov.w	r3, #32
    ec7a:	f3ef 8411 	mrs	r4, BASEPRI
    ec7e:	f383 8812 	msr	BASEPRI_MAX, r3
    ec82:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    ec86:	4630      	mov	r0, r6
    ec88:	f7ff fed4 	bl	ea34 <is_tx_ready>
    ec8c:	b9a0      	cbnz	r0, ecb8 <wait_tx_ready+0x4a>
	__asm__ volatile(
    ec8e:	f384 8811 	msr	BASEPRI, r4
    ec92:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    ec96:	2021      	movs	r0, #33	; 0x21
    ec98:	2100      	movs	r1, #0
    ec9a:	f7fd f8e7 	bl	be6c <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    ec9e:	2464      	movs	r4, #100	; 0x64
    eca0:	4630      	mov	r0, r6
    eca2:	f7ff fec7 	bl	ea34 <is_tx_ready>
    eca6:	4605      	mov	r5, r0
    eca8:	2800      	cmp	r0, #0
    ecaa:	d1e3      	bne.n	ec74 <wait_tx_ready+0x6>
    ecac:	2001      	movs	r0, #1
    ecae:	f000 f8a1 	bl	edf4 <nrfx_busy_wait>
    ecb2:	3c01      	subs	r4, #1
    ecb4:	d1f4      	bne.n	eca0 <wait_tx_ready+0x32>
    ecb6:	e7dd      	b.n	ec74 <wait_tx_ready+0x6>
}
    ecb8:	4620      	mov	r0, r4
    ecba:	bd70      	pop	{r4, r5, r6, pc}

0000ecbc <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    ecbc:	b510      	push	{r4, lr}
    ecbe:	4604      	mov	r4, r0
    ecc0:	2200      	movs	r2, #0
    ecc2:	2101      	movs	r1, #1
    ecc4:	2008      	movs	r0, #8
    ecc6:	f7f4 fffd 	bl	3cc4 <z_arm_irq_priority_set>
    ecca:	2008      	movs	r0, #8
    eccc:	f7f4 ffdc 	bl	3c88 <arch_irq_enable>
    ecd0:	2101      	movs	r1, #1
    ecd2:	4620      	mov	r0, r4
    ecd4:	f7f6 fa48 	bl	5168 <uarte_instance_init>
    ecd8:	bd10      	pop	{r4, pc}

0000ecda <sys_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces*/

void __weak sys_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    ecda:	4770      	bx	lr

0000ecdc <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    ecdc:	4770      	bx	lr

0000ecde <sys_clock_disable>:

void __weak sys_clock_disable(void)
{
}
    ecde:	4770      	bx	lr

0000ece0 <counter_sub>:
	return (a - b) & COUNTER_MAX;
    ece0:	1a40      	subs	r0, r0, r1
}
    ece2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ece6:	4770      	bx	lr

0000ece8 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    ece8:	f100 0350 	add.w	r3, r0, #80	; 0x50
    ecec:	009b      	lsls	r3, r3, #2
    ecee:	b29b      	uxth	r3, r3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    ecf0:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    ecf4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    ecf8:	2200      	movs	r2, #0
    ecfa:	601a      	str	r2, [r3, #0]
    ecfc:	681b      	ldr	r3, [r3, #0]
}
    ecfe:	4770      	bx	lr

0000ed00 <absolute_time_to_cc>:
}
    ed00:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ed04:	4770      	bx	lr

0000ed06 <full_int_lock>:
	__asm__ volatile(
    ed06:	f04f 0320 	mov.w	r3, #32
    ed0a:	f3ef 8011 	mrs	r0, BASEPRI
    ed0e:	f383 8812 	msr	BASEPRI_MAX, r3
    ed12:	f3bf 8f6f 	isb	sy
}
    ed16:	4770      	bx	lr

0000ed18 <full_int_unlock>:
	__asm__ volatile(
    ed18:	f380 8811 	msr	BASEPRI, r0
    ed1c:	f3bf 8f6f 	isb	sy
}
    ed20:	4770      	bx	lr

0000ed22 <set_absolute_alarm>:
{
    ed22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ed24:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    ed26:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    ed2a:	f7f6 faef 	bl	530c <get_comparator>
    ed2e:	4607      	mov	r7, r0
    ed30:	e019      	b.n	ed66 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    ed32:	2013      	movs	r0, #19
    ed34:	f001 f999 	bl	1006a <z_impl_k_busy_wait>
}
    ed38:	e022      	b.n	ed80 <set_absolute_alarm+0x5e>
		event_clear(chan);
    ed3a:	4630      	mov	r0, r6
    ed3c:	f7ff ffd4 	bl	ece8 <event_clear>
		event_enable(chan);
    ed40:	4630      	mov	r0, r6
    ed42:	f7f6 faeb 	bl	531c <event_enable>
		set_comparator(chan, cc_val);
    ed46:	4629      	mov	r1, r5
    ed48:	4630      	mov	r0, r6
    ed4a:	f7f6 fad5 	bl	52f8 <set_comparator>
		now2 = counter();
    ed4e:	f7f6 faf9 	bl	5344 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    ed52:	4284      	cmp	r4, r0
    ed54:	d01e      	beq.n	ed94 <set_absolute_alarm+0x72>
    ed56:	1c81      	adds	r1, r0, #2
    ed58:	4628      	mov	r0, r5
    ed5a:	f7ff ffc1 	bl	ece0 <counter_sub>
	} while ((now2 != now) &&
    ed5e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    ed62:	d917      	bls.n	ed94 <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    ed64:	462f      	mov	r7, r5
		now = counter();
    ed66:	f7f6 faed 	bl	5344 <counter>
    ed6a:	4604      	mov	r4, r0
		set_comparator(chan, now);
    ed6c:	4601      	mov	r1, r0
    ed6e:	4630      	mov	r0, r6
    ed70:	f7f6 fac2 	bl	52f8 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    ed74:	4621      	mov	r1, r4
    ed76:	4638      	mov	r0, r7
    ed78:	f7ff ffb2 	bl	ece0 <counter_sub>
    ed7c:	2801      	cmp	r0, #1
    ed7e:	d0d8      	beq.n	ed32 <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    ed80:	1ca7      	adds	r7, r4, #2
    ed82:	4639      	mov	r1, r7
    ed84:	4628      	mov	r0, r5
    ed86:	f7ff ffab 	bl	ece0 <counter_sub>
    ed8a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    ed8e:	d9d4      	bls.n	ed3a <set_absolute_alarm+0x18>
			cc_val = now + 2;
    ed90:	463d      	mov	r5, r7
    ed92:	e7d2      	b.n	ed3a <set_absolute_alarm+0x18>
}
    ed94:	4628      	mov	r0, r5
    ed96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000ed98 <compare_set>:
{
    ed98:	b5f0      	push	{r4, r5, r6, r7, lr}
    ed9a:	b083      	sub	sp, #12
    ed9c:	4604      	mov	r4, r0
    ed9e:	4617      	mov	r7, r2
    eda0:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    eda2:	f7f6 fad5 	bl	5350 <compare_int_lock>
    eda6:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    eda8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    edaa:	9301      	str	r3, [sp, #4]
    edac:	9b08      	ldr	r3, [sp, #32]
    edae:	9300      	str	r3, [sp, #0]
    edb0:	463a      	mov	r2, r7
    edb2:	462b      	mov	r3, r5
    edb4:	4620      	mov	r0, r4
    edb6:	f7f6 fba9 	bl	550c <compare_set_nolocks>
    edba:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    edbc:	4631      	mov	r1, r6
    edbe:	4620      	mov	r0, r4
    edc0:	f7f6 fb20 	bl	5404 <compare_int_unlock>
}
    edc4:	4628      	mov	r0, r5
    edc6:	b003      	add	sp, #12
    edc8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000edca <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    edca:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    edcc:	2000      	movs	r0, #0
    edce:	f7f5 f9c5 	bl	415c <sys_arch_reboot>

0000edd2 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
    edd2:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    edd4:	f7fd fa52 	bl	c27c <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
    edd8:	bd08      	pop	{r3, pc}

0000edda <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
    edda:	b510      	push	{r4, lr}
    eddc:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    edde:	f7f4 fe4b 	bl	3a78 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    ede2:	f7f4 ff1f 	bl	3c24 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
    ede6:	4620      	mov	r0, r4
    ede8:	f7ff fff3 	bl	edd2 <hw_cc3xx_init_internal>
	return res;
}
    edec:	bd10      	pop	{r4, pc}

0000edee <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    edee:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    edf0:	4780      	blx	r0
}
    edf2:	bd08      	pop	{r3, pc}

0000edf4 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    edf4:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    edf6:	f001 f938 	bl	1006a <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    edfa:	bd08      	pop	{r3, pc}

0000edfc <nrfx_clock_enable>:
{
    edfc:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    edfe:	2005      	movs	r0, #5
    ee00:	f7f4 ff52 	bl	3ca8 <arch_irq_is_enabled>
    ee04:	b138      	cbz	r0, ee16 <nrfx_clock_enable+0x1a>
    p_reg->HFCLKSRC = (uint32_t)(source);
    ee06:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    ee0a:	2201      	movs	r2, #1
    ee0c:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
    ee10:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
}
    ee14:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    ee16:	2005      	movs	r0, #5
    ee18:	f7f4 ff36 	bl	3c88 <arch_irq_enable>
    ee1c:	e7f3      	b.n	ee06 <nrfx_clock_enable+0xa>

0000ee1e <is_app_channel>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
    ee1e:	2301      	movs	r3, #1
    ee20:	4083      	lsls	r3, r0
    ee22:	f013 0fff 	tst.w	r3, #255	; 0xff
}
    ee26:	bf14      	ite	ne
    ee28:	2001      	movne	r0, #1
    ee2a:	2000      	moveq	r0, #0
    ee2c:	4770      	bx	lr

0000ee2e <_ZN6tflite21SimpleMemoryAllocatorD1Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
    ee2e:	4770      	bx	lr

0000ee30 <_ZN6tflite21SimpleMemoryAllocator20ResetTempAllocationsEv>:

void SimpleMemoryAllocator::ResetTempAllocations() { temp_ = head_; }
    ee30:	6903      	ldr	r3, [r0, #16]
    ee32:	6183      	str	r3, [r0, #24]
    ee34:	4770      	bx	lr

0000ee36 <_ZN6tflite21SimpleMemoryAllocatorD0Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
    ee36:	b510      	push	{r4, lr}
    ee38:	4604      	mov	r4, r0
    ee3a:	f001 f925 	bl	10088 <_ZdlPv>
    ee3e:	4620      	mov	r0, r4
    ee40:	bd10      	pop	{r4, pc}

0000ee42 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
    ee42:	b510      	push	{r4, lr}
    ee44:	4604      	mov	r4, r0
    : SimpleMemoryAllocator(error_reporter, buffer, buffer + buffer_size) {}
    ee46:	4413      	add	r3, r2
    ee48:	f7f7 f8f6 	bl	6038 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>
    ee4c:	4620      	mov	r0, r4
    ee4e:	bd10      	pop	{r4, pc}

0000ee50 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>:

uint8_t* SimpleMemoryAllocator::GetHeadBuffer() const { return buffer_head_; }
    ee50:	6880      	ldr	r0, [r0, #8]
    ee52:	4770      	bx	lr

0000ee54 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>:

size_t SimpleMemoryAllocator::GetTailUsedBytes() const {
  return buffer_tail_ - tail_;
}

size_t SimpleMemoryAllocator::GetAvailableMemory(size_t alignment) const {
    ee54:	b570      	push	{r4, r5, r6, lr}
    ee56:	4604      	mov	r4, r0
    ee58:	460e      	mov	r6, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
    ee5a:	6980      	ldr	r0, [r0, #24]
    ee5c:	f000 f81c 	bl	ee98 <_ZN6tflite14AlignPointerUpEPhj>
    ee60:	4605      	mov	r5, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
    ee62:	4631      	mov	r1, r6
    ee64:	6960      	ldr	r0, [r4, #20]
    ee66:	f000 f81e 	bl	eea6 <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
    ee6a:	1b40      	subs	r0, r0, r5
    ee6c:	bd70      	pop	{r4, r5, r6, pc}

0000ee6e <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
  }
  return error_reporter_;
}

int MicroErrorReporter::Report(const char* format, va_list args) {
    ee6e:	b508      	push	{r3, lr}
    ee70:	4608      	mov	r0, r1
  Log(format, args);
    ee72:	4611      	mov	r1, r2
    ee74:	f7f7 f926 	bl	60c4 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
  return 0;
}
    ee78:	2000      	movs	r0, #0
    ee7a:	bd08      	pop	{r3, pc}

0000ee7c <_Z11MicroPrintfPKcz>:
void MicroPrintf(const char* format, ...) {
    ee7c:	b40f      	push	{r0, r1, r2, r3}
    ee7e:	b500      	push	{lr}
    ee80:	b083      	sub	sp, #12
    ee82:	a904      	add	r1, sp, #16
    ee84:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, format);
    ee88:	9101      	str	r1, [sp, #4]
  Log(format, args);
    ee8a:	f7f7 f91b 	bl	60c4 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
}
    ee8e:	b003      	add	sp, #12
    ee90:	f85d eb04 	ldr.w	lr, [sp], #4
    ee94:	b004      	add	sp, #16
    ee96:	4770      	bx	lr

0000ee98 <_ZN6tflite14AlignPointerUpEPhj>:
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
    ee98:	4408      	add	r0, r1
    ee9a:	3801      	subs	r0, #1
    ee9c:	fbb0 f0f1 	udiv	r0, r0, r1
}
    eea0:	fb01 f000 	mul.w	r0, r1, r0
    eea4:	4770      	bx	lr

0000eea6 <_ZN6tflite16AlignPointerDownEPhj>:
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
    eea6:	fbb0 f0f1 	udiv	r0, r0, r1
}
    eeaa:	fb01 f000 	mul.w	r0, r1, r0
    eeae:	4770      	bx	lr

0000eeb0 <_ZN6tflite11AlignSizeUpEjj>:
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
    eeb0:	4408      	add	r0, r1
    eeb2:	3801      	subs	r0, #1
    eeb4:	fbb0 f0f1 	udiv	r0, r0, r1
}
    eeb8:	fb01 f000 	mul.w	r0, r1, r0
    eebc:	4770      	bx	lr

0000eebe <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:
  switch (type) {
    eebe:	3801      	subs	r0, #1
    eec0:	280f      	cmp	r0, #15
    eec2:	d83d      	bhi.n	ef40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x82>
    eec4:	e8df f000 	tbb	[pc, r0]
    eec8:	2820180c 	.word	0x2820180c
    eecc:	3414303c 	.word	0x3414303c
    eed0:	38100824 	.word	0x38100824
    eed4:	1c3c3c2c 	.word	0x1c3c3c2c
      *size = sizeof(int16_t);
    eed8:	2302      	movs	r3, #2
    eeda:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    eedc:	2000      	movs	r0, #0
      break;
    eede:	4770      	bx	lr
      *size = sizeof(float);
    eee0:	2304      	movs	r3, #4
    eee2:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    eee4:	2000      	movs	r0, #0
      break;
    eee6:	4770      	bx	lr
      *size = sizeof(double);
    eee8:	2308      	movs	r3, #8
    eeea:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    eeec:	2000      	movs	r0, #0
      break;
    eeee:	4770      	bx	lr
      *size = sizeof(int16_t);
    eef0:	2302      	movs	r3, #2
    eef2:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    eef4:	2000      	movs	r0, #0
      break;
    eef6:	4770      	bx	lr
      *size = sizeof(int32_t);
    eef8:	2304      	movs	r3, #4
    eefa:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    eefc:	2000      	movs	r0, #0
      break;
    eefe:	4770      	bx	lr
      *size = sizeof(uint32_t);
    ef00:	2304      	movs	r3, #4
    ef02:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ef04:	2000      	movs	r0, #0
      break;
    ef06:	4770      	bx	lr
      *size = sizeof(uint8_t);
    ef08:	2301      	movs	r3, #1
    ef0a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ef0c:	2000      	movs	r0, #0
      break;
    ef0e:	4770      	bx	lr
      *size = sizeof(int8_t);
    ef10:	2301      	movs	r3, #1
    ef12:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ef14:	2000      	movs	r0, #0
      break;
    ef16:	4770      	bx	lr
      *size = sizeof(int64_t);
    ef18:	2308      	movs	r3, #8
    ef1a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ef1c:	2000      	movs	r0, #0
      break;
    ef1e:	4770      	bx	lr
      *size = sizeof(uint64_t);
    ef20:	2308      	movs	r3, #8
    ef22:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ef24:	2000      	movs	r0, #0
      break;
    ef26:	4770      	bx	lr
      *size = sizeof(bool);
    ef28:	2301      	movs	r3, #1
    ef2a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ef2c:	2000      	movs	r0, #0
      break;
    ef2e:	4770      	bx	lr
      *size = sizeof(float) * 2;
    ef30:	2308      	movs	r3, #8
    ef32:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ef34:	2000      	movs	r0, #0
      break;
    ef36:	4770      	bx	lr
      *size = sizeof(double) * 2;
    ef38:	2310      	movs	r3, #16
    ef3a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ef3c:	2000      	movs	r0, #0
      break;
    ef3e:	4770      	bx	lr
  return kTfLiteOk;
    ef40:	2001      	movs	r0, #1
}
    ef42:	4770      	bx	lr

0000ef44 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
    ef44:	b530      	push	{r4, r5, lr}
    ef46:	b083      	sub	sp, #12
  TFLITE_DCHECK(out_bytes != nullptr);
    ef48:	b129      	cbz	r1, ef56 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x12>
    ef4a:	460d      	mov	r5, r1

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
    ef4c:	6842      	ldr	r2, [r0, #4]
    ef4e:	b1c2      	cbz	r2, ef82 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3e>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
    ef50:	2300      	movs	r3, #0
  int element_count = 1;
    ef52:	2401      	movs	r4, #1
    ef54:	e007      	b.n	ef66 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x22>
  TFLITE_DCHECK(out_bytes != nullptr);
    ef56:	f001 f8ae 	bl	100b6 <abort>
      element_count *= eval_tensor->dims->data[n];
    ef5a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    ef5e:	6849      	ldr	r1, [r1, #4]
    ef60:	fb01 f404 	mul.w	r4, r1, r4
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
    ef64:	3301      	adds	r3, #1
    ef66:	6811      	ldr	r1, [r2, #0]
    ef68:	4299      	cmp	r1, r3
    ef6a:	dcf6      	bgt.n	ef5a <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x16>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
    ef6c:	a901      	add	r1, sp, #4
    ef6e:	7a00      	ldrb	r0, [r0, #8]
    ef70:	f7ff ffa5 	bl	eebe <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
    ef74:	b918      	cbnz	r0, ef7e <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3a>
  *out_bytes = element_count * type_size;
    ef76:	9b01      	ldr	r3, [sp, #4]
    ef78:	fb03 f404 	mul.w	r4, r3, r4
    ef7c:	602c      	str	r4, [r5, #0]
  return kTfLiteOk;
}
    ef7e:	b003      	add	sp, #12
    ef80:	bd30      	pop	{r4, r5, pc}
  int element_count = 1;
    ef82:	2401      	movs	r4, #1
    ef84:	e7f2      	b.n	ef6c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x28>

0000ef86 <_ZN11flatbuffers12EndianScalarIaEET_S1_>:
}
    ef86:	4770      	bx	lr

0000ef88 <_ZN11flatbuffers10ReadScalarIaEET_PKv>:
T ReadScalar(const void *p) {
    ef88:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    ef8a:	f990 0000 	ldrsb.w	r0, [r0]
    ef8e:	f7ff fffa 	bl	ef86 <_ZN11flatbuffers12EndianScalarIaEET_S1_>
}
    ef92:	bd08      	pop	{r3, pc}

0000ef94 <_ZN11flatbuffers12EndianScalarIhEET_S1_>:
}
    ef94:	4770      	bx	lr

0000ef96 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>:
  char* p2 = end - 1;
    ef96:	3901      	subs	r1, #1
  char* p1 = start;
    ef98:	4603      	mov	r3, r0
  while (p1 < p2) {
    ef9a:	4288      	cmp	r0, r1
    ef9c:	d20a      	bcs.n	efb4 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x1e>
char* ReverseStringInPlace(char* start, char* end) {
    ef9e:	b410      	push	{r4}
    char tmp = *p1;
    efa0:	781a      	ldrb	r2, [r3, #0]
    *p1++ = *p2;
    efa2:	780c      	ldrb	r4, [r1, #0]
    efa4:	f803 4b01 	strb.w	r4, [r3], #1
    *p2-- = tmp;
    efa8:	f801 2901 	strb.w	r2, [r1], #-1
  while (p1 < p2) {
    efac:	428b      	cmp	r3, r1
    efae:	d3f7      	bcc.n	efa0 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0xa>
}
    efb0:	bc10      	pop	{r4}
    efb2:	4770      	bx	lr
    efb4:	4770      	bx	lr

0000efb6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>:
char* StrCatStr(char* main, int main_max_length, const char* to_append) {
    efb6:	b410      	push	{r4}
    efb8:	4604      	mov	r4, r0
  while (*current != 0) {
    efba:	7803      	ldrb	r3, [r0, #0]
    efbc:	b10b      	cbz	r3, efc2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0xc>
    ++current;
    efbe:	3001      	adds	r0, #1
  while (*current != 0) {
    efc0:	e7fb      	b.n	efba <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x4>
  char* current_end = main + (main_max_length - 1);
    efc2:	3901      	subs	r1, #1
    efc4:	4421      	add	r1, r4
  while ((*to_append != 0) && (current < current_end)) {
    efc6:	7813      	ldrb	r3, [r2, #0]
    efc8:	b12b      	cbz	r3, efd6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    efca:	4288      	cmp	r0, r1
    efcc:	d203      	bcs.n	efd6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    *current = *to_append;
    efce:	f800 3b01 	strb.w	r3, [r0], #1
    ++to_append;
    efd2:	3201      	adds	r2, #1
  while ((*to_append != 0) && (current < current_end)) {
    efd4:	e7f7      	b.n	efc6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x10>
  *current = 0;
    efd6:	2300      	movs	r3, #0
    efd8:	7003      	strb	r3, [r0, #0]
}
    efda:	bc10      	pop	{r4}
    efdc:	4770      	bx	lr

0000efde <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>:
char* FastUInt32ToBufferLeft(uint32_t i, char* buffer, int base) {
    efde:	b538      	push	{r3, r4, r5, lr}
    efe0:	4605      	mov	r5, r0
    efe2:	4608      	mov	r0, r1
    efe4:	460c      	mov	r4, r1
    efe6:	e008      	b.n	effa <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x1c>
      character = '0' + digit;
    efe8:	3330      	adds	r3, #48	; 0x30
    efea:	b2db      	uxtb	r3, r3
    *buffer++ = character;
    efec:	f804 3b01 	strb.w	r3, [r4], #1
    i /= base;
    eff0:	fbb5 f3f2 	udiv	r3, r5, r2
  } while (i > 0);
    eff4:	42aa      	cmp	r2, r5
    eff6:	d809      	bhi.n	f00c <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x2e>
    i /= base;
    eff8:	461d      	mov	r5, r3
    int32_t digit = i % base;
    effa:	fbb5 f3f2 	udiv	r3, r5, r2
    effe:	fb02 5313 	mls	r3, r2, r3, r5
    if (digit < 10) {
    f002:	2b09      	cmp	r3, #9
    f004:	ddf0      	ble.n	efe8 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xa>
      character = 'a' + (digit - 10);
    f006:	3357      	adds	r3, #87	; 0x57
    f008:	b2db      	uxtb	r3, r3
    f00a:	e7ef      	b.n	efec <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xe>
  *buffer = 0;
    f00c:	2300      	movs	r3, #0
    f00e:	7023      	strb	r3, [r4, #0]
  ReverseStringInPlace(start, buffer);
    f010:	4621      	mov	r1, r4
    f012:	f7ff ffc0 	bl	ef96 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>
}
    f016:	4620      	mov	r0, r4
    f018:	bd38      	pop	{r3, r4, r5, pc}

0000f01a <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>:
char* FastInt32ToBufferLeft(int32_t i, char* buffer) {
    f01a:	b508      	push	{r3, lr}
  if (i < 0) {
    f01c:	2800      	cmp	r0, #0
    f01e:	db03      	blt.n	f028 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0xe>
  return FastUInt32ToBufferLeft(u, buffer, 10);
    f020:	220a      	movs	r2, #10
    f022:	f7ff ffdc 	bl	efde <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
    f026:	bd08      	pop	{r3, pc}
    *buffer++ = '-';
    f028:	222d      	movs	r2, #45	; 0x2d
    f02a:	f801 2b01 	strb.w	r2, [r1], #1
    u = -u;
    f02e:	4240      	negs	r0, r0
    f030:	e7f6      	b.n	f020 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0x6>

0000f032 <_ZN12_GLOBAL__N_111StrCatInt32EPcii>:
char* StrCatInt32(char* main, int main_max_length, int32_t number) {
    f032:	b530      	push	{r4, r5, lr}
    f034:	b08d      	sub	sp, #52	; 0x34
    f036:	4604      	mov	r4, r0
    f038:	460d      	mov	r5, r1
  FastInt32ToBufferLeft(number, number_string);
    f03a:	4669      	mov	r1, sp
    f03c:	4610      	mov	r0, r2
    f03e:	f7ff ffec 	bl	f01a <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
  return StrCatStr(main, main_max_length, number_string);
    f042:	466a      	mov	r2, sp
    f044:	4629      	mov	r1, r5
    f046:	4620      	mov	r0, r4
    f048:	f7ff ffb5 	bl	efb6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
    f04c:	b00d      	add	sp, #52	; 0x34
    f04e:	bd30      	pop	{r4, r5, pc}

0000f050 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>:
char* StrCatUInt32(char* main, int main_max_length, uint32_t number, int base) {
    f050:	b530      	push	{r4, r5, lr}
    f052:	b08d      	sub	sp, #52	; 0x34
    f054:	4604      	mov	r4, r0
    f056:	460d      	mov	r5, r1
    f058:	4610      	mov	r0, r2
  FastUInt32ToBufferLeft(number, number_string, base);
    f05a:	461a      	mov	r2, r3
    f05c:	4669      	mov	r1, sp
    f05e:	f7ff ffbe 	bl	efde <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
  return StrCatStr(main, main_max_length, number_string);
    f062:	466a      	mov	r2, sp
    f064:	4629      	mov	r1, r5
    f066:	4620      	mov	r0, r4
    f068:	f7ff ffa5 	bl	efb6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
    f06c:	b00d      	add	sp, #52	; 0x34
    f06e:	bd30      	pop	{r4, r5, pc}

0000f070 <_ZN12_GLOBAL__N_111FormatInt32EPci>:
int FormatInt32(char* output, int32_t i) {
    f070:	b510      	push	{r4, lr}
    f072:	4604      	mov	r4, r0
    f074:	4608      	mov	r0, r1
  return static_cast<int>(FastInt32ToBufferLeft(i, output) - output);
    f076:	4621      	mov	r1, r4
    f078:	f7ff ffcf 	bl	f01a <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
}
    f07c:	1b00      	subs	r0, r0, r4
    f07e:	bd10      	pop	{r4, pc}

0000f080 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>:
int FormatUInt32(char* output, uint32_t i) {
    f080:	b510      	push	{r4, lr}
    f082:	4604      	mov	r4, r0
    f084:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
    f086:	220a      	movs	r2, #10
    f088:	4621      	mov	r1, r4
    f08a:	f7ff ffa8 	bl	efde <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
    f08e:	1b00      	subs	r0, r0, r4
    f090:	bd10      	pop	{r4, pc}

0000f092 <_ZN12_GLOBAL__N_19FormatHexEPcj>:
int FormatHex(char* output, uint32_t i) {
    f092:	b510      	push	{r4, lr}
    f094:	4604      	mov	r4, r0
    f096:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
    f098:	2210      	movs	r2, #16
    f09a:	4621      	mov	r1, r4
    f09c:	f7ff ff9f 	bl	efde <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
    f0a0:	1b00      	subs	r0, r0, r4
    f0a2:	bd10      	pop	{r4, pc}

0000f0a4 <_ZN12_GLOBAL__N_111FormatFloatEPcf>:
int FormatFloat(char* output, float i) {
    f0a4:	b510      	push	{r4, lr}
    f0a6:	4604      	mov	r4, r0
    f0a8:	4608      	mov	r0, r1
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
    f0aa:	4621      	mov	r1, r4
    f0ac:	f7f7 f8a4 	bl	61f8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>
}
    f0b0:	1b00      	subs	r0, r0, r4
    f0b2:	bd10      	pop	{r4, pc}

0000f0b4 <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "tensorflow/lite/kernels/op_macros.h"
#include "tensorflow/lite/micro/micro_error_reporter.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
    f0b4:	4602      	mov	r2, r0
  int result = 1;
  for (int i = 0; i < dims.size; ++i) {
    f0b6:	2300      	movs	r3, #0
  int result = 1;
    f0b8:	2001      	movs	r0, #1
  for (int i = 0; i < dims.size; ++i) {
    f0ba:	6811      	ldr	r1, [r2, #0]
    f0bc:	4299      	cmp	r1, r3
    f0be:	dd06      	ble.n	f0ce <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x1a>
    result *= dims.data[i];
    f0c0:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    f0c4:	6849      	ldr	r1, [r1, #4]
    f0c6:	fb01 f000 	mul.w	r0, r1, r0
  for (int i = 0; i < dims.size; ++i) {
    f0ca:	3301      	adds	r3, #1
    f0cc:	e7f5      	b.n	f0ba <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x6>
  }
  return result;
}
    f0ce:	4770      	bx	lr

0000f0d0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
    f0d0:	b538      	push	{r3, r4, r5, lr}
    f0d2:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    f0d4:	f7fe fd5c 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f0d8:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f0da:	4628      	mov	r0, r5
    f0dc:	f7fe fd5e 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f0e0:	280a      	cmp	r0, #10
    f0e2:	d90e      	bls.n	f102 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x32>
    f0e4:	f105 000a 	add.w	r0, r5, #10
    f0e8:	f7fe fd58 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    f0ec:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f0ee:	b150      	cbz	r0, f106 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x36>
    f0f0:	4620      	mov	r0, r4
    f0f2:	f7fe fd47 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    f0f6:	4420      	add	r0, r4
  if (subgraph->operators() != nullptr) {
    f0f8:	b138      	cbz	r0, f10a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x3a>
  uoffset_t size() const { return EndianScalar(length_); }
    f0fa:	6800      	ldr	r0, [r0, #0]
    f0fc:	f7fe fd41 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    f100:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f102:	2000      	movs	r0, #0
    f104:	e7f2      	b.n	f0ec <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x1c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f106:	2000      	movs	r0, #0
    f108:	e7f6      	b.n	f0f8 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x28>
    return 0;
    f10a:	2000      	movs	r0, #0
    f10c:	e7f8      	b.n	f100 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x30>

0000f10e <_ZN11flatbuffers10ReadScalarIhEET_PKv>:
T ReadScalar(const void *p) {
    f10e:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    f110:	7800      	ldrb	r0, [r0, #0]
    f112:	f7ff ff3f 	bl	ef94 <_ZN11flatbuffers12EndianScalarIhEET_S1_>
}
    f116:	bd08      	pop	{r3, pc}

0000f118 <_ZN11flatbuffers12EndianScalarIxEET_S1_>:
}
    f118:	4770      	bx	lr

0000f11a <_ZN11flatbuffers12EndianScalarIfEET_S1_>:
    f11a:	4770      	bx	lr

0000f11c <_ZN6tflite10MicroGraphD1Ev>:
MicroGraph::~MicroGraph() {}
    f11c:	4770      	bx	lr

0000f11e <_ZN6tflite10MicroGraphD0Ev>:
    f11e:	b510      	push	{r4, lr}
    f120:	4604      	mov	r4, r0
    f122:	f000 ffb1 	bl	10088 <_ZdlPv>
    f126:	4620      	mov	r0, r4
    f128:	bd10      	pop	{r4, pc}

0000f12a <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:
  subgraph_allocations_ = subgraph_allocations;
    f12a:	6101      	str	r1, [r0, #16]
}
    f12c:	4770      	bx	lr

0000f12e <_ZN6tflite10MicroGraph13InitSubgraphsEv>:
TfLiteStatus MicroGraph::InitSubgraphs() {
    f12e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f132:	4606      	mov	r6, r0
  int previous_subgraph_idx = current_subgraph_index_;
    f134:	f8d0 9014 	ldr.w	r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f138:	2700      	movs	r7, #0
    f13a:	e017      	b.n	f16c <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3e>
        init_data = reinterpret_cast<const char*>(node->builtin_data);
    f13c:	6961      	ldr	r1, [r4, #20]
        init_data_size = 0;
    f13e:	2200      	movs	r2, #0
      if (registration->init) {
    f140:	681b      	ldr	r3, [r3, #0]
    f142:	b113      	cbz	r3, f14a <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1c>
            registration->init(context_, init_data, init_data_size);
    f144:	6870      	ldr	r0, [r6, #4]
    f146:	4798      	blx	r3
        node->user_data =
    f148:	6120      	str	r0, [r4, #16]
    for (size_t i = 0; i < operators_size; ++i) {
    f14a:	3501      	adds	r5, #1
    f14c:	4545      	cmp	r5, r8
    f14e:	d20c      	bcs.n	f16a <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3c>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    f150:	6933      	ldr	r3, [r6, #16]
    f152:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
    f156:	242c      	movs	r4, #44	; 0x2c
    f158:	fb04 3405 	mla	r4, r4, r5, r3
      const TfLiteRegistration* registration =
    f15c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
    f15e:	695a      	ldr	r2, [r3, #20]
    f160:	2a20      	cmp	r2, #32
    f162:	d1eb      	bne.n	f13c <_ZN6tflite10MicroGraph13InitSubgraphsEv+0xe>
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
    f164:	69a1      	ldr	r1, [r4, #24]
        init_data_size = node->custom_initial_data_size;
    f166:	69e2      	ldr	r2, [r4, #28]
    f168:	e7ea      	b.n	f140 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x12>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f16a:	3701      	adds	r7, #1
    f16c:	69b3      	ldr	r3, [r6, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    f16e:	6818      	ldr	r0, [r3, #0]
    f170:	f7fe fd07 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    f174:	4287      	cmp	r7, r0
    f176:	d207      	bcs.n	f188 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x5a>
    current_subgraph_index_ = subgraph_idx;
    f178:	6177      	str	r7, [r6, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    f17a:	4639      	mov	r1, r7
    f17c:	68b0      	ldr	r0, [r6, #8]
    f17e:	f7f7 f991 	bl	64a4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    f182:	4680      	mov	r8, r0
    for (size_t i = 0; i < operators_size; ++i) {
    f184:	2500      	movs	r5, #0
    f186:	e7e1      	b.n	f14c <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1e>
  current_subgraph_index_ = previous_subgraph_idx;
    f188:	f8c6 9014 	str.w	r9, [r6, #20]
}
    f18c:	2000      	movs	r0, #0
    f18e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000f192 <_ZN6tflite10MicroGraph13FreeSubgraphsEv>:
TfLiteStatus MicroGraph::FreeSubgraphs() {
    f192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f196:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
    f198:	f8d0 8014 	ldr.w	r8, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f19c:	2600      	movs	r6, #0
    f19e:	e013      	b.n	f1c8 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x36>
    for (size_t i = 0; i < operators_size; ++i) {
    f1a0:	3401      	adds	r4, #1
    f1a2:	42bc      	cmp	r4, r7
    f1a4:	d20f      	bcs.n	f1c6 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x34>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    f1a6:	692b      	ldr	r3, [r5, #16]
    f1a8:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
    f1ac:	232c      	movs	r3, #44	; 0x2c
    f1ae:	fb03 2304 	mla	r3, r3, r4, r2
      const TfLiteRegistration* registration =
    f1b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      if (registration != nullptr && registration->free != nullptr) {
    f1b4:	2a00      	cmp	r2, #0
    f1b6:	d0f3      	beq.n	f1a0 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
    f1b8:	6852      	ldr	r2, [r2, #4]
    f1ba:	2a00      	cmp	r2, #0
    f1bc:	d0f0      	beq.n	f1a0 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
        registration->free(context_, node->user_data);
    f1be:	6919      	ldr	r1, [r3, #16]
    f1c0:	6868      	ldr	r0, [r5, #4]
    f1c2:	4790      	blx	r2
    f1c4:	e7ec      	b.n	f1a0 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f1c6:	3601      	adds	r6, #1
    f1c8:	69ab      	ldr	r3, [r5, #24]
    f1ca:	6818      	ldr	r0, [r3, #0]
    f1cc:	f7fe fcd9 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    f1d0:	4286      	cmp	r6, r0
    f1d2:	d207      	bcs.n	f1e4 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x52>
    current_subgraph_index_ = subgraph_idx;
    f1d4:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    f1d6:	4631      	mov	r1, r6
    f1d8:	68a8      	ldr	r0, [r5, #8]
    f1da:	f7f7 f963 	bl	64a4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    f1de:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
    f1e0:	2400      	movs	r4, #0
    f1e2:	e7de      	b.n	f1a2 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x10>
  current_subgraph_index_ = previous_subgraph_idx;
    f1e4:	f8c5 8014 	str.w	r8, [r5, #20]
}
    f1e8:	2000      	movs	r0, #0
    f1ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000f1ee <_ZN6tflite10MicroGraph12NumSubgraphsEv>:
int MicroGraph::NumSubgraphs() { return model_->subgraphs()->size(); }
    f1ee:	b538      	push	{r3, r4, r5, lr}
    f1f0:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    f1f2:	4620      	mov	r0, r4
    f1f4:	f7fe fccc 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f1f8:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f1fa:	4628      	mov	r0, r5
    f1fc:	f7fe fcce 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f200:	2808      	cmp	r0, #8
    f202:	d90d      	bls.n	f220 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x32>
    f204:	f105 0008 	add.w	r0, r5, #8
    f208:	f7fe fcc8 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    f20c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f20e:	b148      	cbz	r0, f224 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x36>
    f210:	4620      	mov	r0, r4
    f212:	f7fe fcb7 	bl	db84 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    f216:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    f218:	6820      	ldr	r0, [r4, #0]
    f21a:	f7fe fcb2 	bl	db82 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    f21e:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f220:	2000      	movs	r0, #0
    f222:	e7f3      	b.n	f20c <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f224:	2400      	movs	r4, #0
    f226:	e7f7      	b.n	f218 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x2a>

0000f228 <_ZN6tflite16MicroInterpreter24AllocatePersistentBufferEP13TfLiteContextj>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
  return graph_.ResetVariableTensors();
}

void* MicroInterpreter::AllocatePersistentBuffer(TfLiteContext* ctx,
                                                 size_t bytes) {
    f228:	b508      	push	{r3, lr}
  return reinterpret_cast<MicroInterpreter*>(ctx->impl_)
    f22a:	68c3      	ldr	r3, [r0, #12]
      ->allocator_.AllocatePersistentBuffer(bytes);
    f22c:	6e98      	ldr	r0, [r3, #104]	; 0x68
    f22e:	6803      	ldr	r3, [r0, #0]
    f230:	68db      	ldr	r3, [r3, #12]
    f232:	4798      	blx	r3
}
    f234:	bd08      	pop	{r3, pc}

0000f236 <_ZN6tflite16MicroInterpreter16GetScratchBufferEP13TfLiteContexti>:
  return interpreter->allocator_.RequestScratchBufferInArena(
      bytes, interpreter->graph_.GetCurrentSubgraphIndex(), buffer_idx);
}

void* MicroInterpreter::GetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  MicroInterpreter* interpreter =
    f236:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(ctx->impl_);
  ScratchBufferHandle* handle =
      interpreter->scratch_buffer_handles_ + buffer_idx;
    f238:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  return handle->data;
}
    f23c:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
    f240:	4770      	bx	lr

0000f242 <_ZN6tflite16MicroInterpreter9GetTensorEPK13TfLiteContexti>:
  va_end(args);
#endif
}

TfLiteTensor* MicroInterpreter::GetTensor(const struct TfLiteContext* context,
                                          int tensor_idx) {
    f242:	b570      	push	{r4, r5, r6, lr}
    f244:	b082      	sub	sp, #8
    f246:	460b      	mov	r3, r1
  MicroInterpreter* interpreter =
    f248:	68c4      	ldr	r4, [r0, #12]
      static_cast<MicroInterpreter*>(context->impl_);
  return interpreter->allocator_.AllocateTempTfLiteTensor(
    f24a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
      interpreter->model_, interpreter->graph_.GetAllocations(), tensor_idx,
      interpreter->get_subgraph_index());
    f24c:	6802      	ldr	r2, [r0, #0]
    f24e:	6855      	ldr	r5, [r2, #4]
    f250:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
    f252:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
  return interpreter->allocator_.AllocateTempTfLiteTensor(
    f256:	6821      	ldr	r1, [r4, #0]
    f258:	9600      	str	r6, [sp, #0]
    f25a:	47a8      	blx	r5
}
    f25c:	b002      	add	sp, #8
    f25e:	bd70      	pop	{r4, r5, r6, pc}

0000f260 <_ZN6tflite16MicroInterpreter13GetEvalTensorEPK13TfLiteContexti>:

TfLiteEvalTensor* MicroInterpreter::GetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  MicroInterpreter* interpreter =
    f260:	68c2      	ldr	r2, [r0, #12]
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    f262:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
    f264:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  return &interpreter->graph_
              .GetAllocations()[interpreter->get_subgraph_index()]
    f268:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
              .tensors[tensor_idx];
    f26c:	6858      	ldr	r0, [r3, #4]
    f26e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
    f272:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    f276:	4770      	bx	lr

0000f278 <_ZN6tflite16MicroInterpreter8GetGraphEP13TfLiteContextPP14TfLiteIntArray>:

TfLiteStatus MicroInterpreter::GetGraph(struct TfLiteContext* context,
                                        TfLiteIntArray** args) {
  MicroInterpreter* interpreter =
    f278:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  *args = reinterpret_cast<TfLiteIntArray*>(&interpreter->graph_);
    f27a:	336c      	adds	r3, #108	; 0x6c
    f27c:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
}
    f27e:	2000      	movs	r0, #0
    f280:	4770      	bx	lr

0000f282 <_ZN6tflite16MicroInterpreter27RequestScratchBufferInArenaEP13TfLiteContextjPi>:
                                                           int* buffer_idx) {
    f282:	b508      	push	{r3, lr}
    f284:	4613      	mov	r3, r2
  MicroInterpreter* interpreter =
    f286:	68c0      	ldr	r0, [r0, #12]
  return interpreter->allocator_.RequestScratchBufferInArena(
    f288:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
    f28c:	6e80      	ldr	r0, [r0, #104]	; 0x68
    f28e:	f7f8 faa7 	bl	77e0 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>
}
    f292:	bd08      	pop	{r3, pc}

0000f294 <_ZN6tflite16MicroInterpreter13ReportOpErrorEP13TfLiteContextPKcz>:
                                     const char* format, ...) {
    f294:	b40e      	push	{r1, r2, r3}
    f296:	b500      	push	{lr}
    f298:	b082      	sub	sp, #8
    f29a:	aa03      	add	r2, sp, #12
    f29c:	f852 1b04 	ldr.w	r1, [r2], #4
  MicroInterpreter* interpreter =
    f2a0:	68c3      	ldr	r3, [r0, #12]
  va_start(args, format);
    f2a2:	9201      	str	r2, [sp, #4]
  TF_LITE_REPORT_ERROR(interpreter->error_reporter_, format, args);
    f2a4:	6898      	ldr	r0, [r3, #8]
    f2a6:	6803      	ldr	r3, [r0, #0]
    f2a8:	689b      	ldr	r3, [r3, #8]
    f2aa:	4798      	blx	r3
}
    f2ac:	b002      	add	sp, #8
    f2ae:	f85d eb04 	ldr.w	lr, [sp], #4
    f2b2:	b003      	add	sp, #12
    f2b4:	4770      	bx	lr

0000f2b6 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>:
MicroInterpreter::MicroInterpreter(const Model* model,
    f2b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f2ba:	4604      	mov	r4, r0
    f2bc:	460d      	mov	r5, r1
    f2be:	461e      	mov	r6, r3
    f2c0:	f8dd 801c 	ldr.w	r8, [sp, #28]
      output_tensors_(nullptr) {
    f2c4:	6001      	str	r1, [r0, #0]
    f2c6:	6042      	str	r2, [r0, #4]
    f2c8:	f8c0 8008 	str.w	r8, [r0, #8]
    f2cc:	f100 070c 	add.w	r7, r0, #12
    f2d0:	225c      	movs	r2, #92	; 0x5c
    f2d2:	2100      	movs	r1, #0
    f2d4:	4638      	mov	r0, r7
    f2d6:	f000 ff14 	bl	10102 <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size,
    f2da:	4642      	mov	r2, r8
    f2dc:	9906      	ldr	r1, [sp, #24]
    f2de:	4630      	mov	r0, r6
    f2e0:	f000 f90a 	bl	f4f8 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>
    f2e4:	4603      	mov	r3, r0
      output_tensors_(nullptr) {
    f2e6:	66a0      	str	r0, [r4, #104]	; 0x68
    f2e8:	462a      	mov	r2, r5
    f2ea:	4639      	mov	r1, r7
    f2ec:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    f2f0:	f7f7 f9ce 	bl	6690 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>
    f2f4:	2300      	movs	r3, #0
    f2f6:	f884 3088 	strb.w	r3, [r4, #136]	; 0x88
    f2fa:	2201      	movs	r2, #1
    f2fc:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
    f300:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    f304:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    f308:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  Init(profiler);
    f30c:	9908      	ldr	r1, [sp, #32]
    f30e:	4620      	mov	r0, r4
    f310:	f7f7 fc4e 	bl	6bb0 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>
}
    f314:	4620      	mov	r0, r4
    f316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000f31a <_ZN6tflite16MicroInterpreterD1Ev>:
MicroInterpreter::~MicroInterpreter() {
    f31a:	b510      	push	{r4, lr}
    f31c:	4604      	mov	r4, r0
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    f31e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  if (graph_.GetAllocations() != nullptr) {
    f320:	b113      	cbz	r3, f328 <_ZN6tflite16MicroInterpreterD1Ev+0xe>
    graph_.FreeSubgraphs();
    f322:	306c      	adds	r0, #108	; 0x6c
    f324:	f7ff ff35 	bl	f192 <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
MicroInterpreter::~MicroInterpreter() {
    f328:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    f32c:	f7ff fef6 	bl	f11c <_ZN6tflite10MicroGraphD1Ev>
}
    f330:	4620      	mov	r0, r4
    f332:	bd10      	pop	{r4, pc}

0000f334 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
    f334:	b508      	push	{r3, lr}
  return graph_.ResetVariableTensors();
    f336:	306c      	adds	r0, #108	; 0x6c
    f338:	f7f7 fb46 	bl	69c8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>
}
    f33c:	bd08      	pop	{r3, pc}

0000f33e <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
  void* Allocate(size_t size, size_t alignment_hint) override {
    f33e:	b508      	push	{r3, lr}
    return memory_allocator_->AllocateFromTail(size, alignment_hint);
    f340:	6840      	ldr	r0, [r0, #4]
    f342:	6803      	ldr	r3, [r0, #0]
    f344:	68db      	ldr	r3, [r3, #12]
    f346:	4798      	blx	r3
  }
    f348:	bd08      	pop	{r3, pc}

0000f34a <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  }
    f34a:	4770      	bx	lr

0000f34c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle* scratch_buffer_handles) {
    f34c:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
    f34e:	6844      	ldr	r4, [r0, #4]
    f350:	6843      	ldr	r3, [r0, #4]
    f352:	6885      	ldr	r5, [r0, #8]
    f354:	441d      	add	r5, r3
    f356:	42a5      	cmp	r5, r4
    f358:	d91a      	bls.n	f390 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x44>
        &(scratch_buffer_requests[i - tensor_count_]);
    f35a:	1ae3      	subs	r3, r4, r3
    internal::ScratchBufferRequest* current_request =
    f35c:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
    ScratchBufferHandle* current_handle =
    f360:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    AllocationInfo* current = &info_[i];
    f364:	6806      	ldr	r6, [r0, #0]
    f366:	eb04 0744 	add.w	r7, r4, r4, lsl #1
    f36a:	eb06 05c7 	add.w	r5, r6, r7, lsl #3
    current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
    f36e:	f8c5 e004 	str.w	lr, [r5, #4]
    current->bytes = current_request->bytes;
    f372:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    f376:	f846 3037 	str.w	r3, [r6, r7, lsl #3]
    current->first_created = current_request->node_idx;
    f37a:	f8dc 3004 	ldr.w	r3, [ip, #4]
    f37e:	60ab      	str	r3, [r5, #8]
    current->last_used = current_request->node_idx;
    f380:	60eb      	str	r3, [r5, #12]
    current->offline_offset = kOnlinePlannedBuffer;
    f382:	f04f 33ff 	mov.w	r3, #4294967295
    f386:	612b      	str	r3, [r5, #16]
    current->needs_allocating = true;
    f388:	2301      	movs	r3, #1
    f38a:	752b      	strb	r3, [r5, #20]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
    f38c:	441c      	add	r4, r3
    f38e:	e7df      	b.n	f350 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x4>
}
    f390:	2000      	movs	r0, #0
    f392:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000f394 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
    f394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f398:	b085      	sub	sp, #20
    f39a:	9001      	str	r0, [sp, #4]
    f39c:	4688      	mov	r8, r1
    f39e:	4693      	mov	fp, r2
    f3a0:	461f      	mov	r7, r3
    f3a2:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f3a6:	2400      	movs	r4, #0
  int planner_index = 0;
    f3a8:	4626      	mov	r6, r4
    f3aa:	e000      	b.n	f3ae <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x1a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f3ac:	3401      	adds	r4, #1
    f3ae:	454c      	cmp	r4, r9
    f3b0:	d21a      	bcs.n	f3e8 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x54>
    const AllocationInfo* current = &allocation_info[i];
    f3b2:	eb04 0544 	add.w	r5, r4, r4, lsl #1
    f3b6:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
    if (current->needs_allocating) {
    f3ba:	7d2b      	ldrb	r3, [r5, #20]
    f3bc:	2b00      	cmp	r3, #0
    f3be:	d0f5      	beq.n	f3ac <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
      int offset = -1;
    f3c0:	f04f 33ff 	mov.w	r3, #4294967295
    f3c4:	9303      	str	r3, [sp, #12]
      TF_LITE_ENSURE_STATUS(
    f3c6:	f8d8 3000 	ldr.w	r3, [r8]
    f3ca:	f8d3 a014 	ldr.w	sl, [r3, #20]
    f3ce:	ab03      	add	r3, sp, #12
    f3d0:	4632      	mov	r2, r6
    f3d2:	9901      	ldr	r1, [sp, #4]
    f3d4:	4640      	mov	r0, r8
    f3d6:	47d0      	blx	sl
    f3d8:	4603      	mov	r3, r0
    f3da:	b930      	cbnz	r0, f3ea <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x56>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
    f3dc:	686a      	ldr	r2, [r5, #4]
    f3de:	9b03      	ldr	r3, [sp, #12]
    f3e0:	445b      	add	r3, fp
    f3e2:	6013      	str	r3, [r2, #0]
      ++planner_index;
    f3e4:	3601      	adds	r6, #1
    f3e6:	e7e1      	b.n	f3ac <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
  return kTfLiteOk;
    f3e8:	2300      	movs	r3, #0
}
    f3ea:	4618      	mov	r0, r3
    f3ec:	b005      	add	sp, #20
    f3ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000f3f2 <_ZN6tflite14MicroAllocatorD1Ev>:
MicroAllocator::~MicroAllocator() {}
    f3f2:	4770      	bx	lr

0000f3f4 <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
    f3f4:	b508      	push	{r3, lr}
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
    f3f6:	6840      	ldr	r0, [r0, #4]
    f3f8:	6803      	ldr	r3, [r0, #0]
    f3fa:	68db      	ldr	r3, [r3, #12]
    f3fc:	2210      	movs	r2, #16
    f3fe:	4798      	blx	r3
}
    f400:	bd08      	pop	{r3, pc}

0000f402 <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
void MicroAllocator::ResetTempAllocations() {
    f402:	b508      	push	{r3, lr}
  memory_allocator_->ResetTempAllocations();
    f404:	6840      	ldr	r0, [r0, #4]
    f406:	6803      	ldr	r3, [r0, #0]
    f408:	695b      	ldr	r3, [r3, #20]
    f40a:	4798      	blx	r3
}
    f40c:	bd08      	pop	{r3, pc}

0000f40e <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
    f40e:	b508      	push	{r3, lr}
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
    f410:	6840      	ldr	r0, [r0, #4]
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
    f412:	6803      	ldr	r3, [r0, #0]
    f414:	68db      	ldr	r3, [r3, #12]
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
    f416:	2204      	movs	r2, #4
    f418:	2140      	movs	r1, #64	; 0x40
    f41a:	4798      	blx	r3
}
    f41c:	bd08      	pop	{r3, pc}

0000f41e <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
    f41e:	4770      	bx	lr

0000f420 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
    f420:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
    f422:	b161      	cbz	r1, f43e <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>
    f424:	4613      	mov	r3, r2
    f426:	460c      	mov	r4, r1

  if (scratch_buffer_request_count_ == 0) {
    f428:	6942      	ldr	r2, [r0, #20]
    f42a:	b132      	cbz	r2, f43a <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1a>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      memory_allocator_->AllocateFromTail(
    f42c:	6840      	ldr	r0, [r0, #4]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));
    f42e:	6802      	ldr	r2, [r0, #0]
    f430:	68d5      	ldr	r5, [r2, #12]
      memory_allocator_->AllocateFromTail(
    f432:	2204      	movs	r2, #4
    f434:	0099      	lsls	r1, r3, #2
    f436:	47a8      	blx	r5
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
    f438:	6020      	str	r0, [r4, #0]

  return kTfLiteOk;
}
    f43a:	2000      	movs	r0, #0
    f43c:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
    f43e:	f000 fe3a 	bl	100b6 <abort>

0000f442 <_ZN6tflite14MicroAllocatorD0Ev>:
MicroAllocator::~MicroAllocator() {}
    f442:	b510      	push	{r4, lr}
    f444:	4604      	mov	r4, r0
    f446:	f000 fe1f 	bl	10088 <_ZdlPv>
    f44a:	4620      	mov	r0, r4
    f44c:	bd10      	pop	{r4, pc}

0000f44e <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
    f44e:	b510      	push	{r4, lr}
    f450:	4604      	mov	r4, r0
    f452:	f000 fe19 	bl	10088 <_ZdlPv>
    f456:	4620      	mov	r0, r4
    f458:	bd10      	pop	{r4, pc}

0000f45a <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
    f45a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f45e:	b082      	sub	sp, #8
    f460:	4682      	mov	sl, r0
    f462:	4689      	mov	r9, r1
    f464:	4617      	mov	r7, r2
    f466:	4698      	mov	r8, r3
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f468:	2500      	movs	r5, #0
    f46a:	e00a      	b.n	f482 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x28>
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(
    f46c:	68e1      	ldr	r1, [r4, #12]
    f46e:	9301      	str	r3, [sp, #4]
    f470:	9100      	str	r1, [sp, #0]
    f472:	68a3      	ldr	r3, [r4, #8]
    f474:	4651      	mov	r1, sl
    f476:	4648      	mov	r0, r9
    f478:	f000 f8c9 	bl	f60e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>
    f47c:	4603      	mov	r3, r0
    f47e:	bb08      	cbnz	r0, f4c4 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f480:	3501      	adds	r5, #1
    f482:	4545      	cmp	r5, r8
    f484:	d21d      	bcs.n	f4c2 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x68>
    const AllocationInfo* current = &allocation_info[i];
    f486:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    f48a:	00e3      	lsls	r3, r4, #3
    f48c:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
    if (current->needs_allocating) {
    f490:	7d26      	ldrb	r6, [r4, #20]
    f492:	2e00      	cmp	r6, #0
    f494:	d0f4      	beq.n	f480 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
          AlignSizeUp(current->bytes, kBufferAlignment);
    f496:	2110      	movs	r1, #16
    f498:	58f8      	ldr	r0, [r7, r3]
    f49a:	f7ff fd09 	bl	eeb0 <_ZN6tflite11AlignSizeUpEjj>
    f49e:	4602      	mov	r2, r0
      if (current->offline_offset == kOnlinePlannedBuffer) {
    f4a0:	6923      	ldr	r3, [r4, #16]
    f4a2:	f1b3 3fff 	cmp.w	r3, #4294967295
    f4a6:	d1e1      	bne.n	f46c <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x12>
        TF_LITE_ENSURE_STATUS(
    f4a8:	f8d9 3000 	ldr.w	r3, [r9]
    f4ac:	689e      	ldr	r6, [r3, #8]
    f4ae:	68e3      	ldr	r3, [r4, #12]
    f4b0:	9300      	str	r3, [sp, #0]
    f4b2:	68a3      	ldr	r3, [r4, #8]
    f4b4:	4651      	mov	r1, sl
    f4b6:	4648      	mov	r0, r9
    f4b8:	47b0      	blx	r6
    f4ba:	4603      	mov	r3, r0
    f4bc:	2800      	cmp	r0, #0
    f4be:	d0df      	beq.n	f480 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
    f4c0:	e000      	b.n	f4c4 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  return kTfLiteOk;
    f4c2:	2300      	movs	r3, #0
}
    f4c4:	4618      	mov	r0, r3
    f4c6:	b002      	add	sp, #8
    f4c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0000f4cc <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
    f4cc:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(memory_allocator != nullptr);
    f4ce:	b178      	cbz	r0, f4f0 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x24>
    f4d0:	460c      	mov	r4, r1
    f4d2:	4605      	mov	r5, r0
  TFLITE_DCHECK(error_reporter != nullptr);
    f4d4:	b171      	cbz	r1, f4f4 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x28>
      sizeof(MicroAllocator), alignof(MicroAllocator));
    f4d6:	6803      	ldr	r3, [r0, #0]
    f4d8:	68db      	ldr	r3, [r3, #12]
  uint8_t* allocator_buffer = memory_allocator->AllocateFromTail(
    f4da:	2204      	movs	r2, #4
    f4dc:	211c      	movs	r1, #28
    f4de:	4798      	blx	r3
      new (allocator_buffer) MicroAllocator(memory_allocator, error_reporter);
    f4e0:	4606      	mov	r6, r0
    f4e2:	b118      	cbz	r0, f4ec <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x20>
    f4e4:	4622      	mov	r2, r4
    f4e6:	4629      	mov	r1, r5
    f4e8:	f7f8 f96c 	bl	77c4 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
    f4ec:	4630      	mov	r0, r6
    f4ee:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(memory_allocator != nullptr);
    f4f0:	f000 fde1 	bl	100b6 <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
    f4f4:	f000 fddf 	bl	100b6 <abort>

0000f4f8 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
    f4f8:	b570      	push	{r4, r5, r6, lr}
    f4fa:	4604      	mov	r4, r0
    f4fc:	460e      	mov	r6, r1
    f4fe:	4615      	mov	r5, r2
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
    f500:	2110      	movs	r1, #16
    f502:	f7ff fcc9 	bl	ee98 <_ZN6tflite14AlignPointerUpEPhj>
    f506:	4601      	mov	r1, r0
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
    f508:	4434      	add	r4, r6
  return Create(SimpleMemoryAllocator::Create(error_reporter, aligned_arena,
    f50a:	1a22      	subs	r2, r4, r0
    f50c:	4628      	mov	r0, r5
    f50e:	f7f6 fda1 	bl	6054 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>
    f512:	4629      	mov	r1, r5
    f514:	f7ff ffda 	bl	f4cc <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
    f518:	bd70      	pop	{r4, r5, r6, pc}

0000f51a <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>:

TfLiteStatus MicroAllocator::InitScratchBufferData() {
    f51a:	b508      	push	{r3, lr}
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
    f51c:	2300      	movs	r3, #0
    f51e:	6143      	str	r3, [r0, #20]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    f520:	6840      	ldr	r0, [r0, #4]
    f522:	6803      	ldr	r3, [r0, #0]
    f524:	689b      	ldr	r3, [r3, #8]
    f526:	2204      	movs	r2, #4
    f528:	2160      	movs	r1, #96	; 0x60
    f52a:	4798      	blx	r3
      sizeof(internal::ScratchBufferRequest) * kMaxScratchBuffersPerOp,
      alignof(internal::ScratchBufferRequest)));

  return kTfLiteOk;
}
    f52c:	bd08      	pop	{r3, pc}

0000f52e <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>:

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
    f52e:	b508      	push	{r3, lr}
  return reinterpret_cast<internal::ScratchBufferRequest*>(
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
    f530:	6840      	ldr	r0, [r0, #4]
    f532:	f7ff fc8d 	bl	ee50 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
    f536:	2104      	movs	r1, #4
    f538:	f7ff fcae 	bl	ee98 <_ZN6tflite14AlignPointerUpEPhj>
                     alignof(internal::ScratchBufferRequest)));
}
    f53c:	bd08      	pop	{r3, pc}

0000f53e <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
    f53e:	b570      	push	{r4, r5, r6, lr}
    f540:	4605      	mov	r5, r0
    f542:	460e      	mov	r6, r1
  ResetTempAllocations();
    f544:	6803      	ldr	r3, [r0, #0]
    f546:	689b      	ldr	r3, [r3, #8]
    f548:	4798      	blx	r3
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
    f54a:	4628      	mov	r0, r5
    f54c:	f7ff ffef 	bl	f52e <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    f550:	2300      	movs	r3, #0
    f552:	e000      	b.n	f556 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x18>
    f554:	3301      	adds	r3, #1
    f556:	6969      	ldr	r1, [r5, #20]
    f558:	4299      	cmp	r1, r3
    f55a:	d907      	bls.n	f56c <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x2e>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
    f55c:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
    f560:	6854      	ldr	r4, [r2, #4]
    f562:	f1b4 3fff 	cmp.w	r4, #4294967295
    f566:	d1f5      	bne.n	f554 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
      requests[i].node_idx = node_id;
    f568:	6056      	str	r6, [r2, #4]
    f56a:	e7f3      	b.n	f554 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    f56c:	6868      	ldr	r0, [r5, #4]
    f56e:	6803      	ldr	r3, [r0, #0]
    f570:	689b      	ldr	r3, [r3, #8]
    f572:	310c      	adds	r1, #12
    f574:	2204      	movs	r2, #4
    f576:	00c9      	lsls	r1, r1, #3
    f578:	4798      	blx	r3
}
    f57a:	bd70      	pop	{r4, r5, r6, pc}

0000f57c <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:
      memory_allocator_, error_reporter_, flatbuffer_array, result);
}

BuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
  return builtin_data_allocator_;
}
    f57c:	6880      	ldr	r0, [r0, #8]
    f57e:	4770      	bx	lr

0000f580 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
    f580:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
    f582:	b119      	cbz	r1, f58c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f584:	b122      	cbz	r2, f590 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
    f586:	601a      	str	r2, [r3, #0]
}
    f588:	2000      	movs	r0, #0
    f58a:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    f58c:	f000 fd93 	bl	100b6 <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f590:	f000 fd91 	bl	100b6 <abort>

0000f594 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>:
    TfLiteIntArray** result) {
    f594:	b508      	push	{r3, lr}
    f596:	4613      	mov	r3, r2
  return internal::FlatBufferVectorToTfLiteTypeArray(
    f598:	460a      	mov	r2, r1
    f59a:	68c1      	ldr	r1, [r0, #12]
    f59c:	6840      	ldr	r0, [r0, #4]
    f59e:	f7ff ffef 	bl	f580 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
}
    f5a2:	bd08      	pop	{r3, pc}

0000f5a4 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
    f5a4:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
    f5a6:	b119      	cbz	r1, f5b0 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f5a8:	b122      	cbz	r2, f5b4 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
    f5aa:	601a      	str	r2, [r3, #0]
}
    f5ac:	2000      	movs	r0, #0
    f5ae:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    f5b0:	f000 fd81 	bl	100b6 <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f5b4:	f000 fd7f 	bl	100b6 <abort>

0000f5b8 <_ZN6tflite19GreedyMemoryPlannerD1Ev>:
}
    f5b8:	4770      	bx	lr

0000f5ba <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
    f5ba:	6880      	ldr	r0, [r0, #8]
    f5bc:	4770      	bx	lr

0000f5be <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
    f5be:	b510      	push	{r4, lr}
    f5c0:	4604      	mov	r4, r0
}
    f5c2:	f000 fd61 	bl	10088 <_ZdlPv>
    f5c6:	4620      	mov	r0, r4
    f5c8:	bd10      	pop	{r4, pc}

0000f5ca <_ZN6tflite18ReverseSortInPlaceEPiS0_i>:
void ReverseSortInPlace(int* values, int* ids, int size) {
    f5ca:	b4f0      	push	{r4, r5, r6, r7}
    for (int i = 1; i < size; ++i) {
    f5cc:	2301      	movs	r3, #1
    any_swapped = false;
    f5ce:	2700      	movs	r7, #0
    f5d0:	e000      	b.n	f5d4 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xa>
    for (int i = 1; i < size; ++i) {
    f5d2:	3301      	adds	r3, #1
    f5d4:	4293      	cmp	r3, r2
    f5d6:	da16      	bge.n	f606 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x3c>
      if (values[i - 1] < values[i]) {
    f5d8:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
    f5dc:	3c01      	subs	r4, #1
    f5de:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    f5e2:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
    f5e6:	42b5      	cmp	r5, r6
    f5e8:	daf3      	bge.n	f5d2 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
        values[i - 1] = values[i];
    f5ea:	f840 6024 	str.w	r6, [r0, r4, lsl #2]
        values[i] = value_temp;
    f5ee:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
        const int id_temp = ids[i - 1];
    f5f2:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
        ids[i - 1] = ids[i];
    f5f6:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
    f5fa:	f841 6024 	str.w	r6, [r1, r4, lsl #2]
        ids[i] = id_temp;
    f5fe:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
        any_swapped = true;
    f602:	2701      	movs	r7, #1
    f604:	e7e5      	b.n	f5d2 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
  do {
    f606:	2f00      	cmp	r7, #0
    f608:	d1e0      	bne.n	f5cc <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x2>
}
    f60a:	bcf0      	pop	{r4, r5, r6, r7}
    f60c:	4770      	bx	lr

0000f60e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>:
    int last_time_used, int offline_offset) {
    f60e:	b570      	push	{r4, r5, r6, lr}
    f610:	b082      	sub	sp, #8
  BufferRequirements* current = &requirements_[buffer_count_];
    f612:	68c5      	ldr	r5, [r0, #12]
    f614:	6886      	ldr	r6, [r0, #8]
    f616:	eb05 1506 	add.w	r5, r5, r6, lsl #4
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
    f61a:	6804      	ldr	r4, [r0, #0]
    f61c:	68a4      	ldr	r4, [r4, #8]
    f61e:	9e06      	ldr	r6, [sp, #24]
    f620:	9600      	str	r6, [sp, #0]
    f622:	47a0      	blx	r4
    f624:	b918      	cbnz	r0, f62e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x20>
  current->offline_offset = offline_offset;
    f626:	9b07      	ldr	r3, [sp, #28]
    f628:	606b      	str	r3, [r5, #4]
}
    f62a:	b002      	add	sp, #8
    f62c:	bd70      	pop	{r4, r5, r6, pc}
    return kTfLiteError;
    f62e:	2001      	movs	r0, #1
    f630:	e7fb      	b.n	f62a <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x1c>

0000f632 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>:
      &requirements_[entry->requirements_index];
    f632:	68c0      	ldr	r0, [r0, #12]
    f634:	6849      	ldr	r1, [r1, #4]
  const BufferRequirements* entry_requirements =
    f636:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
    f63a:	6888      	ldr	r0, [r1, #8]
    f63c:	4298      	cmp	r0, r3
    f63e:	dc04      	bgt.n	f64a <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x18>
  if (first_time_used > entry_requirements->last_time_used) {
    f640:	68cb      	ldr	r3, [r1, #12]
    f642:	4293      	cmp	r3, r2
    f644:	db03      	blt.n	f64e <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x1c>
  return true;
    f646:	2001      	movs	r0, #1
    f648:	4770      	bx	lr
    return false;
    f64a:	2000      	movs	r0, #0
    f64c:	4770      	bx	lr
    return false;
    f64e:	2000      	movs	r0, #0
}
    f650:	4770      	bx	lr

0000f652 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>:
    const int last_time_used) {
    f652:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f654:	4605      	mov	r5, r0
    f656:	4616      	mov	r6, r2
    f658:	461f      	mov	r7, r3
  if (start == nullptr) {
    f65a:	b1c9      	cbz	r1, f690 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x3e>
    if (start->next_entry_index == -1) {
    f65c:	688b      	ldr	r3, [r1, #8]
    f65e:	f1b3 3fff 	cmp.w	r3, #4294967295
    f662:	d01c      	beq.n	f69e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x4c>
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
    f664:	6984      	ldr	r4, [r0, #24]
    f666:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f66a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
    f66e:	463b      	mov	r3, r7
    f670:	4632      	mov	r2, r6
    f672:	4621      	mov	r1, r4
    f674:	4628      	mov	r0, r5
    f676:	f7ff ffdc 	bl	f632 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>
    f67a:	b998      	cbnz	r0, f6a4 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
    if (candidate_next_entry->next_entry_index == -1) {
    f67c:	68a4      	ldr	r4, [r4, #8]
    f67e:	f1b4 3fff 	cmp.w	r4, #4294967295
    f682:	d00e      	beq.n	f6a2 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x50>
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
    f684:	69a9      	ldr	r1, [r5, #24]
    f686:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    candidate_next_entry =
    f68a:	eb01 0484 	add.w	r4, r1, r4, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
    f68e:	e7ee      	b.n	f66e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
    f690:	6984      	ldr	r4, [r0, #24]
    f692:	6a03      	ldr	r3, [r0, #32]
    f694:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f698:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    f69c:	e7e7      	b.n	f66e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
      return nullptr;
    f69e:	2400      	movs	r4, #0
    f6a0:	e000      	b.n	f6a4 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
  ListEntry* result = nullptr;
    f6a2:	2400      	movs	r4, #0
}
    f6a4:	4620      	mov	r0, r4
    f6a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000f6a8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
    f6a8:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
    f6ac:	2b00      	cmp	r3, #0
    f6ae:	f000 80d5 	beq.w	f85c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1b4>
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
    f6b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f6b6:	b083      	sub	sp, #12
    f6b8:	4604      	mov	r4, r0
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
    f6ba:	6886      	ldr	r6, [r0, #8]
    f6bc:	2e00      	cmp	r6, #0
    f6be:	f000 80ca 	beq.w	f856 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
  need_to_calculate_offsets_ = false;
    f6c2:	2000      	movs	r0, #0
    f6c4:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
  for (int i = 0; i < buffer_count_; ++i) {
    f6c8:	4603      	mov	r3, r0
    f6ca:	e00e      	b.n	f6ea <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x42>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
    f6cc:	6925      	ldr	r5, [r4, #16]
    f6ce:	5852      	ldr	r2, [r2, r1]
    f6d0:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
      buffer_ids_sorted_[idx_from_head] = i;
    f6d4:	6962      	ldr	r2, [r4, #20]
    f6d6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
      buffer_offsets_[i] = requirements_[i].offline_offset;
    f6da:	68e2      	ldr	r2, [r4, #12]
    f6dc:	4411      	add	r1, r2
    f6de:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f6e0:	6849      	ldr	r1, [r1, #4]
    f6e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      idx_from_head++;
    f6e6:	3001      	adds	r0, #1
  for (int i = 0; i < buffer_count_; ++i) {
    f6e8:	3301      	adds	r3, #1
    f6ea:	68a2      	ldr	r2, [r4, #8]
    f6ec:	429a      	cmp	r2, r3
    f6ee:	dd15      	ble.n	f71c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x74>
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
    f6f0:	68e2      	ldr	r2, [r4, #12]
    f6f2:	0119      	lsls	r1, r3, #4
    f6f4:	eb02 1503 	add.w	r5, r2, r3, lsl #4
    f6f8:	686d      	ldr	r5, [r5, #4]
    f6fa:	f1b5 3fff 	cmp.w	r5, #4294967295
    f6fe:	d1e5      	bne.n	f6cc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x24>
      idx_from_tail--;
    f700:	3e01      	subs	r6, #1
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
    f702:	6925      	ldr	r5, [r4, #16]
    f704:	5852      	ldr	r2, [r2, r1]
    f706:	f845 2026 	str.w	r2, [r5, r6, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
    f70a:	6962      	ldr	r2, [r4, #20]
    f70c:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
      buffer_offsets_[i] = -1;
    f710:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f712:	f04f 31ff 	mov.w	r1, #4294967295
    f716:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    f71a:	e7e5      	b.n	f6e8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x40>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
    f71c:	6923      	ldr	r3, [r4, #16]
                     &buffer_ids_sorted_[idx_from_head],
    f71e:	6961      	ldr	r1, [r4, #20]
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
    f720:	1a12      	subs	r2, r2, r0
    f722:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    f726:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    f72a:	f7ff ff4e 	bl	f5ca <_ZN6tflite18ReverseSortInPlaceEPiS0_i>
  first_entry_index_ = 0;
    f72e:	2300      	movs	r3, #0
    f730:	6223      	str	r3, [r4, #32]
  next_free_entry_ = 1;
    f732:	2301      	movs	r3, #1
    f734:	61e3      	str	r3, [r4, #28]
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
    f736:	f8d4 a018 	ldr.w	sl, [r4, #24]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
    f73a:	f04f 33ff 	mov.w	r3, #4294967295
    f73e:	f8ca 3008 	str.w	r3, [sl, #8]
  int buffer_id = buffer_ids_sorted_[0];
    f742:	6963      	ldr	r3, [r4, #20]
    f744:	681b      	ldr	r3, [r3, #0]
  first_entry->requirements_index = buffer_id;
    f746:	f8ca 3004 	str.w	r3, [sl, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
    f74a:	68e2      	ldr	r2, [r4, #12]
    f74c:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    f750:	6852      	ldr	r2, [r2, #4]
    f752:	f1b2 3fff 	cmp.w	r2, #4294967295
    f756:	d007      	beq.n	f768 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xc0>
  first_entry->offset = buffer_offsets_[buffer_id];
    f758:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f75a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f75e:	f8ca 3000 	str.w	r3, [sl]
  for (int i = 1; i < buffer_count_; ++i) {
    f762:	f04f 0901 	mov.w	r9, #1
    f766:	e036      	b.n	f7d6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12e>
    buffer_offsets_[buffer_id] = 0;
    f768:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f76a:	2100      	movs	r1, #0
    f76c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    f770:	e7f2      	b.n	f758 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xb0>
      ListEntry* prior_entry = nullptr;
    f772:	2100      	movs	r1, #0
    int candidate_offset = 0;
    f774:	460d      	mov	r5, r1
    f776:	f8cd a000 	str.w	sl, [sp]
    f77a:	f8cd 9004 	str.w	r9, [sp, #4]
    f77e:	4681      	mov	r9, r0
    f780:	4692      	mov	sl, r2
    f782:	e004      	b.n	f78e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe6>
        if (next_entry == nullptr) {
    f784:	b1d9      	cbz	r1, f7be <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
        const int gap = next_entry->offset - candidate_offset;
    f786:	680b      	ldr	r3, [r1, #0]
    f788:	1b5b      	subs	r3, r3, r5
        if (gap >= wanted_size) {
    f78a:	459b      	cmp	fp, r3
    f78c:	dd12      	ble.n	f7b4 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x10c>
        ListEntry* next_entry = NextSimultaneouslyActiveBuffer(
    f78e:	460e      	mov	r6, r1
    f790:	4653      	mov	r3, sl
    f792:	464a      	mov	r2, r9
    f794:	4620      	mov	r0, r4
    f796:	f7ff ff5c 	bl	f652 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>
    f79a:	4601      	mov	r1, r0
        if (prior_entry) {
    f79c:	2e00      	cmp	r6, #0
    f79e:	d0f1      	beq.n	f784 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
              &requirements_[prior_entry->requirements_index];
    f7a0:	6873      	ldr	r3, [r6, #4]
    f7a2:	011a      	lsls	r2, r3, #4
              prior_entry->offset + candidate_requirements->size;
    f7a4:	6833      	ldr	r3, [r6, #0]
    f7a6:	f858 2002 	ldr.w	r2, [r8, r2]
          const int prior_entry_offset =
    f7aa:	4413      	add	r3, r2
          if (prior_entry_offset > candidate_offset) {
    f7ac:	429d      	cmp	r5, r3
    f7ae:	dae9      	bge.n	f784 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
            candidate_offset = prior_entry_offset;
    f7b0:	461d      	mov	r5, r3
    f7b2:	e7e7      	b.n	f784 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
    f7b4:	f8dd a000 	ldr.w	sl, [sp]
    f7b8:	f8dd 9004 	ldr.w	r9, [sp, #4]
    f7bc:	e01f      	b.n	f7fe <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
    f7be:	f8dd a000 	ldr.w	sl, [sp]
    f7c2:	f8dd 9004 	ldr.w	r9, [sp, #4]
    f7c6:	e01a      	b.n	f7fe <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
      first_entry->next_entry_index = first_entry_index_;
    f7c8:	6a23      	ldr	r3, [r4, #32]
    f7ca:	f8cc 3008 	str.w	r3, [ip, #8]
      first_entry_index_ = new_entry_index;
    f7ce:	6227      	str	r7, [r4, #32]
      first_entry = new_entry;
    f7d0:	46e2      	mov	sl, ip
  for (int i = 1; i < buffer_count_; ++i) {
    f7d2:	f109 0901 	add.w	r9, r9, #1
    f7d6:	68a3      	ldr	r3, [r4, #8]
    f7d8:	454b      	cmp	r3, r9
    f7da:	dd3c      	ble.n	f856 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
    buffer_id = buffer_ids_sorted_[i];
    f7dc:	6963      	ldr	r3, [r4, #20]
    f7de:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
    f7e2:	f8d4 800c 	ldr.w	r8, [r4, #12]
    f7e6:	013a      	lsls	r2, r7, #4
    f7e8:	eb08 1307 	add.w	r3, r8, r7, lsl #4
    const int wanted_size = wanted_requirements->size;
    f7ec:	f858 b002 	ldr.w	fp, [r8, r2]
    const int wanted_first_time_used = wanted_requirements->first_time_used;
    f7f0:	689a      	ldr	r2, [r3, #8]
    f7f2:	4610      	mov	r0, r2
    const int wanted_last_time_used = wanted_requirements->last_time_used;
    f7f4:	68da      	ldr	r2, [r3, #12]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
    f7f6:	685d      	ldr	r5, [r3, #4]
    f7f8:	f1b5 3fff 	cmp.w	r5, #4294967295
    f7fc:	d0b9      	beq.n	f772 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xca>
    buffer_offsets_[buffer_id] = candidate_offset;
    f7fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f800:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
    f804:	69a2      	ldr	r2, [r4, #24]
    f806:	69e3      	ldr	r3, [r4, #28]
    f808:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f80c:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
    new_entry->offset = candidate_offset;
    f810:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
    new_entry->requirements_index = buffer_id;
    f814:	f8cc 7004 	str.w	r7, [ip, #4]
    const int new_entry_index = next_free_entry_;
    f818:	69e7      	ldr	r7, [r4, #28]
    ++next_free_entry_;
    f81a:	1c7b      	adds	r3, r7, #1
    f81c:	61e3      	str	r3, [r4, #28]
    if (first_entry->offset > candidate_offset) {
    f81e:	f8da 3000 	ldr.w	r3, [sl]
    f822:	42ab      	cmp	r3, r5
    f824:	dcd0      	bgt.n	f7c8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x120>
      ListEntry* current_entry = first_entry;
    f826:	4650      	mov	r0, sl
    f828:	e000      	b.n	f82c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x184>
        current_entry = next_entry;
    f82a:	4630      	mov	r0, r6
        const int next_entry_index = current_entry->next_entry_index;
    f82c:	6883      	ldr	r3, [r0, #8]
        if (next_entry_index == -1) {
    f82e:	f1b3 3fff 	cmp.w	r3, #4294967295
    f832:	d00c      	beq.n	f84e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a6>
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
    f834:	69a2      	ldr	r2, [r4, #24]
    f836:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    f83a:	eb02 0681 	add.w	r6, r2, r1, lsl #2
        if (next_entry->offset > candidate_offset) {
    f83e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
    f842:	42aa      	cmp	r2, r5
    f844:	ddf1      	ble.n	f82a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x182>
          new_entry->next_entry_index = current_entry->next_entry_index;
    f846:	f8cc 3008 	str.w	r3, [ip, #8]
          current_entry->next_entry_index = new_entry_index;
    f84a:	6087      	str	r7, [r0, #8]
          break;
    f84c:	e7c1      	b.n	f7d2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
          current_entry->next_entry_index = new_entry_index;
    f84e:	6087      	str	r7, [r0, #8]
          new_entry->next_entry_index = -1;
    f850:	f8cc 3008 	str.w	r3, [ip, #8]
          break;
    f854:	e7bd      	b.n	f7d2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
}
    f856:	b003      	add	sp, #12
    f858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f85c:	4770      	bx	lr

0000f85e <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
    f85e:	b570      	push	{r4, r5, r6, lr}
    f860:	4604      	mov	r4, r0
  CalculateOffsetsIfNeeded();
    f862:	f7ff ff21 	bl	f6a8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
    f866:	68a3      	ldr	r3, [r4, #8]
    f868:	b1d3      	cbz	r3, f8a0 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x42>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
    f86a:	69a6      	ldr	r6, [r4, #24]
    f86c:	6a23      	ldr	r3, [r4, #32]
    f86e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f872:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  size_t max_size = 0;
    f876:	2000      	movs	r0, #0
    f878:	e007      	b.n	f88a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x2c>
    if (entry->next_entry_index == -1) {
    f87a:	689b      	ldr	r3, [r3, #8]
    f87c:	f1b3 3fff 	cmp.w	r3, #4294967295
    f880:	d00f      	beq.n	f8a2 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
    f882:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f886:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  while (entry) {
    f88a:	b153      	cbz	r3, f8a2 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
        &requirements_[entry->requirements_index];
    f88c:	68e5      	ldr	r5, [r4, #12]
    f88e:	685a      	ldr	r2, [r3, #4]
    f890:	0111      	lsls	r1, r2, #4
    const size_t current_size = entry->offset + requirements->size;
    f892:	681a      	ldr	r2, [r3, #0]
    f894:	5869      	ldr	r1, [r5, r1]
    f896:	440a      	add	r2, r1
    if (current_size > max_size) {
    f898:	4290      	cmp	r0, r2
    f89a:	d2ee      	bcs.n	f87a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
      max_size = current_size;
    f89c:	4610      	mov	r0, r2
    f89e:	e7ec      	b.n	f87a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
    return 0;
    f8a0:	2000      	movs	r0, #0
}
    f8a2:	bd70      	pop	{r4, r5, r6, pc}

0000f8a4 <TfLiteIntArrayGetSizeInBytes>:
  return sizeof(dummy) + sizeof(dummy.data[0]) * size;
    f8a4:	3001      	adds	r0, #1
}
    f8a6:	0080      	lsls	r0, r0, #2
    f8a8:	4770      	bx	lr

0000f8aa <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>:
                             const TfLiteNode* node, int index) {
    f8aa:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
    f8ac:	680b      	ldr	r3, [r1, #0]
    f8ae:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
    f8b2:	2a00      	cmp	r2, #0
    f8b4:	db10      	blt.n	f8d8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x2e>
    f8b6:	428a      	cmp	r2, r1
    f8b8:	da10      	bge.n	f8dc <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
    f8ba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
    f8be:	f1b1 3fff 	cmp.w	r1, #4294967295
    f8c2:	d00d      	beq.n	f8e0 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
    f8c4:	2900      	cmp	r1, #0
    f8c6:	db0d      	blt.n	f8e4 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
    f8c8:	6883      	ldr	r3, [r0, #8]
    f8ca:	b113      	cbz	r3, f8d2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
    f8cc:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
    f8d0:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
    f8d2:	6d03      	ldr	r3, [r0, #80]	; 0x50
    f8d4:	4798      	blx	r3
    f8d6:	e7fb      	b.n	f8d0 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
    f8d8:	2000      	movs	r0, #0
    f8da:	e7f9      	b.n	f8d0 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    f8dc:	2000      	movs	r0, #0
    f8de:	e7f7      	b.n	f8d0 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    f8e0:	2000      	movs	r0, #0
    f8e2:	e7f5      	b.n	f8d0 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    f8e4:	2000      	movs	r0, #0
  return GetMutableInput(context, node, index);
    f8e6:	e7f3      	b.n	f8d0 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>

0000f8e8 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>:
                        int index) {
    f8e8:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
    f8ea:	684b      	ldr	r3, [r1, #4]
    f8ec:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
    f8f0:	2a00      	cmp	r2, #0
    f8f2:	db10      	blt.n	f916 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2e>
    f8f4:	4291      	cmp	r1, r2
    f8f6:	dd10      	ble.n	f91a <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
    f8f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
    f8fc:	f1b1 3fff 	cmp.w	r1, #4294967295
    f900:	d00d      	beq.n	f91e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
    f902:	2900      	cmp	r1, #0
    f904:	db0d      	blt.n	f922 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
    f906:	6883      	ldr	r3, [r0, #8]
    f908:	b113      	cbz	r3, f910 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
    f90a:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
    f90e:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
    f910:	6d03      	ldr	r3, [r0, #80]	; 0x50
    f912:	4798      	blx	r3
    f914:	e7fb      	b.n	f90e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
    f916:	2000      	movs	r0, #0
    f918:	e7f9      	b.n	f90e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    f91a:	2000      	movs	r0, #0
    f91c:	e7f7      	b.n	f90e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    f91e:	2000      	movs	r0, #0
    f920:	e7f5      	b.n	f90e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    f922:	2000      	movs	r0, #0
    f924:	e7f3      	b.n	f90e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>

0000f926 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>:
                                           const TfLiteNode* node, int index) {
    f926:	b508      	push	{r3, lr}
  return GetInput(context, node, index);
    f928:	f7ff ffbf 	bl	f8aa <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
}
    f92c:	bd08      	pop	{r3, pc}

0000f92e <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>:
  switch (activation) {
    f92e:	1e43      	subs	r3, r0, #1
    f930:	2b04      	cmp	r3, #4
    f932:	d804      	bhi.n	f93e <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x10>
    f934:	e8df f003 	tbb	[pc, r3]
    f938:	04040404 	.word	0x04040404
    f93c:	04          	.byte	0x04
    f93d:	00          	.byte	0x00
TfLiteFusedActivation ConvertActivation(ActivationFunctionType activation) {
    f93e:	2000      	movs	r0, #0
}
    f940:	4770      	bx	lr

0000f942 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                             void** builtin_data) {
    f942:	b508      	push	{r3, lr}
  TFLITE_DCHECK(op != nullptr);
    f944:	b118      	cbz	r0, f94e <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc>
  TFLITE_DCHECK(error_reporter != nullptr);
    f946:	b121      	cbz	r1, f952 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10>
  TFLITE_DCHECK(allocator != nullptr);
    f948:	b12a      	cbz	r2, f956 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14>
  TFLITE_DCHECK(builtin_data != nullptr);
    f94a:	b133      	cbz	r3, f95a <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18>
}
    f94c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(op != nullptr);
    f94e:	f000 fbb2 	bl	100b6 <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
    f952:	f000 fbb0 	bl	100b6 <abort>
  TFLITE_DCHECK(allocator != nullptr);
    f956:	f000 fbae 	bl	100b6 <abort>
  TFLITE_DCHECK(builtin_data != nullptr);
    f95a:	f000 fbac 	bl	100b6 <abort>

0000f95e <_ZN6tflite15ParseDequantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}
    f95e:	2000      	movs	r0, #0
    f960:	4770      	bx	lr

0000f962 <_ZN6tflite13ParseQuantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
// switch-case in ParseOpData because this function is used as part of the
// selective registration for the OpResolver implementation in micro.
TfLiteStatus ParseQuantize(const Operator*, ErrorReporter*,
                           BuiltinDataAllocator*, void**) {
  return kTfLiteOk;
}
    f962:	2000      	movs	r0, #0
    f964:	4770      	bx	lr

0000f966 <_ZN6tflite13ErrorReporter6ReportEPKcz>:
#include "tensorflow/lite/core/api/error_reporter.h"
#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
    f966:	b40e      	push	{r1, r2, r3}
    f968:	b500      	push	{lr}
    f96a:	b082      	sub	sp, #8
    f96c:	aa03      	add	r2, sp, #12
    f96e:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
    f972:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
    f974:	6803      	ldr	r3, [r0, #0]
    f976:	689b      	ldr	r3, [r3, #8]
    f978:	4798      	blx	r3
  va_end(args);
  return code;
}
    f97a:	b002      	add	sp, #8
    f97c:	f85d eb04 	ldr.w	lr, [sp], #4
    f980:	b003      	add	sp, #12
    f982:	4770      	bx	lr

0000f984 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>:

// TODO(aselle): Make the name of ReportError on context the same, so
// we can use the ensure functions w/o a context and w/ a reporter.
int ErrorReporter::ReportError(void*, const char* format, ...) {
    f984:	b40c      	push	{r2, r3}
    f986:	b500      	push	{lr}
    f988:	b083      	sub	sp, #12
    f98a:	aa04      	add	r2, sp, #16
    f98c:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
    f990:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
    f992:	6803      	ldr	r3, [r0, #0]
    f994:	689b      	ldr	r3, [r3, #8]
    f996:	4798      	blx	r3
  va_end(args);
  return code;
}
    f998:	b003      	add	sp, #12
    f99a:	f85d eb04 	ldr.w	lr, [sp], #4
    f99e:	b002      	add	sp, #8
    f9a0:	4770      	bx	lr

0000f9a2 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
    f9a2:	b570      	push	{r4, r5, r6, lr}
    f9a4:	b082      	sub	sp, #8
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
    f9a6:	b368      	cbz	r0, fa04 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x62>
    f9a8:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    f9aa:	f7fe f8f1 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f9ae:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f9b0:	4628      	mov	r0, r5
    f9b2:	f7fe f8f3 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f9b6:	280a      	cmp	r0, #10
    f9b8:	d926      	bls.n	fa08 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x66>
    f9ba:	f105 000a 	add.w	r0, r5, #10
    f9be:	f7fe f8ed 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    f9c2:	b318      	cbz	r0, fa0c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6a>
    f9c4:	4420      	add	r0, r4
    f9c6:	f7fe f8e3 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
    f9ca:	b2c5      	uxtb	r5, r0

  return std::max(
      op_code->builtin_code(),
    f9cc:	f88d 5006 	strb.w	r5, [sp, #6]
    return data_ - ReadScalar<soffset_t>(data_);
    f9d0:	4620      	mov	r0, r4
    f9d2:	f7fe f8dd 	bl	db90 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f9d6:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f9d8:	4630      	mov	r0, r6
    f9da:	f7fe f8df 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f9de:	2804      	cmp	r0, #4
    f9e0:	d916      	bls.n	fa10 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6e>
    f9e2:	1d30      	adds	r0, r6, #4
    f9e4:	f7fe f8da 	bl	db9c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    f9e8:	b1a0      	cbz	r0, fa14 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x72>
    f9ea:	4420      	add	r0, r4
    f9ec:	f7ff facc 	bl	ef88 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
    f9f0:	b2c0      	uxtb	r0, r0
    f9f2:	f88d 0007 	strb.w	r0, [sp, #7]
      if (__a < __b)
    f9f6:	42a8      	cmp	r0, r5
    f9f8:	d80e      	bhi.n	fa18 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x76>
      return __a;
    f9fa:	f10d 0306 	add.w	r3, sp, #6
}
    f9fe:	7818      	ldrb	r0, [r3, #0]
    fa00:	b002      	add	sp, #8
    fa02:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(op_code != nullptr);
    fa04:	f000 fb57 	bl	100b6 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    fa08:	2000      	movs	r0, #0
    fa0a:	e7da      	b.n	f9c2 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x20>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    fa0c:	2000      	movs	r0, #0
    fa0e:	e7dc      	b.n	f9ca <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    fa10:	2000      	movs	r0, #0
    fa12:	e7e9      	b.n	f9e8 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    fa14:	2000      	movs	r0, #0
    fa16:	e7eb      	b.n	f9f0 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x4e>
	return __b;
    fa18:	f10d 0307 	add.w	r3, sp, #7
    fa1c:	e7ef      	b.n	f9fe <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x5c>

0000fa1e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
}

// Returns const data for a TfLiteEvalTensor struct.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fa1e:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fa20:	b108      	cbz	r0, fa26 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x8>
  return reinterpret_cast<const T*>(tensor->data.raw);
}
    fa22:	6800      	ldr	r0, [r0, #0]
    fa24:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fa26:	f000 fb46 	bl	100b6 <abort>

0000fa2a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    fa2a:	b108      	cbz	r0, fa30 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x6>
    fa2c:	6800      	ldr	r0, [r0, #0]
    fa2e:	4770      	bx	lr
}
    fa30:	4770      	bx	lr

0000fa32 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fa32:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fa34:	b108      	cbz	r0, fa3a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x8>
}
    fa36:	6800      	ldr	r0, [r0, #0]
    fa38:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fa3a:	f000 fb3c 	bl	100b6 <abort>

0000fa3e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    fa3e:	b108      	cbz	r0, fa44 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x6>
    fa40:	6800      	ldr	r0, [r0, #0]
    fa42:	4770      	bx	lr
}
    fa44:	4770      	bx	lr

0000fa46 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>:
}
    fa46:	4770      	bx	lr

0000fa48 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>:
}
    fa48:	4008      	ands	r0, r1
    fa4a:	4770      	bx	lr

0000fa4c <_ZN8gemmlowp10ShiftRightIiEET_S1_i>:
}
    fa4c:	4108      	asrs	r0, r1
    fa4e:	4770      	bx	lr

0000fa50 <_ZN8gemmlowp3AddIiEET_S1_S1_>:
}
    fa50:	4408      	add	r0, r1
    fa52:	4770      	bx	lr

0000fa54 <_ZN8gemmlowp6BitNotIiEET_S1_>:
}
    fa54:	43c0      	mvns	r0, r0
    fa56:	4770      	bx	lr

0000fa58 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>:
tIntegerType MaskIfNonZero(tIntegerType a) {
    fa58:	b508      	push	{r3, lr}
  return a ? BitNot(zero) : zero;
    fa5a:	b110      	cbz	r0, fa62 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_+0xa>
    fa5c:	2000      	movs	r0, #0
    fa5e:	f7ff fff9 	bl	fa54 <_ZN8gemmlowp6BitNotIiEET_S1_>
}
    fa62:	bd08      	pop	{r3, pc}

0000fa64 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>:
tIntegerType MaskIfLessThan(tIntegerType a, tIntegerType b) {
    fa64:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a < b);
    fa66:	4288      	cmp	r0, r1
    fa68:	bfac      	ite	ge
    fa6a:	2000      	movge	r0, #0
    fa6c:	2001      	movlt	r0, #1
    fa6e:	f7ff fff3 	bl	fa58 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
    fa72:	bd08      	pop	{r3, pc}

0000fa74 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>:
tIntegerType MaskIfGreaterThan(tIntegerType a, tIntegerType b) {
    fa74:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a > b);
    fa76:	4288      	cmp	r0, r1
    fa78:	bfd4      	ite	le
    fa7a:	2000      	movle	r0, #0
    fa7c:	2001      	movgt	r0, #1
    fa7e:	f7ff ffeb 	bl	fa58 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
    fa82:	bd08      	pop	{r3, pc}

0000fa84 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fa84:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fa86:	b108      	cbz	r0, fa8c <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor+0x8>
}
    fa88:	6800      	ldr	r0, [r0, #0]
    fa8a:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fa8c:	f000 fb13 	bl	100b6 <abort>

0000fa90 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    fa90:	b108      	cbz	r0, fa96 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x6>
    fa92:	6800      	ldr	r0, [r0, #0]
    fa94:	4770      	bx	lr
}
    fa96:	4770      	bx	lr

0000fa98 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fa98:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fa9a:	b108      	cbz	r0, faa0 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor+0x8>
}
    fa9c:	6800      	ldr	r0, [r0, #0]
    fa9e:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    faa0:	f000 fb09 	bl	100b6 <abort>

0000faa4 <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    faa4:	b108      	cbz	r0, faaa <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor+0x6>
    faa6:	6800      	ldr	r0, [r0, #0]
    faa8:	4770      	bx	lr
}
    faaa:	4770      	bx	lr

0000faac <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    faac:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    faae:	b108      	cbz	r0, fab4 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor+0x8>
}
    fab0:	6800      	ldr	r0, [r0, #0]
    fab2:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fab4:	f000 faff 	bl	100b6 <abort>

0000fab8 <_ZN6tflite3ops5micro10dequantize4InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
    fab8:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    faba:	6b83      	ldr	r3, [r0, #56]	; 0x38
    fabc:	b113      	cbz	r3, fac4 <_ZN6tflite3ops5micro10dequantize4InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
    fabe:	2120      	movs	r1, #32
    fac0:	4798      	blx	r3
}
    fac2:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fac4:	f000 faf7 	bl	100b6 <abort>

0000fac8 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
    fac8:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    faca:	6b83      	ldr	r3, [r0, #56]	; 0x38
    facc:	b113      	cbz	r3, fad4 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context,
    face:	2120      	movs	r1, #32
    fad0:	4798      	blx	r3
}
    fad2:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fad4:	f000 faef 	bl	100b6 <abort>

0000fad8 <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>:
const int kFullyConnectedOutputTensor = 0;

FullyConnectedParams FullyConnectedParamsQuantized(
    const OpDataFullyConnected& op_data) {
  FullyConnectedParams op_params;
  op_params.input_offset = -op_data.input_zero_point;
    fad8:	694a      	ldr	r2, [r1, #20]
    fada:	4252      	negs	r2, r2
    fadc:	6002      	str	r2, [r0, #0]
  op_params.weights_offset = -op_data.filter_zero_point;
    fade:	698a      	ldr	r2, [r1, #24]
    fae0:	4252      	negs	r2, r2
    fae2:	6042      	str	r2, [r0, #4]
  op_params.output_offset = op_data.output_zero_point;
    fae4:	69ca      	ldr	r2, [r1, #28]
    fae6:	6082      	str	r2, [r0, #8]
  op_params.output_multiplier = op_data.output_multiplier;
    fae8:	680a      	ldr	r2, [r1, #0]
    faea:	60c2      	str	r2, [r0, #12]
  op_params.output_shift = op_data.output_shift;
    faec:	684a      	ldr	r2, [r1, #4]
    faee:	6102      	str	r2, [r0, #16]
  op_params.quantized_activation_min = op_data.output_activation_min;
    faf0:	688a      	ldr	r2, [r1, #8]
    faf2:	6142      	str	r2, [r0, #20]
  op_params.quantized_activation_max = op_data.output_activation_max;
    faf4:	68ca      	ldr	r2, [r1, #12]
    faf6:	6182      	str	r2, [r0, #24]
  return op_params;
}
    faf8:	4770      	bx	lr

0000fafa <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
    fafa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fafe:	b084      	sub	sp, #16
    fb00:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    fb02:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  if (data_type != kTfLiteFloat32) {
    fb04:	2a01      	cmp	r2, #1
    fb06:	d103      	bne.n	fb10 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x16>

    return CalculateActivationRangeQuantized(context, activation, output,
                                             &data->output_activation_min,
                                             &data->output_activation_max);
  }
  return kTfLiteOk;
    fb08:	2000      	movs	r0, #0
}
    fb0a:	b004      	add	sp, #16
    fb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fb10:	4604      	mov	r4, r0
    fb12:	4688      	mov	r8, r1
    fb14:	461f      	mov	r7, r3
    double real_multiplier = 0.0;
    fb16:	2200      	movs	r2, #0
    fb18:	2300      	movs	r3, #0
    fb1a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
    fb1e:	ab02      	add	r3, sp, #8
    fb20:	9301      	str	r3, [sp, #4]
    fb22:	9600      	str	r6, [sp, #0]
    fb24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    fb26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    fb28:	4639      	mov	r1, r7
    fb2a:	f7f1 fcdd 	bl	14e8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
    fb2e:	2800      	cmp	r0, #0
    fb30:	d1eb      	bne.n	fb0a <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
    fb32:	1d2b      	adds	r3, r5, #4
    fb34:	462a      	mov	r2, r5
    fb36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    fb3a:	f7f9 f9af 	bl	8e9c <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    data->input_zero_point = input->params.zero_point;
    fb3e:	693b      	ldr	r3, [r7, #16]
    fb40:	616b      	str	r3, [r5, #20]
    TFLITE_DCHECK(filter->params.zero_point == 0);
    fb42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    fb44:	691b      	ldr	r3, [r3, #16]
    fb46:	b96b      	cbnz	r3, fb64 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6a>
    data->filter_zero_point = filter->params.zero_point;
    fb48:	61ab      	str	r3, [r5, #24]
    data->output_zero_point = output->params.zero_point;
    fb4a:	6933      	ldr	r3, [r6, #16]
    fb4c:	61eb      	str	r3, [r5, #28]
    return CalculateActivationRangeQuantized(context, activation, output,
    fb4e:	f105 030c 	add.w	r3, r5, #12
    fb52:	9300      	str	r3, [sp, #0]
    fb54:	f105 0308 	add.w	r3, r5, #8
    fb58:	4632      	mov	r2, r6
    fb5a:	4641      	mov	r1, r8
    fb5c:	4620      	mov	r0, r4
    fb5e:	f7f9 fb4b 	bl	91f8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
                                             &data->output_activation_max);
    fb62:	e7d2      	b.n	fb0a <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    TFLITE_DCHECK(filter->params.zero_point == 0);
    fb64:	f000 faa7 	bl	100b6 <abort>

0000fb68 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:
    TfLiteFusedActivation activation) {
    fb68:	b510      	push	{r4, lr}
    fb6a:	4604      	mov	r4, r0
    fb6c:	4608      	mov	r0, r1
  CalculateActivationRange(activation, &op_params.float_activation_min,
    fb6e:	f104 0220 	add.w	r2, r4, #32
    fb72:	f104 011c 	add.w	r1, r4, #28
    fb76:	f7f9 fd13 	bl	95a0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
}
    fb7a:	4620      	mov	r0, r4
    fb7c:	bd10      	pop	{r4, pc}

0000fb7e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
    fb7e:	b570      	push	{r4, r5, r6, lr}
    fb80:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
    fb82:	b1b9      	cbz	r1, fbb4 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
    fb84:	684d      	ldr	r5, [r1, #4]
    fb86:	b1ad      	cbz	r5, fbb4 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
    return RuntimeShape();
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
    fb88:	f855 6b04 	ldr.w	r6, [r5], #4
    size_ = dimensions_count;
    fb8c:	6006      	str	r6, [r0, #0]
    if (dimensions_count > kMaxSmallSize) {
    fb8e:	2e05      	cmp	r6, #5
    fb90:	dd07      	ble.n	fba2 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x24>
      dims_pointer_ = new int32_t[dimensions_count];
    fb92:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
    fb96:	429e      	cmp	r6, r3
    fb98:	d210      	bcs.n	fbbc <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3e>
    fb9a:	00b0      	lsls	r0, r6, #2
    fb9c:	f000 fa89 	bl	100b2 <_Znaj>
    fba0:	6060      	str	r0, [r4, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    fba2:	6823      	ldr	r3, [r4, #0]
    fba4:	2b05      	cmp	r3, #5
    fba6:	dd0c      	ble.n	fbc2 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x44>
    fba8:	6860      	ldr	r0, [r4, #4]
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
    fbaa:	00b2      	lsls	r2, r6, #2
    fbac:	4629      	mov	r1, r5
    fbae:	f000 fa9b 	bl	100e8 <memcpy>
  }
    fbb2:	e001      	b.n	fbb8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3a>
  RuntimeShape() : size_(0) {}
    fbb4:	2300      	movs	r3, #0
    fbb6:	6023      	str	r3, [r4, #0]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
    fbb8:	4620      	mov	r0, r4
    fbba:	bd70      	pop	{r4, r5, r6, pc}
      dims_pointer_ = new int32_t[dimensions_count];
    fbbc:	f04f 30ff 	mov.w	r0, #4294967295
    fbc0:	e7ec      	b.n	fb9c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    fbc2:	1d20      	adds	r0, r4, #4
    fbc4:	e7f1      	b.n	fbaa <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x2c>

0000fbc6 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
    fbc6:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fbc8:	6b83      	ldr	r3, [r0, #56]	; 0x38
    fbca:	b113      	cbz	r3, fbd2 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context,
    fbcc:	2120      	movs	r1, #32
    fbce:	4798      	blx	r3
}
    fbd0:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fbd2:	f000 fa70 	bl	100b6 <abort>

0000fbd6 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    fbd6:	b148      	cbz	r0, fbec <z_device_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    fbd8:	68c3      	ldr	r3, [r0, #12]
    fbda:	8818      	ldrh	r0, [r3, #0]
    fbdc:	f3c0 0008 	ubfx	r0, r0, #0, #9
    fbe0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    fbe4:	bf14      	ite	ne
    fbe6:	2000      	movne	r0, #0
    fbe8:	2001      	moveq	r0, #1
    fbea:	4770      	bx	lr
		return false;
    fbec:	2000      	movs	r0, #0
}
    fbee:	4770      	bx	lr

0000fbf0 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    fbf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fbf2:	4605      	mov	r5, r0
    fbf4:	460e      	mov	r6, r1
	__asm__ volatile(
    fbf6:	f04f 0320 	mov.w	r3, #32
    fbfa:	f3ef 8711 	mrs	r7, BASEPRI
    fbfe:	f383 8812 	msr	BASEPRI_MAX, r3
    fc02:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    fc06:	f7fc f95d 	bl	bec4 <z_impl_z_current_get>
    fc0a:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    fc0c:	4631      	mov	r1, r6
    fc0e:	4628      	mov	r0, r5
    fc10:	f7ff f8db 	bl	edca <k_sys_fatal_error_handler>
	__asm__ volatile(
    fc14:	f387 8811 	msr	BASEPRI, r7
    fc18:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    fc1c:	4620      	mov	r0, r4
    fc1e:	f7f4 fae9 	bl	41f4 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    fc22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000fc24 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    fc24:	6902      	ldr	r2, [r0, #16]
    fc26:	6943      	ldr	r3, [r0, #20]
    fc28:	431a      	orrs	r2, r3
    fc2a:	f012 0203 	ands.w	r2, r2, #3
    fc2e:	d10d      	bne.n	fc4c <create_free_list+0x28>
	slab->free_list = NULL;
    fc30:	2100      	movs	r1, #0
    fc32:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    fc34:	e005      	b.n	fc42 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    fc36:	6981      	ldr	r1, [r0, #24]
    fc38:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    fc3a:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
    fc3c:	6901      	ldr	r1, [r0, #16]
    fc3e:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    fc40:	3201      	adds	r2, #1
    fc42:	68c1      	ldr	r1, [r0, #12]
    fc44:	4291      	cmp	r1, r2
    fc46:	d8f6      	bhi.n	fc36 <create_free_list+0x12>
	return 0;
    fc48:	2000      	movs	r0, #0
    fc4a:	4770      	bx	lr
		return -EINVAL;
    fc4c:	f06f 0015 	mvn.w	r0, #21
}
    fc50:	4770      	bx	lr

0000fc52 <k_mem_slab_init>:
{
    fc52:	b510      	push	{r4, lr}
    fc54:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    fc56:	60c3      	str	r3, [r0, #12]
	slab->block_size = block_size;
    fc58:	6102      	str	r2, [r0, #16]
	slab->buffer = buffer;
    fc5a:	6141      	str	r1, [r0, #20]
	slab->num_used = 0U;
    fc5c:	2300      	movs	r3, #0
    fc5e:	61c3      	str	r3, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    fc60:	7203      	strb	r3, [r0, #8]
	rc = create_free_list(slab);
    fc62:	f7ff ffdf 	bl	fc24 <create_free_list>
	if (rc < 0) {
    fc66:	2800      	cmp	r0, #0
    fc68:	db01      	blt.n	fc6e <k_mem_slab_init+0x1c>
	list->head = (sys_dnode_t *)list;
    fc6a:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    fc6c:	6064      	str	r4, [r4, #4]
}
    fc6e:	bd10      	pop	{r4, pc}

0000fc70 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    fc70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fc72:	4604      	mov	r4, r0
    fc74:	460d      	mov	r5, r1
	__asm__ volatile(
    fc76:	f04f 0320 	mov.w	r3, #32
    fc7a:	f3ef 8611 	mrs	r6, BASEPRI
    fc7e:	f383 8812 	msr	BASEPRI_MAX, r3
    fc82:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    fc86:	6983      	ldr	r3, [r0, #24]
    fc88:	b163      	cbz	r3, fca4 <k_mem_slab_free+0x34>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    fc8a:	682b      	ldr	r3, [r5, #0]
    fc8c:	69a2      	ldr	r2, [r4, #24]
    fc8e:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    fc90:	682b      	ldr	r3, [r5, #0]
    fc92:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    fc94:	69e3      	ldr	r3, [r4, #28]
    fc96:	3b01      	subs	r3, #1
    fc98:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
    fc9a:	f386 8811 	msr	BASEPRI, r6
    fc9e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    fca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fca4:	f100 0708 	add.w	r7, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    fca8:	f000 f936 	bl	ff18 <z_unpend_first_thread>
		if (pending_thread != NULL) {
    fcac:	2800      	cmp	r0, #0
    fcae:	d0ec      	beq.n	fc8a <k_mem_slab_free+0x1a>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    fcb0:	682a      	ldr	r2, [r5, #0]
    fcb2:	2100      	movs	r1, #0
    fcb4:	6781      	str	r1, [r0, #120]	; 0x78
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    fcb6:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    fcb8:	f000 f893 	bl	fde2 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    fcbc:	4631      	mov	r1, r6
    fcbe:	4638      	mov	r0, r7
    fcc0:	f7fb fda8 	bl	b814 <z_reschedule>
			return;
    fcc4:	e7ed      	b.n	fca2 <k_mem_slab_free+0x32>

0000fcc6 <setup_thread_stack>:
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    fcc6:	3207      	adds	r2, #7
    fcc8:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    fccc:	6641      	str	r1, [r0, #100]	; 0x64
	new_thread->stack_info.size = stack_buf_size;
    fcce:	6682      	str	r2, [r0, #104]	; 0x68
	new_thread->stack_info.delta = delta;
    fcd0:	2300      	movs	r3, #0
    fcd2:	66c3      	str	r3, [r0, #108]	; 0x6c
}
    fcd4:	1888      	adds	r0, r1, r2
    fcd6:	4770      	bx	lr

0000fcd8 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    fcd8:	f3ef 8005 	mrs	r0, IPSR
}
    fcdc:	3800      	subs	r0, #0
    fcde:	bf18      	it	ne
    fce0:	2001      	movne	r0, #1
    fce2:	4770      	bx	lr

0000fce4 <z_impl_k_thread_start>:
{
    fce4:	b508      	push	{r3, lr}
	z_sched_start(thread);
    fce6:	f7fb febf 	bl	ba68 <z_sched_start>
}
    fcea:	bd08      	pop	{r3, pc}

0000fcec <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    fcec:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    fcee:	2400      	movs	r4, #0
    fcf0:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    fcf2:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    fcf4:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    fcf6:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    fcf8:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    fcfa:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    fcfc:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    fcfe:	bc10      	pop	{r4}
    fd00:	4770      	bx	lr

0000fd02 <z_pm_save_idle_exit>:

void z_pm_save_idle_exit(int32_t ticks)
{
    fd02:	b508      	push	{r3, lr}
	/* Some CPU low power states require notification at the ISR
	 * to allow any operations that needs to be done before kernel
	 * switches task or processes nested interrupts.
	 * This can be simply ignored if not required.
	 */
	pm_system_resume();
    fd04:	f7f3 fe14 	bl	3930 <pm_system_resume>
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
    fd08:	f7fe ffe8 	bl	ecdc <sys_clock_idle_exit>
}
    fd0c:	bd08      	pop	{r3, pc}

0000fd0e <idle>:

void idle(void *unused1, void *unused2, void *unused3)
{
    fd0e:	b508      	push	{r3, lr}
	__asm__ volatile(
    fd10:	f04f 0220 	mov.w	r2, #32
    fd14:	f3ef 8311 	mrs	r3, BASEPRI
    fd18:	f382 8812 	msr	BASEPRI_MAX, r2
    fd1c:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

		if (IS_ENABLED(CONFIG_PM)) {
			pm_save_idle();
    fd20:	f7fb fbf0 	bl	b504 <pm_save_idle>
    fd24:	e7f4      	b.n	fd10 <idle+0x2>

0000fd26 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    fd26:	4288      	cmp	r0, r1
    fd28:	da00      	bge.n	fd2c <new_prio_for_inheritance+0x6>
    fd2a:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    fd2c:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
    fd30:	db01      	blt.n	fd36 <new_prio_for_inheritance+0x10>
    fd32:	4608      	mov	r0, r1
    fd34:	4770      	bx	lr
    fd36:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
    fd3a:	4770      	bx	lr

0000fd3c <adjust_owner_prio>:
{
    fd3c:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    fd3e:	6880      	ldr	r0, [r0, #8]
    fd40:	f990 300e 	ldrsb.w	r3, [r0, #14]
    fd44:	428b      	cmp	r3, r1
    fd46:	d101      	bne.n	fd4c <adjust_owner_prio+0x10>
	return false;
    fd48:	2000      	movs	r0, #0
}
    fd4a:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    fd4c:	f7fb feda 	bl	bb04 <z_set_prio>
    fd50:	e7fb      	b.n	fd4a <adjust_owner_prio+0xe>

0000fd52 <z_impl_k_mutex_init>:
{
    fd52:	4603      	mov	r3, r0
	mutex->owner = NULL;
    fd54:	2000      	movs	r0, #0
    fd56:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    fd58:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    fd5a:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    fd5c:	605b      	str	r3, [r3, #4]
}
    fd5e:	4770      	bx	lr

0000fd60 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    fd60:	b13a      	cbz	r2, fd72 <z_impl_k_sem_init+0x12>
    fd62:	428a      	cmp	r2, r1
    fd64:	d308      	bcc.n	fd78 <z_impl_k_sem_init+0x18>
	sem->count = initial_count;
    fd66:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
    fd68:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
    fd6a:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
    fd6c:	6040      	str	r0, [r0, #4]
	return 0;
    fd6e:	2000      	movs	r0, #0
    fd70:	4770      	bx	lr
		return -EINVAL;
    fd72:	f06f 0015 	mvn.w	r0, #21
    fd76:	4770      	bx	lr
    fd78:	f06f 0015 	mvn.w	r0, #21
}
    fd7c:	4770      	bx	lr

0000fd7e <thread_active_elsewhere>:
}
    fd7e:	2000      	movs	r0, #0
    fd80:	4770      	bx	lr

0000fd82 <pended_on_thread>:
}
    fd82:	6880      	ldr	r0, [r0, #8]
    fd84:	4770      	bx	lr

0000fd86 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    fd86:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    fd8a:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    fd8e:	4283      	cmp	r3, r0
    fd90:	d001      	beq.n	fd96 <z_sched_prio_cmp+0x10>
		return b2 - b1;
    fd92:	1ac0      	subs	r0, r0, r3
    fd94:	4770      	bx	lr
	return 0;
    fd96:	2000      	movs	r0, #0
}
    fd98:	4770      	bx	lr

0000fd9a <z_reschedule_irqlock>:
{
    fd9a:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    fd9c:	4603      	mov	r3, r0
    fd9e:	b920      	cbnz	r0, fdaa <z_reschedule_irqlock+0x10>
    fda0:	f3ef 8205 	mrs	r2, IPSR
    fda4:	b942      	cbnz	r2, fdb8 <z_reschedule_irqlock+0x1e>
    fda6:	2201      	movs	r2, #1
    fda8:	e000      	b.n	fdac <z_reschedule_irqlock+0x12>
    fdaa:	2200      	movs	r2, #0
	if (resched(key)) {
    fdac:	b932      	cbnz	r2, fdbc <z_reschedule_irqlock+0x22>
	__asm__ volatile(
    fdae:	f383 8811 	msr	BASEPRI, r3
    fdb2:	f3bf 8f6f 	isb	sy
}
    fdb6:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    fdb8:	2200      	movs	r2, #0
    fdba:	e7f7      	b.n	fdac <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    fdbc:	4618      	mov	r0, r3
    fdbe:	f7f3 ffb7 	bl	3d30 <arch_swap>
	return ret;
    fdc2:	e7f8      	b.n	fdb6 <z_reschedule_irqlock+0x1c>

0000fdc4 <z_priq_dumb_remove>:
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    fdc4:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    fdc6:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    fdc8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    fdca:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    fdcc:	2300      	movs	r3, #0
    fdce:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    fdd0:	604b      	str	r3, [r1, #4]
}
    fdd2:	4770      	bx	lr

0000fdd4 <z_priq_dumb_best>:
{
    fdd4:	4603      	mov	r3, r0
	return list->head == list;
    fdd6:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fdd8:	4283      	cmp	r3, r0
    fdda:	d000      	beq.n	fdde <z_priq_dumb_best+0xa>
}
    fddc:	4770      	bx	lr
	struct k_thread *thread = NULL;
    fdde:	2000      	movs	r0, #0
	return thread;
    fde0:	e7fc      	b.n	fddc <z_priq_dumb_best+0x8>

0000fde2 <z_ready_thread>:
{
    fde2:	b538      	push	{r3, r4, r5, lr}
    fde4:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    fde6:	2300      	movs	r3, #0
	__asm__ volatile(
    fde8:	f04f 0220 	mov.w	r2, #32
    fdec:	f3ef 8511 	mrs	r5, BASEPRI
    fdf0:	f382 8812 	msr	BASEPRI_MAX, r2
    fdf4:	f3bf 8f6f 	isb	sy
    fdf8:	e007      	b.n	fe0a <z_ready_thread+0x28>
			ready_thread(thread);
    fdfa:	4620      	mov	r0, r4
    fdfc:	f7fb fdf4 	bl	b9e8 <ready_thread>
	__asm__ volatile(
    fe00:	f385 8811 	msr	BASEPRI, r5
    fe04:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fe08:	2301      	movs	r3, #1
    fe0a:	b92b      	cbnz	r3, fe18 <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    fe0c:	4620      	mov	r0, r4
    fe0e:	f7ff ffb6 	bl	fd7e <thread_active_elsewhere>
    fe12:	2800      	cmp	r0, #0
    fe14:	d1f4      	bne.n	fe00 <z_ready_thread+0x1e>
    fe16:	e7f0      	b.n	fdfa <z_ready_thread+0x18>
}
    fe18:	bd38      	pop	{r3, r4, r5, pc}

0000fe1a <z_thread_timeout>:
{
    fe1a:	b570      	push	{r4, r5, r6, lr}
    fe1c:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    fe1e:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
    fe22:	2300      	movs	r3, #0
	__asm__ volatile(
    fe24:	f04f 0220 	mov.w	r2, #32
    fe28:	f3ef 8611 	mrs	r6, BASEPRI
    fe2c:	f382 8812 	msr	BASEPRI_MAX, r2
    fe30:	f3bf 8f6f 	isb	sy
    fe34:	e019      	b.n	fe6a <z_thread_timeout+0x50>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    fe36:	4628      	mov	r0, r5
    fe38:	f7ff ffa3 	bl	fd82 <pended_on_thread>
    fe3c:	4629      	mov	r1, r5
    fe3e:	f7ff ffc1 	bl	fdc4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    fe42:	7b6b      	ldrb	r3, [r5, #13]
    fe44:	f023 0302 	bic.w	r3, r3, #2
    fe48:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    fe4a:	2300      	movs	r3, #0
    fe4c:	60ab      	str	r3, [r5, #8]
	thread->base.thread_state &= ~_THREAD_PRESTART;
    fe4e:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    fe52:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
    fe56:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    fe5a:	4628      	mov	r0, r5
    fe5c:	f7fb fdc4 	bl	b9e8 <ready_thread>
	__asm__ volatile(
    fe60:	f386 8811 	msr	BASEPRI, r6
    fe64:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fe68:	2301      	movs	r3, #1
    fe6a:	b94b      	cbnz	r3, fe80 <z_thread_timeout+0x66>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    fe6c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    fe70:	f013 0f28 	tst.w	r3, #40	; 0x28
    fe74:	d1f4      	bne.n	fe60 <z_thread_timeout+0x46>
			if (thread->base.pended_on != NULL) {
    fe76:	f854 3c10 	ldr.w	r3, [r4, #-16]
    fe7a:	2b00      	cmp	r3, #0
    fe7c:	d1db      	bne.n	fe36 <z_thread_timeout+0x1c>
    fe7e:	e7e6      	b.n	fe4e <z_thread_timeout+0x34>
}
    fe80:	bd70      	pop	{r4, r5, r6, pc}

0000fe82 <add_to_waitq_locked>:
{
    fe82:	b570      	push	{r4, r5, r6, lr}
    fe84:	4605      	mov	r5, r0
    fe86:	460e      	mov	r6, r1
	unready_thread(thread);
    fe88:	f7fb fe0c 	bl	baa4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    fe8c:	7b6b      	ldrb	r3, [r5, #13]
    fe8e:	f043 0302 	orr.w	r3, r3, #2
    fe92:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    fe94:	b1b6      	cbz	r6, fec4 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
    fe96:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    fe98:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fe9a:	42a6      	cmp	r6, r4
    fe9c:	d019      	beq.n	fed2 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fe9e:	b164      	cbz	r4, feba <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
    fea0:	4621      	mov	r1, r4
    fea2:	4628      	mov	r0, r5
    fea4:	f7ff ff6f 	bl	fd86 <z_sched_prio_cmp>
    fea8:	2800      	cmp	r0, #0
    feaa:	dc0c      	bgt.n	fec6 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    feac:	b12c      	cbz	r4, feba <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
    feae:	6873      	ldr	r3, [r6, #4]
    feb0:	429c      	cmp	r4, r3
    feb2:	d002      	beq.n	feba <add_to_waitq_locked+0x38>
    feb4:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    feb6:	2c00      	cmp	r4, #0
    feb8:	d1f1      	bne.n	fe9e <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
    feba:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    febc:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    febe:	606b      	str	r3, [r5, #4]
	tail->next = node;
    fec0:	601d      	str	r5, [r3, #0]
	list->tail = node;
    fec2:	6075      	str	r5, [r6, #4]
}
    fec4:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
    fec6:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    fec8:	606b      	str	r3, [r5, #4]
	node->next = successor;
    feca:	602c      	str	r4, [r5, #0]
	prev->next = node;
    fecc:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    fece:	6065      	str	r5, [r4, #4]
}
    fed0:	e7f8      	b.n	fec4 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fed2:	2400      	movs	r4, #0
    fed4:	e7e3      	b.n	fe9e <add_to_waitq_locked+0x1c>

0000fed6 <pend>:
{
    fed6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    feda:	4605      	mov	r5, r0
    fedc:	460f      	mov	r7, r1
    fede:	4691      	mov	r9, r2
    fee0:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    fee2:	2400      	movs	r4, #0
	__asm__ volatile(
    fee4:	f04f 0320 	mov.w	r3, #32
    fee8:	f3ef 8611 	mrs	r6, BASEPRI
    feec:	f383 8812 	msr	BASEPRI_MAX, r3
    fef0:	f3bf 8f6f 	isb	sy
    fef4:	b94c      	cbnz	r4, ff0a <pend+0x34>
		add_to_waitq_locked(thread, wait_q);
    fef6:	4639      	mov	r1, r7
    fef8:	4628      	mov	r0, r5
    fefa:	f7ff ffc2 	bl	fe82 <add_to_waitq_locked>
	__asm__ volatile(
    fefe:	f386 8811 	msr	BASEPRI, r6
    ff02:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    ff06:	2401      	movs	r4, #1
    ff08:	e7f4      	b.n	fef4 <pend+0x1e>
	add_thread_timeout(thread, timeout);
    ff0a:	464a      	mov	r2, r9
    ff0c:	4643      	mov	r3, r8
    ff0e:	4628      	mov	r0, r5
    ff10:	f7fb fc1e 	bl	b750 <add_thread_timeout>
}
    ff14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000ff18 <z_unpend_first_thread>:
{
    ff18:	b570      	push	{r4, r5, r6, lr}
    ff1a:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    ff1c:	2300      	movs	r3, #0
	__asm__ volatile(
    ff1e:	f04f 0220 	mov.w	r2, #32
    ff22:	f3ef 8511 	mrs	r5, BASEPRI
    ff26:	f382 8812 	msr	BASEPRI_MAX, r2
    ff2a:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    ff2e:	461c      	mov	r4, r3
    ff30:	e013      	b.n	ff5a <z_unpend_first_thread+0x42>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    ff32:	f7ff ff26 	bl	fd82 <pended_on_thread>
    ff36:	4621      	mov	r1, r4
    ff38:	f7ff ff44 	bl	fdc4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    ff3c:	7b63      	ldrb	r3, [r4, #13]
    ff3e:	f023 0302 	bic.w	r3, r3, #2
    ff42:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    ff44:	2300      	movs	r3, #0
    ff46:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
    ff48:	f104 0018 	add.w	r0, r4, #24
    ff4c:	f000 f826 	bl	ff9c <z_abort_timeout>
	__asm__ volatile(
    ff50:	f385 8811 	msr	BASEPRI, r5
    ff54:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    ff58:	2301      	movs	r3, #1
    ff5a:	b933      	cbnz	r3, ff6a <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
    ff5c:	4630      	mov	r0, r6
    ff5e:	f7ff ff39 	bl	fdd4 <z_priq_dumb_best>
		if (thread != NULL) {
    ff62:	4604      	mov	r4, r0
    ff64:	2800      	cmp	r0, #0
    ff66:	d1e4      	bne.n	ff32 <z_unpend_first_thread+0x1a>
    ff68:	e7f2      	b.n	ff50 <z_unpend_first_thread+0x38>
}
    ff6a:	4620      	mov	r0, r4
    ff6c:	bd70      	pop	{r4, r5, r6, pc}

0000ff6e <remove_timeout>:
{
    ff6e:	b538      	push	{r3, r4, r5, lr}
    ff70:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    ff72:	f7fb fff9 	bl	bf68 <next>
    ff76:	b148      	cbz	r0, ff8c <remove_timeout+0x1e>
    ff78:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    ff7a:	6920      	ldr	r0, [r4, #16]
    ff7c:	6965      	ldr	r5, [r4, #20]
    ff7e:	6913      	ldr	r3, [r2, #16]
    ff80:	6951      	ldr	r1, [r2, #20]
    ff82:	181b      	adds	r3, r3, r0
    ff84:	eb45 0101 	adc.w	r1, r5, r1
    ff88:	6113      	str	r3, [r2, #16]
    ff8a:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    ff8c:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    ff8e:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    ff90:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    ff92:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    ff94:	2300      	movs	r3, #0
    ff96:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    ff98:	6063      	str	r3, [r4, #4]
}
    ff9a:	bd38      	pop	{r3, r4, r5, pc}

0000ff9c <z_abort_timeout>:
{
    ff9c:	b570      	push	{r4, r5, r6, lr}
    ff9e:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    ffa0:	2300      	movs	r3, #0
	__asm__ volatile(
    ffa2:	f04f 0220 	mov.w	r2, #32
    ffa6:	f3ef 8611 	mrs	r6, BASEPRI
    ffaa:	f382 8812 	msr	BASEPRI_MAX, r2
    ffae:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    ffb2:	f06f 0015 	mvn.w	r0, #21
    ffb6:	e008      	b.n	ffca <z_abort_timeout+0x2e>
			remove_timeout(to);
    ffb8:	4620      	mov	r0, r4
    ffba:	f7ff ffd8 	bl	ff6e <remove_timeout>
			ret = 0;
    ffbe:	4628      	mov	r0, r5
	__asm__ volatile(
    ffc0:	f386 8811 	msr	BASEPRI, r6
    ffc4:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    ffc8:	2301      	movs	r3, #1
    ffca:	461d      	mov	r5, r3
    ffcc:	b91b      	cbnz	r3, ffd6 <z_abort_timeout+0x3a>
	return node->next != NULL;
    ffce:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    ffd0:	2b00      	cmp	r3, #0
    ffd2:	d1f1      	bne.n	ffb8 <z_abort_timeout+0x1c>
    ffd4:	e7f4      	b.n	ffc0 <z_abort_timeout+0x24>
}
    ffd6:	bd70      	pop	{r4, r5, r6, pc}

0000ffd8 <z_get_next_timeout_expiry>:
{
    ffd8:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    ffda:	2300      	movs	r3, #0
	__asm__ volatile(
    ffdc:	f04f 0220 	mov.w	r2, #32
    ffe0:	f3ef 8411 	mrs	r4, BASEPRI
    ffe4:	f382 8812 	msr	BASEPRI_MAX, r2
    ffe8:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    ffec:	f04f 30ff 	mov.w	r0, #4294967295
	LOCKED(&timeout_lock) {
    fff0:	b93b      	cbnz	r3, 10002 <z_get_next_timeout_expiry+0x2a>
		ret = next_timeout();
    fff2:	f7fb ffd1 	bl	bf98 <next_timeout>
	__asm__ volatile(
    fff6:	f384 8811 	msr	BASEPRI, r4
    fffa:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    fffe:	2301      	movs	r3, #1
   10000:	e7f6      	b.n	fff0 <z_get_next_timeout_expiry+0x18>
}
   10002:	bd10      	pop	{r4, pc}

00010004 <z_set_timeout_expiry>:
{
   10004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10006:	4606      	mov	r6, r0
   10008:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
   1000a:	2300      	movs	r3, #0
	__asm__ volatile(
   1000c:	f04f 0220 	mov.w	r2, #32
   10010:	f3ef 8511 	mrs	r5, BASEPRI
   10014:	f382 8812 	msr	BASEPRI_MAX, r2
   10018:	f3bf 8f6f 	isb	sy
   1001c:	e00a      	b.n	10034 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
   1001e:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
   10020:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   10024:	2801      	cmp	r0, #1
   10026:	dd00      	ble.n	1002a <z_set_timeout_expiry+0x26>
   10028:	b97c      	cbnz	r4, 1004a <z_set_timeout_expiry+0x46>
	__asm__ volatile(
   1002a:	f385 8811 	msr	BASEPRI, r5
   1002e:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   10032:	2301      	movs	r3, #1
   10034:	461c      	mov	r4, r3
   10036:	b97b      	cbnz	r3, 10058 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
   10038:	f7fb ffae 	bl	bf98 <next_timeout>
			      || (ticks <= next_to);
   1003c:	f1b0 3fff 	cmp.w	r0, #4294967295
   10040:	d0ed      	beq.n	1001e <z_set_timeout_expiry+0x1a>
   10042:	42b0      	cmp	r0, r6
   10044:	dbec      	blt.n	10020 <z_set_timeout_expiry+0x1c>
   10046:	2401      	movs	r4, #1
   10048:	e7ea      	b.n	10020 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   1004a:	4639      	mov	r1, r7
   1004c:	42b0      	cmp	r0, r6
   1004e:	bfa8      	it	ge
   10050:	4630      	movge	r0, r6
   10052:	f7f5 fb55 	bl	5700 <sys_clock_set_timeout>
   10056:	e7e8      	b.n	1002a <z_set_timeout_expiry+0x26>
}
   10058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001005a <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   1005a:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   1005c:	f7fc f8ce 	bl	c1fc <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   10060:	bd08      	pop	{r3, pc}

00010062 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
   10062:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
   10064:	f7fc f8ca 	bl	c1fc <sys_clock_tick_get>
}
   10068:	bd08      	pop	{r3, pc}

0001006a <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   1006a:	b900      	cbnz	r0, 1006e <z_impl_k_busy_wait+0x4>
   1006c:	4770      	bx	lr
{
   1006e:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   10070:	f7f3 fbb4 	bl	37dc <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   10074:	bd08      	pop	{r3, pc}

00010076 <k_heap_init>:
{
   10076:	b510      	push	{r4, lr}
   10078:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
   1007c:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
   1007e:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
   10080:	f7fd ff9f 	bl	dfc2 <sys_heap_init>
}
   10084:	bd10      	pop	{r4, pc}

00010086 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   10086:	4770      	bx	lr

00010088 <_ZdlPv>:
   10088:	f7fc bb4a 	b.w	c720 <free>

0001008c <_ZdaPv>:
   1008c:	f7ff bffc 	b.w	10088 <_ZdlPv>

00010090 <_Znwj>:
   10090:	2801      	cmp	r0, #1
   10092:	bf38      	it	cc
   10094:	2001      	movcc	r0, #1
   10096:	b510      	push	{r4, lr}
   10098:	4604      	mov	r4, r0
   1009a:	4620      	mov	r0, r4
   1009c:	f7fc fb38 	bl	c710 <malloc>
   100a0:	b930      	cbnz	r0, 100b0 <_Znwj+0x20>
   100a2:	f7fc fa5b 	bl	c55c <_ZSt15get_new_handlerv>
   100a6:	b908      	cbnz	r0, 100ac <_Znwj+0x1c>
   100a8:	f000 f805 	bl	100b6 <abort>
   100ac:	4780      	blx	r0
   100ae:	e7f4      	b.n	1009a <_Znwj+0xa>
   100b0:	bd10      	pop	{r4, pc}

000100b2 <_Znaj>:
   100b2:	f7ff bfed 	b.w	10090 <_Znwj>

000100b6 <abort>:
   100b6:	2006      	movs	r0, #6
   100b8:	b508      	push	{r3, lr}
   100ba:	f7fd f871 	bl	d1a0 <raise>
   100be:	2001      	movs	r0, #1
   100c0:	f7f4 fa7c 	bl	45bc <_exit>

000100c4 <atoi>:
   100c4:	220a      	movs	r2, #10
   100c6:	2100      	movs	r1, #0
   100c8:	f7fd b926 	b.w	d318 <strtol>

000100cc <memchr>:
   100cc:	b2c9      	uxtb	r1, r1
   100ce:	4603      	mov	r3, r0
   100d0:	4402      	add	r2, r0
   100d2:	b510      	push	{r4, lr}
   100d4:	4293      	cmp	r3, r2
   100d6:	4618      	mov	r0, r3
   100d8:	d101      	bne.n	100de <memchr+0x12>
   100da:	2000      	movs	r0, #0
   100dc:	e003      	b.n	100e6 <memchr+0x1a>
   100de:	7804      	ldrb	r4, [r0, #0]
   100e0:	3301      	adds	r3, #1
   100e2:	428c      	cmp	r4, r1
   100e4:	d1f6      	bne.n	100d4 <memchr+0x8>
   100e6:	bd10      	pop	{r4, pc}

000100e8 <memcpy>:
   100e8:	440a      	add	r2, r1
   100ea:	1e43      	subs	r3, r0, #1
   100ec:	4291      	cmp	r1, r2
   100ee:	d100      	bne.n	100f2 <memcpy+0xa>
   100f0:	4770      	bx	lr
   100f2:	b510      	push	{r4, lr}
   100f4:	f811 4b01 	ldrb.w	r4, [r1], #1
   100f8:	4291      	cmp	r1, r2
   100fa:	f803 4f01 	strb.w	r4, [r3, #1]!
   100fe:	d1f9      	bne.n	100f4 <memcpy+0xc>
   10100:	bd10      	pop	{r4, pc}

00010102 <memset>:
   10102:	4402      	add	r2, r0
   10104:	4603      	mov	r3, r0
   10106:	4293      	cmp	r3, r2
   10108:	d100      	bne.n	1010c <memset+0xa>
   1010a:	4770      	bx	lr
   1010c:	f803 1b01 	strb.w	r1, [r3], #1
   10110:	e7f9      	b.n	10106 <memset+0x4>

00010112 <__sfputc_r>:
   10112:	6893      	ldr	r3, [r2, #8]
   10114:	3b01      	subs	r3, #1
   10116:	2b00      	cmp	r3, #0
   10118:	6093      	str	r3, [r2, #8]
   1011a:	b410      	push	{r4}
   1011c:	da07      	bge.n	1012e <__sfputc_r+0x1c>
   1011e:	6994      	ldr	r4, [r2, #24]
   10120:	42a3      	cmp	r3, r4
   10122:	db01      	blt.n	10128 <__sfputc_r+0x16>
   10124:	290a      	cmp	r1, #10
   10126:	d102      	bne.n	1012e <__sfputc_r+0x1c>
   10128:	bc10      	pop	{r4}
   1012a:	f7fd b915 	b.w	d358 <__swbuf_r>
   1012e:	6813      	ldr	r3, [r2, #0]
   10130:	1c58      	adds	r0, r3, #1
   10132:	6010      	str	r0, [r2, #0]
   10134:	4608      	mov	r0, r1
   10136:	7019      	strb	r1, [r3, #0]
   10138:	bc10      	pop	{r4}
   1013a:	4770      	bx	lr

0001013c <__sfputs_r>:
   1013c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1013e:	4606      	mov	r6, r0
   10140:	460f      	mov	r7, r1
   10142:	4614      	mov	r4, r2
   10144:	18d5      	adds	r5, r2, r3
   10146:	42ac      	cmp	r4, r5
   10148:	d101      	bne.n	1014e <__sfputs_r+0x12>
   1014a:	2000      	movs	r0, #0
   1014c:	e007      	b.n	1015e <__sfputs_r+0x22>
   1014e:	463a      	mov	r2, r7
   10150:	f814 1b01 	ldrb.w	r1, [r4], #1
   10154:	4630      	mov	r0, r6
   10156:	f7ff ffdc 	bl	10112 <__sfputc_r>
   1015a:	1c43      	adds	r3, r0, #1
   1015c:	d1f3      	bne.n	10146 <__sfputs_r+0xa>
   1015e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00010160 <__cvt>:
   10160:	2b00      	cmp	r3, #0
   10162:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   10166:	461f      	mov	r7, r3
   10168:	b088      	sub	sp, #32
   1016a:	bfb4      	ite	lt
   1016c:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
   10170:	2300      	movge	r3, #0
   10172:	4614      	mov	r4, r2
   10174:	9a12      	ldr	r2, [sp, #72]	; 0x48
   10176:	bfbc      	itt	lt
   10178:	461f      	movlt	r7, r3
   1017a:	232d      	movlt	r3, #45	; 0x2d
   1017c:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1017e:	7013      	strb	r3, [r2, #0]
   10180:	9b14      	ldr	r3, [sp, #80]	; 0x50
   10182:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
   10186:	f023 0820 	bic.w	r8, r3, #32
   1018a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   1018e:	d005      	beq.n	1019c <__cvt+0x3c>
   10190:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
   10194:	d100      	bne.n	10198 <__cvt+0x38>
   10196:	3501      	adds	r5, #1
   10198:	2302      	movs	r3, #2
   1019a:	e000      	b.n	1019e <__cvt+0x3e>
   1019c:	2303      	movs	r3, #3
   1019e:	aa07      	add	r2, sp, #28
   101a0:	9204      	str	r2, [sp, #16]
   101a2:	aa06      	add	r2, sp, #24
   101a4:	e9cd 3500 	strd	r3, r5, [sp]
   101a8:	e9cd a202 	strd	sl, r2, [sp, #8]
   101ac:	463b      	mov	r3, r7
   101ae:	4622      	mov	r2, r4
   101b0:	f7f1 f9f2 	bl	1598 <_dtoa_r>
   101b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   101b8:	4606      	mov	r6, r0
   101ba:	d102      	bne.n	101c2 <__cvt+0x62>
   101bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
   101be:	07db      	lsls	r3, r3, #31
   101c0:	d522      	bpl.n	10208 <__cvt+0xa8>
   101c2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   101c6:	eb06 0905 	add.w	r9, r6, r5
   101ca:	d110      	bne.n	101ee <__cvt+0x8e>
   101cc:	7833      	ldrb	r3, [r6, #0]
   101ce:	2b30      	cmp	r3, #48	; 0x30
   101d0:	d10a      	bne.n	101e8 <__cvt+0x88>
   101d2:	2200      	movs	r2, #0
   101d4:	2300      	movs	r3, #0
   101d6:	4620      	mov	r0, r4
   101d8:	4639      	mov	r1, r7
   101da:	f7f0 fbe1 	bl	9a0 <__aeabi_dcmpeq>
   101de:	b918      	cbnz	r0, 101e8 <__cvt+0x88>
   101e0:	f1c5 0501 	rsb	r5, r5, #1
   101e4:	f8ca 5000 	str.w	r5, [sl]
   101e8:	f8da 3000 	ldr.w	r3, [sl]
   101ec:	4499      	add	r9, r3
   101ee:	2200      	movs	r2, #0
   101f0:	2300      	movs	r3, #0
   101f2:	4620      	mov	r0, r4
   101f4:	4639      	mov	r1, r7
   101f6:	f7f0 fbd3 	bl	9a0 <__aeabi_dcmpeq>
   101fa:	b108      	cbz	r0, 10200 <__cvt+0xa0>
   101fc:	f8cd 901c 	str.w	r9, [sp, #28]
   10200:	2230      	movs	r2, #48	; 0x30
   10202:	9b07      	ldr	r3, [sp, #28]
   10204:	454b      	cmp	r3, r9
   10206:	d307      	bcc.n	10218 <__cvt+0xb8>
   10208:	9b07      	ldr	r3, [sp, #28]
   1020a:	4630      	mov	r0, r6
   1020c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   1020e:	1b9b      	subs	r3, r3, r6
   10210:	6013      	str	r3, [r2, #0]
   10212:	b008      	add	sp, #32
   10214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10218:	1c59      	adds	r1, r3, #1
   1021a:	9107      	str	r1, [sp, #28]
   1021c:	701a      	strb	r2, [r3, #0]
   1021e:	e7f0      	b.n	10202 <__cvt+0xa2>

00010220 <__exponent>:
   10220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10222:	2900      	cmp	r1, #0
   10224:	4603      	mov	r3, r0
   10226:	bfb8      	it	lt
   10228:	4249      	neglt	r1, r1
   1022a:	f803 2b02 	strb.w	r2, [r3], #2
   1022e:	bfb4      	ite	lt
   10230:	222d      	movlt	r2, #45	; 0x2d
   10232:	222b      	movge	r2, #43	; 0x2b
   10234:	2909      	cmp	r1, #9
   10236:	7042      	strb	r2, [r0, #1]
   10238:	dd2a      	ble.n	10290 <__exponent+0x70>
   1023a:	f10d 0407 	add.w	r4, sp, #7
   1023e:	270a      	movs	r7, #10
   10240:	46a4      	mov	ip, r4
   10242:	460a      	mov	r2, r1
   10244:	46a6      	mov	lr, r4
   10246:	3c01      	subs	r4, #1
   10248:	2a63      	cmp	r2, #99	; 0x63
   1024a:	fb91 f6f7 	sdiv	r6, r1, r7
   1024e:	fb07 1516 	mls	r5, r7, r6, r1
   10252:	4631      	mov	r1, r6
   10254:	f105 0530 	add.w	r5, r5, #48	; 0x30
   10258:	f80e 5c01 	strb.w	r5, [lr, #-1]
   1025c:	dcf1      	bgt.n	10242 <__exponent+0x22>
   1025e:	3130      	adds	r1, #48	; 0x30
   10260:	f1ae 0502 	sub.w	r5, lr, #2
   10264:	f804 1c01 	strb.w	r1, [r4, #-1]
   10268:	1c44      	adds	r4, r0, #1
   1026a:	4629      	mov	r1, r5
   1026c:	4561      	cmp	r1, ip
   1026e:	d30a      	bcc.n	10286 <__exponent+0x66>
   10270:	f10d 0209 	add.w	r2, sp, #9
   10274:	eba2 020e 	sub.w	r2, r2, lr
   10278:	4565      	cmp	r5, ip
   1027a:	bf88      	it	hi
   1027c:	2200      	movhi	r2, #0
   1027e:	4413      	add	r3, r2
   10280:	1a18      	subs	r0, r3, r0
   10282:	b003      	add	sp, #12
   10284:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10286:	f811 2b01 	ldrb.w	r2, [r1], #1
   1028a:	f804 2f01 	strb.w	r2, [r4, #1]!
   1028e:	e7ed      	b.n	1026c <__exponent+0x4c>
   10290:	2330      	movs	r3, #48	; 0x30
   10292:	3130      	adds	r1, #48	; 0x30
   10294:	7083      	strb	r3, [r0, #2]
   10296:	1d03      	adds	r3, r0, #4
   10298:	70c1      	strb	r1, [r0, #3]
   1029a:	e7f1      	b.n	10280 <__exponent+0x60>

0001029c <_printf_common>:
   1029c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   102a0:	4616      	mov	r6, r2
   102a2:	4699      	mov	r9, r3
   102a4:	688a      	ldr	r2, [r1, #8]
   102a6:	4607      	mov	r7, r0
   102a8:	690b      	ldr	r3, [r1, #16]
   102aa:	460c      	mov	r4, r1
   102ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
   102b0:	4293      	cmp	r3, r2
   102b2:	bfb8      	it	lt
   102b4:	4613      	movlt	r3, r2
   102b6:	6033      	str	r3, [r6, #0]
   102b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   102bc:	b10a      	cbz	r2, 102c2 <_printf_common+0x26>
   102be:	3301      	adds	r3, #1
   102c0:	6033      	str	r3, [r6, #0]
   102c2:	6823      	ldr	r3, [r4, #0]
   102c4:	0699      	lsls	r1, r3, #26
   102c6:	bf42      	ittt	mi
   102c8:	6833      	ldrmi	r3, [r6, #0]
   102ca:	3302      	addmi	r3, #2
   102cc:	6033      	strmi	r3, [r6, #0]
   102ce:	6825      	ldr	r5, [r4, #0]
   102d0:	f015 0506 	ands.w	r5, r5, #6
   102d4:	d106      	bne.n	102e4 <_printf_common+0x48>
   102d6:	f104 0a19 	add.w	sl, r4, #25
   102da:	68e3      	ldr	r3, [r4, #12]
   102dc:	6832      	ldr	r2, [r6, #0]
   102de:	1a9b      	subs	r3, r3, r2
   102e0:	42ab      	cmp	r3, r5
   102e2:	dc29      	bgt.n	10338 <_printf_common+0x9c>
   102e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
   102e8:	1e13      	subs	r3, r2, #0
   102ea:	6822      	ldr	r2, [r4, #0]
   102ec:	bf18      	it	ne
   102ee:	2301      	movne	r3, #1
   102f0:	0692      	lsls	r2, r2, #26
   102f2:	d42e      	bmi.n	10352 <_printf_common+0xb6>
   102f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
   102f8:	4649      	mov	r1, r9
   102fa:	4638      	mov	r0, r7
   102fc:	47c0      	blx	r8
   102fe:	3001      	adds	r0, #1
   10300:	d021      	beq.n	10346 <_printf_common+0xaa>
   10302:	6823      	ldr	r3, [r4, #0]
   10304:	341a      	adds	r4, #26
   10306:	f854 5c0e 	ldr.w	r5, [r4, #-14]
   1030a:	f003 0306 	and.w	r3, r3, #6
   1030e:	6832      	ldr	r2, [r6, #0]
   10310:	2600      	movs	r6, #0
   10312:	2b04      	cmp	r3, #4
   10314:	f854 3c12 	ldr.w	r3, [r4, #-18]
   10318:	bf08      	it	eq
   1031a:	1aad      	subeq	r5, r5, r2
   1031c:	f854 2c0a 	ldr.w	r2, [r4, #-10]
   10320:	bf14      	ite	ne
   10322:	2500      	movne	r5, #0
   10324:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   10328:	4293      	cmp	r3, r2
   1032a:	bfc4      	itt	gt
   1032c:	1a9b      	subgt	r3, r3, r2
   1032e:	18ed      	addgt	r5, r5, r3
   10330:	42b5      	cmp	r5, r6
   10332:	d11a      	bne.n	1036a <_printf_common+0xce>
   10334:	2000      	movs	r0, #0
   10336:	e008      	b.n	1034a <_printf_common+0xae>
   10338:	2301      	movs	r3, #1
   1033a:	4652      	mov	r2, sl
   1033c:	4649      	mov	r1, r9
   1033e:	4638      	mov	r0, r7
   10340:	47c0      	blx	r8
   10342:	3001      	adds	r0, #1
   10344:	d103      	bne.n	1034e <_printf_common+0xb2>
   10346:	f04f 30ff 	mov.w	r0, #4294967295
   1034a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1034e:	3501      	adds	r5, #1
   10350:	e7c3      	b.n	102da <_printf_common+0x3e>
   10352:	18e1      	adds	r1, r4, r3
   10354:	1c5a      	adds	r2, r3, #1
   10356:	2030      	movs	r0, #48	; 0x30
   10358:	3302      	adds	r3, #2
   1035a:	4422      	add	r2, r4
   1035c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   10360:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   10364:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   10368:	e7c4      	b.n	102f4 <_printf_common+0x58>
   1036a:	2301      	movs	r3, #1
   1036c:	4622      	mov	r2, r4
   1036e:	4649      	mov	r1, r9
   10370:	4638      	mov	r0, r7
   10372:	47c0      	blx	r8
   10374:	3001      	adds	r0, #1
   10376:	d0e6      	beq.n	10346 <_printf_common+0xaa>
   10378:	3601      	adds	r6, #1
   1037a:	e7d9      	b.n	10330 <_printf_common+0x94>

0001037c <_raise_r>:
   1037c:	291f      	cmp	r1, #31
   1037e:	b538      	push	{r3, r4, r5, lr}
   10380:	4604      	mov	r4, r0
   10382:	460d      	mov	r5, r1
   10384:	d904      	bls.n	10390 <_raise_r+0x14>
   10386:	2316      	movs	r3, #22
   10388:	6003      	str	r3, [r0, #0]
   1038a:	f04f 30ff 	mov.w	r0, #4294967295
   1038e:	bd38      	pop	{r3, r4, r5, pc}
   10390:	6c42      	ldr	r2, [r0, #68]	; 0x44
   10392:	b112      	cbz	r2, 1039a <_raise_r+0x1e>
   10394:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   10398:	b94b      	cbnz	r3, 103ae <_raise_r+0x32>
   1039a:	4620      	mov	r0, r4
   1039c:	f000 f816 	bl	103cc <_getpid_r>
   103a0:	462a      	mov	r2, r5
   103a2:	4601      	mov	r1, r0
   103a4:	4620      	mov	r0, r4
   103a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   103aa:	f7fc bf01 	b.w	d1b0 <_kill_r>
   103ae:	2b01      	cmp	r3, #1
   103b0:	d00a      	beq.n	103c8 <_raise_r+0x4c>
   103b2:	1c59      	adds	r1, r3, #1
   103b4:	d103      	bne.n	103be <_raise_r+0x42>
   103b6:	2316      	movs	r3, #22
   103b8:	6003      	str	r3, [r0, #0]
   103ba:	2001      	movs	r0, #1
   103bc:	e7e7      	b.n	1038e <_raise_r+0x12>
   103be:	2400      	movs	r4, #0
   103c0:	4628      	mov	r0, r5
   103c2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
   103c6:	4798      	blx	r3
   103c8:	2000      	movs	r0, #0
   103ca:	e7e0      	b.n	1038e <_raise_r+0x12>

000103cc <_getpid_r>:
   103cc:	f7fe b8f0 	b.w	e5b0 <_getpid>

000103d0 <strncmp>:
   103d0:	b510      	push	{r4, lr}
   103d2:	b16a      	cbz	r2, 103f0 <strncmp+0x20>
   103d4:	3901      	subs	r1, #1
   103d6:	1884      	adds	r4, r0, r2
   103d8:	f810 3b01 	ldrb.w	r3, [r0], #1
   103dc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   103e0:	4293      	cmp	r3, r2
   103e2:	d103      	bne.n	103ec <strncmp+0x1c>
   103e4:	42a0      	cmp	r0, r4
   103e6:	d001      	beq.n	103ec <strncmp+0x1c>
   103e8:	2b00      	cmp	r3, #0
   103ea:	d1f5      	bne.n	103d8 <strncmp+0x8>
   103ec:	1a98      	subs	r0, r3, r2
   103ee:	bd10      	pop	{r4, pc}
   103f0:	4610      	mov	r0, r2
   103f2:	e7fc      	b.n	103ee <strncmp+0x1e>

000103f4 <strnlen>:
   103f4:	4602      	mov	r2, r0
   103f6:	4401      	add	r1, r0
   103f8:	b510      	push	{r4, lr}
   103fa:	428a      	cmp	r2, r1
   103fc:	4613      	mov	r3, r2
   103fe:	d101      	bne.n	10404 <strnlen+0x10>
   10400:	1a18      	subs	r0, r3, r0
   10402:	bd10      	pop	{r4, pc}
   10404:	781c      	ldrb	r4, [r3, #0]
   10406:	3201      	adds	r2, #1
   10408:	2c00      	cmp	r4, #0
   1040a:	d1f6      	bne.n	103fa <strnlen+0x6>
   1040c:	e7f8      	b.n	10400 <strnlen+0xc>

0001040e <__strtok_r>:
   1040e:	b5f0      	push	{r4, r5, r6, r7, lr}
   10410:	b908      	cbnz	r0, 10416 <__strtok_r+0x8>
   10412:	6810      	ldr	r0, [r2, #0]
   10414:	b188      	cbz	r0, 1043a <__strtok_r+0x2c>
   10416:	4604      	mov	r4, r0
   10418:	4620      	mov	r0, r4
   1041a:	460f      	mov	r7, r1
   1041c:	f814 5b01 	ldrb.w	r5, [r4], #1
   10420:	f817 6b01 	ldrb.w	r6, [r7], #1
   10424:	b91e      	cbnz	r6, 1042e <__strtok_r+0x20>
   10426:	b965      	cbnz	r5, 10442 <__strtok_r+0x34>
   10428:	4628      	mov	r0, r5
   1042a:	6015      	str	r5, [r2, #0]
   1042c:	e005      	b.n	1043a <__strtok_r+0x2c>
   1042e:	42b5      	cmp	r5, r6
   10430:	d1f6      	bne.n	10420 <__strtok_r+0x12>
   10432:	2b00      	cmp	r3, #0
   10434:	d1f0      	bne.n	10418 <__strtok_r+0xa>
   10436:	6014      	str	r4, [r2, #0]
   10438:	7003      	strb	r3, [r0, #0]
   1043a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1043c:	461c      	mov	r4, r3
   1043e:	e00c      	b.n	1045a <__strtok_r+0x4c>
   10440:	b915      	cbnz	r5, 10448 <__strtok_r+0x3a>
   10442:	f814 3b01 	ldrb.w	r3, [r4], #1
   10446:	460e      	mov	r6, r1
   10448:	f816 5b01 	ldrb.w	r5, [r6], #1
   1044c:	42ab      	cmp	r3, r5
   1044e:	d1f7      	bne.n	10440 <__strtok_r+0x32>
   10450:	2b00      	cmp	r3, #0
   10452:	d0f3      	beq.n	1043c <__strtok_r+0x2e>
   10454:	2300      	movs	r3, #0
   10456:	f804 3c01 	strb.w	r3, [r4, #-1]
   1045a:	6014      	str	r4, [r2, #0]
   1045c:	e7ed      	b.n	1043a <__strtok_r+0x2c>

0001045e <quorem>:
   1045e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10462:	6903      	ldr	r3, [r0, #16]
   10464:	4607      	mov	r7, r0
   10466:	690c      	ldr	r4, [r1, #16]
   10468:	42a3      	cmp	r3, r4
   1046a:	f2c0 8085 	blt.w	10578 <quorem+0x11a>
   1046e:	3c01      	subs	r4, #1
   10470:	f100 0514 	add.w	r5, r0, #20
   10474:	f101 0814 	add.w	r8, r1, #20
   10478:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   1047c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   10480:	ea4f 0b84 	mov.w	fp, r4, lsl #2
   10484:	9301      	str	r3, [sp, #4]
   10486:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   1048a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   1048e:	3301      	adds	r3, #1
   10490:	429a      	cmp	r2, r3
   10492:	fbb2 f6f3 	udiv	r6, r2, r3
   10496:	d333      	bcc.n	10500 <quorem+0xa2>
   10498:	f04f 0e00 	mov.w	lr, #0
   1049c:	4640      	mov	r0, r8
   1049e:	46ac      	mov	ip, r5
   104a0:	46f2      	mov	sl, lr
   104a2:	f850 2b04 	ldr.w	r2, [r0], #4
   104a6:	b293      	uxth	r3, r2
   104a8:	4581      	cmp	r9, r0
   104aa:	ea4f 4212 	mov.w	r2, r2, lsr #16
   104ae:	fb06 e303 	mla	r3, r6, r3, lr
   104b2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   104b6:	b29b      	uxth	r3, r3
   104b8:	fb06 e202 	mla	r2, r6, r2, lr
   104bc:	ebaa 0303 	sub.w	r3, sl, r3
   104c0:	f8dc a000 	ldr.w	sl, [ip]
   104c4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   104c8:	fa1f fa8a 	uxth.w	sl, sl
   104cc:	4453      	add	r3, sl
   104ce:	fa1f fa82 	uxth.w	sl, r2
   104d2:	f8dc 2000 	ldr.w	r2, [ip]
   104d6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
   104da:	eb02 4223 	add.w	r2, r2, r3, asr #16
   104de:	b29b      	uxth	r3, r3
   104e0:	ea4f 4a22 	mov.w	sl, r2, asr #16
   104e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   104e8:	f84c 3b04 	str.w	r3, [ip], #4
   104ec:	d2d9      	bcs.n	104a2 <quorem+0x44>
   104ee:	f855 300b 	ldr.w	r3, [r5, fp]
   104f2:	b92b      	cbnz	r3, 10500 <quorem+0xa2>
   104f4:	9b01      	ldr	r3, [sp, #4]
   104f6:	3b04      	subs	r3, #4
   104f8:	429d      	cmp	r5, r3
   104fa:	461a      	mov	r2, r3
   104fc:	d330      	bcc.n	10560 <quorem+0x102>
   104fe:	613c      	str	r4, [r7, #16]
   10500:	4638      	mov	r0, r7
   10502:	f000 fa6f 	bl	109e4 <__mcmp>
   10506:	2800      	cmp	r0, #0
   10508:	db26      	blt.n	10558 <quorem+0xfa>
   1050a:	3601      	adds	r6, #1
   1050c:	4628      	mov	r0, r5
   1050e:	f04f 0c00 	mov.w	ip, #0
   10512:	f858 1b04 	ldr.w	r1, [r8], #4
   10516:	f8d0 e000 	ldr.w	lr, [r0]
   1051a:	b28b      	uxth	r3, r1
   1051c:	45c1      	cmp	r9, r8
   1051e:	fa1f f28e 	uxth.w	r2, lr
   10522:	ebac 0303 	sub.w	r3, ip, r3
   10526:	4413      	add	r3, r2
   10528:	ea4f 4211 	mov.w	r2, r1, lsr #16
   1052c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
   10530:	eb02 4223 	add.w	r2, r2, r3, asr #16
   10534:	b29b      	uxth	r3, r3
   10536:	ea4f 4c22 	mov.w	ip, r2, asr #16
   1053a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   1053e:	f840 3b04 	str.w	r3, [r0], #4
   10542:	d2e6      	bcs.n	10512 <quorem+0xb4>
   10544:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   10548:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   1054c:	b922      	cbnz	r2, 10558 <quorem+0xfa>
   1054e:	3b04      	subs	r3, #4
   10550:	429d      	cmp	r5, r3
   10552:	461a      	mov	r2, r3
   10554:	d30a      	bcc.n	1056c <quorem+0x10e>
   10556:	613c      	str	r4, [r7, #16]
   10558:	4630      	mov	r0, r6
   1055a:	b003      	add	sp, #12
   1055c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10560:	6812      	ldr	r2, [r2, #0]
   10562:	3b04      	subs	r3, #4
   10564:	2a00      	cmp	r2, #0
   10566:	d1ca      	bne.n	104fe <quorem+0xa0>
   10568:	3c01      	subs	r4, #1
   1056a:	e7c5      	b.n	104f8 <quorem+0x9a>
   1056c:	6812      	ldr	r2, [r2, #0]
   1056e:	3b04      	subs	r3, #4
   10570:	2a00      	cmp	r2, #0
   10572:	d1f0      	bne.n	10556 <quorem+0xf8>
   10574:	3c01      	subs	r4, #1
   10576:	e7eb      	b.n	10550 <quorem+0xf2>
   10578:	2000      	movs	r0, #0
   1057a:	e7ee      	b.n	1055a <quorem+0xfc>

0001057c <__sfmoreglue>:
   1057c:	b570      	push	{r4, r5, r6, lr}
   1057e:	1e4a      	subs	r2, r1, #1
   10580:	2568      	movs	r5, #104	; 0x68
   10582:	460e      	mov	r6, r1
   10584:	4355      	muls	r5, r2
   10586:	f105 0174 	add.w	r1, r5, #116	; 0x74
   1058a:	f7fc f91f 	bl	c7cc <_malloc_r>
   1058e:	4604      	mov	r4, r0
   10590:	b140      	cbz	r0, 105a4 <__sfmoreglue+0x28>
   10592:	2100      	movs	r1, #0
   10594:	f105 0268 	add.w	r2, r5, #104	; 0x68
   10598:	e9c0 1600 	strd	r1, r6, [r0]
   1059c:	300c      	adds	r0, #12
   1059e:	60a0      	str	r0, [r4, #8]
   105a0:	f7ff fdaf 	bl	10102 <memset>
   105a4:	4620      	mov	r0, r4
   105a6:	bd70      	pop	{r4, r5, r6, pc}

000105a8 <_fwalk_reent>:
   105a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   105ac:	4606      	mov	r6, r0
   105ae:	4688      	mov	r8, r1
   105b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
   105b4:	2700      	movs	r7, #0
   105b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   105ba:	f1b9 0901 	subs.w	r9, r9, #1
   105be:	d505      	bpl.n	105cc <_fwalk_reent+0x24>
   105c0:	6824      	ldr	r4, [r4, #0]
   105c2:	2c00      	cmp	r4, #0
   105c4:	d1f7      	bne.n	105b6 <_fwalk_reent+0xe>
   105c6:	4638      	mov	r0, r7
   105c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   105cc:	89ab      	ldrh	r3, [r5, #12]
   105ce:	2b01      	cmp	r3, #1
   105d0:	d907      	bls.n	105e2 <_fwalk_reent+0x3a>
   105d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   105d6:	3301      	adds	r3, #1
   105d8:	d003      	beq.n	105e2 <_fwalk_reent+0x3a>
   105da:	4629      	mov	r1, r5
   105dc:	4630      	mov	r0, r6
   105de:	47c0      	blx	r8
   105e0:	4307      	orrs	r7, r0
   105e2:	3568      	adds	r5, #104	; 0x68
   105e4:	e7e9      	b.n	105ba <_fwalk_reent+0x12>

000105e6 <__swhatbuf_r>:
   105e6:	b570      	push	{r4, r5, r6, lr}
   105e8:	460e      	mov	r6, r1
   105ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   105ee:	b096      	sub	sp, #88	; 0x58
   105f0:	4614      	mov	r4, r2
   105f2:	2900      	cmp	r1, #0
   105f4:	461d      	mov	r5, r3
   105f6:	da07      	bge.n	10608 <__swhatbuf_r+0x22>
   105f8:	2300      	movs	r3, #0
   105fa:	602b      	str	r3, [r5, #0]
   105fc:	89b3      	ldrh	r3, [r6, #12]
   105fe:	061a      	lsls	r2, r3, #24
   10600:	d410      	bmi.n	10624 <__swhatbuf_r+0x3e>
   10602:	f44f 6380 	mov.w	r3, #1024	; 0x400
   10606:	e00e      	b.n	10626 <__swhatbuf_r+0x40>
   10608:	466a      	mov	r2, sp
   1060a:	f7fd f9a5 	bl	d958 <_fstat_r>
   1060e:	2800      	cmp	r0, #0
   10610:	dbf2      	blt.n	105f8 <__swhatbuf_r+0x12>
   10612:	9a01      	ldr	r2, [sp, #4]
   10614:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   10618:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   1061c:	425a      	negs	r2, r3
   1061e:	415a      	adcs	r2, r3
   10620:	602a      	str	r2, [r5, #0]
   10622:	e7ee      	b.n	10602 <__swhatbuf_r+0x1c>
   10624:	2340      	movs	r3, #64	; 0x40
   10626:	2000      	movs	r0, #0
   10628:	6023      	str	r3, [r4, #0]
   1062a:	b016      	add	sp, #88	; 0x58
   1062c:	bd70      	pop	{r4, r5, r6, pc}

0001062e <_Balloc>:
   1062e:	b570      	push	{r4, r5, r6, lr}
   10630:	6a46      	ldr	r6, [r0, #36]	; 0x24
   10632:	4604      	mov	r4, r0
   10634:	460d      	mov	r5, r1
   10636:	b93e      	cbnz	r6, 10648 <_Balloc+0x1a>
   10638:	2010      	movs	r0, #16
   1063a:	f7fc f869 	bl	c710 <malloc>
   1063e:	6260      	str	r0, [r4, #36]	; 0x24
   10640:	6006      	str	r6, [r0, #0]
   10642:	60c6      	str	r6, [r0, #12]
   10644:	e9c0 6601 	strd	r6, r6, [r0, #4]
   10648:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1064a:	68f3      	ldr	r3, [r6, #12]
   1064c:	b183      	cbz	r3, 10670 <_Balloc+0x42>
   1064e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   10650:	68db      	ldr	r3, [r3, #12]
   10652:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   10656:	b9b8      	cbnz	r0, 10688 <_Balloc+0x5a>
   10658:	2101      	movs	r1, #1
   1065a:	4620      	mov	r0, r4
   1065c:	fa01 f605 	lsl.w	r6, r1, r5
   10660:	1d72      	adds	r2, r6, #5
   10662:	0092      	lsls	r2, r2, #2
   10664:	f000 faa5 	bl	10bb2 <_calloc_r>
   10668:	b160      	cbz	r0, 10684 <_Balloc+0x56>
   1066a:	e9c0 5601 	strd	r5, r6, [r0, #4]
   1066e:	e00e      	b.n	1068e <_Balloc+0x60>
   10670:	2221      	movs	r2, #33	; 0x21
   10672:	2104      	movs	r1, #4
   10674:	4620      	mov	r0, r4
   10676:	f000 fa9c 	bl	10bb2 <_calloc_r>
   1067a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1067c:	60f0      	str	r0, [r6, #12]
   1067e:	68db      	ldr	r3, [r3, #12]
   10680:	2b00      	cmp	r3, #0
   10682:	d1e4      	bne.n	1064e <_Balloc+0x20>
   10684:	2000      	movs	r0, #0
   10686:	bd70      	pop	{r4, r5, r6, pc}
   10688:	6802      	ldr	r2, [r0, #0]
   1068a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   1068e:	2300      	movs	r3, #0
   10690:	e9c0 3303 	strd	r3, r3, [r0, #12]
   10694:	e7f7      	b.n	10686 <_Balloc+0x58>

00010696 <_Bfree>:
   10696:	b570      	push	{r4, r5, r6, lr}
   10698:	6a46      	ldr	r6, [r0, #36]	; 0x24
   1069a:	4605      	mov	r5, r0
   1069c:	460c      	mov	r4, r1
   1069e:	b93e      	cbnz	r6, 106b0 <_Bfree+0x1a>
   106a0:	2010      	movs	r0, #16
   106a2:	f7fc f835 	bl	c710 <malloc>
   106a6:	6268      	str	r0, [r5, #36]	; 0x24
   106a8:	6006      	str	r6, [r0, #0]
   106aa:	60c6      	str	r6, [r0, #12]
   106ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
   106b0:	b13c      	cbz	r4, 106c2 <_Bfree+0x2c>
   106b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   106b4:	6862      	ldr	r2, [r4, #4]
   106b6:	68db      	ldr	r3, [r3, #12]
   106b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   106bc:	6021      	str	r1, [r4, #0]
   106be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   106c2:	bd70      	pop	{r4, r5, r6, pc}

000106c4 <__multadd>:
   106c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   106c8:	4607      	mov	r7, r0
   106ca:	4698      	mov	r8, r3
   106cc:	460c      	mov	r4, r1
   106ce:	690e      	ldr	r6, [r1, #16]
   106d0:	f101 0014 	add.w	r0, r1, #20
   106d4:	2300      	movs	r3, #0
   106d6:	6805      	ldr	r5, [r0, #0]
   106d8:	3301      	adds	r3, #1
   106da:	b2a9      	uxth	r1, r5
   106dc:	429e      	cmp	r6, r3
   106de:	ea4f 4515 	mov.w	r5, r5, lsr #16
   106e2:	fb02 8101 	mla	r1, r2, r1, r8
   106e6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
   106ea:	b289      	uxth	r1, r1
   106ec:	fb02 c505 	mla	r5, r2, r5, ip
   106f0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
   106f4:	ea4f 4815 	mov.w	r8, r5, lsr #16
   106f8:	f840 1b04 	str.w	r1, [r0], #4
   106fc:	dceb      	bgt.n	106d6 <__multadd+0x12>
   106fe:	f1b8 0f00 	cmp.w	r8, #0
   10702:	d01b      	beq.n	1073c <__multadd+0x78>
   10704:	68a3      	ldr	r3, [r4, #8]
   10706:	42b3      	cmp	r3, r6
   10708:	dc12      	bgt.n	10730 <__multadd+0x6c>
   1070a:	6861      	ldr	r1, [r4, #4]
   1070c:	4638      	mov	r0, r7
   1070e:	3101      	adds	r1, #1
   10710:	f7ff ff8d 	bl	1062e <_Balloc>
   10714:	6922      	ldr	r2, [r4, #16]
   10716:	4605      	mov	r5, r0
   10718:	f104 010c 	add.w	r1, r4, #12
   1071c:	3202      	adds	r2, #2
   1071e:	300c      	adds	r0, #12
   10720:	0092      	lsls	r2, r2, #2
   10722:	f7ff fce1 	bl	100e8 <memcpy>
   10726:	4621      	mov	r1, r4
   10728:	462c      	mov	r4, r5
   1072a:	4638      	mov	r0, r7
   1072c:	f7ff ffb3 	bl	10696 <_Bfree>
   10730:	eb04 0386 	add.w	r3, r4, r6, lsl #2
   10734:	3601      	adds	r6, #1
   10736:	f8c3 8014 	str.w	r8, [r3, #20]
   1073a:	6126      	str	r6, [r4, #16]
   1073c:	4620      	mov	r0, r4
   1073e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00010742 <__hi0bits>:
   10742:	0c02      	lsrs	r2, r0, #16
   10744:	4603      	mov	r3, r0
   10746:	0412      	lsls	r2, r2, #16
   10748:	b9ca      	cbnz	r2, 1077e <__hi0bits+0x3c>
   1074a:	0403      	lsls	r3, r0, #16
   1074c:	2010      	movs	r0, #16
   1074e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   10752:	bf04      	itt	eq
   10754:	021b      	lsleq	r3, r3, #8
   10756:	3008      	addeq	r0, #8
   10758:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   1075c:	bf04      	itt	eq
   1075e:	011b      	lsleq	r3, r3, #4
   10760:	3004      	addeq	r0, #4
   10762:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   10766:	bf04      	itt	eq
   10768:	009b      	lsleq	r3, r3, #2
   1076a:	3002      	addeq	r0, #2
   1076c:	2b00      	cmp	r3, #0
   1076e:	db05      	blt.n	1077c <__hi0bits+0x3a>
   10770:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   10774:	f100 0001 	add.w	r0, r0, #1
   10778:	bf08      	it	eq
   1077a:	2020      	moveq	r0, #32
   1077c:	4770      	bx	lr
   1077e:	2000      	movs	r0, #0
   10780:	e7e5      	b.n	1074e <__hi0bits+0xc>

00010782 <__lo0bits>:
   10782:	6803      	ldr	r3, [r0, #0]
   10784:	4602      	mov	r2, r0
   10786:	f013 0007 	ands.w	r0, r3, #7
   1078a:	d00b      	beq.n	107a4 <__lo0bits+0x22>
   1078c:	07d9      	lsls	r1, r3, #31
   1078e:	d422      	bmi.n	107d6 <__lo0bits+0x54>
   10790:	0798      	lsls	r0, r3, #30
   10792:	bf47      	ittee	mi
   10794:	085b      	lsrmi	r3, r3, #1
   10796:	2001      	movmi	r0, #1
   10798:	089b      	lsrpl	r3, r3, #2
   1079a:	2002      	movpl	r0, #2
   1079c:	bf4c      	ite	mi
   1079e:	6013      	strmi	r3, [r2, #0]
   107a0:	6013      	strpl	r3, [r2, #0]
   107a2:	4770      	bx	lr
   107a4:	b299      	uxth	r1, r3
   107a6:	b909      	cbnz	r1, 107ac <__lo0bits+0x2a>
   107a8:	0c1b      	lsrs	r3, r3, #16
   107aa:	2010      	movs	r0, #16
   107ac:	f013 0fff 	tst.w	r3, #255	; 0xff
   107b0:	bf04      	itt	eq
   107b2:	0a1b      	lsreq	r3, r3, #8
   107b4:	3008      	addeq	r0, #8
   107b6:	0719      	lsls	r1, r3, #28
   107b8:	bf04      	itt	eq
   107ba:	091b      	lsreq	r3, r3, #4
   107bc:	3004      	addeq	r0, #4
   107be:	0799      	lsls	r1, r3, #30
   107c0:	bf04      	itt	eq
   107c2:	089b      	lsreq	r3, r3, #2
   107c4:	3002      	addeq	r0, #2
   107c6:	07d9      	lsls	r1, r3, #31
   107c8:	d403      	bmi.n	107d2 <__lo0bits+0x50>
   107ca:	085b      	lsrs	r3, r3, #1
   107cc:	f100 0001 	add.w	r0, r0, #1
   107d0:	d003      	beq.n	107da <__lo0bits+0x58>
   107d2:	6013      	str	r3, [r2, #0]
   107d4:	4770      	bx	lr
   107d6:	2000      	movs	r0, #0
   107d8:	4770      	bx	lr
   107da:	2020      	movs	r0, #32
   107dc:	4770      	bx	lr

000107de <__i2b>:
   107de:	b510      	push	{r4, lr}
   107e0:	460c      	mov	r4, r1
   107e2:	2101      	movs	r1, #1
   107e4:	f7ff ff23 	bl	1062e <_Balloc>
   107e8:	2201      	movs	r2, #1
   107ea:	6144      	str	r4, [r0, #20]
   107ec:	6102      	str	r2, [r0, #16]
   107ee:	bd10      	pop	{r4, pc}

000107f0 <__multiply>:
   107f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   107f4:	4615      	mov	r5, r2
   107f6:	690a      	ldr	r2, [r1, #16]
   107f8:	460c      	mov	r4, r1
   107fa:	b085      	sub	sp, #20
   107fc:	692b      	ldr	r3, [r5, #16]
   107fe:	429a      	cmp	r2, r3
   10800:	bfbe      	ittt	lt
   10802:	460b      	movlt	r3, r1
   10804:	462c      	movlt	r4, r5
   10806:	461d      	movlt	r5, r3
   10808:	6927      	ldr	r7, [r4, #16]
   1080a:	68a3      	ldr	r3, [r4, #8]
   1080c:	f8d5 9010 	ldr.w	r9, [r5, #16]
   10810:	6861      	ldr	r1, [r4, #4]
   10812:	eb07 0609 	add.w	r6, r7, r9
   10816:	42b3      	cmp	r3, r6
   10818:	bfb8      	it	lt
   1081a:	3101      	addlt	r1, #1
   1081c:	f7ff ff07 	bl	1062e <_Balloc>
   10820:	f100 0114 	add.w	r1, r0, #20
   10824:	2200      	movs	r2, #0
   10826:	eb01 0886 	add.w	r8, r1, r6, lsl #2
   1082a:	460b      	mov	r3, r1
   1082c:	4543      	cmp	r3, r8
   1082e:	d31d      	bcc.n	1086c <__multiply+0x7c>
   10830:	f104 0314 	add.w	r3, r4, #20
   10834:	f105 0214 	add.w	r2, r5, #20
   10838:	f104 0515 	add.w	r5, r4, #21
   1083c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
   10840:	eb02 0389 	add.w	r3, r2, r9, lsl #2
   10844:	9302      	str	r3, [sp, #8]
   10846:	1b3b      	subs	r3, r7, r4
   10848:	3b15      	subs	r3, #21
   1084a:	f023 0303 	bic.w	r3, r3, #3
   1084e:	3304      	adds	r3, #4
   10850:	42af      	cmp	r7, r5
   10852:	bf38      	it	cc
   10854:	2304      	movcc	r3, #4
   10856:	9301      	str	r3, [sp, #4]
   10858:	9b02      	ldr	r3, [sp, #8]
   1085a:	9203      	str	r2, [sp, #12]
   1085c:	4293      	cmp	r3, r2
   1085e:	d808      	bhi.n	10872 <__multiply+0x82>
   10860:	2e00      	cmp	r6, #0
   10862:	dc5a      	bgt.n	1091a <__multiply+0x12a>
   10864:	6106      	str	r6, [r0, #16]
   10866:	b005      	add	sp, #20
   10868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1086c:	f843 2b04 	str.w	r2, [r3], #4
   10870:	e7dc      	b.n	1082c <__multiply+0x3c>
   10872:	f8b2 a000 	ldrh.w	sl, [r2]
   10876:	f1ba 0f00 	cmp.w	sl, #0
   1087a:	d024      	beq.n	108c6 <__multiply+0xd6>
   1087c:	f104 0e14 	add.w	lr, r4, #20
   10880:	4689      	mov	r9, r1
   10882:	f04f 0c00 	mov.w	ip, #0
   10886:	f85e 5b04 	ldr.w	r5, [lr], #4
   1088a:	f8d9 b000 	ldr.w	fp, [r9]
   1088e:	b2ab      	uxth	r3, r5
   10890:	4577      	cmp	r7, lr
   10892:	fa1f fb8b 	uxth.w	fp, fp
   10896:	fb0a b303 	mla	r3, sl, r3, fp
   1089a:	ea4f 4b15 	mov.w	fp, r5, lsr #16
   1089e:	f8d9 5000 	ldr.w	r5, [r9]
   108a2:	4463      	add	r3, ip
   108a4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   108a8:	fb0a c50b 	mla	r5, sl, fp, ip
   108ac:	eb05 4513 	add.w	r5, r5, r3, lsr #16
   108b0:	b29b      	uxth	r3, r3
   108b2:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   108b6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   108ba:	f849 3b04 	str.w	r3, [r9], #4
   108be:	d8e2      	bhi.n	10886 <__multiply+0x96>
   108c0:	9b01      	ldr	r3, [sp, #4]
   108c2:	f841 c003 	str.w	ip, [r1, r3]
   108c6:	9b03      	ldr	r3, [sp, #12]
   108c8:	3204      	adds	r2, #4
   108ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
   108ce:	f1b9 0f00 	cmp.w	r9, #0
   108d2:	d020      	beq.n	10916 <__multiply+0x126>
   108d4:	680b      	ldr	r3, [r1, #0]
   108d6:	f104 0c14 	add.w	ip, r4, #20
   108da:	468e      	mov	lr, r1
   108dc:	f04f 0a00 	mov.w	sl, #0
   108e0:	f8bc 5000 	ldrh.w	r5, [ip]
   108e4:	b29b      	uxth	r3, r3
   108e6:	f8be b002 	ldrh.w	fp, [lr, #2]
   108ea:	fb09 b505 	mla	r5, r9, r5, fp
   108ee:	44aa      	add	sl, r5
   108f0:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
   108f4:	f84e 3b04 	str.w	r3, [lr], #4
   108f8:	f85c 3b04 	ldr.w	r3, [ip], #4
   108fc:	f8be 5000 	ldrh.w	r5, [lr]
   10900:	0c1b      	lsrs	r3, r3, #16
   10902:	4567      	cmp	r7, ip
   10904:	fb09 5303 	mla	r3, r9, r3, r5
   10908:	eb03 431a 	add.w	r3, r3, sl, lsr #16
   1090c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   10910:	d8e6      	bhi.n	108e0 <__multiply+0xf0>
   10912:	9d01      	ldr	r5, [sp, #4]
   10914:	514b      	str	r3, [r1, r5]
   10916:	3104      	adds	r1, #4
   10918:	e79e      	b.n	10858 <__multiply+0x68>
   1091a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   1091e:	2b00      	cmp	r3, #0
   10920:	d1a0      	bne.n	10864 <__multiply+0x74>
   10922:	3e01      	subs	r6, #1
   10924:	e79c      	b.n	10860 <__multiply+0x70>

00010926 <__lshift>:
   10926:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1092a:	460c      	mov	r4, r1
   1092c:	4607      	mov	r7, r0
   1092e:	4691      	mov	r9, r2
   10930:	ea4f 1a62 	mov.w	sl, r2, asr #5
   10934:	6923      	ldr	r3, [r4, #16]
   10936:	6849      	ldr	r1, [r1, #4]
   10938:	eb03 1862 	add.w	r8, r3, r2, asr #5
   1093c:	68a3      	ldr	r3, [r4, #8]
   1093e:	f108 0601 	add.w	r6, r8, #1
   10942:	42b3      	cmp	r3, r6
   10944:	db3f      	blt.n	109c6 <__lshift+0xa0>
   10946:	4638      	mov	r0, r7
   10948:	f7ff fe71 	bl	1062e <_Balloc>
   1094c:	2300      	movs	r3, #0
   1094e:	4605      	mov	r5, r0
   10950:	f100 0114 	add.w	r1, r0, #20
   10954:	f100 0210 	add.w	r2, r0, #16
   10958:	4618      	mov	r0, r3
   1095a:	4553      	cmp	r3, sl
   1095c:	db36      	blt.n	109cc <__lshift+0xa6>
   1095e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
   10962:	f104 0314 	add.w	r3, r4, #20
   10966:	6920      	ldr	r0, [r4, #16]
   10968:	f019 091f 	ands.w	r9, r9, #31
   1096c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
   10970:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   10974:	d02e      	beq.n	109d4 <__lshift+0xae>
   10976:	f1c9 0e20 	rsb	lr, r9, #32
   1097a:	468a      	mov	sl, r1
   1097c:	2200      	movs	r2, #0
   1097e:	6818      	ldr	r0, [r3, #0]
   10980:	fa00 f009 	lsl.w	r0, r0, r9
   10984:	4302      	orrs	r2, r0
   10986:	f84a 2b04 	str.w	r2, [sl], #4
   1098a:	f853 2b04 	ldr.w	r2, [r3], #4
   1098e:	459c      	cmp	ip, r3
   10990:	fa22 f20e 	lsr.w	r2, r2, lr
   10994:	d8f3      	bhi.n	1097e <__lshift+0x58>
   10996:	ebac 0304 	sub.w	r3, ip, r4
   1099a:	f104 0015 	add.w	r0, r4, #21
   1099e:	3b15      	subs	r3, #21
   109a0:	f023 0303 	bic.w	r3, r3, #3
   109a4:	3304      	adds	r3, #4
   109a6:	4560      	cmp	r0, ip
   109a8:	bf88      	it	hi
   109aa:	2304      	movhi	r3, #4
   109ac:	50ca      	str	r2, [r1, r3]
   109ae:	b10a      	cbz	r2, 109b4 <__lshift+0x8e>
   109b0:	f108 0602 	add.w	r6, r8, #2
   109b4:	3e01      	subs	r6, #1
   109b6:	4638      	mov	r0, r7
   109b8:	4621      	mov	r1, r4
   109ba:	612e      	str	r6, [r5, #16]
   109bc:	f7ff fe6b 	bl	10696 <_Bfree>
   109c0:	4628      	mov	r0, r5
   109c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   109c6:	3101      	adds	r1, #1
   109c8:	005b      	lsls	r3, r3, #1
   109ca:	e7ba      	b.n	10942 <__lshift+0x1c>
   109cc:	3301      	adds	r3, #1
   109ce:	f842 0f04 	str.w	r0, [r2, #4]!
   109d2:	e7c2      	b.n	1095a <__lshift+0x34>
   109d4:	3904      	subs	r1, #4
   109d6:	f853 2b04 	ldr.w	r2, [r3], #4
   109da:	459c      	cmp	ip, r3
   109dc:	f841 2f04 	str.w	r2, [r1, #4]!
   109e0:	d8f9      	bhi.n	109d6 <__lshift+0xb0>
   109e2:	e7e7      	b.n	109b4 <__lshift+0x8e>

000109e4 <__mcmp>:
   109e4:	4603      	mov	r3, r0
   109e6:	690a      	ldr	r2, [r1, #16]
   109e8:	6900      	ldr	r0, [r0, #16]
   109ea:	1a80      	subs	r0, r0, r2
   109ec:	b530      	push	{r4, r5, lr}
   109ee:	d10d      	bne.n	10a0c <__mcmp+0x28>
   109f0:	3314      	adds	r3, #20
   109f2:	3114      	adds	r1, #20
   109f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   109f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   109fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   10a00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   10a04:	4295      	cmp	r5, r2
   10a06:	d002      	beq.n	10a0e <__mcmp+0x2a>
   10a08:	d304      	bcc.n	10a14 <__mcmp+0x30>
   10a0a:	2001      	movs	r0, #1
   10a0c:	bd30      	pop	{r4, r5, pc}
   10a0e:	42a3      	cmp	r3, r4
   10a10:	d3f4      	bcc.n	109fc <__mcmp+0x18>
   10a12:	e7fb      	b.n	10a0c <__mcmp+0x28>
   10a14:	f04f 30ff 	mov.w	r0, #4294967295
   10a18:	e7f8      	b.n	10a0c <__mcmp+0x28>

00010a1a <__mdiff>:
   10a1a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10a1e:	460c      	mov	r4, r1
   10a20:	4606      	mov	r6, r0
   10a22:	4611      	mov	r1, r2
   10a24:	4692      	mov	sl, r2
   10a26:	4620      	mov	r0, r4
   10a28:	f7ff ffdc 	bl	109e4 <__mcmp>
   10a2c:	1e05      	subs	r5, r0, #0
   10a2e:	d108      	bne.n	10a42 <__mdiff+0x28>
   10a30:	4629      	mov	r1, r5
   10a32:	4630      	mov	r0, r6
   10a34:	f7ff fdfb 	bl	1062e <_Balloc>
   10a38:	2301      	movs	r3, #1
   10a3a:	e9c0 3504 	strd	r3, r5, [r0, #16]
   10a3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10a42:	bfa3      	ittte	ge
   10a44:	4653      	movge	r3, sl
   10a46:	46a2      	movge	sl, r4
   10a48:	2500      	movge	r5, #0
   10a4a:	2501      	movlt	r5, #1
   10a4c:	bfa8      	it	ge
   10a4e:	461c      	movge	r4, r3
   10a50:	f8da 1004 	ldr.w	r1, [sl, #4]
   10a54:	4630      	mov	r0, r6
   10a56:	f7ff fdea 	bl	1062e <_Balloc>
   10a5a:	f104 0914 	add.w	r9, r4, #20
   10a5e:	f8da 7010 	ldr.w	r7, [sl, #16]
   10a62:	f100 0814 	add.w	r8, r0, #20
   10a66:	6926      	ldr	r6, [r4, #16]
   10a68:	f10a 0210 	add.w	r2, sl, #16
   10a6c:	60c5      	str	r5, [r0, #12]
   10a6e:	f10a 0514 	add.w	r5, sl, #20
   10a72:	eb09 0686 	add.w	r6, r9, r6, lsl #2
   10a76:	46c2      	mov	sl, r8
   10a78:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
   10a7c:	f04f 0c00 	mov.w	ip, #0
   10a80:	f852 bf04 	ldr.w	fp, [r2, #4]!
   10a84:	f859 3b04 	ldr.w	r3, [r9], #4
   10a88:	fa1f f18b 	uxth.w	r1, fp
   10a8c:	454e      	cmp	r6, r9
   10a8e:	4461      	add	r1, ip
   10a90:	fa1f fc83 	uxth.w	ip, r3
   10a94:	ea4f 4313 	mov.w	r3, r3, lsr #16
   10a98:	eba1 010c 	sub.w	r1, r1, ip
   10a9c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
   10aa0:	eb03 4321 	add.w	r3, r3, r1, asr #16
   10aa4:	b289      	uxth	r1, r1
   10aa6:	ea4f 4c23 	mov.w	ip, r3, asr #16
   10aaa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
   10aae:	f84a 3b04 	str.w	r3, [sl], #4
   10ab2:	d8e5      	bhi.n	10a80 <__mdiff+0x66>
   10ab4:	1b33      	subs	r3, r6, r4
   10ab6:	3415      	adds	r4, #21
   10ab8:	3b15      	subs	r3, #21
   10aba:	f023 0303 	bic.w	r3, r3, #3
   10abe:	3304      	adds	r3, #4
   10ac0:	42a6      	cmp	r6, r4
   10ac2:	bf38      	it	cc
   10ac4:	2304      	movcc	r3, #4
   10ac6:	441d      	add	r5, r3
   10ac8:	4443      	add	r3, r8
   10aca:	462c      	mov	r4, r5
   10acc:	461e      	mov	r6, r3
   10ace:	4574      	cmp	r4, lr
   10ad0:	d30e      	bcc.n	10af0 <__mdiff+0xd6>
   10ad2:	f10e 0203 	add.w	r2, lr, #3
   10ad6:	1b52      	subs	r2, r2, r5
   10ad8:	3d03      	subs	r5, #3
   10ada:	f022 0203 	bic.w	r2, r2, #3
   10ade:	45ae      	cmp	lr, r5
   10ae0:	bf38      	it	cc
   10ae2:	2200      	movcc	r2, #0
   10ae4:	441a      	add	r2, r3
   10ae6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
   10aea:	b18b      	cbz	r3, 10b10 <__mdiff+0xf6>
   10aec:	6107      	str	r7, [r0, #16]
   10aee:	e7a6      	b.n	10a3e <__mdiff+0x24>
   10af0:	f854 8b04 	ldr.w	r8, [r4], #4
   10af4:	fa1f f288 	uxth.w	r2, r8
   10af8:	4462      	add	r2, ip
   10afa:	1411      	asrs	r1, r2, #16
   10afc:	b292      	uxth	r2, r2
   10afe:	eb01 4118 	add.w	r1, r1, r8, lsr #16
   10b02:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   10b06:	ea4f 4c21 	mov.w	ip, r1, asr #16
   10b0a:	f846 2b04 	str.w	r2, [r6], #4
   10b0e:	e7de      	b.n	10ace <__mdiff+0xb4>
   10b10:	3f01      	subs	r7, #1
   10b12:	e7e8      	b.n	10ae6 <__mdiff+0xcc>

00010b14 <__d2b>:
   10b14:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   10b18:	461c      	mov	r4, r3
   10b1a:	2101      	movs	r1, #1
   10b1c:	4690      	mov	r8, r2
   10b1e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
   10b22:	f7ff fd84 	bl	1062e <_Balloc>
   10b26:	f3c4 0313 	ubfx	r3, r4, #0, #20
   10b2a:	f3c4 540a 	ubfx	r4, r4, #20, #11
   10b2e:	4607      	mov	r7, r0
   10b30:	bb2c      	cbnz	r4, 10b7e <__d2b+0x6a>
   10b32:	9301      	str	r3, [sp, #4]
   10b34:	f1b8 0300 	subs.w	r3, r8, #0
   10b38:	d026      	beq.n	10b88 <__d2b+0x74>
   10b3a:	4668      	mov	r0, sp
   10b3c:	9300      	str	r3, [sp, #0]
   10b3e:	f7ff fe20 	bl	10782 <__lo0bits>
   10b42:	9900      	ldr	r1, [sp, #0]
   10b44:	b1f0      	cbz	r0, 10b84 <__d2b+0x70>
   10b46:	9a01      	ldr	r2, [sp, #4]
   10b48:	f1c0 0320 	rsb	r3, r0, #32
   10b4c:	fa02 f303 	lsl.w	r3, r2, r3
   10b50:	40c2      	lsrs	r2, r0
   10b52:	430b      	orrs	r3, r1
   10b54:	9201      	str	r2, [sp, #4]
   10b56:	617b      	str	r3, [r7, #20]
   10b58:	9b01      	ldr	r3, [sp, #4]
   10b5a:	2b00      	cmp	r3, #0
   10b5c:	61bb      	str	r3, [r7, #24]
   10b5e:	bf14      	ite	ne
   10b60:	2102      	movne	r1, #2
   10b62:	2101      	moveq	r1, #1
   10b64:	6139      	str	r1, [r7, #16]
   10b66:	b1c4      	cbz	r4, 10b9a <__d2b+0x86>
   10b68:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
   10b6c:	4404      	add	r4, r0
   10b6e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   10b72:	6034      	str	r4, [r6, #0]
   10b74:	6028      	str	r0, [r5, #0]
   10b76:	4638      	mov	r0, r7
   10b78:	b002      	add	sp, #8
   10b7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10b7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   10b82:	e7d6      	b.n	10b32 <__d2b+0x1e>
   10b84:	6179      	str	r1, [r7, #20]
   10b86:	e7e7      	b.n	10b58 <__d2b+0x44>
   10b88:	a801      	add	r0, sp, #4
   10b8a:	f7ff fdfa 	bl	10782 <__lo0bits>
   10b8e:	9b01      	ldr	r3, [sp, #4]
   10b90:	2101      	movs	r1, #1
   10b92:	3020      	adds	r0, #32
   10b94:	617b      	str	r3, [r7, #20]
   10b96:	6139      	str	r1, [r7, #16]
   10b98:	e7e5      	b.n	10b66 <__d2b+0x52>
   10b9a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   10b9e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   10ba2:	6030      	str	r0, [r6, #0]
   10ba4:	6918      	ldr	r0, [r3, #16]
   10ba6:	f7ff fdcc 	bl	10742 <__hi0bits>
   10baa:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
   10bae:	6029      	str	r1, [r5, #0]
   10bb0:	e7e1      	b.n	10b76 <__d2b+0x62>

00010bb2 <_calloc_r>:
   10bb2:	b538      	push	{r3, r4, r5, lr}
   10bb4:	fb02 f501 	mul.w	r5, r2, r1
   10bb8:	4629      	mov	r1, r5
   10bba:	f7fb fe07 	bl	c7cc <_malloc_r>
   10bbe:	4604      	mov	r4, r0
   10bc0:	b118      	cbz	r0, 10bca <_calloc_r+0x18>
   10bc2:	462a      	mov	r2, r5
   10bc4:	2100      	movs	r1, #0
   10bc6:	f7ff fa9c 	bl	10102 <memset>
   10bca:	4620      	mov	r0, r4
   10bcc:	bd38      	pop	{r3, r4, r5, pc}

00010bce <__sread>:
   10bce:	b510      	push	{r4, lr}
   10bd0:	460c      	mov	r4, r1
   10bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10bd6:	f7fc fef3 	bl	d9c0 <_read_r>
   10bda:	2800      	cmp	r0, #0
   10bdc:	bfab      	itete	ge
   10bde:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   10be0:	89a3      	ldrhlt	r3, [r4, #12]
   10be2:	181b      	addge	r3, r3, r0
   10be4:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   10be8:	bfac      	ite	ge
   10bea:	6563      	strge	r3, [r4, #84]	; 0x54
   10bec:	81a3      	strhlt	r3, [r4, #12]
   10bee:	bd10      	pop	{r4, pc}

00010bf0 <__swrite>:
   10bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10bf4:	461f      	mov	r7, r3
   10bf6:	898b      	ldrh	r3, [r1, #12]
   10bf8:	4605      	mov	r5, r0
   10bfa:	460c      	mov	r4, r1
   10bfc:	05db      	lsls	r3, r3, #23
   10bfe:	4616      	mov	r6, r2
   10c00:	d505      	bpl.n	10c0e <__swrite+0x1e>
   10c02:	2302      	movs	r3, #2
   10c04:	2200      	movs	r2, #0
   10c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10c0a:	f7fc fec7 	bl	d99c <_lseek_r>
   10c0e:	89a3      	ldrh	r3, [r4, #12]
   10c10:	4632      	mov	r2, r6
   10c12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   10c16:	4628      	mov	r0, r5
   10c18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   10c1c:	81a3      	strh	r3, [r4, #12]
   10c1e:	463b      	mov	r3, r7
   10c20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   10c24:	f7fc be76 	b.w	d914 <_write_r>

00010c28 <__sseek>:
   10c28:	b510      	push	{r4, lr}
   10c2a:	460c      	mov	r4, r1
   10c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10c30:	f7fc feb4 	bl	d99c <_lseek_r>
   10c34:	1c43      	adds	r3, r0, #1
   10c36:	89a3      	ldrh	r3, [r4, #12]
   10c38:	bf15      	itete	ne
   10c3a:	6560      	strne	r0, [r4, #84]	; 0x54
   10c3c:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   10c40:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   10c44:	81a3      	strheq	r3, [r4, #12]
   10c46:	bf18      	it	ne
   10c48:	81a3      	strhne	r3, [r4, #12]
   10c4a:	bd10      	pop	{r4, pc}

00010c4c <__sclose>:
   10c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10c50:	f7fc be72 	b.w	d938 <_close_r>

00010c54 <__ascii_mbtowc>:
   10c54:	b082      	sub	sp, #8
   10c56:	b901      	cbnz	r1, 10c5a <__ascii_mbtowc+0x6>
   10c58:	a901      	add	r1, sp, #4
   10c5a:	b142      	cbz	r2, 10c6e <__ascii_mbtowc+0x1a>
   10c5c:	b14b      	cbz	r3, 10c72 <__ascii_mbtowc+0x1e>
   10c5e:	7813      	ldrb	r3, [r2, #0]
   10c60:	600b      	str	r3, [r1, #0]
   10c62:	7812      	ldrb	r2, [r2, #0]
   10c64:	1e10      	subs	r0, r2, #0
   10c66:	bf18      	it	ne
   10c68:	2001      	movne	r0, #1
   10c6a:	b002      	add	sp, #8
   10c6c:	4770      	bx	lr
   10c6e:	4610      	mov	r0, r2
   10c70:	e7fb      	b.n	10c6a <__ascii_mbtowc+0x16>
   10c72:	f06f 0001 	mvn.w	r0, #1
   10c76:	e7f8      	b.n	10c6a <__ascii_mbtowc+0x16>

00010c78 <__ascii_wctomb>:
   10c78:	4603      	mov	r3, r0
   10c7a:	4608      	mov	r0, r1
   10c7c:	b141      	cbz	r1, 10c90 <__ascii_wctomb+0x18>
   10c7e:	2aff      	cmp	r2, #255	; 0xff
   10c80:	d904      	bls.n	10c8c <__ascii_wctomb+0x14>
   10c82:	228a      	movs	r2, #138	; 0x8a
   10c84:	f04f 30ff 	mov.w	r0, #4294967295
   10c88:	601a      	str	r2, [r3, #0]
   10c8a:	4770      	bx	lr
   10c8c:	2001      	movs	r0, #1
   10c8e:	700a      	strb	r2, [r1, #0]
   10c90:	4770      	bx	lr
	...

00010c94 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
   10c94:	f7f4 be08 	b.w	58a8 <SystemInit>
