--------------
library IEEE;
use IEEE.STD_LOGIC_1164.all;
--------------

entity AdderN is
				generic(N			: positive);
					port(a, b, cin : in  std_logic_vector(N-1 downto 0);
						  s, cout 	: out std_logic_vector(N-1 downto 0);
end AdderN;
--------------

architecture Behavioral of AdderN is
begin
	
			s <= (a xor b) xor cin;
		cout <= (a and b) or ((a xor b) and cin);

end Behavioral;
---------------