Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Mar 31 13:39:24 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_design_analysis -file ./report/float_to_fixed_top_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
----------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------+
|      Characteristics      |                                      Path #1                                     |
+---------------------------+----------------------------------------------------------------------------------+
| Requirement               | 50.000                                                                           |
| Path Delay                | 7.501                                                                            |
| Logic Delay               | 3.495(47%)                                                                       |
| Net Delay                 | 4.006(53%)                                                                       |
| Clock Skew                | -0.049                                                                           |
| Slack                     | 42.492                                                                           |
| Clock Uncertainty         | 0.035                                                                            |
| Clock Relationship        | Safely Timed                                                                     |
| Clock Delay Group         | Same Clock                                                                       |
| Logic Levels              | 6                                                                                |
| Routes                    | NA                                                                               |
| Logical Path              | RAMB36E1/CLKARDCLK-(5)-LUT5-(4)-LUT6-(4)-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                           |
| End Point Clock           | ap_clk                                                                           |
| DSP Block                 | None                                                                             |
| BRAM                      | No DO_REG                                                                        |
| URAM INPUT                | None                                                                             |
| URAM OUTPUT               | None                                                                             |
| IO Crossings              | 0                                                                                |
| Config Crossings          | 0                                                                                |
| SLR Crossings             | 0                                                                                |
| PBlocks                   | 0                                                                                |
| High Fanout               | 5                                                                                |
| Dont Touch                | 0                                                                                |
| Mark Debug                | 0                                                                                |
| Start Point Pin Primitive | RAMB36E1/CLKARDCLK                                                               |
| End Point Pin Primitive   | FDRE/D                                                                           |
| Start Point Pin           | ram_reg/CLKARDCLK                                                                |
| End Point Pin             | select_ln1796_3_reg_1091_reg[10]/D                                               |
+---------------------------+----------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+---+---+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2 | 3 | 4 |  5 |  6 |  7 |
+-----------------+-------------+-----+-----+----+---+---+----+----+----+
| ap_clk          | 50.000ns    | 418 | 130 | 14 | 7 | 6 | 36 | 34 | 20 |
+-----------------+-------------+-----+-----+----+---+---+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 665 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


