
Plane.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  0800e0e0  0800e0e0  0000f0e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e514  0800e514  000102c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e514  0800e514  0000f514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e51c  0800e51c  000102c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e51c  0800e51c  0000f51c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e520  0800e520  0000f520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800e524  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000102c4  2**0
                  CONTENTS
 10 .bss          00001f40  200002c4  200002c4  000102c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002204  20002204  000102c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000102c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016ae8  00000000  00000000  000102f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a50  00000000  00000000  00026ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014b0  00000000  00000000  0002b830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f35  00000000  00000000  0002cce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a958  00000000  00000000  0002dc15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c916  00000000  00000000  0005856d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e38de  00000000  00000000  00074e83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00158761  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006260  00000000  00000000  001587a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  0015ea04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c4 	.word	0x200002c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e0c8 	.word	0x0800e0c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c8 	.word	0x200002c8
 80001cc:	0800e0c8 	.word	0x0800e0c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a1a      	ldr	r2, [r3, #32]
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	431a      	orrs	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	621a      	str	r2, [r3, #32]
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a1a      	ldr	r2, [r3, #32]
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	43db      	mvns	r3, r3
 8000f48:	401a      	ands	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	621a      	str	r2, [r3, #32]
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
	...

08000f5c <BuzzerPlayNote>:
#include <FC_Basic/Buzzer.h>
#include "main.h"


void BuzzerPlayNote(Note note, uint16_t time)
{
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	460a      	mov	r2, r1
 8000f66:	71fb      	strb	r3, [r7, #7]
 8000f68:	4613      	mov	r3, r2
 8000f6a:	80bb      	strh	r3, [r7, #4]
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8000f6c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f70:	4818      	ldr	r0, [pc, #96]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000f72:	f7ff ffcf 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->PSC = 4;
 8000f76:	4b17      	ldr	r3, [pc, #92]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000f78:	2204      	movs	r2, #4
 8000f7a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM4->ARR = APB1_CLOCKS/TIM4->PSC/tones[note];
 8000f7c:	4b15      	ldr	r3, [pc, #84]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f80:	4a15      	ldr	r2, [pc, #84]	@ (8000fd8 <BuzzerPlayNote+0x7c>)
 8000f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fabc 	bl	8000504 <__aeabi_ui2d>
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	4a13      	ldr	r2, [pc, #76]	@ (8000fdc <BuzzerPlayNote+0x80>)
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	4413      	add	r3, r2
 8000f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f98:	f7ff fc58 	bl	800084c <__aeabi_ddiv>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	4c0c      	ldr	r4, [pc, #48]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000fa2:	4610      	mov	r0, r2
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f7ff fdff 	bl	8000ba8 <__aeabi_d2uiz>
 8000faa:	4603      	mov	r3, r0
 8000fac:	62e3      	str	r3, [r4, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 8000fae:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fb2:	4a08      	ldr	r2, [pc, #32]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000fb4:	085b      	lsrs	r3, r3, #1
 8000fb6:	63d3      	str	r3, [r2, #60]	@ 0x3c

	HAL_Delay(time);
 8000fb8:	88bb      	ldrh	r3, [r7, #4]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f002 ffce 	bl	8003f5c <HAL_Delay>
	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8000fc0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000fc6:	f7ff ffb6 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 8000fca:	bf00      	nop
}
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd90      	pop	{r4, r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40000800 	.word	0x40000800
 8000fd8:	0501bd00 	.word	0x0501bd00
 8000fdc:	0800e128 	.word	0x0800e128

08000fe0 <BuzzerPlayInit>:

void BuzzerPlayInit(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8000fe4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fe8:	4813      	ldr	r0, [pc, #76]	@ (8001038 <BuzzerPlayInit+0x58>)
 8000fea:	f7ff ff93 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->ARR = 21;
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <BuzzerPlayInit+0x58>)
 8000ff0:	2215      	movs	r2, #21
 8000ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 8000ff4:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <BuzzerPlayInit+0x58>)
 8000ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ff8:	4a0f      	ldr	r2, [pc, #60]	@ (8001038 <BuzzerPlayInit+0x58>)
 8000ffa:	085b      	lsrs	r3, r3, #1
 8000ffc:	63d3      	str	r3, [r2, #60]	@ 0x3c

	TIM4->PSC = 2000;
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <BuzzerPlayInit+0x58>)
 8001000:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001004:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8001006:	2064      	movs	r0, #100	@ 0x64
 8001008:	f002 ffa8 	bl	8003f5c <HAL_Delay>
	TIM4->PSC = 1500;
 800100c:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <BuzzerPlayInit+0x58>)
 800100e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001012:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8001014:	2064      	movs	r0, #100	@ 0x64
 8001016:	f002 ffa1 	bl	8003f5c <HAL_Delay>
	TIM4->PSC = 1000;
 800101a:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <BuzzerPlayInit+0x58>)
 800101c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001020:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8001022:	2064      	movs	r0, #100	@ 0x64
 8001024:	f002 ff9a 	bl	8003f5c <HAL_Delay>

	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8001028:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800102c:	4802      	ldr	r0, [pc, #8]	@ (8001038 <BuzzerPlayInit+0x58>)
 800102e:	f7ff ff82 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 8001032:	bf00      	nop
}
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40000800 	.word	0x40000800

0800103c <BuzzerPlayOneCycle>:

void BuzzerPlayOneCycle(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
	for (int i=0; i<8; i++){
 8001042:	2300      	movs	r3, #0
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	e008      	b.n	800105a <BuzzerPlayOneCycle+0x1e>
		BuzzerPlayNote(i, 150);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2196      	movs	r1, #150	@ 0x96
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff ff84 	bl	8000f5c <BuzzerPlayNote>
	for (int i=0; i<8; i++){
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3301      	adds	r3, #1
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2b07      	cmp	r3, #7
 800105e:	ddf3      	ble.n	8001048 <BuzzerPlayOneCycle+0xc>
	}
	return;
 8001060:	bf00      	nop
}
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <BuzzerEnableThrottleHigh>:


/* Functions (RC Alarm) ------------------------------------------------------*/
void BuzzerEnableThrottleHigh(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 800106c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001070:	4808      	ldr	r0, [pc, #32]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 8001072:	f7ff ff4f 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->ARR = 21;
 8001076:	4b07      	ldr	r3, [pc, #28]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 8001078:	2215      	movs	r2, #21
 800107a:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 800107c:	4b05      	ldr	r3, [pc, #20]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 800107e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001080:	4a04      	ldr	r2, [pc, #16]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 8001082:	085b      	lsrs	r3, r3, #1
 8001084:	63d3      	str	r3, [r2, #60]	@ 0x3c
	TIM4->PSC = 2000;
 8001086:	4b03      	ldr	r3, [pc, #12]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 8001088:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800108c:	629a      	str	r2, [r3, #40]	@ 0x28

	return;
 800108e:	bf00      	nop
}
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40000800 	.word	0x40000800

08001098 <BuzzerDisableThrottleHigh>:

void BuzzerDisableThrottleHigh(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 800109c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010a0:	4802      	ldr	r0, [pc, #8]	@ (80010ac <BuzzerDisableThrottleHigh+0x14>)
 80010a2:	f7ff ff48 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 80010a6:	bf00      	nop
}
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40000800 	.word	0x40000800

080010b0 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	601a      	str	r2, [r3, #0]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f023 0210 	bic.w	r2, r3, #16
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	431a      	orrs	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	605a      	str	r2, [r3, #4]
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	2b01      	cmp	r3, #1
 8001108:	d101      	bne.n	800110e <LL_SPI_IsActiveFlag_RXNE+0x18>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b02      	cmp	r3, #2
 800112e:	d101      	bne.n	8001134 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001130:	2301      	movs	r3, #1
 8001132:	e000      	b.n	8001136 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001134:	2300      	movs	r3, #0
}
 8001136:	4618      	mov	r0, r3
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	330c      	adds	r3, #12
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
}
 8001152:	4618      	mov	r0, r3
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 800115e:	b480      	push	{r7}
 8001160:	b085      	sub	sp, #20
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
 8001166:	460b      	mov	r3, r1
 8001168:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	330c      	adds	r3, #12
 800116e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	78fa      	ldrb	r2, [r7, #3]
 8001174:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001176:	bf00      	nop
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001182:	b480      	push	{r7}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
 800118a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	683a      	ldr	r2, [r7, #0]
 8001190:	619a      	str	r2, [r3, #24]
}
 8001192:	bf00      	nop
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr

0800119e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800119e:	b480      	push	{r7}
 80011a0:	b083      	sub	sp, #12
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
 80011a6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	041a      	lsls	r2, r3, #16
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	619a      	str	r2, [r3, #24]
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80011c4:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011c8:	4907      	ldr	r1, [pc, #28]	@ (80011e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80011d0:	4b05      	ldr	r3, [pc, #20]	@ (80011e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4013      	ands	r3, r2
 80011d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011da:	68fb      	ldr	r3, [r7, #12]
}
 80011dc:	bf00      	nop
 80011de:	3714      	adds	r7, #20
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	40023800 	.word	0x40023800

080011ec <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80011f4:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <LL_APB2_GRP1_EnableClock+0x2c>)
 80011f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011f8:	4907      	ldr	r1, [pc, #28]	@ (8001218 <LL_APB2_GRP1_EnableClock+0x2c>)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001200:	4b05      	ldr	r3, [pc, #20]	@ (8001218 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001202:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4013      	ands	r3, r2
 8001208:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800120a:	68fb      	ldr	r3, [r7, #12]
}
 800120c:	bf00      	nop
 800120e:	3714      	adds	r7, #20
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	40023800 	.word	0x40023800

0800121c <ICM42688_GPIO_SPI_Initialization>:

int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM42688_GPIO_SPI_Initialization(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b090      	sub	sp, #64	@ 0x40
 8001220:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001222:	f107 0318 	add.w	r3, r7, #24
 8001226:	2228      	movs	r2, #40	@ 0x28
 8001228:	2100      	movs	r1, #0
 800122a:	4618      	mov	r0, r3
 800122c:	f00b f90d 	bl	800c44a <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	463b      	mov	r3, r7
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]
 800123c:	611a      	str	r2, [r3, #16]
 800123e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001240:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001244:	f7ff ffd2 	bl	80011ec <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001248:	2001      	movs	r0, #1
 800124a:	f7ff ffb7 	bl	80011bc <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 800124e:	2010      	movs	r0, #16
 8001250:	f7ff ffb4 	bl	80011bc <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001254:	23e0      	movs	r3, #224	@ 0xe0
 8001256:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001258:	2302      	movs	r3, #2
 800125a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800125c:	2303      	movs	r3, #3
 800125e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001264:	2300      	movs	r3, #0
 8001266:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001268:	2305      	movs	r3, #5
 800126a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126c:	463b      	mov	r3, r7
 800126e:	4619      	mov	r1, r3
 8001270:	4820      	ldr	r0, [pc, #128]	@ (80012f4 <ICM42688_GPIO_SPI_Initialization+0xd8>)
 8001272:	f005 fa2c 	bl	80066ce <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001276:	2300      	movs	r3, #0
 8001278:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800127a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800127e:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001280:	2300      	movs	r3, #0
 8001282:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001284:	2302      	movs	r3, #2
 8001286:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001288:	2301      	movs	r3, #1
 800128a:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800128c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001290:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-42688 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 8001292:	2310      	movs	r3, #16
 8001294:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001296:	2300      	movs	r3, #0
 8001298:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800129a:	2300      	movs	r3, #0
 800129c:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 800129e:	230a      	movs	r3, #10
 80012a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(ICM42688_SPI_CHANNEL, &SPI_InitStruct);
 80012a2:	f107 0318 	add.w	r3, r7, #24
 80012a6:	4619      	mov	r1, r3
 80012a8:	4813      	ldr	r0, [pc, #76]	@ (80012f8 <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80012aa:	f005 fbea 	bl	8006a82 <LL_SPI_Init>
	LL_SPI_SetStandard(ICM42688_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80012ae:	2100      	movs	r1, #0
 80012b0:	4811      	ldr	r0, [pc, #68]	@ (80012f8 <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80012b2:	f7ff ff0d 	bl	80010d0 <LL_SPI_SetStandard>
	/**ICM42688 GPIO Control Configuration
	 * PC4  ------> ICM42688_SPI_CS_PIN (output)
	 * PC5  ------> ICM42688_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM42688_SPI_CS_PORT, ICM42688_SPI_CS_PIN);
 80012b6:	2120      	movs	r1, #32
 80012b8:	4810      	ldr	r0, [pc, #64]	@ (80012fc <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80012ba:	f7ff ff70 	bl	800119e <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM42688_SPI_CS_PIN;
 80012be:	2320      	movs	r3, #32
 80012c0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80012c2:	2301      	movs	r3, #1
 80012c4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80012c6:	2303      	movs	r3, #3
 80012c8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM42688_SPI_CS_PORT, &GPIO_InitStruct);
 80012d2:	463b      	mov	r3, r7
 80012d4:	4619      	mov	r1, r3
 80012d6:	4809      	ldr	r0, [pc, #36]	@ (80012fc <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80012d8:	f005 f9f9 	bl	80066ce <LL_GPIO_Init>
//	GPIO_InitStruct.Pin = ICM42688_INT_PIN;
//	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	LL_GPIO_Init(ICM42688_INT_PORT, &GPIO_InitStruct);

	LL_SPI_Enable(ICM42688_SPI_CHANNEL);
 80012dc:	4806      	ldr	r0, [pc, #24]	@ (80012f8 <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80012de:	f7ff fee7 	bl	80010b0 <LL_SPI_Enable>

	CHIP_DESELECT(ICM42688);
 80012e2:	2120      	movs	r1, #32
 80012e4:	4805      	ldr	r0, [pc, #20]	@ (80012fc <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80012e6:	f7ff ff4c 	bl	8001182 <LL_GPIO_SetOutputPin>
}
 80012ea:	bf00      	nop
 80012ec:	3740      	adds	r7, #64	@ 0x40
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40020000 	.word	0x40020000
 80012f8:	40013000 	.word	0x40013000
 80012fc:	40021000 	.word	0x40021000

08001300 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM42688_SPI_CHANNEL)==RESET);
 800130a:	bf00      	nop
 800130c:	480c      	ldr	r0, [pc, #48]	@ (8001340 <SPI1_SendByte+0x40>)
 800130e:	f7ff ff05 	bl	800111c <LL_SPI_IsActiveFlag_TXE>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d0f9      	beq.n	800130c <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM42688_SPI_CHANNEL, data);
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	4619      	mov	r1, r3
 800131c:	4808      	ldr	r0, [pc, #32]	@ (8001340 <SPI1_SendByte+0x40>)
 800131e:	f7ff ff1e 	bl	800115e <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM42688_SPI_CHANNEL)==RESET);
 8001322:	bf00      	nop
 8001324:	4806      	ldr	r0, [pc, #24]	@ (8001340 <SPI1_SendByte+0x40>)
 8001326:	f7ff fee6 	bl	80010f6 <LL_SPI_IsActiveFlag_RXNE>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0f9      	beq.n	8001324 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM42688_SPI_CHANNEL);
 8001330:	4803      	ldr	r0, [pc, #12]	@ (8001340 <SPI1_SendByte+0x40>)
 8001332:	f7ff ff06 	bl	8001142 <LL_SPI_ReceiveData8>
 8001336:	4603      	mov	r3, r0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40013000 	.word	0x40013000

08001344 <ICM42688_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM42688_Readbyte(uint8_t reg_addr)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM42688);
 800134e:	2120      	movs	r1, #32
 8001350:	480b      	ldr	r0, [pc, #44]	@ (8001380 <ICM42688_Readbyte+0x3c>)
 8001352:	f7ff ff24 	bl	800119e <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800135c:	b2db      	uxtb	r3, r3
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff ffce 	bl	8001300 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001364:	2000      	movs	r0, #0
 8001366:	f7ff ffcb 	bl	8001300 <SPI1_SendByte>
 800136a:	4603      	mov	r3, r0
 800136c:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM42688);
 800136e:	2120      	movs	r1, #32
 8001370:	4803      	ldr	r0, [pc, #12]	@ (8001380 <ICM42688_Readbyte+0x3c>)
 8001372:	f7ff ff06 	bl	8001182 <LL_GPIO_SetOutputPin>
	
	return val;
 8001376:	7bfb      	ldrb	r3, [r7, #15]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40021000 	.word	0x40021000

08001384 <ICM42688_Readbytes>:

void ICM42688_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001384:	b590      	push	{r4, r7, lr}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	603a      	str	r2, [r7, #0]
 800138e:	71fb      	strb	r3, [r7, #7]
 8001390:	460b      	mov	r3, r1
 8001392:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM42688);
 8001398:	2120      	movs	r1, #32
 800139a:	4810      	ldr	r0, [pc, #64]	@ (80013dc <ICM42688_Readbytes+0x58>)
 800139c:	f7ff feff 	bl	800119e <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ffa9 	bl	8001300 <SPI1_SendByte>
	while(i < len)
 80013ae:	e009      	b.n	80013c4 <ICM42688_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	1c5a      	adds	r2, r3, #1
 80013b4:	60fa      	str	r2, [r7, #12]
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	18d4      	adds	r4, r2, r3
 80013ba:	2000      	movs	r0, #0
 80013bc:	f7ff ffa0 	bl	8001300 <SPI1_SendByte>
 80013c0:	4603      	mov	r3, r0
 80013c2:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80013c4:	79bb      	ldrb	r3, [r7, #6]
 80013c6:	68fa      	ldr	r2, [r7, #12]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d3f1      	bcc.n	80013b0 <ICM42688_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM42688);
 80013cc:	2120      	movs	r1, #32
 80013ce:	4803      	ldr	r0, [pc, #12]	@ (80013dc <ICM42688_Readbytes+0x58>)
 80013d0:	f7ff fed7 	bl	8001182 <LL_GPIO_SetOutputPin>
}
 80013d4:	bf00      	nop
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd90      	pop	{r4, r7, pc}
 80013dc:	40021000 	.word	0x40021000

080013e0 <ICM42688_Writebyte>:

void ICM42688_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	460a      	mov	r2, r1
 80013ea:	71fb      	strb	r3, [r7, #7]
 80013ec:	4613      	mov	r3, r2
 80013ee:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM42688);
 80013f0:	2120      	movs	r1, #32
 80013f2:	480b      	ldr	r0, [pc, #44]	@ (8001420 <ICM42688_Writebyte+0x40>)
 80013f4:	f7ff fed3 	bl	800119e <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff7d 	bl	8001300 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8001406:	79bb      	ldrb	r3, [r7, #6]
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff ff79 	bl	8001300 <SPI1_SendByte>
	CHIP_DESELECT(ICM42688);
 800140e:	2120      	movs	r1, #32
 8001410:	4803      	ldr	r0, [pc, #12]	@ (8001420 <ICM42688_Writebyte+0x40>)
 8001412:	f7ff feb6 	bl	8001182 <LL_GPIO_SetOutputPin>
}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40021000 	.word	0x40021000

08001424 <ICM42688_Initialization>:
	CHIP_DESELECT(ICM42688);
}


int ICM42688_Initialization(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 800142e:	f107 0308 	add.w	r3, r7, #8
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001438:	463b      	mov	r3, r7
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	809a      	strh	r2, [r3, #4]
	
	ICM42688_GPIO_SPI_Initialization();
 8001440:	f7ff feec 	bl	800121c <ICM42688_GPIO_SPI_Initialization>
	
	// printf("Checking ICM42688...\n\r");
	
	who_am_i = ICM42688_Readbyte(WHO_AM_I); 
 8001444:	2075      	movs	r0, #117	@ 0x75
 8001446:	f7ff ff7d 	bl	8001344 <ICM42688_Readbyte>
 800144a:	4603      	mov	r3, r0
 800144c:	73fb      	strb	r3, [r7, #15]

	if(who_am_i == 0x47)
 800144e:	7bfb      	ldrb	r3, [r7, #15]
 8001450:	2b47      	cmp	r3, #71	@ 0x47
 8001452:	d00c      	beq.n	800146e <ICM42688_Initialization+0x4a>
	{
		// printf("ICM42688 who_am_i = 0x%02x...OK\n\r", who_am_i);
	}
	// recheck
	else if(who_am_i != 0x47)
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	2b47      	cmp	r3, #71	@ 0x47
 8001458:	d009      	beq.n	800146e <ICM42688_Initialization+0x4a>
	{
		who_am_i = ICM42688_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 800145a:	2075      	movs	r0, #117	@ 0x75
 800145c:	f7ff ff72 	bl	8001344 <ICM42688_Readbyte>
 8001460:	4603      	mov	r3, r0
 8001462:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001464:	7bfb      	ldrb	r3, [r7, #15]
 8001466:	2b12      	cmp	r3, #18
 8001468:	d001      	beq.n	800146e <ICM42688_Initialization+0x4a>
			// printf( "ICM42688 Not OK: 0x%02x Should be 0x%02x\n\r", who_am_i, 0x12);
			return 1; //ERROR
 800146a:	2301      	movs	r3, #1
 800146c:	e02a      	b.n	80014c4 <ICM42688_Initialization+0xa0>
		}
	}
	
	// PWR_MGMT0
	ICM42688_Writebyte(PWR_MGMT0, 0x0F); // Temp on, ACC, GYRO LPF Mode
 800146e:	210f      	movs	r1, #15
 8001470:	204e      	movs	r0, #78	@ 0x4e
 8001472:	f7ff ffb5 	bl	80013e0 <ICM42688_Writebyte>
	HAL_Delay(50);
 8001476:	2032      	movs	r0, #50	@ 0x32
 8001478:	f002 fd70 	bl	8003f5c <HAL_Delay>

	
	// GYRO_CONFIG0
	ICM42688_Writebyte(GYRO_CONFIG0, 0x06); // Gyro sensitivity 2000 dps, 1kHz
 800147c:	2106      	movs	r1, #6
 800147e:	204f      	movs	r0, #79	@ 0x4f
 8001480:	f7ff ffae 	bl	80013e0 <ICM42688_Writebyte>
	HAL_Delay(50);
 8001484:	2032      	movs	r0, #50	@ 0x32
 8001486:	f002 fd69 	bl	8003f5c <HAL_Delay>
	ICM42688_Writebyte(GYRO_CONFIG1, 0x00); // Gyro temp DLPF 4kHz, UI Filter 1st, 	DEC2_M2 reserved
 800148a:	2100      	movs	r1, #0
 800148c:	2051      	movs	r0, #81	@ 0x51
 800148e:	f7ff ffa7 	bl	80013e0 <ICM42688_Writebyte>
	HAL_Delay(50);
 8001492:	2032      	movs	r0, #50	@ 0x32
 8001494:	f002 fd62 	bl	8003f5c <HAL_Delay>

	ICM42688_Writebyte(ACCEL_CONFIG0, 0x06); // Acc sensitivity 16g, 1kHz
 8001498:	2106      	movs	r1, #6
 800149a:	2050      	movs	r0, #80	@ 0x50
 800149c:	f7ff ffa0 	bl	80013e0 <ICM42688_Writebyte>
	HAL_Delay(50);
 80014a0:	2032      	movs	r0, #50	@ 0x32
 80014a2:	f002 fd5b 	bl	8003f5c <HAL_Delay>
	ICM42688_Writebyte(ACCEL_CONFIG1, 0x00); // Acc UI Filter 1st, 	DEC2_M2 reserved
 80014a6:	2100      	movs	r1, #0
 80014a8:	2053      	movs	r0, #83	@ 0x53
 80014aa:	f7ff ff99 	bl	80013e0 <ICM42688_Writebyte>
	HAL_Delay(50);
 80014ae:	2032      	movs	r0, #50	@ 0x32
 80014b0:	f002 fd54 	bl	8003f5c <HAL_Delay>

	ICM42688_Writebyte(GYRO_ACCEL_CONFIG0, 0x11); // LPF default max(400Hz,ODR)/4
 80014b4:	2111      	movs	r1, #17
 80014b6:	2052      	movs	r0, #82	@ 0x52
 80014b8:	f7ff ff92 	bl	80013e0 <ICM42688_Writebyte>
	HAL_Delay(50);
 80014bc:	2032      	movs	r0, #50	@ 0x32
 80014be:	f002 fd4d 	bl	8003f5c <HAL_Delay>
//	HAL_Delay(50);
	
	// printf("gyro bias: %d %d %d\n", gyro_x_offset, gyro_y_offset, gyro_z_offset);
	
	// Remove Gyro X offset
	return 0; //OK
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3710      	adds	r7, #16
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <ICM42688_Get6AxisRawData>:

void ICM42688_Get6AxisRawData()
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
	uint8_t data[14];

	ICM42688_Readbytes(ACCEL_DATA_X1, 14, data);
 80014d2:	463b      	mov	r3, r7
 80014d4:	461a      	mov	r2, r3
 80014d6:	210e      	movs	r1, #14
 80014d8:	201f      	movs	r0, #31
 80014da:	f7ff ff53 	bl	8001384 <ICM42688_Readbytes>
//	ICM42688.acc_z_raw = ((data[6] << 8) | data[7]);
//	ICM42688.gyro_x_raw = ((data[8] << 8) | data[9]);
//	ICM42688.gyro_y_raw = ((data[10] << 8) | data[11]);
//	ICM42688.gyro_z_raw = ((data[12] << 8) | data[13]);

	raw_imu.temperature = (data[0] << 8) | data[1];
 80014de:	783b      	ldrb	r3, [r7, #0]
 80014e0:	b21b      	sxth	r3, r3
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	787b      	ldrb	r3, [r7, #1]
 80014e8:	b21b      	sxth	r3, r3
 80014ea:	4313      	orrs	r3, r2
 80014ec:	b21a      	sxth	r2, r3
 80014ee:	4b21      	ldr	r3, [pc, #132]	@ (8001574 <ICM42688_Get6AxisRawData+0xa8>)
 80014f0:	f8a3 201b 	strh.w	r2, [r3, #27]
	raw_imu.xacc = (data[2] << 8) | data[3];
 80014f4:	78bb      	ldrb	r3, [r7, #2]
 80014f6:	b21b      	sxth	r3, r3
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	78fb      	ldrb	r3, [r7, #3]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21a      	sxth	r2, r3
 8001504:	4b1b      	ldr	r3, [pc, #108]	@ (8001574 <ICM42688_Get6AxisRawData+0xa8>)
 8001506:	811a      	strh	r2, [r3, #8]
	raw_imu.yacc = (data[4] << 8) | data[5];
 8001508:	793b      	ldrb	r3, [r7, #4]
 800150a:	b21b      	sxth	r3, r3
 800150c:	021b      	lsls	r3, r3, #8
 800150e:	b21a      	sxth	r2, r3
 8001510:	797b      	ldrb	r3, [r7, #5]
 8001512:	b21b      	sxth	r3, r3
 8001514:	4313      	orrs	r3, r2
 8001516:	b21a      	sxth	r2, r3
 8001518:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <ICM42688_Get6AxisRawData+0xa8>)
 800151a:	815a      	strh	r2, [r3, #10]
	raw_imu.zacc = ((data[6] << 8) | data[7]);
 800151c:	79bb      	ldrb	r3, [r7, #6]
 800151e:	b21b      	sxth	r3, r3
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	b21a      	sxth	r2, r3
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	b21b      	sxth	r3, r3
 8001528:	4313      	orrs	r3, r2
 800152a:	b21a      	sxth	r2, r3
 800152c:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <ICM42688_Get6AxisRawData+0xa8>)
 800152e:	819a      	strh	r2, [r3, #12]
	raw_imu.xgyro = ((data[8] << 8) | data[9]);
 8001530:	7a3b      	ldrb	r3, [r7, #8]
 8001532:	b21b      	sxth	r3, r3
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	b21a      	sxth	r2, r3
 8001538:	7a7b      	ldrb	r3, [r7, #9]
 800153a:	b21b      	sxth	r3, r3
 800153c:	4313      	orrs	r3, r2
 800153e:	b21a      	sxth	r2, r3
 8001540:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <ICM42688_Get6AxisRawData+0xa8>)
 8001542:	81da      	strh	r2, [r3, #14]
	raw_imu.ygyro = ((data[10] << 8) | data[11]);
 8001544:	7abb      	ldrb	r3, [r7, #10]
 8001546:	b21b      	sxth	r3, r3
 8001548:	021b      	lsls	r3, r3, #8
 800154a:	b21a      	sxth	r2, r3
 800154c:	7afb      	ldrb	r3, [r7, #11]
 800154e:	b21b      	sxth	r3, r3
 8001550:	4313      	orrs	r3, r2
 8001552:	b21a      	sxth	r2, r3
 8001554:	4b07      	ldr	r3, [pc, #28]	@ (8001574 <ICM42688_Get6AxisRawData+0xa8>)
 8001556:	821a      	strh	r2, [r3, #16]
	raw_imu.zgyro = ((data[12] << 8) | data[13]);
 8001558:	7b3b      	ldrb	r3, [r7, #12]
 800155a:	b21b      	sxth	r3, r3
 800155c:	021b      	lsls	r3, r3, #8
 800155e:	b21a      	sxth	r2, r3
 8001560:	7b7b      	ldrb	r3, [r7, #13]
 8001562:	b21b      	sxth	r3, r3
 8001564:	4313      	orrs	r3, r2
 8001566:	b21a      	sxth	r2, r3
 8001568:	4b02      	ldr	r3, [pc, #8]	@ (8001574 <ICM42688_Get6AxisRawData+0xa8>)
 800156a:	825a      	strh	r2, [r3, #18]
}
 800156c:	bf00      	nop
 800156e:	3710      	adds	r7, #16
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000458 	.word	0x20000458

08001578 <Log_Send>:
#include <GCS_MAVLink/GCS_Common.h>


/* Functions -----------------------------------------------------------------*/
int Log_Send()
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
	const uint8_t code = 0xFD;
 800157e:	23fd      	movs	r3, #253	@ 0xfd
 8001580:	71fb      	strb	r3, [r7, #7]
	static uint32_t previous_time = 0;

	// 4Hz  
	if(!(system_time.time_boot_ms - previous_time > 250)) return -1;
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <Log_Send+0x44>)
 8001584:	689a      	ldr	r2, [r3, #8]
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <Log_Send+0x48>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	2bfa      	cmp	r3, #250	@ 0xfa
 800158e:	d802      	bhi.n	8001596 <Log_Send+0x1e>
 8001590:	f04f 33ff 	mov.w	r3, #4294967295
 8001594:	e00d      	b.n	80015b2 <Log_Send+0x3a>
	previous_time = system_time.time_boot_ms;
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <Log_Send+0x44>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	4a09      	ldr	r2, [pc, #36]	@ (80015c0 <Log_Send+0x48>)
 800159c:	6013      	str	r3, [r2, #0]

	CDC_Transmit_FS((uint8_t*)&code, sizeof(code));
 800159e:	1dfb      	adds	r3, r7, #7
 80015a0:	2101      	movs	r1, #1
 80015a2:	4618      	mov	r0, r3
 80015a4:	f009 fcb4 	bl	800af10 <CDC_Transmit_FS>

	Log_transmit((uint8_t*)&RC_channels, sizeof(RC_channels));
 80015a8:	212a      	movs	r1, #42	@ 0x2a
 80015aa:	4806      	ldr	r0, [pc, #24]	@ (80015c4 <Log_Send+0x4c>)
 80015ac:	f000 f80c 	bl	80015c8 <Log_transmit>
	// Log_transmit((uint8_t *)&servo_output_raw, sizeof(servo_output_raw));
	// while(1 == CDC_Transmit_FS(&RC_channels, sizeof(RC_CHANNELS))) {}
	return 0;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	2000044c 	.word	0x2000044c
 80015c0:	200002e0 	.word	0x200002e0
 80015c4:	200004a0 	.word	0x200004a0

080015c8 <Log_transmit>:
 * SRXL2.c  
 * 	- readByte  cal crc     
 */
extern uint16_t calculate_crc(const uint8_t *data, uint8_t len);
int Log_transmit(uint8_t* p, uint8_t len)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = calculate_crc(p, len);
 80015d4:	78fb      	ldrb	r3, [r7, #3]
 80015d6:	4619      	mov	r1, r3
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f000 fbff 	bl	8001ddc <calculate_crc>
 80015de:	4603      	mov	r3, r0
 80015e0:	81fb      	strh	r3, [r7, #14]

	CDC_Transmit_FS(p, len);
 80015e2:	78fb      	ldrb	r3, [r7, #3]
 80015e4:	4619      	mov	r1, r3
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f009 fc92 	bl	800af10 <CDC_Transmit_FS>
	CDC_Transmit_FS((uint8_t*)&crc, sizeof(uint16_t));
 80015ec:	f107 030e 	add.w	r3, r7, #14
 80015f0:	2102      	movs	r1, #2
 80015f2:	4618      	mov	r0, r3
 80015f4:	f009 fc8c 	bl	800af10 <CDC_Transmit_FS>
	return len;
 80015f8:	78fb      	ldrb	r3, [r7, #3]
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <PARM_load>:

#include <FC_Param/Param.h>
#include <FC_RC/RadioControl.h>


int PARM_load(void){
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
	PARAM_SERVO* servo = &paramServo;
 800160a:	4b74      	ldr	r3, [pc, #464]	@ (80017dc <PARM_load+0x1d8>)
 800160c:	607b      	str	r3, [r7, #4]
	PARAM_SERVO_CH* servo_ch = paramServoCH;
 800160e:	4b74      	ldr	r3, [pc, #464]	@ (80017e0 <PARM_load+0x1dc>)
 8001610:	603b      	str	r3, [r7, #0]

	paramRc.OPTIONS = 0;
 8001612:	4b74      	ldr	r3, [pc, #464]	@ (80017e4 <PARM_load+0x1e0>)
 8001614:	2200      	movs	r2, #0
 8001616:	711a      	strb	r2, [r3, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	715a      	strb	r2, [r3, #5]
	paramRc.OVERRIDE_TIME = 0.0;
 800161c:	4b71      	ldr	r3, [pc, #452]	@ (80017e4 <PARM_load+0x1e0>)
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
	paramRc.PROTOCOLS = (0x1<<SRXL2);
 8001624:	4b6f      	ldr	r3, [pc, #444]	@ (80017e4 <PARM_load+0x1e0>)
 8001626:	2200      	movs	r2, #0
 8001628:	719a      	strb	r2, [r3, #6]
 800162a:	2200      	movs	r2, #0
 800162c:	f042 0201 	orr.w	r2, r2, #1
 8001630:	71da      	strb	r2, [r3, #7]
	paramRc.FS_TIMEOUT = 1.0;
 8001632:	4b6c      	ldr	r3, [pc, #432]	@ (80017e4 <PARM_load+0x1e0>)
 8001634:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001638:	609a      	str	r2, [r3, #8]
	paramRc.reversedMask = 0x00;
 800163a:	4b6a      	ldr	r3, [pc, #424]	@ (80017e4 <PARM_load+0x1e0>)
 800163c:	2200      	movs	r2, #0
 800163e:	731a      	strb	r2, [r3, #12]
 8001640:	2200      	movs	r2, #0
 8001642:	735a      	strb	r2, [r3, #13]
 8001644:	2200      	movs	r2, #0
 8001646:	739a      	strb	r2, [r3, #14]
 8001648:	2200      	movs	r2, #0
 800164a:	73da      	strb	r2, [r3, #15]

	for(int i=0; i<RC_CHANNEL_MAX; i++)
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	e03b      	b.n	80016ca <PARM_load+0xc6>
	{
		paramRcCH[i].MIN = 1000;
 8001652:	4965      	ldr	r1, [pc, #404]	@ (80017e8 <PARM_load+0x1e4>)
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	4613      	mov	r3, r2
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	4413      	add	r3, r2
 800165c:	440b      	add	r3, r1
 800165e:	2200      	movs	r2, #0
 8001660:	f062 0217 	orn	r2, r2, #23
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	2200      	movs	r2, #0
 8001668:	f042 0203 	orr.w	r2, r2, #3
 800166c:	705a      	strb	r2, [r3, #1]
		paramRcCH[i].MAX = 2000;
 800166e:	495e      	ldr	r1, [pc, #376]	@ (80017e8 <PARM_load+0x1e4>)
 8001670:	68fa      	ldr	r2, [r7, #12]
 8001672:	4613      	mov	r3, r2
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	4413      	add	r3, r2
 8001678:	440b      	add	r3, r1
 800167a:	2200      	movs	r2, #0
 800167c:	f062 022f 	orn	r2, r2, #47	@ 0x2f
 8001680:	709a      	strb	r2, [r3, #2]
 8001682:	2200      	movs	r2, #0
 8001684:	f042 0207 	orr.w	r2, r2, #7
 8001688:	70da      	strb	r2, [r3, #3]
		paramRcCH[i].TRIM = 0;
 800168a:	4957      	ldr	r1, [pc, #348]	@ (80017e8 <PARM_load+0x1e4>)
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	4613      	mov	r3, r2
 8001690:	00db      	lsls	r3, r3, #3
 8001692:	4413      	add	r3, r2
 8001694:	440b      	add	r3, r1
 8001696:	2200      	movs	r2, #0
 8001698:	711a      	strb	r2, [r3, #4]
 800169a:	2200      	movs	r2, #0
 800169c:	715a      	strb	r2, [r3, #5]
		paramRcCH[i].DZ = 0;
 800169e:	4952      	ldr	r1, [pc, #328]	@ (80017e8 <PARM_load+0x1e4>)
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	4613      	mov	r3, r2
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	4413      	add	r3, r2
 80016a8:	440b      	add	r3, r1
 80016aa:	3306      	adds	r3, #6
 80016ac:	2200      	movs	r2, #0
 80016ae:	701a      	strb	r2, [r3, #0]
		paramRcCH[i].OPTION = 0;
 80016b0:	494d      	ldr	r1, [pc, #308]	@ (80017e8 <PARM_load+0x1e4>)
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	4613      	mov	r3, r2
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	4413      	add	r3, r2
 80016ba:	440b      	add	r3, r1
 80016bc:	2200      	movs	r2, #0
 80016be:	71da      	strb	r2, [r3, #7]
 80016c0:	2200      	movs	r2, #0
 80016c2:	721a      	strb	r2, [r3, #8]
	for(int i=0; i<RC_CHANNEL_MAX; i++)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	3301      	adds	r3, #1
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2b11      	cmp	r3, #17
 80016ce:	ddc0      	ble.n	8001652 <PARM_load+0x4e>
	}

	paramRcMap.THR = 0;
 80016d0:	4b46      	ldr	r3, [pc, #280]	@ (80017ec <PARM_load+0x1e8>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]
	paramRcMap.ROL = 1;
 80016d6:	4b45      	ldr	r3, [pc, #276]	@ (80017ec <PARM_load+0x1e8>)
 80016d8:	2201      	movs	r2, #1
 80016da:	705a      	strb	r2, [r3, #1]
	paramRcMap.PIT = 2;
 80016dc:	4b43      	ldr	r3, [pc, #268]	@ (80017ec <PARM_load+0x1e8>)
 80016de:	2202      	movs	r2, #2
 80016e0:	709a      	strb	r2, [r3, #2]
	paramRcMap.YAW = 3;
 80016e2:	4b42      	ldr	r3, [pc, #264]	@ (80017ec <PARM_load+0x1e8>)
 80016e4:	2203      	movs	r2, #3
 80016e6:	70da      	strb	r2, [r3, #3]

	servo->AUTO_TRIM = 0;
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	7813      	ldrb	r3, [r2, #0]
 80016ec:	f023 0301 	bic.w	r3, r3, #1
 80016f0:	7013      	strb	r3, [r2, #0]
	servo->DSHOT_ESC = 0;
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	78d3      	ldrb	r3, [r2, #3]
 80016f6:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80016fa:	70d3      	strb	r3, [r2, #3]
	servo->DSHOT_RATE = 0;
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	78d3      	ldrb	r3, [r2, #3]
 8001700:	f023 0307 	bic.w	r3, r3, #7
 8001704:	70d3      	strb	r3, [r2, #3]
	servo->RATE = 50;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f042 0232 	orr.w	r2, r2, #50	@ 0x32
 800170e:	705a      	strb	r2, [r3, #1]
 8001710:	2200      	movs	r2, #0
 8001712:	709a      	strb	r2, [r3, #2]
	servo->GPIO_MASK = 0xFF;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f04f 32ff 	mov.w	r2, #4294967295
 800171a:	711a      	strb	r2, [r3, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	715a      	strb	r2, [r3, #5]
 8001720:	2200      	movs	r2, #0
 8001722:	719a      	strb	r2, [r3, #6]
 8001724:	2200      	movs	r2, #0
 8001726:	71da      	strb	r2, [r3, #7]
	servo->RC_FS_MSK = 0xFF;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f04f 32ff 	mov.w	r2, #4294967295
 800172e:	721a      	strb	r2, [r3, #8]
 8001730:	2200      	movs	r2, #0
 8001732:	725a      	strb	r2, [r3, #9]
	servo->_32_ENABLE = 0;
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	7a93      	ldrb	r3, [r2, #10]
 8001738:	f023 0301 	bic.w	r3, r3, #1
 800173c:	7293      	strb	r3, [r2, #10]

	for(int i=0; i<SERVO_CHANNEL_MAX; i++){
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	e040      	b.n	80017c6 <PARM_load+0x1c2>
		servo_ch[i].FUNCTION = 0;
 8001744:	68ba      	ldr	r2, [r7, #8]
 8001746:	4613      	mov	r3, r2
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	4413      	add	r3, r2
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	4413      	add	r3, r2
 8001750:	2200      	movs	r2, #0
 8001752:	71da      	strb	r2, [r3, #7]
 8001754:	2200      	movs	r2, #0
 8001756:	721a      	strb	r2, [r3, #8]
		servo_ch[i].MAX = 2000;
 8001758:	68ba      	ldr	r2, [r7, #8]
 800175a:	4613      	mov	r3, r2
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	4413      	add	r3, r2
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	4413      	add	r3, r2
 8001764:	2200      	movs	r2, #0
 8001766:	f062 022f 	orn	r2, r2, #47	@ 0x2f
 800176a:	709a      	strb	r2, [r3, #2]
 800176c:	2200      	movs	r2, #0
 800176e:	f042 0207 	orr.w	r2, r2, #7
 8001772:	70da      	strb	r2, [r3, #3]
		servo_ch[i].MIN = 1000;
 8001774:	68ba      	ldr	r2, [r7, #8]
 8001776:	4613      	mov	r3, r2
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	4413      	add	r3, r2
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	4413      	add	r3, r2
 8001780:	2200      	movs	r2, #0
 8001782:	f062 0217 	orn	r2, r2, #23
 8001786:	701a      	strb	r2, [r3, #0]
 8001788:	2200      	movs	r2, #0
 800178a:	f042 0203 	orr.w	r2, r2, #3
 800178e:	705a      	strb	r2, [r3, #1]
		servo_ch[i].TRIM = 1500;
 8001790:	68ba      	ldr	r2, [r7, #8]
 8001792:	4613      	mov	r3, r2
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	4413      	add	r3, r2
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	4413      	add	r3, r2
 800179c:	2200      	movs	r2, #0
 800179e:	f062 0223 	orn	r2, r2, #35	@ 0x23
 80017a2:	711a      	strb	r2, [r3, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f042 0205 	orr.w	r2, r2, #5
 80017aa:	715a      	strb	r2, [r3, #5]
		servo_ch[i].REVERSED = 0;
 80017ac:	68ba      	ldr	r2, [r7, #8]
 80017ae:	4613      	mov	r3, r2
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	4413      	add	r3, r2
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	441a      	add	r2, r3
 80017b8:	7993      	ldrb	r3, [r2, #6]
 80017ba:	f023 0301 	bic.w	r3, r3, #1
 80017be:	7193      	strb	r3, [r2, #6]
	for(int i=0; i<SERVO_CHANNEL_MAX; i++){
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	3301      	adds	r3, #1
 80017c4:	60bb      	str	r3, [r7, #8]
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	2b0b      	cmp	r3, #11
 80017ca:	ddbb      	ble.n	8001744 <PARM_load+0x140>
	}
	return 0;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	200002e4 	.word	0x200002e4
 80017e0:	200002f0 	.word	0x200002f0
 80017e4:	2000035c 	.word	0x2000035c
 80017e8:	2000036c 	.word	0x2000036c
 80017ec:	20000410 	.word	0x20000410

080017f0 <SRXL2_connect>:
 * @detail    Handshake  
 * @parm none
 * @retval 0 :  
 * @retval 2 :  
 */
int SRXL2_connect(void){
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
	SRXL2_Header *header = &packet.header;
 80017f6:	4b28      	ldr	r3, [pc, #160]	@ (8001898 <SRXL2_connect+0xa8>)
 80017f8:	617b      	str	r3, [r7, #20]

	SRXL2_Handshake_Packet tx_packet;

	while(1)
	{
		if(SRXL2_isReceived()!=0) continue;
 80017fa:	f000 fa91 	bl	8001d20 <SRXL2_isReceived>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d138      	bne.n	8001876 <SRXL2_connect+0x86>

		switch(header->pType)
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	785b      	ldrb	r3, [r3, #1]
 8001808:	2b21      	cmp	r3, #33	@ 0x21
 800180a:	d003      	beq.n	8001814 <SRXL2_connect+0x24>
 800180c:	2bcd      	cmp	r3, #205	@ 0xcd
 800180e:	d134      	bne.n	800187a <SRXL2_connect+0x8a>
		{
		case SRXL_CTRL_ID:
			//Bind    unbind    
			return 2;
 8001810:	2302      	movs	r3, #2
 8001812:	e03c      	b.n	800188e <SRXL2_connect+0x9e>
		case SRXL_HANDSHAKE_ID:
			rx = &(((SRXL2_Handshake_Packet *) RC_Buffer)->data);
 8001814:	4b21      	ldr	r3, [pc, #132]	@ (800189c <SRXL2_connect+0xac>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	3303      	adds	r3, #3
 800181a:	613b      	str	r3, [r7, #16]

			//  ID 
			if((rx->SrcID)>>4 == 0x1)
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	091b      	lsrs	r3, r3, #4
 8001822:	b2db      	uxtb	r3, r3
 8001824:	2b01      	cmp	r3, #1
 8001826:	d10e      	bne.n	8001846 <SRXL2_connect+0x56>
			{
				receiver_info.SrcID = rx->SrcID;
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	781a      	ldrb	r2, [r3, #0]
 800182c:	4b1c      	ldr	r3, [pc, #112]	@ (80018a0 <SRXL2_connect+0xb0>)
 800182e:	701a      	strb	r2, [r3, #0]
				receiver_info.Info = rx->Info;
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	791a      	ldrb	r2, [r3, #4]
 8001834:	4b1a      	ldr	r3, [pc, #104]	@ (80018a0 <SRXL2_connect+0xb0>)
 8001836:	711a      	strb	r2, [r3, #4]
				receiver_info.UID = rx->UID;
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800183e:	4a18      	ldr	r2, [pc, #96]	@ (80018a0 <SRXL2_connect+0xb0>)
 8001840:	f8c2 3005 	str.w	r3, [r2, #5]
				break;
 8001844:	e000      	b.n	8001848 <SRXL2_connect+0x58>
			}
			break;
 8001846:	bf00      	nop
		default:
			continue;
		}

		break;
 8001848:	bf00      	nop
	}

	tx_packet.header.speckrum_id = SPEKTRUM_SRXL_ID;
 800184a:	23a6      	movs	r3, #166	@ 0xa6
 800184c:	703b      	strb	r3, [r7, #0]
	tx_packet.header.pType = SRXL_HANDSHAKE_ID;
 800184e:	2321      	movs	r3, #33	@ 0x21
 8001850:	707b      	strb	r3, [r7, #1]
	tx_packet.header.len = sizeof(SRXL2_Handshake_Packet);
 8001852:	230e      	movs	r3, #14
 8001854:	70bb      	strb	r3, [r7, #2]

	tx_packet.data.SrcID = SRXL_FC_DEVICE_ID;
 8001856:	2330      	movs	r3, #48	@ 0x30
 8001858:	70fb      	strb	r3, [r7, #3]
	tx_packet.data.DestID = receiver_info.SrcID;
 800185a:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <SRXL2_connect+0xb0>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	713b      	strb	r3, [r7, #4]
	tx_packet.data.Priority = 0x60;
 8001860:	2360      	movs	r3, #96	@ 0x60
 8001862:	717b      	strb	r3, [r7, #5]
	tx_packet.data.BaudRate = SRXL_BAUD_115200;
 8001864:	2300      	movs	r3, #0
 8001866:	71bb      	strb	r3, [r7, #6]
	tx_packet.data.Info = 0x01;
 8001868:	2301      	movs	r3, #1
 800186a:	71fb      	strb	r3, [r7, #7]
	tx_packet.data.UID = 0x12345678;
 800186c:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <SRXL2_connect+0xb4>)
 800186e:	60bb      	str	r3, [r7, #8]

	tx_packet.crc = 0x0000;
 8001870:	2300      	movs	r3, #0
 8001872:	81bb      	strh	r3, [r7, #12]

	while(SRXL2_doHandshake(&tx_packet));
 8001874:	e003      	b.n	800187e <SRXL2_connect+0x8e>
		if(SRXL2_isReceived()!=0) continue;
 8001876:	bf00      	nop
 8001878:	e7bf      	b.n	80017fa <SRXL2_connect+0xa>
			continue;
 800187a:	bf00      	nop
		if(SRXL2_isReceived()!=0) continue;
 800187c:	e7bd      	b.n	80017fa <SRXL2_connect+0xa>
	while(SRXL2_doHandshake(&tx_packet));
 800187e:	463b      	mov	r3, r7
 8001880:	4618      	mov	r0, r3
 8001882:	f000 f969 	bl	8001b58 <SRXL2_doHandshake>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1f8      	bne.n	800187e <SRXL2_connect+0x8e>

	return 0;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3718      	adds	r7, #24
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000414 	.word	0x20000414
 800189c:	20000448 	.word	0x20000448
 80018a0:	2000042c 	.word	0x2000042c
 80018a4:	12345678 	.word	0x12345678

080018a8 <SRXL2_getControlData>:
 * @detail RC_GetData() 
 * @retval 0 :  
 * @retval -1 :   
 * @retval -2 :   
 */
int SRXL2_getControlData(void){
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
	SRXL2_Header* header = &packet.header;
 80018ae:	4b17      	ldr	r3, [pc, #92]	@ (800190c <SRXL2_getControlData+0x64>)
 80018b0:	607b      	str	r3, [r7, #4]
	SRXL2_Control_Packet* rx = (SRXL2_Control_Packet*)RC_Buffer;
 80018b2:	4b17      	ldr	r3, [pc, #92]	@ (8001910 <SRXL2_getControlData+0x68>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	603b      	str	r3, [r7, #0]

	if(SRXL2_isReceived()!=0) return -1;
 80018b8:	f000 fa32 	bl	8001d20 <SRXL2_isReceived>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d002      	beq.n	80018c8 <SRXL2_getControlData+0x20>
 80018c2:	f04f 33ff 	mov.w	r3, #4294967295
 80018c6:	e01c      	b.n	8001902 <SRXL2_getControlData+0x5a>
	if(header->pType != SRXL_CTRL_ID) return -2;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	785b      	ldrb	r3, [r3, #1]
 80018cc:	2bcd      	cmp	r3, #205	@ 0xcd
 80018ce:	d002      	beq.n	80018d6 <SRXL2_getControlData+0x2e>
 80018d0:	f06f 0301 	mvn.w	r3, #1
 80018d4:	e015      	b.n	8001902 <SRXL2_getControlData+0x5a>

	// rssi, frameLoss, Fail-safe   
	switch(rx->Command){
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	78db      	ldrb	r3, [r3, #3]
 80018da:	2b03      	cmp	r3, #3
 80018dc:	d810      	bhi.n	8001900 <SRXL2_getControlData+0x58>
 80018de:	a201      	add	r2, pc, #4	@ (adr r2, 80018e4 <SRXL2_getControlData+0x3c>)
 80018e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e4:	080018f5 	.word	0x080018f5
 80018e8:	08001901 	.word	0x08001901
 80018ec:	08001901 	.word	0x08001901
 80018f0:	08001901 	.word	0x08001901
	case SRXL_CTRL_CMD_CHANNEL:
		// SRXL2_SendTelemetryData();
		SRXL2_parseControlData((SRXL2_Control_Packet*)RC_Buffer);
 80018f4:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <SRXL2_getControlData+0x68>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f000 f80b 	bl	8001914 <SRXL2_parseControlData>
		break;
 80018fe:	bf00      	nop
		break;
	case SRXL_CTRL_CMD_FWDPGM:
		break;
	}

	return 0;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20000414 	.word	0x20000414
 8001910:	20000448 	.word	0x20000448

08001914 <SRXL2_parseControlData>:
 *		   data  (1000us~2000us), , , Dead-zone .
 * 		   RC_Channel[] 
 * @parm SRXL_Control_Pack *rx : (SRXL2_Control_Packet*)packet
 */
int SRXL2_parseControlData(SRXL2_Control_Packet *rx)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b08a      	sub	sp, #40	@ 0x28
 8001918:	af02      	add	r7, sp, #8
 800191a:	6078      	str	r0, [r7, #4]
	PARAM_RC* param = &paramRc;
 800191c:	4b88      	ldr	r3, [pc, #544]	@ (8001b40 <SRXL2_parseControlData+0x22c>)
 800191e:	617b      	str	r3, [r7, #20]
	PARAM_RC_CH* paramCh = paramRcCH;
 8001920:	4b88      	ldr	r3, [pc, #544]	@ (8001b44 <SRXL2_parseControlData+0x230>)
 8001922:	613b      	str	r3, [r7, #16]
	RC_CHANNELS* rc = &RC_channels;
 8001924:	4b88      	ldr	r3, [pc, #544]	@ (8001b48 <SRXL2_parseControlData+0x234>)
 8001926:	60fb      	str	r3, [r7, #12]

	uint8_t channelCnt = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	77fb      	strb	r3, [r7, #31]
	static uint32_t channelMask = 0;

	static uint32_t previousTime = 0;

	for(int i=0; i<SRXL_MAX_CHANNEL; i++)
 800192c:	2300      	movs	r3, #0
 800192e:	61bb      	str	r3, [r7, #24]
 8001930:	e0c2      	b.n	8001ab8 <SRXL2_parseControlData+0x1a4>
	{
		if(!((rx->data.mask>>i)&0x01)) continue;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	fa22 f303 	lsr.w	r3, r2, r3
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	f000 80b5 	beq.w	8001ab0 <SRXL2_parseControlData+0x19c>
		if(i>=RC_CHANNEL_MAX) break;
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	2b11      	cmp	r3, #17
 800194a:	f300 80ba 	bgt.w	8001ac2 <SRXL2_parseControlData+0x1ae>

		uint16_t value = rx->data.values[channelCnt];
 800194e:	7ff9      	ldrb	r1, [r7, #31]
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	004b      	lsls	r3, r1, #1
 8001954:	4413      	add	r3, r2
 8001956:	7b18      	ldrb	r0, [r3, #12]
 8001958:	004b      	lsls	r3, r1, #1
 800195a:	4413      	add	r3, r2
 800195c:	7b5b      	ldrb	r3, [r3, #13]
 800195e:	021b      	lsls	r3, r3, #8
 8001960:	4303      	orrs	r3, r0
 8001962:	817b      	strh	r3, [r7, #10]
		channelCnt++;
 8001964:	7ffb      	ldrb	r3, [r7, #31]
 8001966:	3301      	adds	r3, #1
 8001968:	77fb      	strb	r3, [r7, #31]

		// RC    
		value = value<SRXL_CTRL_VALUE_MIN?SRXL_CTRL_VALUE_MIN:value;
 800196a:	897b      	ldrh	r3, [r7, #10]
 800196c:	f642 22a0 	movw	r2, #10912	@ 0x2aa0
 8001970:	4293      	cmp	r3, r2
 8001972:	bf38      	it	cc
 8001974:	4613      	movcc	r3, r2
 8001976:	817b      	strh	r3, [r7, #10]
		value = value>SRXL_CTRL_VALUE_MAX?SRXL_CTRL_VALUE_MAX:value;
 8001978:	897b      	ldrh	r3, [r7, #10]
 800197a:	f24d 5254 	movw	r2, #54612	@ 0xd554
 800197e:	4293      	cmp	r3, r2
 8001980:	bf28      	it	cs
 8001982:	4613      	movcs	r3, r2
 8001984:	817b      	strh	r3, [r7, #10]

		// Reverse 
		if((param->reversedMask>>i)&0x01)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	68da      	ldr	r2, [r3, #12]
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	fa22 f303 	lsr.w	r3, r2, r3
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	2b00      	cmp	r3, #0
 8001996:	d02c      	beq.n	80019f2 <SRXL2_parseControlData+0xde>
		{
			rc->value[i] = map(value,
					SRXL_CTRL_VALUE_MIN, SRXL_CTRL_VALUE_MAX,
					paramCh[i].MAX, paramCh[i].MIN) + paramCh[i].TRIM;
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4613      	mov	r3, r2
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	4413      	add	r3, r2
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	4413      	add	r3, r2
			rc->value[i] = map(value,
 80019a4:	885b      	ldrh	r3, [r3, #2]
 80019a6:	b299      	uxth	r1, r3
					paramCh[i].MAX, paramCh[i].MIN) + paramCh[i].TRIM;
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4613      	mov	r3, r2
 80019ac:	00db      	lsls	r3, r3, #3
 80019ae:	4413      	add	r3, r2
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4413      	add	r3, r2
			rc->value[i] = map(value,
 80019b4:	881b      	ldrh	r3, [r3, #0]
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	8978      	ldrh	r0, [r7, #10]
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	460b      	mov	r3, r1
 80019be:	f24d 5254 	movw	r2, #54612	@ 0xd554
 80019c2:	f642 21a0 	movw	r1, #10912	@ 0x2aa0
 80019c6:	f000 fc11 	bl	80021ec <map>
 80019ca:	4603      	mov	r3, r0
 80019cc:	4619      	mov	r1, r3
					paramCh[i].MAX, paramCh[i].MIN) + paramCh[i].TRIM;
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	4613      	mov	r3, r2
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	4413      	add	r3, r2
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	4413      	add	r3, r2
 80019da:	889b      	ldrh	r3, [r3, #4]
 80019dc:	b29b      	uxth	r3, r3
 80019de:	440b      	add	r3, r1
 80019e0:	b299      	uxth	r1, r3
			rc->value[i] = map(value,
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	4413      	add	r3, r2
 80019ea:	460a      	mov	r2, r1
 80019ec:	f8a3 2005 	strh.w	r2, [r3, #5]
 80019f0:	e02b      	b.n	8001a4a <SRXL2_parseControlData+0x136>
		}
		else{
			rc->value[i] = map(value,
					SRXL_CTRL_VALUE_MIN, SRXL_CTRL_VALUE_MAX,
					paramCh[i].MIN, paramCh[i].MAX) + paramCh[i].TRIM;
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4613      	mov	r3, r2
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4413      	add	r3, r2
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4413      	add	r3, r2
			rc->value[i] = map(value,
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	b299      	uxth	r1, r3
					paramCh[i].MIN, paramCh[i].MAX) + paramCh[i].TRIM;
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	4613      	mov	r3, r2
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	4413      	add	r3, r2
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	4413      	add	r3, r2
			rc->value[i] = map(value,
 8001a0e:	885b      	ldrh	r3, [r3, #2]
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	8978      	ldrh	r0, [r7, #10]
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	460b      	mov	r3, r1
 8001a18:	f24d 5254 	movw	r2, #54612	@ 0xd554
 8001a1c:	f642 21a0 	movw	r1, #10912	@ 0x2aa0
 8001a20:	f000 fbe4 	bl	80021ec <map>
 8001a24:	4603      	mov	r3, r0
 8001a26:	4619      	mov	r1, r3
					paramCh[i].MIN, paramCh[i].MAX) + paramCh[i].TRIM;
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	00db      	lsls	r3, r3, #3
 8001a2e:	4413      	add	r3, r2
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4413      	add	r3, r2
 8001a34:	889b      	ldrh	r3, [r3, #4]
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	440b      	add	r3, r1
 8001a3a:	b299      	uxth	r1, r3
			rc->value[i] = map(value,
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	4413      	add	r3, r2
 8001a44:	460a      	mov	r2, r1
 8001a46:	f8a3 2005 	strh.w	r2, [r3, #5]
		}

		// Dead-zone 
		if(rc->value[i]>(1500-paramCh[i].DZ) && rc->value[i]<(1500+paramCh[i].DZ)){
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	4413      	add	r3, r2
 8001a52:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	4619      	mov	r1, r3
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	4413      	add	r3, r2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	4413      	add	r3, r2
 8001a66:	799b      	ldrb	r3, [r3, #6]
 8001a68:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	4299      	cmp	r1, r3
 8001a70:	dd1f      	ble.n	8001ab2 <SRXL2_parseControlData+0x19e>
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	4613      	mov	r3, r2
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	4413      	add	r3, r2
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	799b      	ldrb	r3, [r3, #6]
 8001a80:	f203 52db 	addw	r2, r3, #1499	@ 0x5db
 8001a84:	68f9      	ldr	r1, [r7, #12]
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	440b      	add	r3, r1
 8001a8c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	429a      	cmp	r2, r3
 8001a94:	db0d      	blt.n	8001ab2 <SRXL2_parseControlData+0x19e>
			rc->value[i] = 1500;
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	4413      	add	r3, r2
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f062 0223 	orn	r2, r2, #35	@ 0x23
 8001aa4:	715a      	strb	r2, [r3, #5]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f042 0205 	orr.w	r2, r2, #5
 8001aac:	719a      	strb	r2, [r3, #6]
 8001aae:	e000      	b.n	8001ab2 <SRXL2_parseControlData+0x19e>
		if(!((rx->data.mask>>i)&0x01)) continue;
 8001ab0:	bf00      	nop
	for(int i=0; i<SRXL_MAX_CHANNEL; i++)
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	61bb      	str	r3, [r7, #24]
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	2b1f      	cmp	r3, #31
 8001abc:	f77f af39 	ble.w	8001932 <SRXL2_parseControlData+0x1e>
 8001ac0:	e000      	b.n	8001ac4 <SRXL2_parseControlData+0x1b0>
		if(i>=RC_CHANNEL_MAX) break;
 8001ac2:	bf00      	nop
		}
	}

	if(system_time.time_boot_ms - previousTime > 2000){
 8001ac4:	4b21      	ldr	r3, [pc, #132]	@ (8001b4c <SRXL2_parseControlData+0x238>)
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	4b21      	ldr	r3, [pc, #132]	@ (8001b50 <SRXL2_parseControlData+0x23c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ad2:	d906      	bls.n	8001ae2 <SRXL2_parseControlData+0x1ce>
		previousTime = system_time.time_boot_ms;
 8001ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8001b4c <SRXL2_parseControlData+0x238>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8001b50 <SRXL2_parseControlData+0x23c>)
 8001ada:	6013      	str	r3, [r2, #0]
		channelMask = 0;
 8001adc:	4b1d      	ldr	r3, [pc, #116]	@ (8001b54 <SRXL2_parseControlData+0x240>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
	}

	channelMask |= rx->data.mask;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	689a      	ldr	r2, [r3, #8]
 8001ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8001b54 <SRXL2_parseControlData+0x240>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	4a19      	ldr	r2, [pc, #100]	@ (8001b54 <SRXL2_parseControlData+0x240>)
 8001aee:	6013      	str	r3, [r2, #0]
	rc->chancount = countSetBits(channelMask);
 8001af0:	4b18      	ldr	r3, [pc, #96]	@ (8001b54 <SRXL2_parseControlData+0x240>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 f9d4 	bl	8001ea2 <countSetBits>
 8001afa:	4603      	mov	r3, r0
 8001afc:	461a      	mov	r2, r3
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	711a      	strb	r2, [r3, #4]
	rc->time_boot_ms = system_time.time_boot_ms;
 8001b02:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <SRXL2_parseControlData+0x238>)
 8001b04:	689a      	ldr	r2, [r3, #8]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	601a      	str	r2, [r3, #0]

	/*
	 * SRXL2 rssi  %,  dBm .
	 * MAVLink % 0-254  
	 */
	if(!(rx->data.rssi&0x80)){
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	db0f      	blt.n	8001b34 <SRXL2_parseControlData+0x220>
		rc->rssi = map(rx->data.rssi, 0, 100, 0, 254);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001b1a:	b298      	uxth	r0, r3
 8001b1c:	23fe      	movs	r3, #254	@ 0xfe
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	2300      	movs	r3, #0
 8001b22:	2264      	movs	r2, #100	@ 0x64
 8001b24:	2100      	movs	r1, #0
 8001b26:	f000 fb61 	bl	80021ec <map>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	b2da      	uxtb	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	}

	return 0;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3720      	adds	r7, #32
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	2000035c 	.word	0x2000035c
 8001b44:	2000036c 	.word	0x2000036c
 8001b48:	200004a0 	.word	0x200004a0
 8001b4c:	2000044c 	.word	0x2000044c
 8001b50:	20000438 	.word	0x20000438
 8001b54:	2000043c 	.word	0x2000043c

08001b58 <SRXL2_doHandshake>:
 * @retval 0 :  
 * @retval -1 :  
 * @retval -2 :    
 */
int SRXL2_doHandshake(SRXL2_Handshake_Packet *tx_packet)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
	SRXL2_Handshake_Data* rx;
	SRXL2_Handshake_Data* data = &tx_packet->data;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3303      	adds	r3, #3
 8001b64:	617b      	str	r3, [r7, #20]

	uint8_t len = tx_packet->header.len;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	789b      	ldrb	r3, [r3, #2]
 8001b6a:	74fb      	strb	r3, [r7, #19]
	if(sizeof(*tx_packet) != len) return -2;
 8001b6c:	7cfb      	ldrb	r3, [r7, #19]
 8001b6e:	2b0e      	cmp	r3, #14
 8001b70:	d002      	beq.n	8001b78 <SRXL2_doHandshake+0x20>
 8001b72:	f06f 0301 	mvn.w	r3, #1
 8001b76:	e029      	b.n	8001bcc <SRXL2_doHandshake+0x74>

	while(1)
	{
		if(SRXL2_isReceived()!=0) continue;
 8001b78:	f000 f8d2 	bl	8001d20 <SRXL2_isReceived>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d114      	bne.n	8001bac <SRXL2_doHandshake+0x54>
		if(packet.header.pType != SRXL_HANDSHAKE_ID) continue;
 8001b82:	4b14      	ldr	r3, [pc, #80]	@ (8001bd4 <SRXL2_doHandshake+0x7c>)
 8001b84:	785b      	ldrb	r3, [r3, #1]
 8001b86:	2b21      	cmp	r3, #33	@ 0x21
 8001b88:	d112      	bne.n	8001bb0 <SRXL2_doHandshake+0x58>

		rx = &(((SRXL2_Handshake_Packet *) RC_Buffer)->data);
 8001b8a:	4b13      	ldr	r3, [pc, #76]	@ (8001bd8 <SRXL2_doHandshake+0x80>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	3303      	adds	r3, #3
 8001b90:	60fb      	str	r3, [r7, #12]

		if(rx->SrcID == data->DestID && rx->DestID == data->SrcID)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	781a      	ldrb	r2, [r3, #0]
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	785b      	ldrb	r3, [r3, #1]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d1ec      	bne.n	8001b78 <SRXL2_doHandshake+0x20>
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	785a      	ldrb	r2, [r3, #1]
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d004      	beq.n	8001bb4 <SRXL2_doHandshake+0x5c>
 8001baa:	e7e5      	b.n	8001b78 <SRXL2_doHandshake+0x20>
		if(SRXL2_isReceived()!=0) continue;
 8001bac:	bf00      	nop
 8001bae:	e7e3      	b.n	8001b78 <SRXL2_doHandshake+0x20>
		if(packet.header.pType != SRXL_HANDSHAKE_ID) continue;
 8001bb0:	bf00      	nop
		if(SRXL2_isReceived()!=0) continue;
 8001bb2:	e7e1      	b.n	8001b78 <SRXL2_doHandshake+0x20>
		{
			break;
 8001bb4:	bf00      	nop
		}
	}

	insert_crc((uint8_t*)tx_packet, len);
 8001bb6:	7cfb      	ldrb	r3, [r7, #19]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 f94f 	bl	8001e5e <insert_crc>
	return RC_halfDuplex_Transmit((uint8_t*)tx_packet, len);
 8001bc0:	7cfb      	ldrb	r3, [r7, #19]
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 fa77 	bl	80020b8 <RC_halfDuplex_Transmit>
 8001bca:	4603      	mov	r3, r0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20000414 	.word	0x20000414
 8001bd8:	20000448 	.word	0x20000448

08001bdc <SRXL2_readByteIRQ2>:
 * @retval 1 : 1byte  
 * @retval -1 :  
 * @retval -2 :   
 */
int SRXL2_readByteIRQ2(const uint8_t data)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
	static uint8_t cnt = 0;
	static uint8_t maxLen = 0;

	if(RC_isBufferInit()!=0) return -2;
 8001be6:	f000 faef 	bl	80021c8 <RC_isBufferInit>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d002      	beq.n	8001bf6 <SRXL2_readByteIRQ2+0x1a>
 8001bf0:	f06f 0301 	mvn.w	r3, #1
 8001bf4:	e089      	b.n	8001d0a <SRXL2_readByteIRQ2+0x12e>
	if(cnt>=SRXL_MAX_BUFFER_SIZE) return -2;
 8001bf6:	4b47      	ldr	r3, [pc, #284]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b4f      	cmp	r3, #79	@ 0x4f
 8001bfc:	d902      	bls.n	8001c04 <SRXL2_readByteIRQ2+0x28>
 8001bfe:	f06f 0301 	mvn.w	r3, #1
 8001c02:	e082      	b.n	8001d0a <SRXL2_readByteIRQ2+0x12e>

	switch(cnt)
 8001c04:	4b43      	ldr	r3, [pc, #268]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d002      	beq.n	8001c12 <SRXL2_readByteIRQ2+0x36>
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d011      	beq.n	8001c34 <SRXL2_readByteIRQ2+0x58>
 8001c10:	e052      	b.n	8001cb8 <SRXL2_readByteIRQ2+0xdc>
	{
	case 0:
		if(data == SPEKTRUM_SRXL_ID){
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	2ba6      	cmp	r3, #166	@ 0xa6
 8001c16:	d176      	bne.n	8001d06 <SRXL2_readByteIRQ2+0x12a>
			RC_Buffer[cnt] = data;
 8001c18:	4b3f      	ldr	r3, [pc, #252]	@ (8001d18 <SRXL2_readByteIRQ2+0x13c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a3d      	ldr	r2, [pc, #244]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001c1e:	7812      	ldrb	r2, [r2, #0]
 8001c20:	4413      	add	r3, r2
 8001c22:	79fa      	ldrb	r2, [r7, #7]
 8001c24:	701a      	strb	r2, [r3, #0]
			cnt++;
 8001c26:	4b3b      	ldr	r3, [pc, #236]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	4b39      	ldr	r3, [pc, #228]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001c30:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001c32:	e068      	b.n	8001d06 <SRXL2_readByteIRQ2+0x12a>
	case 1:
		switch(data){
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	2bcd      	cmp	r3, #205	@ 0xcd
 8001c38:	d026      	beq.n	8001c88 <SRXL2_readByteIRQ2+0xac>
 8001c3a:	2bcd      	cmp	r3, #205	@ 0xcd
 8001c3c:	dc28      	bgt.n	8001c90 <SRXL2_readByteIRQ2+0xb4>
 8001c3e:	2b80      	cmp	r3, #128	@ 0x80
 8001c40:	d01e      	beq.n	8001c80 <SRXL2_readByteIRQ2+0xa4>
 8001c42:	2b80      	cmp	r3, #128	@ 0x80
 8001c44:	dc24      	bgt.n	8001c90 <SRXL2_readByteIRQ2+0xb4>
 8001c46:	2b55      	cmp	r3, #85	@ 0x55
 8001c48:	d016      	beq.n	8001c78 <SRXL2_readByteIRQ2+0x9c>
 8001c4a:	2b55      	cmp	r3, #85	@ 0x55
 8001c4c:	dc20      	bgt.n	8001c90 <SRXL2_readByteIRQ2+0xb4>
 8001c4e:	2b50      	cmp	r3, #80	@ 0x50
 8001c50:	d00e      	beq.n	8001c70 <SRXL2_readByteIRQ2+0x94>
 8001c52:	2b50      	cmp	r3, #80	@ 0x50
 8001c54:	dc1c      	bgt.n	8001c90 <SRXL2_readByteIRQ2+0xb4>
 8001c56:	2b21      	cmp	r3, #33	@ 0x21
 8001c58:	d002      	beq.n	8001c60 <SRXL2_readByteIRQ2+0x84>
 8001c5a:	2b41      	cmp	r3, #65	@ 0x41
 8001c5c:	d004      	beq.n	8001c68 <SRXL2_readByteIRQ2+0x8c>
 8001c5e:	e017      	b.n	8001c90 <SRXL2_readByteIRQ2+0xb4>
		case SRXL_HANDSHAKE_ID:
			maxLen = 14;
 8001c60:	4b2e      	ldr	r3, [pc, #184]	@ (8001d1c <SRXL2_readByteIRQ2+0x140>)
 8001c62:	220e      	movs	r2, #14
 8001c64:	701a      	strb	r2, [r3, #0]
			break;
 8001c66:	e019      	b.n	8001c9c <SRXL2_readByteIRQ2+0xc0>
		case SRXL_BIND_ID:
			maxLen = 21;
 8001c68:	4b2c      	ldr	r3, [pc, #176]	@ (8001d1c <SRXL2_readByteIRQ2+0x140>)
 8001c6a:	2215      	movs	r2, #21
 8001c6c:	701a      	strb	r2, [r3, #0]
			break;
 8001c6e:	e015      	b.n	8001c9c <SRXL2_readByteIRQ2+0xc0>
		case SRXL_PARAM_ID:
			maxLen = 14;
 8001c70:	4b2a      	ldr	r3, [pc, #168]	@ (8001d1c <SRXL2_readByteIRQ2+0x140>)
 8001c72:	220e      	movs	r2, #14
 8001c74:	701a      	strb	r2, [r3, #0]
			break;
 8001c76:	e011      	b.n	8001c9c <SRXL2_readByteIRQ2+0xc0>
		case SRXL_RSSI_ID:
			maxLen = 10;
 8001c78:	4b28      	ldr	r3, [pc, #160]	@ (8001d1c <SRXL2_readByteIRQ2+0x140>)
 8001c7a:	220a      	movs	r2, #10
 8001c7c:	701a      	strb	r2, [r3, #0]
			break;
 8001c7e:	e00d      	b.n	8001c9c <SRXL2_readByteIRQ2+0xc0>
		case SRXL_TELEM_ID:
			maxLen = 22;
 8001c80:	4b26      	ldr	r3, [pc, #152]	@ (8001d1c <SRXL2_readByteIRQ2+0x140>)
 8001c82:	2216      	movs	r2, #22
 8001c84:	701a      	strb	r2, [r3, #0]
			break;
 8001c86:	e009      	b.n	8001c9c <SRXL2_readByteIRQ2+0xc0>
		case SRXL_CTRL_ID:
			maxLen = 80;
 8001c88:	4b24      	ldr	r3, [pc, #144]	@ (8001d1c <SRXL2_readByteIRQ2+0x140>)
 8001c8a:	2250      	movs	r2, #80	@ 0x50
 8001c8c:	701a      	strb	r2, [r3, #0]
			break;
 8001c8e:	e005      	b.n	8001c9c <SRXL2_readByteIRQ2+0xc0>
		default :
			cnt = 0;
 8001c90:	4b20      	ldr	r3, [pc, #128]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
			return -1;
 8001c96:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9a:	e036      	b.n	8001d0a <SRXL2_readByteIRQ2+0x12e>
		}
		RC_Buffer[cnt] = data;
 8001c9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d18 <SRXL2_readByteIRQ2+0x13c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a1c      	ldr	r2, [pc, #112]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001ca2:	7812      	ldrb	r2, [r2, #0]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	79fa      	ldrb	r2, [r7, #7]
 8001ca8:	701a      	strb	r2, [r3, #0]
		cnt++;
 8001caa:	4b1a      	ldr	r3, [pc, #104]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4b18      	ldr	r3, [pc, #96]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001cb4:	701a      	strb	r2, [r3, #0]
		break;
 8001cb6:	e027      	b.n	8001d08 <SRXL2_readByteIRQ2+0x12c>
	default :
		RC_Buffer[cnt] = data;
 8001cb8:	4b17      	ldr	r3, [pc, #92]	@ (8001d18 <SRXL2_readByteIRQ2+0x13c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a15      	ldr	r2, [pc, #84]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001cbe:	7812      	ldrb	r2, [r2, #0]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	79fa      	ldrb	r2, [r7, #7]
 8001cc4:	701a      	strb	r2, [r3, #0]

		/*
		 * Control Packet  
		 * 3    
		 */
		if(maxLen == 80) maxLen = RC_Buffer[cnt];
 8001cc6:	4b15      	ldr	r3, [pc, #84]	@ (8001d1c <SRXL2_readByteIRQ2+0x140>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b50      	cmp	r3, #80	@ 0x50
 8001ccc:	d107      	bne.n	8001cde <SRXL2_readByteIRQ2+0x102>
 8001cce:	4b12      	ldr	r3, [pc, #72]	@ (8001d18 <SRXL2_readByteIRQ2+0x13c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a10      	ldr	r2, [pc, #64]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001cd4:	7812      	ldrb	r2, [r2, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	781a      	ldrb	r2, [r3, #0]
 8001cda:	4b10      	ldr	r3, [pc, #64]	@ (8001d1c <SRXL2_readByteIRQ2+0x140>)
 8001cdc:	701a      	strb	r2, [r3, #0]

		if(cnt == maxLen-1){
 8001cde:	4b0d      	ldr	r3, [pc, #52]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8001d1c <SRXL2_readByteIRQ2+0x140>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d104      	bne.n	8001cf8 <SRXL2_readByteIRQ2+0x11c>
			cnt=0;
 8001cee:	4b09      	ldr	r3, [pc, #36]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
			return 0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	e008      	b.n	8001d0a <SRXL2_readByteIRQ2+0x12e>
		}
		else{
			cnt++;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	4b04      	ldr	r3, [pc, #16]	@ (8001d14 <SRXL2_readByteIRQ2+0x138>)
 8001d02:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001d04:	e000      	b.n	8001d08 <SRXL2_readByteIRQ2+0x12c>
		break;
 8001d06:	bf00      	nop
	}
	return 1;
 8001d08:	2301      	movs	r3, #1
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000440 	.word	0x20000440
 8001d18:	20000448 	.word	0x20000448
 8001d1c:	20000441 	.word	0x20000441

08001d20 <SRXL2_isReceived>:
 * @detail IRQ2  
 * @retval 0 :  
 * @retval -1 :   
 * @retval -2 : CRC 
 */
int SRXL2_isReceived(void){
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
	SRXL2_Packet *rx = &packet;
 8001d26:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd0 <SRXL2_isReceived+0xb0>)
 8001d28:	607b      	str	r3, [r7, #4]
	SRXL2_Header *header = &rx->header;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	603b      	str	r3, [r7, #0]

	if(RC_rxFlag.uart == 0)
 8001d2e:	4b29      	ldr	r3, [pc, #164]	@ (8001dd4 <SRXL2_isReceived+0xb4>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	f003 0304 	and.w	r3, r3, #4
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d102      	bne.n	8001d42 <SRXL2_isReceived+0x22>
	{
		return -1;
 8001d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d40:	e042      	b.n	8001dc8 <SRXL2_isReceived+0xa8>
	}

	// flag clear
	RC_rxFlag.uart = 0;
 8001d42:	4a24      	ldr	r2, [pc, #144]	@ (8001dd4 <SRXL2_isReceived+0xb4>)
 8001d44:	7813      	ldrb	r3, [r2, #0]
 8001d46:	f023 0304 	bic.w	r3, r3, #4
 8001d4a:	7013      	strb	r3, [r2, #0]

	header->speckrum_id = SPEKTRUM_SRXL_ID;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	22a6      	movs	r2, #166	@ 0xa6
 8001d50:	701a      	strb	r2, [r3, #0]
	header->pType = RC_Buffer[1];
 8001d52:	4b21      	ldr	r3, [pc, #132]	@ (8001dd8 <SRXL2_isReceived+0xb8>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	785a      	ldrb	r2, [r3, #1]
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	705a      	strb	r2, [r3, #1]
	header->len = RC_Buffer[2];
 8001d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <SRXL2_isReceived+0xb8>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	789a      	ldrb	r2, [r3, #2]
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	709a      	strb	r2, [r3, #2]

	rx->Data = RC_Buffer;
 8001d66:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd8 <SRXL2_isReceived+0xb8>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f8c3 2003 	str.w	r2, [r3, #3]
	rx->crc = ((uint16_t)RC_Buffer[header->len -2] << 8 | RC_Buffer[header->len -1]);
 8001d70:	4b19      	ldr	r3, [pc, #100]	@ (8001dd8 <SRXL2_isReceived+0xb8>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	789b      	ldrb	r3, [r3, #2]
 8001d78:	3b02      	subs	r3, #2
 8001d7a:	4413      	add	r3, r2
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	b21b      	sxth	r3, r3
 8001d80:	021b      	lsls	r3, r3, #8
 8001d82:	b21a      	sxth	r2, r3
 8001d84:	4b14      	ldr	r3, [pc, #80]	@ (8001dd8 <SRXL2_isReceived+0xb8>)
 8001d86:	6819      	ldr	r1, [r3, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	789b      	ldrb	r3, [r3, #2]
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	440b      	add	r3, r1
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	b21b      	sxth	r3, r3
 8001d94:	4313      	orrs	r3, r2
 8001d96:	b21b      	sxth	r3, r3
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f8a3 2013 	strh.w	r2, [r3, #19]

	if(calculate_crc(RC_Buffer, header->len) != rx->crc){
 8001da0:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd8 <SRXL2_isReceived+0xb8>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	789b      	ldrb	r3, [r3, #2]
 8001da8:	4619      	mov	r1, r3
 8001daa:	4610      	mov	r0, r2
 8001dac:	f000 f816 	bl	8001ddc <calculate_crc>
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f8b3 3013 	ldrh.w	r3, [r3, #19]
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d002      	beq.n	8001dc6 <SRXL2_isReceived+0xa6>
		return -2;
 8001dc0:	f06f 0301 	mvn.w	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <SRXL2_isReceived+0xa8>
	}

	return 0;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	20000414 	.word	0x20000414
 8001dd4:	20000444 	.word	0x20000444
 8001dd8:	20000448 	.word	0x20000448

08001ddc <calculate_crc>:
 * @parm const uint8_t* data : data address
 * @parm uint8_t len : sizeof(data)
 * @retval uint16_t crc
 */
uint16_t calculate_crc(const uint8_t *data, uint8_t len)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = 0x0000;
 8001de8:	2300      	movs	r3, #0
 8001dea:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len-2; i++) {
 8001dec:	2300      	movs	r3, #0
 8001dee:	737b      	strb	r3, [r7, #13]
 8001df0:	e029      	b.n	8001e46 <calculate_crc+0x6a>
		crc ^= ((uint16_t)data[i] << 8);
 8001df2:	7b7b      	ldrb	r3, [r7, #13]
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	4413      	add	r3, r2
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	b21b      	sxth	r3, r3
 8001dfc:	021b      	lsls	r3, r3, #8
 8001dfe:	b21a      	sxth	r2, r3
 8001e00:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e04:	4053      	eors	r3, r2
 8001e06:	b21b      	sxth	r3, r3
 8001e08:	81fb      	strh	r3, [r7, #14]
		for (uint8_t j = 0; j < 8; j++) {
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	733b      	strb	r3, [r7, #12]
 8001e0e:	e014      	b.n	8001e3a <calculate_crc+0x5e>
			if (crc & 0x8000)
 8001e10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	da0a      	bge.n	8001e2e <calculate_crc+0x52>
				crc = (crc << 1) ^ 0x1021;
 8001e18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	b21b      	sxth	r3, r3
 8001e20:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8001e24:	f083 0301 	eor.w	r3, r3, #1
 8001e28:	b21b      	sxth	r3, r3
 8001e2a:	81fb      	strh	r3, [r7, #14]
 8001e2c:	e002      	b.n	8001e34 <calculate_crc+0x58>
			else
				crc = (crc << 1);
 8001e2e:	89fb      	ldrh	r3, [r7, #14]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	81fb      	strh	r3, [r7, #14]
		for (uint8_t j = 0; j < 8; j++) {
 8001e34:	7b3b      	ldrb	r3, [r7, #12]
 8001e36:	3301      	adds	r3, #1
 8001e38:	733b      	strb	r3, [r7, #12]
 8001e3a:	7b3b      	ldrb	r3, [r7, #12]
 8001e3c:	2b07      	cmp	r3, #7
 8001e3e:	d9e7      	bls.n	8001e10 <calculate_crc+0x34>
	for (uint8_t i = 0; i < len-2; i++) {
 8001e40:	7b7b      	ldrb	r3, [r7, #13]
 8001e42:	3301      	adds	r3, #1
 8001e44:	737b      	strb	r3, [r7, #13]
 8001e46:	7b7a      	ldrb	r2, [r7, #13]
 8001e48:	78fb      	ldrb	r3, [r7, #3]
 8001e4a:	3b02      	subs	r3, #2
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	dbd0      	blt.n	8001df2 <calculate_crc+0x16>
		}
	}

	return crc;
 8001e50:	89fb      	ldrh	r3, [r7, #14]
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <insert_crc>:
 * @parm uint8_t* data : data address
 * @parm uint8_t len : sizeof(data)
 * @retval uint16_t crc
 */
uint16_t insert_crc(uint8_t *data, uint8_t len)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b084      	sub	sp, #16
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	460b      	mov	r3, r1
 8001e68:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = calculate_crc(data, len);
 8001e6a:	78fb      	ldrb	r3, [r7, #3]
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f7ff ffb4 	bl	8001ddc <calculate_crc>
 8001e74:	4603      	mov	r3, r0
 8001e76:	81fb      	strh	r3, [r7, #14]

	data[len -2] = (uint8_t)(crc >> 8);
 8001e78:	89fb      	ldrh	r3, [r7, #14]
 8001e7a:	0a1b      	lsrs	r3, r3, #8
 8001e7c:	b299      	uxth	r1, r3
 8001e7e:	78fb      	ldrb	r3, [r7, #3]
 8001e80:	3b02      	subs	r3, #2
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	b2ca      	uxtb	r2, r1
 8001e88:	701a      	strb	r2, [r3, #0]
	data[len -1] = (uint8_t)(crc & 0xFF);
 8001e8a:	78fb      	ldrb	r3, [r7, #3]
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	4413      	add	r3, r2
 8001e92:	89fa      	ldrh	r2, [r7, #14]
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	701a      	strb	r2, [r3, #0]

	return crc;
 8001e98:	89fb      	ldrh	r3, [r7, #14]
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <countSetBits>:
 *	Set bit(1)   
 *	@parm uint32_t i : bits
 *	@retval uint8_t num of set bits
 */
uint8_t countSetBits(uint32_t i)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b083      	sub	sp, #12
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
     // C or C++: use uint32_t
     i = i - ((i >> 1) & 0x55555555);        // add pairs of bits
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	085b      	lsrs	r3, r3, #1
 8001eae:	f003 3355 	and.w	r3, r3, #1431655765	@ 0x55555555
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	607b      	str	r3, [r7, #4]
     i = (i & 0x33333333) + ((i >> 2) & 0x33333333);  // quads
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f003 3233 	and.w	r2, r3, #858993459	@ 0x33333333
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	089b      	lsrs	r3, r3, #2
 8001ec2:	f003 3333 	and.w	r3, r3, #858993459	@ 0x33333333
 8001ec6:	4413      	add	r3, r2
 8001ec8:	607b      	str	r3, [r7, #4]
     i = (i + (i >> 4)) & 0x0F0F0F0F;        // groups of 8
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	091a      	lsrs	r2, r3, #4
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	f003 330f 	and.w	r3, r3, #252645135	@ 0xf0f0f0f
 8001ed6:	607b      	str	r3, [r7, #4]
     return (uint8_t)((i * 0x01010101) >> 24);          // horizontal sum of bytes
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	4613      	mov	r3, r2
 8001edc:	021b      	lsls	r3, r3, #8
 8001ede:	4413      	add	r3, r2
 8001ee0:	041a      	lsls	r2, r3, #16
 8001ee2:	4413      	add	r3, r2
 8001ee4:	0e1b      	lsrs	r3, r3, #24
 8001ee6:	b2db      	uxtb	r3, r3
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f04:	2b80      	cmp	r3, #128	@ 0x80
 8001f06:	bf0c      	ite	eq
 8001f08:	2301      	moveq	r3, #1
 8001f0a:	2300      	movne	r3, #0
 8001f0c:	b2db      	uxtb	r3, r3
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
 8001f22:	460b      	mov	r3, r1
 8001f24:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001f26:	78fa      	ldrb	r2, [r7, #3]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	605a      	str	r2, [r3, #4]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <LL_GPIO_SetOutputPin>:
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	619a      	str	r2, [r3, #24]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <LL_GPIO_ResetOutputPin>:
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	041a      	lsls	r2, r3, #16
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	619a      	str	r2, [r3, #24]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
	...

08001f74 <RC_Initialization>:
/* Functions -----------------------------------------------------------------*/
/*
 * @brief RC  
 */
int RC_Initialization(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	4820      	ldr	r0, [pc, #128]	@ (8002000 <RC_Initialization+0x8c>)
 8001f7e:	f7ff ffdb 	bl	8001f38 <LL_GPIO_SetOutputPin>

	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 8001f82:	2300      	movs	r3, #0
 8001f84:	607b      	str	r3, [r7, #4]
 8001f86:	e023      	b.n	8001fd0 <RC_Initialization+0x5c>
	{
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 8001f88:	4b1e      	ldr	r3, [pc, #120]	@ (8002004 <RC_Initialization+0x90>)
 8001f8a:	88db      	ldrh	r3, [r3, #6]
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	461a      	mov	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	fa42 f303 	asr.w	r3, r2, r3
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d014      	beq.n	8001fc8 <RC_Initialization+0x54>

		switch(i){
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b08      	cmp	r3, #8
 8001fa2:	d109      	bne.n	8001fb8 <RC_Initialization+0x44>
		case SRXL2:
			RC_Buffer = malloc(SRXL_MAX_BUFFER_SIZE*sizeof(uint8_t));
 8001fa4:	2050      	movs	r0, #80	@ 0x50
 8001fa6:	f009 fc2d 	bl	800b804 <malloc>
 8001faa:	4603      	mov	r3, r0
 8001fac:	461a      	mov	r2, r3
 8001fae:	4b16      	ldr	r3, [pc, #88]	@ (8002008 <RC_Initialization+0x94>)
 8001fb0:	601a      	str	r2, [r3, #0]
			SRXL2_connect();
 8001fb2:	f7ff fc1d 	bl	80017f0 <SRXL2_connect>
			break;
 8001fb6:	bf00      	nop
		}

		/*
		 * Enable multiple receiver support
		 */
		if(paramRc.OPTIONS&(0x1<<10)) continue;
 8001fb8:	4b12      	ldr	r3, [pc, #72]	@ (8002004 <RC_Initialization+0x90>)
 8001fba:	889b      	ldrh	r3, [r3, #4]
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d008      	beq.n	8001fd8 <RC_Initialization+0x64>
 8001fc6:	e000      	b.n	8001fca <RC_Initialization+0x56>
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 8001fc8:	bf00      	nop
	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	607b      	str	r3, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b0f      	cmp	r3, #15
 8001fd4:	d9d8      	bls.n	8001f88 <RC_Initialization+0x14>
 8001fd6:	e003      	b.n	8001fe0 <RC_Initialization+0x6c>
		else break;
 8001fd8:	bf00      	nop
	}


	while(RC_checkThrottle()){
 8001fda:	e001      	b.n	8001fe0 <RC_Initialization+0x6c>
		BuzzerEnableThrottleHigh();
 8001fdc:	f7ff f844 	bl	8001068 <BuzzerEnableThrottleHigh>
	while(RC_checkThrottle()){
 8001fe0:	f000 f8ac 	bl	800213c <RC_checkThrottle>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f8      	bne.n	8001fdc <RC_Initialization+0x68>
	}

	BuzzerDisableThrottleHigh();
 8001fea:	f7ff f855 	bl	8001098 <BuzzerDisableThrottleHigh>
	LL_GPIO_ResetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001fee:	2101      	movs	r1, #1
 8001ff0:	4803      	ldr	r0, [pc, #12]	@ (8002000 <RC_Initialization+0x8c>)
 8001ff2:	f7ff ffaf 	bl	8001f54 <LL_GPIO_ResetOutputPin>

	return 0;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40021000 	.word	0x40021000
 8002004:	2000035c 	.word	0x2000035c
 8002008:	20000448 	.word	0x20000448

0800200c <RC_GetData>:

int RC_GetData(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 8002012:	2300      	movs	r3, #0
 8002014:	607b      	str	r3, [r7, #4]
 8002016:	e01c      	b.n	8002052 <RC_GetData+0x46>
	{
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 8002018:	4b13      	ldr	r3, [pc, #76]	@ (8002068 <RC_GetData+0x5c>)
 800201a:	88db      	ldrh	r3, [r3, #6]
 800201c:	b29b      	uxth	r3, r3
 800201e:	461a      	mov	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	fa42 f303 	asr.w	r3, r2, r3
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00d      	beq.n	800204a <RC_GetData+0x3e>

		switch(i){
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b08      	cmp	r3, #8
 8002032:	d102      	bne.n	800203a <RC_GetData+0x2e>
		case SRXL2:
			SRXL2_getControlData();
 8002034:	f7ff fc38 	bl	80018a8 <SRXL2_getControlData>
			break;
 8002038:	bf00      	nop
		}

		/*
		 * Enable multiple receiver support
		 */
		if(paramRc.OPTIONS&(0x1<<10)) continue;
 800203a:	4b0b      	ldr	r3, [pc, #44]	@ (8002068 <RC_GetData+0x5c>)
 800203c:	889b      	ldrh	r3, [r3, #4]
 800203e:	b29b      	uxth	r3, r3
 8002040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002044:	2b00      	cmp	r3, #0
 8002046:	d008      	beq.n	800205a <RC_GetData+0x4e>
 8002048:	e000      	b.n	800204c <RC_GetData+0x40>
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 800204a:	bf00      	nop
	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3301      	adds	r3, #1
 8002050:	607b      	str	r3, [r7, #4]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b0f      	cmp	r3, #15
 8002056:	d9df      	bls.n	8002018 <RC_GetData+0xc>
 8002058:	e000      	b.n	800205c <RC_GetData+0x50>
		else break;
 800205a:	bf00      	nop
	}
	return 0;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	2000035c 	.word	0x2000035c

0800206c <RC_reviceIRQ2>:
 * @retval 0 : IRQ2  
 *
 *     RC_rxFlag 1 .
 */
int RC_reviceIRQ2(const uint8_t data)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
	// Half-Duplex   
	if(RC_rxFlag.half_tx == 1) return 1;
 8002076:	4b0f      	ldr	r3, [pc, #60]	@ (80020b4 <RC_reviceIRQ2+0x48>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <RC_reviceIRQ2+0x1c>
 8002084:	2301      	movs	r3, #1
 8002086:	e011      	b.n	80020ac <RC_reviceIRQ2+0x40>

	if(SRXL2_readByteIRQ2(data) == 0){
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	4618      	mov	r0, r3
 800208c:	f7ff fda6 	bl	8001bdc <SRXL2_readByteIRQ2>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d109      	bne.n	80020aa <RC_reviceIRQ2+0x3e>
		//    
		RC_rxFlag.uart = 1;
 8002096:	4a07      	ldr	r2, [pc, #28]	@ (80020b4 <RC_reviceIRQ2+0x48>)
 8002098:	7813      	ldrb	r3, [r2, #0]
 800209a:	f043 0304 	orr.w	r3, r3, #4
 800209e:	7013      	strb	r3, [r2, #0]
		RC_rxFlag.half_using = 0;
 80020a0:	4a04      	ldr	r2, [pc, #16]	@ (80020b4 <RC_reviceIRQ2+0x48>)
 80020a2:	7813      	ldrb	r3, [r2, #0]
 80020a4:	f023 0302 	bic.w	r3, r3, #2
 80020a8:	7013      	strb	r3, [r2, #0]
	}

	return 0;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000444 	.word	0x20000444

080020b8 <RC_halfDuplex_Transmit>:
 * @parm uint8_t len : sizeof(data)
 * @retval 0 :  .
 * @retval -1 :  .
 */
int RC_halfDuplex_Transmit(uint8_t *data, uint8_t len)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	460b      	mov	r3, r1
 80020c2:	70fb      	strb	r3, [r7, #3]
	if(RC_rxFlag.half_using == 1) return -1;
 80020c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002134 <RC_halfDuplex_Transmit+0x7c>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d002      	beq.n	80020d8 <RC_halfDuplex_Transmit+0x20>
 80020d2:	f04f 33ff 	mov.w	r3, #4294967295
 80020d6:	e028      	b.n	800212a <RC_halfDuplex_Transmit+0x72>

	RC_rxFlag.half_using = 1;
 80020d8:	4a16      	ldr	r2, [pc, #88]	@ (8002134 <RC_halfDuplex_Transmit+0x7c>)
 80020da:	7813      	ldrb	r3, [r2, #0]
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	7013      	strb	r3, [r2, #0]
	RC_rxFlag.half_tx = 1;
 80020e2:	4a14      	ldr	r2, [pc, #80]	@ (8002134 <RC_halfDuplex_Transmit+0x7c>)
 80020e4:	7813      	ldrb	r3, [r2, #0]
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	7013      	strb	r3, [r2, #0]

	for(int i=0; i<len; i++){
 80020ec:	2300      	movs	r3, #0
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	e011      	b.n	8002116 <RC_halfDuplex_Transmit+0x5e>
		while(!LL_USART_IsActiveFlag_TXE(USART1));
 80020f2:	bf00      	nop
 80020f4:	4810      	ldr	r0, [pc, #64]	@ (8002138 <RC_halfDuplex_Transmit+0x80>)
 80020f6:	f7ff fefd 	bl	8001ef4 <LL_USART_IsActiveFlag_TXE>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0f9      	beq.n	80020f4 <RC_halfDuplex_Transmit+0x3c>
		LL_USART_TransmitData8(USART1, data[i]);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	4413      	add	r3, r2
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	4619      	mov	r1, r3
 800210a:	480b      	ldr	r0, [pc, #44]	@ (8002138 <RC_halfDuplex_Transmit+0x80>)
 800210c:	f7ff ff05 	bl	8001f1a <LL_USART_TransmitData8>
	for(int i=0; i<len; i++){
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	3301      	adds	r3, #1
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	78fb      	ldrb	r3, [r7, #3]
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	429a      	cmp	r2, r3
 800211c:	dbe9      	blt.n	80020f2 <RC_halfDuplex_Transmit+0x3a>
	}

	RC_rxFlag.half_tx = 0;
 800211e:	4a05      	ldr	r2, [pc, #20]	@ (8002134 <RC_halfDuplex_Transmit+0x7c>)
 8002120:	7813      	ldrb	r3, [r2, #0]
 8002122:	f023 0301 	bic.w	r3, r3, #1
 8002126:	7013      	strb	r3, [r2, #0]
	return 0;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000444 	.word	0x20000444
 8002138:	40011000 	.word	0x40011000

0800213c <RC_checkThrottle>:
 * @parm None
 * @retval 0 :  
 * @retval -1 :  
 */
int RC_checkThrottle(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 8002142:	2300      	movs	r3, #0
 8002144:	607b      	str	r3, [r7, #4]
 8002146:	e02f      	b.n	80021a8 <RC_checkThrottle+0x6c>
	{
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 8002148:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <RC_checkThrottle+0x80>)
 800214a:	88db      	ldrh	r3, [r3, #6]
 800214c:	b29b      	uxth	r3, r3
 800214e:	461a      	mov	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	fa42 f303 	asr.w	r3, r2, r3
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	2b00      	cmp	r3, #0
 800215c:	d020      	beq.n	80021a0 <RC_checkThrottle+0x64>

		switch(i){
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b08      	cmp	r3, #8
 8002162:	d115      	bne.n	8002190 <RC_checkThrottle+0x54>
		case SRXL2:
			 while(SRXL2_getControlData()){}
 8002164:	bf00      	nop
 8002166:	f7ff fb9f 	bl	80018a8 <SRXL2_getControlData>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d1fa      	bne.n	8002166 <RC_checkThrottle+0x2a>
			if(RC_channels.value[paramRcMap.THR]>1050) return -1;
 8002170:	4b13      	ldr	r3, [pc, #76]	@ (80021c0 <RC_checkThrottle+0x84>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	4a13      	ldr	r2, [pc, #76]	@ (80021c4 <RC_checkThrottle+0x88>)
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	4413      	add	r3, r2
 800217a:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800217e:	b29b      	uxth	r3, r3
 8002180:	f240 421a 	movw	r2, #1050	@ 0x41a
 8002184:	4293      	cmp	r3, r2
 8002186:	d902      	bls.n	800218e <RC_checkThrottle+0x52>
 8002188:	f04f 33ff 	mov.w	r3, #4294967295
 800218c:	e012      	b.n	80021b4 <RC_checkThrottle+0x78>
			break;
 800218e:	bf00      	nop
		}

		/*
		 * Enable multiple receiver support
		 */
		if(paramRc.OPTIONS&(0x1<<10)) continue;
 8002190:	4b0a      	ldr	r3, [pc, #40]	@ (80021bc <RC_checkThrottle+0x80>)
 8002192:	889b      	ldrh	r3, [r3, #4]
 8002194:	b29b      	uxth	r3, r3
 8002196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800219a:	2b00      	cmp	r3, #0
 800219c:	d008      	beq.n	80021b0 <RC_checkThrottle+0x74>
 800219e:	e000      	b.n	80021a2 <RC_checkThrottle+0x66>
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 80021a0:	bf00      	nop
	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3301      	adds	r3, #1
 80021a6:	607b      	str	r3, [r7, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b0f      	cmp	r3, #15
 80021ac:	d9cc      	bls.n	8002148 <RC_checkThrottle+0xc>
 80021ae:	e000      	b.n	80021b2 <RC_checkThrottle+0x76>
		else break;
 80021b0:	bf00      	nop
	}
	return 0;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	2000035c 	.word	0x2000035c
 80021c0:	20000410 	.word	0x20000410
 80021c4:	200004a0 	.word	0x200004a0

080021c8 <RC_isBufferInit>:
 *
 * @parm None
 * @retval 0 : 
 * @retval -1 :  
 */
int RC_isBufferInit(void){
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
	if(RC_Buffer == 0) return -1;
 80021cc:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <RC_isBufferInit+0x20>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d102      	bne.n	80021da <RC_isBufferInit+0x12>
 80021d4:	f04f 33ff 	mov.w	r3, #4294967295
 80021d8:	e000      	b.n	80021dc <RC_isBufferInit+0x14>
	return 0;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	20000448 	.word	0x20000448

080021ec <map>:
 * @parm uint16_t in_max : x 
 * @parm uint16_t out_min : x 
 * @parm uint16_t out_max : x 
 * @retVal uint16_t :  
 */
uint16_t map(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max) {
 80021ec:	b490      	push	{r4, r7}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4604      	mov	r4, r0
 80021f4:	4608      	mov	r0, r1
 80021f6:	4611      	mov	r1, r2
 80021f8:	461a      	mov	r2, r3
 80021fa:	4623      	mov	r3, r4
 80021fc:	80fb      	strh	r3, [r7, #6]
 80021fe:	4603      	mov	r3, r0
 8002200:	80bb      	strh	r3, [r7, #4]
 8002202:	460b      	mov	r3, r1
 8002204:	807b      	strh	r3, [r7, #2]
 8002206:	4613      	mov	r3, r2
 8002208:	803b      	strh	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800220a:	88fa      	ldrh	r2, [r7, #6]
 800220c:	88bb      	ldrh	r3, [r7, #4]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	8a39      	ldrh	r1, [r7, #16]
 8002212:	883a      	ldrh	r2, [r7, #0]
 8002214:	1a8a      	subs	r2, r1, r2
 8002216:	fb03 f202 	mul.w	r2, r3, r2
 800221a:	8879      	ldrh	r1, [r7, #2]
 800221c:	88bb      	ldrh	r3, [r7, #4]
 800221e:	1acb      	subs	r3, r1, r3
 8002220:	fb92 f3f3 	sdiv	r3, r2, r3
 8002224:	b29a      	uxth	r2, r3
 8002226:	883b      	ldrh	r3, [r7, #0]
 8002228:	4413      	add	r3, r2
 800222a:	b29b      	uxth	r3, r3
}
 800222c:	4618      	mov	r0, r3
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bc90      	pop	{r4, r7}
 8002234:	4770      	bx	lr

08002236 <LL_TIM_EnableCounter>:
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f043 0201 	orr.w	r2, r3, #1
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	601a      	str	r2, [r3, #0]
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <LL_TIM_CC_EnableChannel>:
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
 800225e:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a1a      	ldr	r2, [r3, #32]
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	621a      	str	r2, [r3, #32]
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <LL_TIM_DisableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002284:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	645a      	str	r2, [r3, #68]	@ 0x44
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <SERVO_Initialization>:
 * @detail  ,  
 * @parm none
 * @retval none
 */
void SERVO_Initialization(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
	PARAM_SERVO* servo = &paramServo;
 800229e:	4b0a      	ldr	r3, [pc, #40]	@ (80022c8 <SERVO_Initialization+0x30>)
 80022a0:	607b      	str	r3, [r7, #4]

	LL_TIM_EnableCounter(TIM1);
 80022a2:	480a      	ldr	r0, [pc, #40]	@ (80022cc <SERVO_Initialization+0x34>)
 80022a4:	f7ff ffc7 	bl	8002236 <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM3);
 80022a8:	4809      	ldr	r0, [pc, #36]	@ (80022d0 <SERVO_Initialization+0x38>)
 80022aa:	f7ff ffc4 	bl	8002236 <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM4);
 80022ae:	4809      	ldr	r0, [pc, #36]	@ (80022d4 <SERVO_Initialization+0x3c>)
 80022b0:	f7ff ffc1 	bl	8002236 <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM5);
 80022b4:	4808      	ldr	r0, [pc, #32]	@ (80022d8 <SERVO_Initialization+0x40>)
 80022b6:	f7ff ffbe 	bl	8002236 <LL_TIM_EnableCounter>

	SERVO_doDisarm();
 80022ba:	f000 f8c5 	bl	8002448 <SERVO_doDisarm>

	return;
 80022be:	bf00      	nop
}
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200002e4 	.word	0x200002e4
 80022cc:	40010000 	.word	0x40010000
 80022d0:	40000400 	.word	0x40000400
 80022d4:	40000800 	.word	0x40000800
 80022d8:	40000c00 	.word	0x40000c00

080022dc <configurePWM>:
 * @parm uint16_t hz 50-490
 * @retval 0 : 
 * @retval 1 :   
 */
uint8_t configurePWM(uint16_t hz)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	80fb      	strh	r3, [r7, #6]
	if(hz>490 || hz<50) return 1;
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	f5b3 7ff5 	cmp.w	r3, #490	@ 0x1ea
 80022ec:	d802      	bhi.n	80022f4 <configurePWM+0x18>
 80022ee:	88fb      	ldrh	r3, [r7, #6]
 80022f0:	2b31      	cmp	r3, #49	@ 0x31
 80022f2:	d801      	bhi.n	80022f8 <configurePWM+0x1c>
 80022f4:	2301      	movs	r3, #1
 80022f6:	e01f      	b.n	8002338 <configurePWM+0x5c>

	TIM1->ARR = 1000000/hz-1;
 80022f8:	88fb      	ldrh	r3, [r7, #6]
 80022fa:	4a12      	ldr	r2, [pc, #72]	@ (8002344 <configurePWM+0x68>)
 80022fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8002300:	1e5a      	subs	r2, r3, #1
 8002302:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <configurePWM+0x6c>)
 8002304:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM1->PSC = 84-1;
 8002306:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <configurePWM+0x6c>)
 8002308:	2253      	movs	r2, #83	@ 0x53
 800230a:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM3->ARR = 20000;
 800230c:	4b0f      	ldr	r3, [pc, #60]	@ (800234c <configurePWM+0x70>)
 800230e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002312:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->PSC = 84-1;
 8002314:	4b0d      	ldr	r3, [pc, #52]	@ (800234c <configurePWM+0x70>)
 8002316:	2253      	movs	r2, #83	@ 0x53
 8002318:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM4->ARR = 20000;
 800231a:	4b0d      	ldr	r3, [pc, #52]	@ (8002350 <configurePWM+0x74>)
 800231c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002320:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->PSC = 84-1;
 8002322:	4b0b      	ldr	r3, [pc, #44]	@ (8002350 <configurePWM+0x74>)
 8002324:	2253      	movs	r2, #83	@ 0x53
 8002326:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM5->ARR = 20000;
 8002328:	4b0a      	ldr	r3, [pc, #40]	@ (8002354 <configurePWM+0x78>)
 800232a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800232e:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM5->PSC = 84-1;
 8002330:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <configurePWM+0x78>)
 8002332:	2253      	movs	r2, #83	@ 0x53
 8002334:	629a      	str	r2, [r3, #40]	@ 0x28

	return 0;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	000f4240 	.word	0x000f4240
 8002348:	40010000 	.word	0x40010000
 800234c:	40000400 	.word	0x40000400
 8002350:	40000800 	.word	0x40000800
 8002354:	40000c00 	.word	0x40000c00

08002358 <SERVO_doArm>:


void SERVO_doArm(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
	PARAM_SERVO* servo = &paramServo;
 800235e:	4b34      	ldr	r3, [pc, #208]	@ (8002430 <SERVO_doArm+0xd8>)
 8002360:	603b      	str	r3, [r7, #0]
	configurePWM(servo->RATE);
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8002368:	b29b      	uxth	r3, r3
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff ffb6 	bl	80022dc <configurePWM>

	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 8002370:	2300      	movs	r3, #0
 8002372:	73fb      	strb	r3, [r7, #15]
 8002374:	e055      	b.n	8002422 <SERVO_doArm+0xca>
	{
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	7bfa      	ldrb	r2, [r7, #15]
 800237c:	2101      	movs	r1, #1
 800237e:	fa01 f202 	lsl.w	r2, r1, r2
 8002382:	4013      	ands	r3, r2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d048      	beq.n	800241a <SERVO_doArm+0xc2>

		TIM_TypeDef* timer;
		uint32_t ch;
		switch(SERVO_TIMER_MAP[i]>>4){
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	4a2a      	ldr	r2, [pc, #168]	@ (8002434 <SERVO_doArm+0xdc>)
 800238c:	5cd3      	ldrb	r3, [r2, r3]
 800238e:	091b      	lsrs	r3, r3, #4
 8002390:	b2db      	uxtb	r3, r3
 8002392:	3b01      	subs	r3, #1
 8002394:	2b04      	cmp	r3, #4
 8002396:	d819      	bhi.n	80023cc <SERVO_doArm+0x74>
 8002398:	a201      	add	r2, pc, #4	@ (adr r2, 80023a0 <SERVO_doArm+0x48>)
 800239a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800239e:	bf00      	nop
 80023a0:	080023b5 	.word	0x080023b5
 80023a4:	080023cd 	.word	0x080023cd
 80023a8:	080023bb 	.word	0x080023bb
 80023ac:	080023c1 	.word	0x080023c1
 80023b0:	080023c7 	.word	0x080023c7
		case 1:
			timer = TIM1;
 80023b4:	4b20      	ldr	r3, [pc, #128]	@ (8002438 <SERVO_doArm+0xe0>)
 80023b6:	60bb      	str	r3, [r7, #8]
			break;
 80023b8:	e008      	b.n	80023cc <SERVO_doArm+0x74>
		case 3:
			timer = TIM3;
 80023ba:	4b20      	ldr	r3, [pc, #128]	@ (800243c <SERVO_doArm+0xe4>)
 80023bc:	60bb      	str	r3, [r7, #8]
			break;
 80023be:	e005      	b.n	80023cc <SERVO_doArm+0x74>
		case 4:
			timer = TIM4;
 80023c0:	4b1f      	ldr	r3, [pc, #124]	@ (8002440 <SERVO_doArm+0xe8>)
 80023c2:	60bb      	str	r3, [r7, #8]
			break;
 80023c4:	e002      	b.n	80023cc <SERVO_doArm+0x74>
		case 5:
			timer = TIM5;
 80023c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002444 <SERVO_doArm+0xec>)
 80023c8:	60bb      	str	r3, [r7, #8]
			break;
 80023ca:	bf00      	nop
		}
		switch(SERVO_TIMER_MAP[i]&0x0F){
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
 80023ce:	4a19      	ldr	r2, [pc, #100]	@ (8002434 <SERVO_doArm+0xdc>)
 80023d0:	5cd3      	ldrb	r3, [r2, r3]
 80023d2:	f003 030f 	and.w	r3, r3, #15
 80023d6:	3b01      	subs	r3, #1
 80023d8:	2b03      	cmp	r3, #3
 80023da:	d819      	bhi.n	8002410 <SERVO_doArm+0xb8>
 80023dc:	a201      	add	r2, pc, #4	@ (adr r2, 80023e4 <SERVO_doArm+0x8c>)
 80023de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023e2:	bf00      	nop
 80023e4:	080023f5 	.word	0x080023f5
 80023e8:	080023fb 	.word	0x080023fb
 80023ec:	08002401 	.word	0x08002401
 80023f0:	08002409 	.word	0x08002409
		case 1:
			ch = LL_TIM_CHANNEL_CH1;
 80023f4:	2301      	movs	r3, #1
 80023f6:	607b      	str	r3, [r7, #4]
			break;
 80023f8:	e00a      	b.n	8002410 <SERVO_doArm+0xb8>
		case 2:
			ch = LL_TIM_CHANNEL_CH2;
 80023fa:	2310      	movs	r3, #16
 80023fc:	607b      	str	r3, [r7, #4]
			break;
 80023fe:	e007      	b.n	8002410 <SERVO_doArm+0xb8>
		case 3:
			ch = LL_TIM_CHANNEL_CH3;
 8002400:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002404:	607b      	str	r3, [r7, #4]
			break;
 8002406:	e003      	b.n	8002410 <SERVO_doArm+0xb8>
		case 4:
			ch = LL_TIM_CHANNEL_CH4;
 8002408:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800240c:	607b      	str	r3, [r7, #4]
			break;
 800240e:	bf00      	nop
		}

		LL_TIM_CC_EnableChannel(timer, ch);
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	68b8      	ldr	r0, [r7, #8]
 8002414:	f7ff ff1f 	bl	8002256 <LL_TIM_CC_EnableChannel>
 8002418:	e000      	b.n	800241c <SERVO_doArm+0xc4>
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 800241a:	bf00      	nop
	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 800241c:	7bfb      	ldrb	r3, [r7, #15]
 800241e:	3301      	adds	r3, #1
 8002420:	73fb      	strb	r3, [r7, #15]
 8002422:	7bfb      	ldrb	r3, [r7, #15]
 8002424:	2b0b      	cmp	r3, #11
 8002426:	d9a6      	bls.n	8002376 <SERVO_doArm+0x1e>
	}

	return;
 8002428:	bf00      	nop
}
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	200002e4 	.word	0x200002e4
 8002434:	0800e168 	.word	0x0800e168
 8002438:	40010000 	.word	0x40010000
 800243c:	40000400 	.word	0x40000400
 8002440:	40000800 	.word	0x40000800
 8002444:	40000c00 	.word	0x40000c00

08002448 <SERVO_doDisarm>:


void SERVO_doDisarm(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
	LL_TIM_DisableAllOutputs(TIM1);
 800244c:	4806      	ldr	r0, [pc, #24]	@ (8002468 <SERVO_doDisarm+0x20>)
 800244e:	f7ff ff13 	bl	8002278 <LL_TIM_DisableAllOutputs>
	LL_TIM_DisableAllOutputs(TIM3);
 8002452:	4806      	ldr	r0, [pc, #24]	@ (800246c <SERVO_doDisarm+0x24>)
 8002454:	f7ff ff10 	bl	8002278 <LL_TIM_DisableAllOutputs>
	LL_TIM_DisableAllOutputs(TIM4);
 8002458:	4805      	ldr	r0, [pc, #20]	@ (8002470 <SERVO_doDisarm+0x28>)
 800245a:	f7ff ff0d 	bl	8002278 <LL_TIM_DisableAllOutputs>
	LL_TIM_DisableAllOutputs(TIM5);
 800245e:	4805      	ldr	r0, [pc, #20]	@ (8002474 <SERVO_doDisarm+0x2c>)
 8002460:	f7ff ff0a 	bl	8002278 <LL_TIM_DisableAllOutputs>

	return;
 8002464:	bf00      	nop
}
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40010000 	.word	0x40010000
 800246c:	40000400 	.word	0x40000400
 8002470:	40000800 	.word	0x40000800
 8002474:	40000c00 	.word	0x40000c00

08002478 <SERVO_control>:
 * @detail    
 * @parm none
 * @retval none
 */
void SERVO_control(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
	calculateServoOutput();
 800247c:	f000 f804 	bl	8002488 <calculateServoOutput>

	controlPWM();
 8002480:	f000 f83c 	bl	80024fc <controlPWM>
	return;
 8002484:	bf00      	nop
}
 8002486:	bd80      	pop	{r7, pc}

08002488 <calculateServoOutput>:
 * @detail
 * @parm none
 * @retval none
 */
void calculateServoOutput(void)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
	PARAM_SERVO* servo = &paramServo;
 800248e:	4b17      	ldr	r3, [pc, #92]	@ (80024ec <calculateServoOutput+0x64>)
 8002490:	603b      	str	r3, [r7, #0]

	servo_output_raw.time_usec = system_time.time_boot_ms;
 8002492:	4b17      	ldr	r3, [pc, #92]	@ (80024f0 <calculateServoOutput+0x68>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	4a17      	ldr	r2, [pc, #92]	@ (80024f4 <calculateServoOutput+0x6c>)
 8002498:	6013      	str	r3, [r2, #0]

	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 800249a:	2300      	movs	r3, #0
 800249c:	71fb      	strb	r3, [r7, #7]
 800249e:	e01b      	b.n	80024d8 <calculateServoOutput+0x50>
	{
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	79fa      	ldrb	r2, [r7, #7]
 80024a6:	2101      	movs	r1, #1
 80024a8:	fa01 f202 	lsl.w	r2, r1, r2
 80024ac:	4013      	ands	r3, r2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d00e      	beq.n	80024d0 <calculateServoOutput+0x48>

		servo_output_raw.servo_raw[i] = RC_channels.value[i];
 80024b2:	79fb      	ldrb	r3, [r7, #7]
 80024b4:	79fa      	ldrb	r2, [r7, #7]
 80024b6:	4910      	ldr	r1, [pc, #64]	@ (80024f8 <calculateServoOutput+0x70>)
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	440b      	add	r3, r1
 80024bc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80024c0:	b298      	uxth	r0, r3
 80024c2:	490c      	ldr	r1, [pc, #48]	@ (80024f4 <calculateServoOutput+0x6c>)
 80024c4:	0053      	lsls	r3, r2, #1
 80024c6:	440b      	add	r3, r1
 80024c8:	4602      	mov	r2, r0
 80024ca:	f8a3 2005 	strh.w	r2, [r3, #5]
 80024ce:	e000      	b.n	80024d2 <calculateServoOutput+0x4a>
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 80024d0:	bf00      	nop
	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	3301      	adds	r3, #1
 80024d6:	71fb      	strb	r3, [r7, #7]
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	2b0b      	cmp	r3, #11
 80024dc:	d9e0      	bls.n	80024a0 <calculateServoOutput+0x18>
	}

	return;
 80024de:	bf00      	nop
}
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	200002e4 	.word	0x200002e4
 80024f0:	2000044c 	.word	0x2000044c
 80024f4:	20000478 	.word	0x20000478
 80024f8:	200004a0 	.word	0x200004a0

080024fc <controlPWM>:
 * @detail
 * @parm none
 * @retval none
 */
void controlPWM(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
	PARAM_SERVO* servo = &paramServo;
 8002502:	4b3e      	ldr	r3, [pc, #248]	@ (80025fc <controlPWM+0x100>)
 8002504:	607b      	str	r3, [r7, #4]

	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 8002506:	2300      	movs	r3, #0
 8002508:	73fb      	strb	r3, [r7, #15]
 800250a:	e06d      	b.n	80025e8 <controlPWM+0xec>
	{
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	7bfa      	ldrb	r2, [r7, #15]
 8002512:	2101      	movs	r1, #1
 8002514:	fa01 f202 	lsl.w	r2, r1, r2
 8002518:	4013      	ands	r3, r2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d060      	beq.n	80025e0 <controlPWM+0xe4>

		TIM_TypeDef* timer;
		switch(SERVO_TIMER_MAP[i]>>4){
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	4a37      	ldr	r2, [pc, #220]	@ (8002600 <controlPWM+0x104>)
 8002522:	5cd3      	ldrb	r3, [r2, r3]
 8002524:	091b      	lsrs	r3, r3, #4
 8002526:	b2db      	uxtb	r3, r3
 8002528:	3b01      	subs	r3, #1
 800252a:	2b04      	cmp	r3, #4
 800252c:	d818      	bhi.n	8002560 <controlPWM+0x64>
 800252e:	a201      	add	r2, pc, #4	@ (adr r2, 8002534 <controlPWM+0x38>)
 8002530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002534:	08002549 	.word	0x08002549
 8002538:	08002561 	.word	0x08002561
 800253c:	0800254f 	.word	0x0800254f
 8002540:	08002555 	.word	0x08002555
 8002544:	0800255b 	.word	0x0800255b
		case 1:
			timer = TIM1;
 8002548:	4b2e      	ldr	r3, [pc, #184]	@ (8002604 <controlPWM+0x108>)
 800254a:	60bb      	str	r3, [r7, #8]
			break;
 800254c:	e008      	b.n	8002560 <controlPWM+0x64>
		case 3:
			timer = TIM3;
 800254e:	4b2e      	ldr	r3, [pc, #184]	@ (8002608 <controlPWM+0x10c>)
 8002550:	60bb      	str	r3, [r7, #8]
			break;
 8002552:	e005      	b.n	8002560 <controlPWM+0x64>
		case 4:
			timer = TIM4;
 8002554:	4b2d      	ldr	r3, [pc, #180]	@ (800260c <controlPWM+0x110>)
 8002556:	60bb      	str	r3, [r7, #8]
			break;
 8002558:	e002      	b.n	8002560 <controlPWM+0x64>
		case 5:
			timer = TIM5;
 800255a:	4b2d      	ldr	r3, [pc, #180]	@ (8002610 <controlPWM+0x114>)
 800255c:	60bb      	str	r3, [r7, #8]
			break;
 800255e:	bf00      	nop
		}
		switch(SERVO_TIMER_MAP[i]&0x0F){
 8002560:	7bfb      	ldrb	r3, [r7, #15]
 8002562:	4a27      	ldr	r2, [pc, #156]	@ (8002600 <controlPWM+0x104>)
 8002564:	5cd3      	ldrb	r3, [r2, r3]
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	3b01      	subs	r3, #1
 800256c:	2b03      	cmp	r3, #3
 800256e:	d838      	bhi.n	80025e2 <controlPWM+0xe6>
 8002570:	a201      	add	r2, pc, #4	@ (adr r2, 8002578 <controlPWM+0x7c>)
 8002572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002576:	bf00      	nop
 8002578:	08002589 	.word	0x08002589
 800257c:	0800259f 	.word	0x0800259f
 8002580:	080025b5 	.word	0x080025b5
 8002584:	080025cb 	.word	0x080025cb
		case 1:
			timer->CCR1 = servo_output_raw.servo_raw[i];
 8002588:	7bfb      	ldrb	r3, [r7, #15]
 800258a:	4a22      	ldr	r2, [pc, #136]	@ (8002614 <controlPWM+0x118>)
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	4413      	add	r3, r2
 8002590:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002594:	b29b      	uxth	r3, r3
 8002596:	461a      	mov	r2, r3
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 800259c:	e021      	b.n	80025e2 <controlPWM+0xe6>
		case 2:
			timer->CCR2 = servo_output_raw.servo_raw[i];
 800259e:	7bfb      	ldrb	r3, [r7, #15]
 80025a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002614 <controlPWM+0x118>)
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	4413      	add	r3, r2
 80025a6:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	461a      	mov	r2, r3
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 80025b2:	e016      	b.n	80025e2 <controlPWM+0xe6>
		case 3:
			timer->CCR3 = servo_output_raw.servo_raw[i];
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	4a17      	ldr	r2, [pc, #92]	@ (8002614 <controlPWM+0x118>)
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	4413      	add	r3, r2
 80025bc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	461a      	mov	r2, r3
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 80025c8:	e00b      	b.n	80025e2 <controlPWM+0xe6>
		case 4:
			timer->CCR4 = servo_output_raw.servo_raw[i];
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	4a11      	ldr	r2, [pc, #68]	@ (8002614 <controlPWM+0x118>)
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	4413      	add	r3, r2
 80025d2:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	461a      	mov	r2, r3
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 80025de:	e000      	b.n	80025e2 <controlPWM+0xe6>
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 80025e0:	bf00      	nop
	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
 80025e4:	3301      	adds	r3, #1
 80025e6:	73fb      	strb	r3, [r7, #15]
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
 80025ea:	2b0b      	cmp	r3, #11
 80025ec:	d98e      	bls.n	800250c <controlPWM+0x10>
		}
	}

	return;
 80025ee:	bf00      	nop
}
 80025f0:	3714      	adds	r7, #20
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	200002e4 	.word	0x200002e4
 8002600:	0800e168 	.word	0x0800e168
 8002604:	40010000 	.word	0x40010000
 8002608:	40000400 	.word	0x40000400
 800260c:	40000800 	.word	0x40000800
 8002610:	40000c00 	.word	0x40000c00
 8002614:	20000478 	.word	0x20000478

08002618 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800261c:	4b04      	ldr	r3, [pc, #16]	@ (8002630 <__NVIC_GetPriorityGrouping+0x18>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	0a1b      	lsrs	r3, r3, #8
 8002622:	f003 0307 	and.w	r3, r3, #7
}
 8002626:	4618      	mov	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000ed00 	.word	0xe000ed00

08002634 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	2b00      	cmp	r3, #0
 8002644:	db0b      	blt.n	800265e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002646:	79fb      	ldrb	r3, [r7, #7]
 8002648:	f003 021f 	and.w	r2, r3, #31
 800264c:	4907      	ldr	r1, [pc, #28]	@ (800266c <__NVIC_EnableIRQ+0x38>)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	095b      	lsrs	r3, r3, #5
 8002654:	2001      	movs	r0, #1
 8002656:	fa00 f202 	lsl.w	r2, r0, r2
 800265a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	e000e100 	.word	0xe000e100

08002670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	6039      	str	r1, [r7, #0]
 800267a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800267c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002680:	2b00      	cmp	r3, #0
 8002682:	db0a      	blt.n	800269a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	b2da      	uxtb	r2, r3
 8002688:	490c      	ldr	r1, [pc, #48]	@ (80026bc <__NVIC_SetPriority+0x4c>)
 800268a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268e:	0112      	lsls	r2, r2, #4
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	440b      	add	r3, r1
 8002694:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002698:	e00a      	b.n	80026b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	b2da      	uxtb	r2, r3
 800269e:	4908      	ldr	r1, [pc, #32]	@ (80026c0 <__NVIC_SetPriority+0x50>)
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	3b04      	subs	r3, #4
 80026a8:	0112      	lsls	r2, r2, #4
 80026aa:	b2d2      	uxtb	r2, r2
 80026ac:	440b      	add	r3, r1
 80026ae:	761a      	strb	r2, [r3, #24]
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	e000e100 	.word	0xe000e100
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b089      	sub	sp, #36	@ 0x24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f1c3 0307 	rsb	r3, r3, #7
 80026de:	2b04      	cmp	r3, #4
 80026e0:	bf28      	it	cs
 80026e2:	2304      	movcs	r3, #4
 80026e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3304      	adds	r3, #4
 80026ea:	2b06      	cmp	r3, #6
 80026ec:	d902      	bls.n	80026f4 <NVIC_EncodePriority+0x30>
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3b03      	subs	r3, #3
 80026f2:	e000      	b.n	80026f6 <NVIC_EncodePriority+0x32>
 80026f4:	2300      	movs	r3, #0
 80026f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f8:	f04f 32ff 	mov.w	r2, #4294967295
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	43da      	mvns	r2, r3
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	401a      	ands	r2, r3
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800270c:	f04f 31ff 	mov.w	r1, #4294967295
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	fa01 f303 	lsl.w	r3, r1, r3
 8002716:	43d9      	mvns	r1, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800271c:	4313      	orrs	r3, r2
         );
}
 800271e:	4618      	mov	r0, r3
 8002720:	3724      	adds	r7, #36	@ 0x24
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800272a:	b480      	push	{r7}
 800272c:	b089      	sub	sp, #36	@ 0x24
 800272e:	af00      	add	r7, sp, #0
 8002730:	60f8      	str	r0, [r7, #12]
 8002732:	60b9      	str	r1, [r7, #8]
 8002734:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	332c      	adds	r3, #44	@ 0x2c
 800273a:	4619      	mov	r1, r3
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002742:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002746:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002748:	697a      	ldr	r2, [r7, #20]
 800274a:	fa92 f2a2 	rbit	r2, r2
 800274e:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	61ba      	str	r2, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	2a00      	cmp	r2, #0
 8002758:	d101      	bne.n	800275e <LL_ADC_REG_SetSequencerRanks+0x34>
  {
    return 32U;
 800275a:	2220      	movs	r2, #32
 800275c:	e003      	b.n	8002766 <LL_ADC_REG_SetSequencerRanks+0x3c>
  }
  return __builtin_clz(value);
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	fab2 f282 	clz	r2, r2
 8002764:	b2d2      	uxtb	r2, r2
 8002766:	40d3      	lsrs	r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	440b      	add	r3, r1
 800276c:	61fb      	str	r3, [r7, #28]

  MODIFY_REG(*preg,
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	211f      	movs	r1, #31
 800277a:	fa01 f303 	lsl.w	r3, r1, r3
 800277e:	43db      	mvns	r3, r3
 8002780:	401a      	ands	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f003 011f 	and.w	r1, r3, #31
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	f003 031f 	and.w	r3, r3, #31
 800278e:	fa01 f303 	lsl.w	r3, r1, r3
 8002792:	431a      	orrs	r2, r3
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002798:	bf00      	nop
 800279a:	3724      	adds	r7, #36	@ 0x24
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	431a      	orrs	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	609a      	str	r2, [r3, #8]
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr

080027ca <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b08f      	sub	sp, #60	@ 0x3c
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	330c      	adds	r3, #12
 80027da:	4619      	mov	r1, r3
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027e6:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e8:	697a      	ldr	r2, [r7, #20]
 80027ea:	fa92 f2a2 	rbit	r2, r2
 80027ee:	613a      	str	r2, [r7, #16]
  return result;
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	2a00      	cmp	r2, #0
 80027f8:	d101      	bne.n	80027fe <LL_ADC_SetChannelSamplingTime+0x34>
    return 32U;
 80027fa:	2220      	movs	r2, #32
 80027fc:	e003      	b.n	8002806 <LL_ADC_SetChannelSamplingTime+0x3c>
  return __builtin_clz(value);
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	fab2 f282 	clz	r2, r2
 8002804:	b2d2      	uxtb	r2, r2
 8002806:	40d3      	lsrs	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	440b      	add	r3, r1
 800280c:	637b      	str	r3, [r7, #52]	@ 0x34

  MODIFY_REG(*preg,
 800280e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8002818:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 800281c:	6239      	str	r1, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281e:	6a39      	ldr	r1, [r7, #32]
 8002820:	fa91 f1a1 	rbit	r1, r1
 8002824:	61f9      	str	r1, [r7, #28]
  return result;
 8002826:	69f9      	ldr	r1, [r7, #28]
 8002828:	6279      	str	r1, [r7, #36]	@ 0x24
  if (value == 0U)
 800282a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800282c:	2900      	cmp	r1, #0
 800282e:	d101      	bne.n	8002834 <LL_ADC_SetChannelSamplingTime+0x6a>
    return 32U;
 8002830:	2120      	movs	r1, #32
 8002832:	e003      	b.n	800283c <LL_ADC_SetChannelSamplingTime+0x72>
  return __builtin_clz(value);
 8002834:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002836:	fab1 f181 	clz	r1, r1
 800283a:	b2c9      	uxtb	r1, r1
 800283c:	40cb      	lsrs	r3, r1
 800283e:	2107      	movs	r1, #7
 8002840:	fa01 f303 	lsl.w	r3, r1, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	401a      	ands	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 800284e:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8002852:	62f9      	str	r1, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002854:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002856:	fa91 f1a1 	rbit	r1, r1
 800285a:	62b9      	str	r1, [r7, #40]	@ 0x28
  return result;
 800285c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800285e:	6339      	str	r1, [r7, #48]	@ 0x30
  if (value == 0U)
 8002860:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002862:	2900      	cmp	r1, #0
 8002864:	d101      	bne.n	800286a <LL_ADC_SetChannelSamplingTime+0xa0>
    return 32U;
 8002866:	2120      	movs	r1, #32
 8002868:	e003      	b.n	8002872 <LL_ADC_SetChannelSamplingTime+0xa8>
  return __builtin_clz(value);
 800286a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800286c:	fab1 f181 	clz	r1, r1
 8002870:	b2c9      	uxtb	r1, r1
 8002872:	40cb      	lsrs	r3, r1
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	431a      	orrs	r2, r3
 800287c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800287e:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8002880:	bf00      	nop
 8002882:	373c      	adds	r7, #60	@ 0x3c
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <LL_SPI_SetStandard>:
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f023 0210 	bic.w	r2, r3, #16
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	431a      	orrs	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	605a      	str	r2, [r3, #4]
}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <LL_TIM_EnableCounter>:
{
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f043 0201 	orr.w	r2, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	601a      	str	r2, [r3, #0]
}
 80028c6:	bf00      	nop
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <LL_TIM_DisableARRPreload>:
{
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	601a      	str	r2, [r3, #0]
}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
	...

080028f4 <LL_TIM_OC_DisableFast>:
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d01c      	beq.n	800293e <LL_TIM_OC_DisableFast+0x4a>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	2b04      	cmp	r3, #4
 8002908:	d017      	beq.n	800293a <LL_TIM_OC_DisableFast+0x46>
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	2b10      	cmp	r3, #16
 800290e:	d012      	beq.n	8002936 <LL_TIM_OC_DisableFast+0x42>
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	2b40      	cmp	r3, #64	@ 0x40
 8002914:	d00d      	beq.n	8002932 <LL_TIM_OC_DisableFast+0x3e>
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800291c:	d007      	beq.n	800292e <LL_TIM_OC_DisableFast+0x3a>
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002924:	d101      	bne.n	800292a <LL_TIM_OC_DisableFast+0x36>
 8002926:	2305      	movs	r3, #5
 8002928:	e00a      	b.n	8002940 <LL_TIM_OC_DisableFast+0x4c>
 800292a:	2306      	movs	r3, #6
 800292c:	e008      	b.n	8002940 <LL_TIM_OC_DisableFast+0x4c>
 800292e:	2304      	movs	r3, #4
 8002930:	e006      	b.n	8002940 <LL_TIM_OC_DisableFast+0x4c>
 8002932:	2303      	movs	r3, #3
 8002934:	e004      	b.n	8002940 <LL_TIM_OC_DisableFast+0x4c>
 8002936:	2302      	movs	r3, #2
 8002938:	e002      	b.n	8002940 <LL_TIM_OC_DisableFast+0x4c>
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <LL_TIM_OC_DisableFast+0x4c>
 800293e:	2300      	movs	r3, #0
 8002940:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	3318      	adds	r3, #24
 8002946:	4619      	mov	r1, r3
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	4a0b      	ldr	r2, [pc, #44]	@ (8002978 <LL_TIM_OC_DisableFast+0x84>)
 800294c:	5cd3      	ldrb	r3, [r2, r3]
 800294e:	440b      	add	r3, r1
 8002950:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	7bfb      	ldrb	r3, [r7, #15]
 8002958:	4908      	ldr	r1, [pc, #32]	@ (800297c <LL_TIM_OC_DisableFast+0x88>)
 800295a:	5ccb      	ldrb	r3, [r1, r3]
 800295c:	4619      	mov	r1, r3
 800295e:	2304      	movs	r3, #4
 8002960:	408b      	lsls	r3, r1
 8002962:	43db      	mvns	r3, r3
 8002964:	401a      	ands	r2, r3
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	601a      	str	r2, [r3, #0]
}
 800296a:	bf00      	nop
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	0800e174 	.word	0x0800e174
 800297c:	0800e17c 	.word	0x0800e17c

08002980 <LL_TIM_OC_EnablePreload>:
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d01c      	beq.n	80029ca <LL_TIM_OC_EnablePreload+0x4a>
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	2b04      	cmp	r3, #4
 8002994:	d017      	beq.n	80029c6 <LL_TIM_OC_EnablePreload+0x46>
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	2b10      	cmp	r3, #16
 800299a:	d012      	beq.n	80029c2 <LL_TIM_OC_EnablePreload+0x42>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	2b40      	cmp	r3, #64	@ 0x40
 80029a0:	d00d      	beq.n	80029be <LL_TIM_OC_EnablePreload+0x3e>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029a8:	d007      	beq.n	80029ba <LL_TIM_OC_EnablePreload+0x3a>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029b0:	d101      	bne.n	80029b6 <LL_TIM_OC_EnablePreload+0x36>
 80029b2:	2305      	movs	r3, #5
 80029b4:	e00a      	b.n	80029cc <LL_TIM_OC_EnablePreload+0x4c>
 80029b6:	2306      	movs	r3, #6
 80029b8:	e008      	b.n	80029cc <LL_TIM_OC_EnablePreload+0x4c>
 80029ba:	2304      	movs	r3, #4
 80029bc:	e006      	b.n	80029cc <LL_TIM_OC_EnablePreload+0x4c>
 80029be:	2303      	movs	r3, #3
 80029c0:	e004      	b.n	80029cc <LL_TIM_OC_EnablePreload+0x4c>
 80029c2:	2302      	movs	r3, #2
 80029c4:	e002      	b.n	80029cc <LL_TIM_OC_EnablePreload+0x4c>
 80029c6:	2301      	movs	r3, #1
 80029c8:	e000      	b.n	80029cc <LL_TIM_OC_EnablePreload+0x4c>
 80029ca:	2300      	movs	r3, #0
 80029cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	3318      	adds	r3, #24
 80029d2:	4619      	mov	r1, r3
 80029d4:	7bfb      	ldrb	r3, [r7, #15]
 80029d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002a00 <LL_TIM_OC_EnablePreload+0x80>)
 80029d8:	5cd3      	ldrb	r3, [r2, r3]
 80029da:	440b      	add	r3, r1
 80029dc:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	7bfb      	ldrb	r3, [r7, #15]
 80029e4:	4907      	ldr	r1, [pc, #28]	@ (8002a04 <LL_TIM_OC_EnablePreload+0x84>)
 80029e6:	5ccb      	ldrb	r3, [r1, r3]
 80029e8:	4619      	mov	r1, r3
 80029ea:	2308      	movs	r3, #8
 80029ec:	408b      	lsls	r3, r1
 80029ee:	431a      	orrs	r2, r3
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	601a      	str	r2, [r3, #0]
}
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	0800e174 	.word	0x0800e174
 8002a04:	0800e17c 	.word	0x0800e17c

08002a08 <LL_TIM_SetClockSource>:
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a1a:	f023 0307 	bic.w	r3, r3, #7
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	431a      	orrs	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	609a      	str	r2, [r3, #8]
}
 8002a26:	bf00      	nop
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <LL_TIM_SetTriggerOutput>:
{
 8002a32:	b480      	push	{r7}
 8002a34:	b083      	sub	sp, #12
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
 8002a3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	431a      	orrs	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	605a      	str	r2, [r3, #4]
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <LL_TIM_DisableMasterSlaveMode>:
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	f043 0201 	orr.w	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	60da      	str	r2, [r3, #12]
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <LL_USART_Enable>:
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	60da      	str	r2, [r3, #12]
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <LL_USART_ConfigAsyncMode>:
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	691b      	ldr	r3, [r3, #16]
 8002ac4:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	615a      	str	r2, [r3, #20]
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <LL_USART_ConfigHalfDuplexMode>:
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	695b      	ldr	r3, [r3, #20]
 8002afc:	f023 0222 	bic.w	r2, r3, #34	@ 0x22
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	615a      	str	r2, [r3, #20]
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	f043 0208 	orr.w	r2, r3, #8
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	615a      	str	r2, [r3, #20]
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <LL_USART_EnableIT_RXNE>:
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b089      	sub	sp, #36	@ 0x24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	330c      	adds	r3, #12
 8002b28:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	e853 3f00 	ldrex	r3, [r3]
 8002b30:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	f043 0320 	orr.w	r3, r3, #32
 8002b38:	61fb      	str	r3, [r7, #28]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	330c      	adds	r3, #12
 8002b3e:	69fa      	ldr	r2, [r7, #28]
 8002b40:	61ba      	str	r2, [r7, #24]
 8002b42:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b44:	6979      	ldr	r1, [r7, #20]
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	e841 2300 	strex	r3, r2, [r1]
 8002b4c:	613b      	str	r3, [r7, #16]
   return(result);
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1e7      	bne.n	8002b24 <LL_USART_EnableIT_RXNE+0x8>
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	3724      	adds	r7, #36	@ 0x24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <LL_GPIO_ResetOutputPin>:
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
 8002b6a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	041a      	lsls	r2, r3, #16
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	619a      	str	r2, [r3, #24]
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <LL_AHB1_GRP1_EnableClock>:
{
 8002b80:	b480      	push	{r7}
 8002b82:	b085      	sub	sp, #20
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002b88:	4b08      	ldr	r3, [pc, #32]	@ (8002bac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b8c:	4907      	ldr	r1, [pc, #28]	@ (8002bac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002b94:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
}
 8002ba0:	bf00      	nop
 8002ba2:	3714      	adds	r7, #20
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr
 8002bac:	40023800 	.word	0x40023800

08002bb0 <LL_APB1_GRP1_EnableClock>:
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002bb8:	4b08      	ldr	r3, [pc, #32]	@ (8002bdc <LL_APB1_GRP1_EnableClock+0x2c>)
 8002bba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bbc:	4907      	ldr	r1, [pc, #28]	@ (8002bdc <LL_APB1_GRP1_EnableClock+0x2c>)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002bc4:	4b05      	ldr	r3, [pc, #20]	@ (8002bdc <LL_APB1_GRP1_EnableClock+0x2c>)
 8002bc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002bce:	68fb      	ldr	r3, [r7, #12]
}
 8002bd0:	bf00      	nop
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	40023800 	.word	0x40023800

08002be0 <LL_APB2_GRP1_EnableClock>:
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002be8:	4b08      	ldr	r3, [pc, #32]	@ (8002c0c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bec:	4907      	ldr	r1, [pc, #28]	@ (8002c0c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002bf4:	4b05      	ldr	r3, [pc, #20]	@ (8002c0c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bf6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
}
 8002c00:	bf00      	nop
 8002c02:	3714      	adds	r7, #20
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr
 8002c0c:	40023800 	.word	0x40023800

08002c10 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
	{
		while(!LL_USART_IsActiveFlag_TXE(USART2));
		LL_USART_TransmitData8(USART2, *(p+i));
	}
#else
	while(USBD_BUSY == CDC_Transmit_FS((uint8_t*)p, len)) {}
 8002c1c:	bf00      	nop
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	4619      	mov	r1, r3
 8002c24:	68b8      	ldr	r0, [r7, #8]
 8002c26:	f008 f973 	bl	800af10 <CDC_Transmit_FS>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d0f6      	beq.n	8002c1e <_write+0xe>
	return len;
 8002c30:	687b      	ldr	r3, [r7, #4]
#endif
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
	...

08002c3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c40:	f001 f91a 	bl	8003e78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c44:	f000 f854 	bl	8002cf0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c48:	f000 feb4 	bl	80039b4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002c4c:	f000 fda2 	bl	8003794 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002c50:	f000 f980 	bl	8002f54 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002c54:	f000 fa20 	bl	8003098 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002c58:	f000 fad8 	bl	800320c <MX_TIM4_Init>
  MX_TIM5_Init();
 8002c5c:	f000 fb82 	bl	8003364 <MX_TIM5_Init>
  MX_TIM13_Init();
 8002c60:	f000 fc24 	bl	80034ac <MX_TIM13_Init>
  MX_TIM14_Init();
 8002c64:	f000 fc76 	bl	8003554 <MX_TIM14_Init>
  MX_SPI1_Init();
 8002c68:	f000 f922 	bl	8002eb0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002c6c:	f000 fdf0 	bl	8003850 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002c70:	f000 fe4e 	bl	8003910 <MX_USART3_UART_Init>
  MX_UART4_Init();
 8002c74:	f000 fcc4 	bl	8003600 <MX_UART4_Init>
  MX_UART5_Init();
 8002c78:	f000 fd14 	bl	80036a4 <MX_UART5_Init>
  MX_USB_DEVICE_Init();
 8002c7c:	f008 f88a 	bl	800ad94 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8002c80:	f000 f8a0 	bl	8002dc4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  LL_TIM_EnableCounter(TIM4);
 8002c84:	4814      	ldr	r0, [pc, #80]	@ (8002cd8 <main+0x9c>)
 8002c86:	f7ff fe14 	bl	80028b2 <LL_TIM_EnableCounter>
  LL_TIM_EnableCounter(TIM13);
 8002c8a:	4814      	ldr	r0, [pc, #80]	@ (8002cdc <main+0xa0>)
 8002c8c:	f7ff fe11 	bl	80028b2 <LL_TIM_EnableCounter>
  LL_TIM_EnableCounter(TIM14);
 8002c90:	4813      	ldr	r0, [pc, #76]	@ (8002ce0 <main+0xa4>)
 8002c92:	f7ff fe0e 	bl	80028b2 <LL_TIM_EnableCounter>

  PARM_load();
 8002c96:	f7fe fcb5 	bl	8001604 <PARM_load>

  SERVO_Initialization();
 8002c9a:	f7ff fafd 	bl	8002298 <SERVO_Initialization>
  BuzzerPlayInit();
 8002c9e:	f7fe f99f 	bl	8000fe0 <BuzzerPlayInit>

  // interrupt when finished receiving
  LL_USART_EnableIT_RXNE(USART1);
 8002ca2:	4810      	ldr	r0, [pc, #64]	@ (8002ce4 <main+0xa8>)
 8002ca4:	f7ff ff3a 	bl	8002b1c <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(USART2);
 8002ca8:	480f      	ldr	r0, [pc, #60]	@ (8002ce8 <main+0xac>)
 8002caa:	f7ff ff37 	bl	8002b1c <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(USART3);
 8002cae:	480f      	ldr	r0, [pc, #60]	@ (8002cec <main+0xb0>)
 8002cb0:	f7ff ff34 	bl	8002b1c <LL_USART_EnableIT_RXNE>

  //   
  RC_Initialization();
 8002cb4:	f7ff f95e 	bl	8001f74 <RC_Initialization>
  ICM42688_Initialization();
 8002cb8:	f7fe fbb4 	bl	8001424 <ICM42688_Initialization>
  BuzzerPlayOneCycle();
 8002cbc:	f7fe f9be 	bl	800103c <BuzzerPlayOneCycle>
  SERVO_doArm();
 8002cc0:	f7ff fb4a 	bl	8002358 <SERVO_doArm>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(RC_GetData() != 0)
 8002cc4:	f7ff f9a2 	bl	800200c <RC_GetData>
	  {
	  }

	  ICM42688_Get6AxisRawData();
 8002cc8:	f7fe fc00 	bl	80014cc <ICM42688_Get6AxisRawData>

	  SERVO_control();
 8002ccc:	f7ff fbd4 	bl	8002478 <SERVO_control>

	  Log_Send();
 8002cd0:	f7fe fc52 	bl	8001578 <Log_Send>
	  if(RC_GetData() != 0)
 8002cd4:	e7f6      	b.n	8002cc4 <main+0x88>
 8002cd6:	bf00      	nop
 8002cd8:	40000800 	.word	0x40000800
 8002cdc:	40001c00 	.word	0x40001c00
 8002ce0:	40002000 	.word	0x40002000
 8002ce4:	40011000 	.word	0x40011000
 8002ce8:	40004400 	.word	0x40004400
 8002cec:	40004800 	.word	0x40004800

08002cf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b094      	sub	sp, #80	@ 0x50
 8002cf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cf6:	f107 0320 	add.w	r3, r7, #32
 8002cfa:	2230      	movs	r2, #48	@ 0x30
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f009 fba3 	bl	800c44a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d04:	f107 030c 	add.w	r3, r7, #12
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d14:	2300      	movs	r3, #0
 8002d16:	60bb      	str	r3, [r7, #8]
 8002d18:	4b28      	ldr	r3, [pc, #160]	@ (8002dbc <SystemClock_Config+0xcc>)
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1c:	4a27      	ldr	r2, [pc, #156]	@ (8002dbc <SystemClock_Config+0xcc>)
 8002d1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d22:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d24:	4b25      	ldr	r3, [pc, #148]	@ (8002dbc <SystemClock_Config+0xcc>)
 8002d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2c:	60bb      	str	r3, [r7, #8]
 8002d2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d30:	2300      	movs	r3, #0
 8002d32:	607b      	str	r3, [r7, #4]
 8002d34:	4b22      	ldr	r3, [pc, #136]	@ (8002dc0 <SystemClock_Config+0xd0>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a21      	ldr	r2, [pc, #132]	@ (8002dc0 <SystemClock_Config+0xd0>)
 8002d3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d3e:	6013      	str	r3, [r2, #0]
 8002d40:	4b1f      	ldr	r3, [pc, #124]	@ (8002dc0 <SystemClock_Config+0xd0>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d48:	607b      	str	r3, [r7, #4]
 8002d4a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d54:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d56:	2302      	movs	r3, #2
 8002d58:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d5a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002d60:	2308      	movs	r3, #8
 8002d62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002d64:	23a8      	movs	r3, #168	@ 0xa8
 8002d66:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d68:	2302      	movs	r3, #2
 8002d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002d6c:	2307      	movs	r3, #7
 8002d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d70:	f107 0320 	add.w	r3, r7, #32
 8002d74:	4618      	mov	r0, r3
 8002d76:	f002 fe15 	bl	80059a4 <HAL_RCC_OscConfig>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002d80:	f000 fe66 	bl	8003a50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d84:	230f      	movs	r3, #15
 8002d86:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002d90:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002d94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002d96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d9a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002d9c:	f107 030c 	add.w	r3, r7, #12
 8002da0:	2105      	movs	r1, #5
 8002da2:	4618      	mov	r0, r3
 8002da4:	f003 f876 	bl	8005e94 <HAL_RCC_ClockConfig>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002dae:	f000 fe4f 	bl	8003a50 <Error_Handler>
  }
}
 8002db2:	bf00      	nop
 8002db4:	3750      	adds	r7, #80	@ 0x50
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	40007000 	.word	0x40007000

08002dc4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b092      	sub	sp, #72	@ 0x48
 8002dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8002dca:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	605a      	str	r2, [r3, #4]
 8002dd4:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8002dd6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002dda:	2200      	movs	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	605a      	str	r2, [r3, #4]
 8002de0:	609a      	str	r2, [r3, #8]
 8002de2:	60da      	str	r2, [r3, #12]
 8002de4:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8002de6:	f107 0318 	add.w	r3, r7, #24
 8002dea:	2200      	movs	r2, #0
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	605a      	str	r2, [r3, #4]
 8002df0:	609a      	str	r2, [r3, #8]
 8002df2:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df4:	463b      	mov	r3, r7
 8002df6:	2200      	movs	r2, #0
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	605a      	str	r2, [r3, #4]
 8002dfc:	609a      	str	r2, [r3, #8]
 8002dfe:	60da      	str	r2, [r3, #12]
 8002e00:	611a      	str	r2, [r3, #16]
 8002e02:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8002e04:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002e08:	f7ff feea 	bl	8002be0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002e0c:	2004      	movs	r0, #4
 8002e0e:	f7ff feb7 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PC1   ------> ADC1_IN11
  */
  GPIO_InitStruct.Pin = RSSI_Pin;
 8002e12:	2302      	movs	r3, #2
 8002e14:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8002e16:	2303      	movs	r3, #3
 8002e18:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(RSSI_GPIO_Port, &GPIO_InitStruct);
 8002e1e:	463b      	mov	r3, r7
 8002e20:	4619      	mov	r1, r3
 8002e22:	481f      	ldr	r0, [pc, #124]	@ (8002ea0 <MX_ADC1_Init+0xdc>)
 8002e24:	f003 fc53 	bl	80066ce <LL_GPIO_Init>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	647b      	str	r3, [r7, #68]	@ 0x44
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8002e34:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002e38:	4619      	mov	r1, r3
 8002e3a:	481a      	ldr	r0, [pc, #104]	@ (8002ea4 <MX_ADC1_Init+0xe0>)
 8002e3c:	f003 fa8e 	bl	800635c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8002e40:	2300      	movs	r3, #0
 8002e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8002e44:	2300      	movs	r3, #0
 8002e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8002e50:	2300      	movs	r3, #0
 8002e52:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8002e54:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4812      	ldr	r0, [pc, #72]	@ (8002ea4 <MX_ADC1_Init+0xe0>)
 8002e5c:	f003 faaa 	bl	80063b4 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 8002e60:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002e64:	480f      	ldr	r0, [pc, #60]	@ (8002ea4 <MX_ADC1_Init+0xe0>)
 8002e66:	f7ff fc9d 	bl	80027a4 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8002e6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e6e:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8002e74:	f107 0318 	add.w	r3, r7, #24
 8002e78:	4619      	mov	r1, r3
 8002e7a:	480b      	ldr	r0, [pc, #44]	@ (8002ea8 <MX_ADC1_Init+0xe4>)
 8002e7c:	f003 fa26 	bl	80062cc <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_11);
 8002e80:	4a0a      	ldr	r2, [pc, #40]	@ (8002eac <MX_ADC1_Init+0xe8>)
 8002e82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e86:	4807      	ldr	r0, [pc, #28]	@ (8002ea4 <MX_ADC1_Init+0xe0>)
 8002e88:	f7ff fc4f 	bl	800272a <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	4907      	ldr	r1, [pc, #28]	@ (8002eac <MX_ADC1_Init+0xe8>)
 8002e90:	4804      	ldr	r0, [pc, #16]	@ (8002ea4 <MX_ADC1_Init+0xe0>)
 8002e92:	f7ff fc9a 	bl	80027ca <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002e96:	bf00      	nop
 8002e98:	3748      	adds	r7, #72	@ 0x48
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40020800 	.word	0x40020800
 8002ea4:	40012000 	.word	0x40012000
 8002ea8:	40012300 	.word	0x40012300
 8002eac:	0030000b 	.word	0x0030000b

08002eb0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b090      	sub	sp, #64	@ 0x40
 8002eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002eb6:	f107 0318 	add.w	r3, r7, #24
 8002eba:	2228      	movs	r2, #40	@ 0x28
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f009 fac3 	bl	800c44a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec4:	463b      	mov	r3, r7
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	605a      	str	r2, [r3, #4]
 8002ecc:	609a      	str	r2, [r3, #8]
 8002ece:	60da      	str	r2, [r3, #12]
 8002ed0:	611a      	str	r2, [r3, #16]
 8002ed2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002ed4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002ed8:	f7ff fe82 	bl	8002be0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002edc:	2001      	movs	r0, #1
 8002ede:	f7ff fe4f 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002ee2:	23e0      	movs	r3, #224	@ 0xe0
 8002ee4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002eea:	2303      	movs	r3, #3
 8002eec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002ef6:	2305      	movs	r3, #5
 8002ef8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002efa:	463b      	mov	r3, r7
 8002efc:	4619      	mov	r1, r3
 8002efe:	4813      	ldr	r0, [pc, #76]	@ (8002f4c <MX_SPI1_Init+0x9c>)
 8002f00:	f003 fbe5 	bl	80066ce <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002f04:	2300      	movs	r3, #0
 8002f06:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002f08:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002f0c:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002f12:	2302      	movs	r3, #2
 8002f14:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002f16:	2301      	movs	r3, #1
 8002f18:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002f1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002f20:	2318      	movs	r3, #24
 8002f22:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002f24:	2300      	movs	r3, #0
 8002f26:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002f2c:	230a      	movs	r3, #10
 8002f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002f30:	f107 0318 	add.w	r3, r7, #24
 8002f34:	4619      	mov	r1, r3
 8002f36:	4806      	ldr	r0, [pc, #24]	@ (8002f50 <MX_SPI1_Init+0xa0>)
 8002f38:	f003 fda3 	bl	8006a82 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	4804      	ldr	r0, [pc, #16]	@ (8002f50 <MX_SPI1_Init+0xa0>)
 8002f40:	f7ff fca4 	bl	800288c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f44:	bf00      	nop
 8002f46:	3740      	adds	r7, #64	@ 0x40
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40020000 	.word	0x40020000
 8002f50:	40013000 	.word	0x40013000

08002f54 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b09a      	sub	sp, #104	@ 0x68
 8002f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002f5a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002f5e:	2200      	movs	r2, #0
 8002f60:	601a      	str	r2, [r3, #0]
 8002f62:	605a      	str	r2, [r3, #4]
 8002f64:	609a      	str	r2, [r3, #8]
 8002f66:	60da      	str	r2, [r3, #12]
 8002f68:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002f6a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002f6e:	2220      	movs	r2, #32
 8002f70:	2100      	movs	r1, #0
 8002f72:	4618      	mov	r0, r3
 8002f74:	f009 fa69 	bl	800c44a <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8002f78:	f107 031c 	add.w	r3, r7, #28
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	611a      	str	r2, [r3, #16]
 8002f88:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f8a:	1d3b      	adds	r3, r7, #4
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]
 8002f90:	605a      	str	r2, [r3, #4]
 8002f92:	609a      	str	r2, [r3, #8]
 8002f94:	60da      	str	r2, [r3, #12]
 8002f96:	611a      	str	r2, [r3, #16]
 8002f98:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	f7ff fe20 	bl	8002be0 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_InitStruct.Autoreload = 65535;
 8002faa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	663b      	str	r3, [r7, #96]	@ 0x60
  TIM_InitStruct.RepetitionCounter = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	667b      	str	r3, [r7, #100]	@ 0x64
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8002fb8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	4834      	ldr	r0, [pc, #208]	@ (8003090 <MX_TIM1_Init+0x13c>)
 8002fc0:	f003 fe24 	bl	8006c0c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8002fc4:	4832      	ldr	r0, [pc, #200]	@ (8003090 <MX_TIM1_Init+0x13c>)
 8002fc6:	f7ff fc84 	bl	80028d2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002fca:	2100      	movs	r1, #0
 8002fcc:	4830      	ldr	r0, [pc, #192]	@ (8003090 <MX_TIM1_Init+0x13c>)
 8002fce:	f7ff fd1b 	bl	8002a08 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8002fea:	2300      	movs	r3, #0
 8002fec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	653b      	str	r3, [r7, #80]	@ 0x50
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002ff2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	2110      	movs	r1, #16
 8002ffa:	4825      	ldr	r0, [pc, #148]	@ (8003090 <MX_TIM1_Init+0x13c>)
 8002ffc:	f003 fea0 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 8003000:	2110      	movs	r1, #16
 8003002:	4823      	ldr	r0, [pc, #140]	@ (8003090 <MX_TIM1_Init+0x13c>)
 8003004:	f7ff fc76 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003008:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800300c:	461a      	mov	r2, r3
 800300e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003012:	481f      	ldr	r0, [pc, #124]	@ (8003090 <MX_TIM1_Init+0x13c>)
 8003014:	f003 fe94 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 8003018:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800301c:	481c      	ldr	r0, [pc, #112]	@ (8003090 <MX_TIM1_Init+0x13c>)
 800301e:	f7ff fc69 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8003022:	2100      	movs	r1, #0
 8003024:	481a      	ldr	r0, [pc, #104]	@ (8003090 <MX_TIM1_Init+0x13c>)
 8003026:	f7ff fd04 	bl	8002a32 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800302a:	4819      	ldr	r0, [pc, #100]	@ (8003090 <MX_TIM1_Init+0x13c>)
 800302c:	f7ff fd14 	bl	8002a58 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8003030:	2300      	movs	r3, #0
 8003032:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8003034:	2300      	movs	r3, #0
 8003036:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8003038:	2300      	movs	r3, #0
 800303a:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 800303c:	2300      	movs	r3, #0
 800303e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8003042:	2300      	movs	r3, #0
 8003044:	857b      	strh	r3, [r7, #42]	@ 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8003046:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800304a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 800304c:	2300      	movs	r3, #0
 800304e:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8003050:	f107 031c 	add.w	r3, r7, #28
 8003054:	4619      	mov	r1, r3
 8003056:	480e      	ldr	r0, [pc, #56]	@ (8003090 <MX_TIM1_Init+0x13c>)
 8003058:	f003 feb3 	bl	8006dc2 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 800305c:	2010      	movs	r0, #16
 800305e:	f7ff fd8f 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PE11   ------> TIM1_CH2
  PE13   ------> TIM1_CH3
  */
  GPIO_InitStruct.Pin = MAIN_CH11_Pin|MAIN_CH12_Pin;
 8003062:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8003066:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003068:	2302      	movs	r3, #2
 800306a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800306c:	2300      	movs	r3, #0
 800306e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003070:	2300      	movs	r3, #0
 8003072:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003074:	2300      	movs	r3, #0
 8003076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8003078:	2301      	movs	r3, #1
 800307a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800307c:	1d3b      	adds	r3, r7, #4
 800307e:	4619      	mov	r1, r3
 8003080:	4804      	ldr	r0, [pc, #16]	@ (8003094 <MX_TIM1_Init+0x140>)
 8003082:	f003 fb24 	bl	80066ce <LL_GPIO_Init>

}
 8003086:	bf00      	nop
 8003088:	3768      	adds	r7, #104	@ 0x68
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40010000 	.word	0x40010000
 8003094:	40021000 	.word	0x40021000

08003098 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b094      	sub	sp, #80	@ 0x50
 800309c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800309e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	605a      	str	r2, [r3, #4]
 80030a8:	609a      	str	r2, [r3, #8]
 80030aa:	60da      	str	r2, [r3, #12]
 80030ac:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80030ae:	f107 031c 	add.w	r3, r7, #28
 80030b2:	2220      	movs	r2, #32
 80030b4:	2100      	movs	r1, #0
 80030b6:	4618      	mov	r0, r3
 80030b8:	f009 f9c7 	bl	800c44a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030bc:	1d3b      	adds	r3, r7, #4
 80030be:	2200      	movs	r2, #0
 80030c0:	601a      	str	r2, [r3, #0]
 80030c2:	605a      	str	r2, [r3, #4]
 80030c4:	609a      	str	r2, [r3, #8]
 80030c6:	60da      	str	r2, [r3, #12]
 80030c8:	611a      	str	r2, [r3, #16]
 80030ca:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80030cc:	2002      	movs	r0, #2
 80030ce:	f7ff fd6f 	bl	8002bb0 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 80030d2:	2353      	movs	r3, #83	@ 0x53
 80030d4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80030d6:	2300      	movs	r3, #0
 80030d8:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 20000-LL_TIM_IC_FILTER_FDIV1_N2;
 80030da:	4b48      	ldr	r3, [pc, #288]	@ (80031fc <MX_TIM3_Init+0x164>)
 80030dc:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80030de:	2300      	movs	r3, #0
 80030e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80030e2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80030e6:	4619      	mov	r1, r3
 80030e8:	4845      	ldr	r0, [pc, #276]	@ (8003200 <MX_TIM3_Init+0x168>)
 80030ea:	f003 fd8f 	bl	8006c0c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 80030ee:	4844      	ldr	r0, [pc, #272]	@ (8003200 <MX_TIM3_Init+0x168>)
 80030f0:	f7ff fbef 	bl	80028d2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80030f4:	2100      	movs	r1, #0
 80030f6:	4842      	ldr	r0, [pc, #264]	@ (8003200 <MX_TIM3_Init+0x168>)
 80030f8:	f7ff fc86 	bl	8002a08 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 80030fc:	2101      	movs	r1, #1
 80030fe:	4840      	ldr	r0, [pc, #256]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003100:	f7ff fc3e 	bl	8002980 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003104:	2360      	movs	r3, #96	@ 0x60
 8003106:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003108:	2300      	movs	r3, #0
 800310a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800310c:	2300      	movs	r3, #0
 800310e:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8003110:	2300      	movs	r3, #0
 8003112:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003114:	2300      	movs	r3, #0
 8003116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003118:	f107 031c 	add.w	r3, r7, #28
 800311c:	461a      	mov	r2, r3
 800311e:	2101      	movs	r1, #1
 8003120:	4837      	ldr	r0, [pc, #220]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003122:	f003 fe0d 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8003126:	2101      	movs	r1, #1
 8003128:	4835      	ldr	r0, [pc, #212]	@ (8003200 <MX_TIM3_Init+0x168>)
 800312a:	f7ff fbe3 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 800312e:	2110      	movs	r1, #16
 8003130:	4833      	ldr	r0, [pc, #204]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003132:	f7ff fc25 	bl	8002980 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8003136:	f107 031c 	add.w	r3, r7, #28
 800313a:	461a      	mov	r2, r3
 800313c:	2110      	movs	r1, #16
 800313e:	4830      	ldr	r0, [pc, #192]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003140:	f003 fdfe 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8003144:	2110      	movs	r1, #16
 8003146:	482e      	ldr	r0, [pc, #184]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003148:	f7ff fbd4 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH3);
 800314c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003150:	482b      	ldr	r0, [pc, #172]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003152:	f7ff fc15 	bl	8002980 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003156:	f107 031c 	add.w	r3, r7, #28
 800315a:	461a      	mov	r2, r3
 800315c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003160:	4827      	ldr	r0, [pc, #156]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003162:	f003 fded 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
 8003166:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800316a:	4825      	ldr	r0, [pc, #148]	@ (8003200 <MX_TIM3_Init+0x168>)
 800316c:	f7ff fbc2 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8003170:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003174:	4822      	ldr	r0, [pc, #136]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003176:	f7ff fc03 	bl	8002980 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 800317a:	f107 031c 	add.w	r3, r7, #28
 800317e:	461a      	mov	r2, r3
 8003180:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003184:	481e      	ldr	r0, [pc, #120]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003186:	f003 fddb 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 800318a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800318e:	481c      	ldr	r0, [pc, #112]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003190:	f7ff fbb0 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8003194:	2100      	movs	r1, #0
 8003196:	481a      	ldr	r0, [pc, #104]	@ (8003200 <MX_TIM3_Init+0x168>)
 8003198:	f7ff fc4b 	bl	8002a32 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800319c:	4818      	ldr	r0, [pc, #96]	@ (8003200 <MX_TIM3_Init+0x168>)
 800319e:	f7ff fc5b 	bl	8002a58 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80031a2:	2002      	movs	r0, #2
 80031a4:	f7ff fcec 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80031a8:	2004      	movs	r0, #4
 80031aa:	f7ff fce9 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  PB0   ------> TIM3_CH3
  PB1   ------> TIM3_CH4
  PC6   ------> TIM3_CH1
  PC7   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = MAIN_CH9_Pin|MAIN_CH10_Pin;
 80031ae:	2303      	movs	r3, #3
 80031b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80031b2:	2302      	movs	r3, #2
 80031b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80031b6:	2300      	movs	r3, #0
 80031b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031ba:	2300      	movs	r3, #0
 80031bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031be:	2300      	movs	r3, #0
 80031c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80031c2:	2302      	movs	r3, #2
 80031c4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031c6:	1d3b      	adds	r3, r7, #4
 80031c8:	4619      	mov	r1, r3
 80031ca:	480e      	ldr	r0, [pc, #56]	@ (8003204 <MX_TIM3_Init+0x16c>)
 80031cc:	f003 fa7f 	bl	80066ce <LL_GPIO_Init>

  GPIO_InitStruct.Pin = MAIN_CH2_Pin|MAIN_CH3_Pin;
 80031d0:	23c0      	movs	r3, #192	@ 0xc0
 80031d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80031d4:	2302      	movs	r3, #2
 80031d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031dc:	2300      	movs	r3, #0
 80031de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80031e4:	2302      	movs	r3, #2
 80031e6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031e8:	1d3b      	adds	r3, r7, #4
 80031ea:	4619      	mov	r1, r3
 80031ec:	4806      	ldr	r0, [pc, #24]	@ (8003208 <MX_TIM3_Init+0x170>)
 80031ee:	f003 fa6e 	bl	80066ce <LL_GPIO_Init>

}
 80031f2:	bf00      	nop
 80031f4:	3750      	adds	r7, #80	@ 0x50
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	fff04e20 	.word	0xfff04e20
 8003200:	40000400 	.word	0x40000400
 8003204:	40020400 	.word	0x40020400
 8003208:	40020800 	.word	0x40020800

0800320c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b094      	sub	sp, #80	@ 0x50
 8003210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003212:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003216:	2200      	movs	r2, #0
 8003218:	601a      	str	r2, [r3, #0]
 800321a:	605a      	str	r2, [r3, #4]
 800321c:	609a      	str	r2, [r3, #8]
 800321e:	60da      	str	r2, [r3, #12]
 8003220:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003222:	f107 031c 	add.w	r3, r7, #28
 8003226:	2220      	movs	r2, #32
 8003228:	2100      	movs	r1, #0
 800322a:	4618      	mov	r0, r3
 800322c:	f009 f90d 	bl	800c44a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003230:	1d3b      	adds	r3, r7, #4
 8003232:	2200      	movs	r2, #0
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	605a      	str	r2, [r3, #4]
 8003238:	609a      	str	r2, [r3, #8]
 800323a:	60da      	str	r2, [r3, #12]
 800323c:	611a      	str	r2, [r3, #16]
 800323e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8003240:	2004      	movs	r0, #4
 8003242:	f7ff fcb5 	bl	8002bb0 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 4;
 8003246:	2304      	movs	r3, #4
 8003248:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800324a:	2300      	movs	r3, #0
 800324c:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 64220-LL_TIM_IC_FILTER_FDIV1_N2;
 800324e:	4b41      	ldr	r3, [pc, #260]	@ (8003354 <MX_TIM4_Init+0x148>)
 8003250:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003252:	2300      	movs	r3, #0
 8003254:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8003256:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800325a:	4619      	mov	r1, r3
 800325c:	483e      	ldr	r0, [pc, #248]	@ (8003358 <MX_TIM4_Init+0x14c>)
 800325e:	f003 fcd5 	bl	8006c0c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8003262:	483d      	ldr	r0, [pc, #244]	@ (8003358 <MX_TIM4_Init+0x14c>)
 8003264:	f7ff fb35 	bl	80028d2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003268:	2100      	movs	r1, #0
 800326a:	483b      	ldr	r0, [pc, #236]	@ (8003358 <MX_TIM4_Init+0x14c>)
 800326c:	f7ff fbcc 	bl	8002a08 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH2);
 8003270:	2110      	movs	r1, #16
 8003272:	4839      	ldr	r0, [pc, #228]	@ (8003358 <MX_TIM4_Init+0x14c>)
 8003274:	f7ff fb84 	bl	8002980 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003278:	2360      	movs	r3, #96	@ 0x60
 800327a:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800327c:	2300      	movs	r3, #0
 800327e:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003280:	2300      	movs	r3, #0
 8003282:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8003284:	2300      	movs	r3, #0
 8003286:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003288:	2300      	movs	r3, #0
 800328a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800328c:	f107 031c 	add.w	r3, r7, #28
 8003290:	461a      	mov	r2, r3
 8003292:	2110      	movs	r1, #16
 8003294:	4830      	ldr	r0, [pc, #192]	@ (8003358 <MX_TIM4_Init+0x14c>)
 8003296:	f003 fd53 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH2);
 800329a:	2110      	movs	r1, #16
 800329c:	482e      	ldr	r0, [pc, #184]	@ (8003358 <MX_TIM4_Init+0x14c>)
 800329e:	f7ff fb29 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH3);
 80032a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80032a6:	482c      	ldr	r0, [pc, #176]	@ (8003358 <MX_TIM4_Init+0x14c>)
 80032a8:	f7ff fb6a 	bl	8002980 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80032ac:	f107 031c 	add.w	r3, r7, #28
 80032b0:	461a      	mov	r2, r3
 80032b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80032b6:	4828      	ldr	r0, [pc, #160]	@ (8003358 <MX_TIM4_Init+0x14c>)
 80032b8:	f003 fd42 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH3);
 80032bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80032c0:	4825      	ldr	r0, [pc, #148]	@ (8003358 <MX_TIM4_Init+0x14c>)
 80032c2:	f7ff fb17 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH4);
 80032c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032ca:	4823      	ldr	r0, [pc, #140]	@ (8003358 <MX_TIM4_Init+0x14c>)
 80032cc:	f7ff fb58 	bl	8002980 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80032d0:	f107 031c 	add.w	r3, r7, #28
 80032d4:	461a      	mov	r2, r3
 80032d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032da:	481f      	ldr	r0, [pc, #124]	@ (8003358 <MX_TIM4_Init+0x14c>)
 80032dc:	f003 fd30 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH4);
 80032e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032e4:	481c      	ldr	r0, [pc, #112]	@ (8003358 <MX_TIM4_Init+0x14c>)
 80032e6:	f7ff fb05 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 80032ea:	2100      	movs	r1, #0
 80032ec:	481a      	ldr	r0, [pc, #104]	@ (8003358 <MX_TIM4_Init+0x14c>)
 80032ee:	f7ff fba0 	bl	8002a32 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 80032f2:	4819      	ldr	r0, [pc, #100]	@ (8003358 <MX_TIM4_Init+0x14c>)
 80032f4:	f7ff fbb0 	bl	8002a58 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80032f8:	2008      	movs	r0, #8
 80032fa:	f7ff fc41 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80032fe:	2002      	movs	r0, #2
 8003300:	f7ff fc3e 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PD14   ------> TIM4_CH3
  PD15   ------> TIM4_CH4
  PB7   ------> TIM4_CH2
  */
  GPIO_InitStruct.Pin = Buzzer_Pin|MAIN_CH4_Pin;
 8003304:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003308:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800330a:	2302      	movs	r3, #2
 800330c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800330e:	2300      	movs	r3, #0
 8003310:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003316:	2300      	movs	r3, #0
 8003318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800331a:	2302      	movs	r3, #2
 800331c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800331e:	1d3b      	adds	r3, r7, #4
 8003320:	4619      	mov	r1, r3
 8003322:	480e      	ldr	r0, [pc, #56]	@ (800335c <MX_TIM4_Init+0x150>)
 8003324:	f003 f9d3 	bl	80066ce <LL_GPIO_Init>

  GPIO_InitStruct.Pin = MAIN_CH1_Pin;
 8003328:	2380      	movs	r3, #128	@ 0x80
 800332a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800332c:	2302      	movs	r3, #2
 800332e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003330:	2300      	movs	r3, #0
 8003332:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003334:	2300      	movs	r3, #0
 8003336:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003338:	2300      	movs	r3, #0
 800333a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800333c:	2302      	movs	r3, #2
 800333e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(MAIN_CH1_GPIO_Port, &GPIO_InitStruct);
 8003340:	1d3b      	adds	r3, r7, #4
 8003342:	4619      	mov	r1, r3
 8003344:	4806      	ldr	r0, [pc, #24]	@ (8003360 <MX_TIM4_Init+0x154>)
 8003346:	f003 f9c2 	bl	80066ce <LL_GPIO_Init>

}
 800334a:	bf00      	nop
 800334c:	3750      	adds	r7, #80	@ 0x50
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	fff0fadc 	.word	0xfff0fadc
 8003358:	40000800 	.word	0x40000800
 800335c:	40020c00 	.word	0x40020c00
 8003360:	40020400 	.word	0x40020400

08003364 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b094      	sub	sp, #80	@ 0x50
 8003368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800336a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800336e:	2200      	movs	r2, #0
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	605a      	str	r2, [r3, #4]
 8003374:	609a      	str	r2, [r3, #8]
 8003376:	60da      	str	r2, [r3, #12]
 8003378:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800337a:	f107 031c 	add.w	r3, r7, #28
 800337e:	2220      	movs	r2, #32
 8003380:	2100      	movs	r1, #0
 8003382:	4618      	mov	r0, r3
 8003384:	f009 f861 	bl	800c44a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003388:	1d3b      	adds	r3, r7, #4
 800338a:	2200      	movs	r2, #0
 800338c:	601a      	str	r2, [r3, #0]
 800338e:	605a      	str	r2, [r3, #4]
 8003390:	609a      	str	r2, [r3, #8]
 8003392:	60da      	str	r2, [r3, #12]
 8003394:	611a      	str	r2, [r3, #16]
 8003396:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8003398:	2008      	movs	r0, #8
 800339a:	f7ff fc09 	bl	8002bb0 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 800339e:	2353      	movs	r3, #83	@ 0x53
 80033a0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80033a2:	2300      	movs	r3, #0
 80033a4:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 20000-LL_TIM_IC_FILTER_FDIV1_N2;
 80033a6:	4b3e      	ldr	r3, [pc, #248]	@ (80034a0 <MX_TIM5_Init+0x13c>)
 80033a8:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80033aa:	2300      	movs	r3, #0
 80033ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 80033ae:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80033b2:	4619      	mov	r1, r3
 80033b4:	483b      	ldr	r0, [pc, #236]	@ (80034a4 <MX_TIM5_Init+0x140>)
 80033b6:	f003 fc29 	bl	8006c0c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 80033ba:	483a      	ldr	r0, [pc, #232]	@ (80034a4 <MX_TIM5_Init+0x140>)
 80033bc:	f7ff fa89 	bl	80028d2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 80033c0:	2100      	movs	r1, #0
 80033c2:	4838      	ldr	r0, [pc, #224]	@ (80034a4 <MX_TIM5_Init+0x140>)
 80033c4:	f7ff fb20 	bl	8002a08 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 80033c8:	2101      	movs	r1, #1
 80033ca:	4836      	ldr	r0, [pc, #216]	@ (80034a4 <MX_TIM5_Init+0x140>)
 80033cc:	f7ff fad8 	bl	8002980 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80033d0:	2360      	movs	r3, #96	@ 0x60
 80033d2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80033d4:	2300      	movs	r3, #0
 80033d6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80033d8:	2300      	movs	r3, #0
 80033da:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80033dc:	2300      	movs	r3, #0
 80033de:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80033e0:	2300      	movs	r3, #0
 80033e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80033e4:	f107 031c 	add.w	r3, r7, #28
 80033e8:	461a      	mov	r2, r3
 80033ea:	2101      	movs	r1, #1
 80033ec:	482d      	ldr	r0, [pc, #180]	@ (80034a4 <MX_TIM5_Init+0x140>)
 80033ee:	f003 fca7 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH1);
 80033f2:	2101      	movs	r1, #1
 80033f4:	482b      	ldr	r0, [pc, #172]	@ (80034a4 <MX_TIM5_Init+0x140>)
 80033f6:	f7ff fa7d 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH2);
 80033fa:	2110      	movs	r1, #16
 80033fc:	4829      	ldr	r0, [pc, #164]	@ (80034a4 <MX_TIM5_Init+0x140>)
 80033fe:	f7ff fabf 	bl	8002980 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8003402:	f107 031c 	add.w	r3, r7, #28
 8003406:	461a      	mov	r2, r3
 8003408:	2110      	movs	r1, #16
 800340a:	4826      	ldr	r0, [pc, #152]	@ (80034a4 <MX_TIM5_Init+0x140>)
 800340c:	f003 fc98 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH2);
 8003410:	2110      	movs	r1, #16
 8003412:	4824      	ldr	r0, [pc, #144]	@ (80034a4 <MX_TIM5_Init+0x140>)
 8003414:	f7ff fa6e 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH3);
 8003418:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800341c:	4821      	ldr	r0, [pc, #132]	@ (80034a4 <MX_TIM5_Init+0x140>)
 800341e:	f7ff faaf 	bl	8002980 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003422:	f107 031c 	add.w	r3, r7, #28
 8003426:	461a      	mov	r2, r3
 8003428:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800342c:	481d      	ldr	r0, [pc, #116]	@ (80034a4 <MX_TIM5_Init+0x140>)
 800342e:	f003 fc87 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH3);
 8003432:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003436:	481b      	ldr	r0, [pc, #108]	@ (80034a4 <MX_TIM5_Init+0x140>)
 8003438:	f7ff fa5c 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH4);
 800343c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003440:	4818      	ldr	r0, [pc, #96]	@ (80034a4 <MX_TIM5_Init+0x140>)
 8003442:	f7ff fa9d 	bl	8002980 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8003446:	f107 031c 	add.w	r3, r7, #28
 800344a:	461a      	mov	r2, r3
 800344c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003450:	4814      	ldr	r0, [pc, #80]	@ (80034a4 <MX_TIM5_Init+0x140>)
 8003452:	f003 fc75 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH4);
 8003456:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800345a:	4812      	ldr	r0, [pc, #72]	@ (80034a4 <MX_TIM5_Init+0x140>)
 800345c:	f7ff fa4a 	bl	80028f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8003460:	2100      	movs	r1, #0
 8003462:	4810      	ldr	r0, [pc, #64]	@ (80034a4 <MX_TIM5_Init+0x140>)
 8003464:	f7ff fae5 	bl	8002a32 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8003468:	480e      	ldr	r0, [pc, #56]	@ (80034a4 <MX_TIM5_Init+0x140>)
 800346a:	f7ff faf5 	bl	8002a58 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800346e:	2001      	movs	r0, #1
 8003470:	f7ff fb86 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  PA0-WKUP   ------> TIM5_CH1
  PA1   ------> TIM5_CH2
  PA2   ------> TIM5_CH3
  PA3   ------> TIM5_CH4
  */
  GPIO_InitStruct.Pin = MAIN_CH5_Pin|MAIN_CH6_Pin|MAIN_CH7_Pin|MAIN_CH8_Pin;
 8003474:	230f      	movs	r3, #15
 8003476:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003478:	2302      	movs	r3, #2
 800347a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800347c:	2300      	movs	r3, #0
 800347e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003480:	2300      	movs	r3, #0
 8003482:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003488:	2302      	movs	r3, #2
 800348a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800348c:	1d3b      	adds	r3, r7, #4
 800348e:	4619      	mov	r1, r3
 8003490:	4805      	ldr	r0, [pc, #20]	@ (80034a8 <MX_TIM5_Init+0x144>)
 8003492:	f003 f91c 	bl	80066ce <LL_GPIO_Init>

}
 8003496:	bf00      	nop
 8003498:	3750      	adds	r7, #80	@ 0x50
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	fff04e20 	.word	0xfff04e20
 80034a4:	40000c00 	.word	0x40000c00
 80034a8:	40020000 	.word	0x40020000

080034ac <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08e      	sub	sp, #56	@ 0x38
 80034b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80034b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]
 80034ba:	605a      	str	r2, [r3, #4]
 80034bc:	609a      	str	r2, [r3, #8]
 80034be:	60da      	str	r2, [r3, #12]
 80034c0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80034c2:	1d3b      	adds	r3, r7, #4
 80034c4:	2220      	movs	r2, #32
 80034c6:	2100      	movs	r1, #0
 80034c8:	4618      	mov	r0, r3
 80034ca:	f008 ffbe 	bl	800c44a <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM13);
 80034ce:	2080      	movs	r0, #128	@ 0x80
 80034d0:	f7ff fb6e 	bl	8002bb0 <LL_APB1_GRP1_EnableClock>

  /* TIM13 interrupt Init */
  NVIC_SetPriority(TIM8_UP_TIM13_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80034d4:	f7ff f8a0 	bl	8002618 <__NVIC_GetPriorityGrouping>
 80034d8:	4603      	mov	r3, r0
 80034da:	2200      	movs	r2, #0
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff f8f0 	bl	80026c4 <NVIC_EncodePriority>
 80034e4:	4603      	mov	r3, r0
 80034e6:	4619      	mov	r1, r3
 80034e8:	202c      	movs	r0, #44	@ 0x2c
 80034ea:	f7ff f8c1 	bl	8002670 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80034ee:	202c      	movs	r0, #44	@ 0x2c
 80034f0:	f7ff f8a0 	bl	8002634 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 80034f4:	2301      	movs	r3, #1
 80034f6:	84bb      	strh	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80034f8:	2300      	movs	r3, #0
 80034fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_InitStruct.Autoreload = 42000-LL_TIM_IC_FILTER_FDIV1_N2;
 80034fc:	4b13      	ldr	r3, [pc, #76]	@ (800354c <MX_TIM13_Init+0xa0>)
 80034fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003500:	2300      	movs	r3, #0
 8003502:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_Init(TIM13, &TIM_InitStruct);
 8003504:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003508:	4619      	mov	r1, r3
 800350a:	4811      	ldr	r0, [pc, #68]	@ (8003550 <MX_TIM13_Init+0xa4>)
 800350c:	f003 fb7e 	bl	8006c0c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM13);
 8003510:	480f      	ldr	r0, [pc, #60]	@ (8003550 <MX_TIM13_Init+0xa4>)
 8003512:	f7ff f9de 	bl	80028d2 <LL_TIM_DisableARRPreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8003516:	2300      	movs	r3, #0
 8003518:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800351a:	2300      	movs	r3, #0
 800351c:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800351e:	2300      	movs	r3, #0
 8003520:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8003522:	2300      	movs	r3, #0
 8003524:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003526:	2300      	movs	r3, #0
 8003528:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM13, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800352a:	1d3b      	adds	r3, r7, #4
 800352c:	461a      	mov	r2, r3
 800352e:	2101      	movs	r1, #1
 8003530:	4807      	ldr	r0, [pc, #28]	@ (8003550 <MX_TIM13_Init+0xa4>)
 8003532:	f003 fc05 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM13, LL_TIM_CHANNEL_CH1);
 8003536:	2101      	movs	r1, #1
 8003538:	4805      	ldr	r0, [pc, #20]	@ (8003550 <MX_TIM13_Init+0xa4>)
 800353a:	f7ff f9db 	bl	80028f4 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM13_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM13);
 800353e:	4804      	ldr	r0, [pc, #16]	@ (8003550 <MX_TIM13_Init+0xa4>)
 8003540:	f7ff fa9a 	bl	8002a78 <LL_TIM_EnableIT_UPDATE>
//  TIM13->ARR = 42000;
//  TIM13->PSC = 2;

  /* USER CODE END TIM13_Init 2 */

}
 8003544:	bf00      	nop
 8003546:	3738      	adds	r7, #56	@ 0x38
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	fff0a410 	.word	0xfff0a410
 8003550:	40001c00 	.word	0x40001c00

08003554 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b08e      	sub	sp, #56	@ 0x38
 8003558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800355a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800355e:	2200      	movs	r2, #0
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	605a      	str	r2, [r3, #4]
 8003564:	609a      	str	r2, [r3, #8]
 8003566:	60da      	str	r2, [r3, #12]
 8003568:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800356a:	1d3b      	adds	r3, r7, #4
 800356c:	2220      	movs	r2, #32
 800356e:	2100      	movs	r1, #0
 8003570:	4618      	mov	r0, r3
 8003572:	f008 ff6a 	bl	800c44a <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM14);
 8003576:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800357a:	f7ff fb19 	bl	8002bb0 <LL_APB1_GRP1_EnableClock>

  /* TIM14 interrupt Init */
  NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800357e:	f7ff f84b 	bl	8002618 <__NVIC_GetPriorityGrouping>
 8003582:	4603      	mov	r3, r0
 8003584:	2200      	movs	r2, #0
 8003586:	2100      	movs	r1, #0
 8003588:	4618      	mov	r0, r3
 800358a:	f7ff f89b 	bl	80026c4 <NVIC_EncodePriority>
 800358e:	4603      	mov	r3, r0
 8003590:	4619      	mov	r1, r3
 8003592:	202d      	movs	r0, #45	@ 0x2d
 8003594:	f7ff f86c 	bl	8002670 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003598:	202d      	movs	r0, #45	@ 0x2d
 800359a:	f7ff f84b 	bl	8002634 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800359e:	2300      	movs	r3, #0
 80035a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80035a2:	2300      	movs	r3, #0
 80035a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_InitStruct.Autoreload = 84-LL_TIM_IC_FILTER_FDIV1_N2;
 80035a6:	4b14      	ldr	r3, [pc, #80]	@ (80035f8 <MX_TIM14_Init+0xa4>)
 80035a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80035aa:	2300      	movs	r3, #0
 80035ac:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 80035ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035b2:	4619      	mov	r1, r3
 80035b4:	4811      	ldr	r0, [pc, #68]	@ (80035fc <MX_TIM14_Init+0xa8>)
 80035b6:	f003 fb29 	bl	8006c0c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM14);
 80035ba:	4810      	ldr	r0, [pc, #64]	@ (80035fc <MX_TIM14_Init+0xa8>)
 80035bc:	f7ff f989 	bl	80028d2 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM14, LL_TIM_CHANNEL_CH1);
 80035c0:	2101      	movs	r1, #1
 80035c2:	480e      	ldr	r0, [pc, #56]	@ (80035fc <MX_TIM14_Init+0xa8>)
 80035c4:	f7ff f9dc 	bl	8002980 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80035c8:	2360      	movs	r3, #96	@ 0x60
 80035ca:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80035cc:	2300      	movs	r3, #0
 80035ce:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80035d0:	2300      	movs	r3, #0
 80035d2:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 80035d4:	2300      	movs	r3, #0
 80035d6:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80035d8:	2300      	movs	r3, #0
 80035da:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM14, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80035dc:	1d3b      	adds	r3, r7, #4
 80035de:	461a      	mov	r2, r3
 80035e0:	2101      	movs	r1, #1
 80035e2:	4806      	ldr	r0, [pc, #24]	@ (80035fc <MX_TIM14_Init+0xa8>)
 80035e4:	f003 fbac 	bl	8006d40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM14, LL_TIM_CHANNEL_CH1);
 80035e8:	2101      	movs	r1, #1
 80035ea:	4804      	ldr	r0, [pc, #16]	@ (80035fc <MX_TIM14_Init+0xa8>)
 80035ec:	f7ff f982 	bl	80028f4 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80035f0:	bf00      	nop
 80035f2:	3738      	adds	r7, #56	@ 0x38
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	fff00054 	.word	0xfff00054
 80035fc:	40002000 	.word	0x40002000

08003600 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08e      	sub	sp, #56	@ 0x38
 8003604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003606:	f107 031c 	add.w	r3, r7, #28
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	605a      	str	r2, [r3, #4]
 8003610:	609a      	str	r2, [r3, #8]
 8003612:	60da      	str	r2, [r3, #12]
 8003614:	611a      	str	r2, [r3, #16]
 8003616:	615a      	str	r2, [r3, #20]
 8003618:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361a:	1d3b      	adds	r3, r7, #4
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	605a      	str	r2, [r3, #4]
 8003622:	609a      	str	r2, [r3, #8]
 8003624:	60da      	str	r2, [r3, #12]
 8003626:	611a      	str	r2, [r3, #16]
 8003628:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800362a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800362e:	f7ff fabf 	bl	8002bb0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003632:	2004      	movs	r0, #4
 8003634:	f7ff faa4 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = GPS1_TX_Pin|GPS2_RX_Pin;
 8003638:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800363c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800363e:	2302      	movs	r3, #2
 8003640:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003642:	2303      	movs	r3, #3
 8003644:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003646:	2300      	movs	r3, #0
 8003648:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800364a:	2300      	movs	r3, #0
 800364c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800364e:	2308      	movs	r3, #8
 8003650:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003652:	1d3b      	adds	r3, r7, #4
 8003654:	4619      	mov	r1, r3
 8003656:	4811      	ldr	r0, [pc, #68]	@ (800369c <MX_UART4_Init+0x9c>)
 8003658:	f003 f839 	bl	80066ce <LL_GPIO_Init>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800365c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003660:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003662:	2300      	movs	r3, #0
 8003664:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003666:	2300      	movs	r3, #0
 8003668:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800366a:	2300      	movs	r3, #0
 800366c:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800366e:	230c      	movs	r3, #12
 8003670:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003672:	2300      	movs	r3, #0
 8003674:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003676:	2300      	movs	r3, #0
 8003678:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 800367a:	f107 031c 	add.w	r3, r7, #28
 800367e:	4619      	mov	r1, r3
 8003680:	4807      	ldr	r0, [pc, #28]	@ (80036a0 <MX_UART4_Init+0xa0>)
 8003682:	f003 ffed 	bl	8007660 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8003686:	4806      	ldr	r0, [pc, #24]	@ (80036a0 <MX_UART4_Init+0xa0>)
 8003688:	f7ff fa16 	bl	8002ab8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 800368c:	4804      	ldr	r0, [pc, #16]	@ (80036a0 <MX_UART4_Init+0xa0>)
 800368e:	f7ff fa03 	bl	8002a98 <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003692:	bf00      	nop
 8003694:	3738      	adds	r7, #56	@ 0x38
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40020800 	.word	0x40020800
 80036a0:	40004c00 	.word	0x40004c00

080036a4 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b08e      	sub	sp, #56	@ 0x38
 80036a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80036aa:	f107 031c 	add.w	r3, r7, #28
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	605a      	str	r2, [r3, #4]
 80036b4:	609a      	str	r2, [r3, #8]
 80036b6:	60da      	str	r2, [r3, #12]
 80036b8:	611a      	str	r2, [r3, #16]
 80036ba:	615a      	str	r2, [r3, #20]
 80036bc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036be:	1d3b      	adds	r3, r7, #4
 80036c0:	2200      	movs	r2, #0
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	605a      	str	r2, [r3, #4]
 80036c6:	609a      	str	r2, [r3, #8]
 80036c8:	60da      	str	r2, [r3, #12]
 80036ca:	611a      	str	r2, [r3, #16]
 80036cc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 80036ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80036d2:	f7ff fa6d 	bl	8002bb0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80036d6:	2004      	movs	r0, #4
 80036d8:	f7ff fa52 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80036dc:	2008      	movs	r0, #8
 80036de:	f7ff fa4f 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = GPS2_TX_Pin;
 80036e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80036e8:	2302      	movs	r3, #2
 80036ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80036ec:	2303      	movs	r3, #3
 80036ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80036f0:	2300      	movs	r3, #0
 80036f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80036f4:	2300      	movs	r3, #0
 80036f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80036f8:	2308      	movs	r3, #8
 80036fa:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPS2_TX_GPIO_Port, &GPIO_InitStruct);
 80036fc:	1d3b      	adds	r3, r7, #4
 80036fe:	4619      	mov	r1, r3
 8003700:	4821      	ldr	r0, [pc, #132]	@ (8003788 <MX_UART5_Init+0xe4>)
 8003702:	f002 ffe4 	bl	80066ce <LL_GPIO_Init>

  GPIO_InitStruct.Pin = GPS2_RXD2_Pin;
 8003706:	2304      	movs	r3, #4
 8003708:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800370a:	2302      	movs	r3, #2
 800370c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800370e:	2303      	movs	r3, #3
 8003710:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003712:	2300      	movs	r3, #0
 8003714:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800371a:	2308      	movs	r3, #8
 800371c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPS2_RXD2_GPIO_Port, &GPIO_InitStruct);
 800371e:	1d3b      	adds	r3, r7, #4
 8003720:	4619      	mov	r1, r3
 8003722:	481a      	ldr	r0, [pc, #104]	@ (800378c <MX_UART5_Init+0xe8>)
 8003724:	f002 ffd3 	bl	80066ce <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003728:	f7fe ff76 	bl	8002618 <__NVIC_GetPriorityGrouping>
 800372c:	4603      	mov	r3, r0
 800372e:	2200      	movs	r2, #0
 8003730:	2100      	movs	r1, #0
 8003732:	4618      	mov	r0, r3
 8003734:	f7fe ffc6 	bl	80026c4 <NVIC_EncodePriority>
 8003738:	4603      	mov	r3, r0
 800373a:	4619      	mov	r1, r3
 800373c:	2035      	movs	r0, #53	@ 0x35
 800373e:	f7fe ff97 	bl	8002670 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 8003742:	2035      	movs	r0, #53	@ 0x35
 8003744:	f7fe ff76 	bl	8002634 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8003748:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800374c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800374e:	2300      	movs	r3, #0
 8003750:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003752:	2300      	movs	r3, #0
 8003754:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003756:	2300      	movs	r3, #0
 8003758:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800375a:	230c      	movs	r3, #12
 800375c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800375e:	2300      	movs	r3, #0
 8003760:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003762:	2300      	movs	r3, #0
 8003764:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8003766:	f107 031c 	add.w	r3, r7, #28
 800376a:	4619      	mov	r1, r3
 800376c:	4808      	ldr	r0, [pc, #32]	@ (8003790 <MX_UART5_Init+0xec>)
 800376e:	f003 ff77 	bl	8007660 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8003772:	4807      	ldr	r0, [pc, #28]	@ (8003790 <MX_UART5_Init+0xec>)
 8003774:	f7ff f9a0 	bl	8002ab8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8003778:	4805      	ldr	r0, [pc, #20]	@ (8003790 <MX_UART5_Init+0xec>)
 800377a:	f7ff f98d 	bl	8002a98 <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800377e:	bf00      	nop
 8003780:	3738      	adds	r7, #56	@ 0x38
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40020800 	.word	0x40020800
 800378c:	40020c00 	.word	0x40020c00
 8003790:	40005000 	.word	0x40005000

08003794 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08e      	sub	sp, #56	@ 0x38
 8003798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800379a:	f107 031c 	add.w	r3, r7, #28
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	605a      	str	r2, [r3, #4]
 80037a4:	609a      	str	r2, [r3, #8]
 80037a6:	60da      	str	r2, [r3, #12]
 80037a8:	611a      	str	r2, [r3, #16]
 80037aa:	615a      	str	r2, [r3, #20]
 80037ac:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037ae:	1d3b      	adds	r3, r7, #4
 80037b0:	2200      	movs	r2, #0
 80037b2:	601a      	str	r2, [r3, #0]
 80037b4:	605a      	str	r2, [r3, #4]
 80037b6:	609a      	str	r2, [r3, #8]
 80037b8:	60da      	str	r2, [r3, #12]
 80037ba:	611a      	str	r2, [r3, #16]
 80037bc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80037be:	2010      	movs	r0, #16
 80037c0:	f7ff fa0e 	bl	8002be0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80037c4:	2001      	movs	r0, #1
 80037c6:	f7ff f9db 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = RC_SRXL2_Pin;
 80037ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80037d0:	2302      	movs	r3, #2
 80037d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80037d4:	2303      	movs	r3, #3
 80037d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80037d8:	2300      	movs	r3, #0
 80037da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80037dc:	2301      	movs	r3, #1
 80037de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80037e0:	2307      	movs	r3, #7
 80037e2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(RC_SRXL2_GPIO_Port, &GPIO_InitStruct);
 80037e4:	1d3b      	adds	r3, r7, #4
 80037e6:	4619      	mov	r1, r3
 80037e8:	4817      	ldr	r0, [pc, #92]	@ (8003848 <MX_USART1_UART_Init+0xb4>)
 80037ea:	f002 ff70 	bl	80066ce <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80037ee:	f7fe ff13 	bl	8002618 <__NVIC_GetPriorityGrouping>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2200      	movs	r2, #0
 80037f6:	2100      	movs	r1, #0
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fe ff63 	bl	80026c4 <NVIC_EncodePriority>
 80037fe:	4603      	mov	r3, r0
 8003800:	4619      	mov	r1, r3
 8003802:	2025      	movs	r0, #37	@ 0x25
 8003804:	f7fe ff34 	bl	8002670 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8003808:	2025      	movs	r0, #37	@ 0x25
 800380a:	f7fe ff13 	bl	8002634 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800380e:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003812:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003814:	2300      	movs	r3, #0
 8003816:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003818:	2300      	movs	r3, #0
 800381a:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800381c:	2300      	movs	r3, #0
 800381e:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003820:	230c      	movs	r3, #12
 8003822:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003824:	2300      	movs	r3, #0
 8003826:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8003828:	f107 031c 	add.w	r3, r7, #28
 800382c:	4619      	mov	r1, r3
 800382e:	4807      	ldr	r0, [pc, #28]	@ (800384c <MX_USART1_UART_Init+0xb8>)
 8003830:	f003 ff16 	bl	8007660 <LL_USART_Init>
  LL_USART_Enable(USART1);
 8003834:	4805      	ldr	r0, [pc, #20]	@ (800384c <MX_USART1_UART_Init+0xb8>)
 8003836:	f7ff f92f 	bl	8002a98 <LL_USART_Enable>
  LL_USART_ConfigHalfDuplexMode(USART1);
 800383a:	4804      	ldr	r0, [pc, #16]	@ (800384c <MX_USART1_UART_Init+0xb8>)
 800383c:	f7ff f952 	bl	8002ae4 <LL_USART_ConfigHalfDuplexMode>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003840:	bf00      	nop
 8003842:	3738      	adds	r7, #56	@ 0x38
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	40020000 	.word	0x40020000
 800384c:	40011000 	.word	0x40011000

08003850 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08e      	sub	sp, #56	@ 0x38
 8003854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003856:	f107 031c 	add.w	r3, r7, #28
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]
 8003860:	609a      	str	r2, [r3, #8]
 8003862:	60da      	str	r2, [r3, #12]
 8003864:	611a      	str	r2, [r3, #16]
 8003866:	615a      	str	r2, [r3, #20]
 8003868:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800386a:	1d3b      	adds	r3, r7, #4
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	605a      	str	r2, [r3, #4]
 8003872:	609a      	str	r2, [r3, #8]
 8003874:	60da      	str	r2, [r3, #12]
 8003876:	611a      	str	r2, [r3, #16]
 8003878:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800387a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800387e:	f7ff f997 	bl	8002bb0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8003882:	2008      	movs	r0, #8
 8003884:	f7ff f97c 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  PD3   ------> USART2_CTS
  PD4   ------> USART2_RTS
  PD5   ------> USART2_TX
  PD6   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|Telm1_TX_Pin|Telm1_RX_Pin;
 8003888:	2378      	movs	r3, #120	@ 0x78
 800388a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800388c:	2302      	movs	r3, #2
 800388e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003890:	2303      	movs	r3, #3
 8003892:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003894:	2300      	movs	r3, #0
 8003896:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003898:	2300      	movs	r3, #0
 800389a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800389c:	2307      	movs	r3, #7
 800389e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038a0:	1d3b      	adds	r3, r7, #4
 80038a2:	4619      	mov	r1, r3
 80038a4:	4818      	ldr	r0, [pc, #96]	@ (8003908 <MX_USART2_UART_Init+0xb8>)
 80038a6:	f002 ff12 	bl	80066ce <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80038aa:	f7fe feb5 	bl	8002618 <__NVIC_GetPriorityGrouping>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2200      	movs	r2, #0
 80038b2:	2100      	movs	r1, #0
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7fe ff05 	bl	80026c4 <NVIC_EncodePriority>
 80038ba:	4603      	mov	r3, r0
 80038bc:	4619      	mov	r1, r3
 80038be:	2026      	movs	r0, #38	@ 0x26
 80038c0:	f7fe fed6 	bl	8002670 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 80038c4:	2026      	movs	r0, #38	@ 0x26
 80038c6:	f7fe feb5 	bl	8002634 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 57600;
 80038ca:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 80038ce:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80038d0:	2300      	movs	r3, #0
 80038d2:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80038d4:	2300      	movs	r3, #0
 80038d6:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80038d8:	2300      	movs	r3, #0
 80038da:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80038dc:	230c      	movs	r3, #12
 80038de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80038e0:	2300      	movs	r3, #0
 80038e2:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80038e4:	2300      	movs	r3, #0
 80038e6:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80038e8:	f107 031c 	add.w	r3, r7, #28
 80038ec:	4619      	mov	r1, r3
 80038ee:	4807      	ldr	r0, [pc, #28]	@ (800390c <MX_USART2_UART_Init+0xbc>)
 80038f0:	f003 feb6 	bl	8007660 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80038f4:	4805      	ldr	r0, [pc, #20]	@ (800390c <MX_USART2_UART_Init+0xbc>)
 80038f6:	f7ff f8df 	bl	8002ab8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80038fa:	4804      	ldr	r0, [pc, #16]	@ (800390c <MX_USART2_UART_Init+0xbc>)
 80038fc:	f7ff f8cc 	bl	8002a98 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003900:	bf00      	nop
 8003902:	3738      	adds	r7, #56	@ 0x38
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40020c00 	.word	0x40020c00
 800390c:	40004400 	.word	0x40004400

08003910 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b08e      	sub	sp, #56	@ 0x38
 8003914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003916:	f107 031c 	add.w	r3, r7, #28
 800391a:	2200      	movs	r2, #0
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	605a      	str	r2, [r3, #4]
 8003920:	609a      	str	r2, [r3, #8]
 8003922:	60da      	str	r2, [r3, #12]
 8003924:	611a      	str	r2, [r3, #16]
 8003926:	615a      	str	r2, [r3, #20]
 8003928:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800392a:	1d3b      	adds	r3, r7, #4
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	605a      	str	r2, [r3, #4]
 8003932:	609a      	str	r2, [r3, #8]
 8003934:	60da      	str	r2, [r3, #12]
 8003936:	611a      	str	r2, [r3, #16]
 8003938:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800393a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800393e:	f7ff f937 	bl	8002bb0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8003942:	2008      	movs	r0, #8
 8003944:	f7ff f91c 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  PD11   ------> USART3_CTS
  PD12   ------> USART3_RTS
  */
  GPIO_InitStruct.Pin = Telm2_TX_Pin|Telm2_RX_Pin|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8003948:	f44f 53d8 	mov.w	r3, #6912	@ 0x1b00
 800394c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800394e:	2302      	movs	r3, #2
 8003950:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003952:	2303      	movs	r3, #3
 8003954:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003956:	2300      	movs	r3, #0
 8003958:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800395a:	2300      	movs	r3, #0
 800395c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800395e:	2307      	movs	r3, #7
 8003960:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003962:	1d3b      	adds	r3, r7, #4
 8003964:	4619      	mov	r1, r3
 8003966:	4811      	ldr	r0, [pc, #68]	@ (80039ac <MX_USART3_UART_Init+0x9c>)
 8003968:	f002 feb1 	bl	80066ce <LL_GPIO_Init>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800396c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003970:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003972:	2300      	movs	r3, #0
 8003974:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003976:	2300      	movs	r3, #0
 8003978:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800397a:	2300      	movs	r3, #0
 800397c:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800397e:	230c      	movs	r3, #12
 8003980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003982:	2300      	movs	r3, #0
 8003984:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003986:	2300      	movs	r3, #0
 8003988:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 800398a:	f107 031c 	add.w	r3, r7, #28
 800398e:	4619      	mov	r1, r3
 8003990:	4807      	ldr	r0, [pc, #28]	@ (80039b0 <MX_USART3_UART_Init+0xa0>)
 8003992:	f003 fe65 	bl	8007660 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8003996:	4806      	ldr	r0, [pc, #24]	@ (80039b0 <MX_USART3_UART_Init+0xa0>)
 8003998:	f7ff f88e 	bl	8002ab8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 800399c:	4804      	ldr	r0, [pc, #16]	@ (80039b0 <MX_USART3_UART_Init+0xa0>)
 800399e:	f7ff f87b 	bl	8002a98 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80039a2:	bf00      	nop
 80039a4:	3738      	adds	r7, #56	@ 0x38
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	40020c00 	.word	0x40020c00
 80039b0:	40004800 	.word	0x40004800

080039b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b086      	sub	sp, #24
 80039b8:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ba:	463b      	mov	r3, r7
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	605a      	str	r2, [r3, #4]
 80039c2:	609a      	str	r2, [r3, #8]
 80039c4:	60da      	str	r2, [r3, #12]
 80039c6:	611a      	str	r2, [r3, #16]
 80039c8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 80039ca:	2010      	movs	r0, #16
 80039cc:	f7ff f8d8 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80039d0:	2080      	movs	r0, #128	@ 0x80
 80039d2:	f7ff f8d5 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80039d6:	2004      	movs	r0, #4
 80039d8:	f7ff f8d2 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80039dc:	2001      	movs	r0, #1
 80039de:	f7ff f8cf 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80039e2:	2002      	movs	r0, #2
 80039e4:	f7ff f8cc 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80039e8:	2008      	movs	r0, #8
 80039ea:	f7ff f8c9 	bl	8002b80 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOE, LED_BLUE_Pin|GYRO1_NSS_Pin|LED_RED_Pin|LED_YELLOW_Pin);
 80039ee:	2127      	movs	r1, #39	@ 0x27
 80039f0:	4815      	ldr	r0, [pc, #84]	@ (8003a48 <MX_GPIO_Init+0x94>)
 80039f2:	f7ff f8b6 	bl	8002b62 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPS1_SW_LED_GPIO_Port, GPS1_SW_LED_Pin);
 80039f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80039fa:	4814      	ldr	r0, [pc, #80]	@ (8003a4c <MX_GPIO_Init+0x98>)
 80039fc:	f7ff f8b1 	bl	8002b62 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LED_BLUE_Pin|GYRO1_NSS_Pin|LED_RED_Pin|LED_YELLOW_Pin;
 8003a00:	2327      	movs	r3, #39	@ 0x27
 8003a02:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003a04:	2301      	movs	r3, #1
 8003a06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a10:	2300      	movs	r3, #0
 8003a12:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a14:	463b      	mov	r3, r7
 8003a16:	4619      	mov	r1, r3
 8003a18:	480b      	ldr	r0, [pc, #44]	@ (8003a48 <MX_GPIO_Init+0x94>)
 8003a1a:	f002 fe58 	bl	80066ce <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GPS1_SW_LED_Pin;
 8003a1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a22:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003a24:	2301      	movs	r3, #1
 8003a26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a30:	2300      	movs	r3, #0
 8003a32:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPS1_SW_LED_GPIO_Port, &GPIO_InitStruct);
 8003a34:	463b      	mov	r3, r7
 8003a36:	4619      	mov	r1, r3
 8003a38:	4804      	ldr	r0, [pc, #16]	@ (8003a4c <MX_GPIO_Init+0x98>)
 8003a3a:	f002 fe48 	bl	80066ce <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003a3e:	bf00      	nop
 8003a40:	3718      	adds	r7, #24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	40021000 	.word	0x40021000
 8003a4c:	40020c00 	.word	0x40020c00

08003a50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a54:	b672      	cpsid	i
}
 8003a56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a58:	bf00      	nop
 8003a5a:	e7fd      	b.n	8003a58 <Error_Handler+0x8>

08003a5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a62:	2300      	movs	r3, #0
 8003a64:	607b      	str	r3, [r7, #4]
 8003a66:	4b10      	ldr	r3, [pc, #64]	@ (8003aa8 <HAL_MspInit+0x4c>)
 8003a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a6a:	4a0f      	ldr	r2, [pc, #60]	@ (8003aa8 <HAL_MspInit+0x4c>)
 8003a6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a70:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a72:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa8 <HAL_MspInit+0x4c>)
 8003a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a7a:	607b      	str	r3, [r7, #4]
 8003a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a7e:	2300      	movs	r3, #0
 8003a80:	603b      	str	r3, [r7, #0]
 8003a82:	4b09      	ldr	r3, [pc, #36]	@ (8003aa8 <HAL_MspInit+0x4c>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	4a08      	ldr	r2, [pc, #32]	@ (8003aa8 <HAL_MspInit+0x4c>)
 8003a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a8e:	4b06      	ldr	r3, [pc, #24]	@ (8003aa8 <HAL_MspInit+0x4c>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a96:	603b      	str	r3, [r7, #0]
 8003a98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40023800 	.word	0x40023800

08003aac <LL_TIM_ClearFlag_UPDATE>:
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f06f 0201 	mvn.w	r2, #1
 8003aba:	611a      	str	r2, [r3, #16]
}
 8003abc:	bf00      	nop
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d101      	bne.n	8003ae0 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003adc:	2301      	movs	r3, #1
 8003ade:	e000      	b.n	8003ae2 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <LL_USART_IsActiveFlag_RXNE>:
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0320 	and.w	r3, r3, #32
 8003afe:	2b20      	cmp	r3, #32
 8003b00:	bf0c      	ite	eq
 8003b02:	2301      	moveq	r3, #1
 8003b04:	2300      	movne	r3, #0
 8003b06:	b2db      	uxtb	r3, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <LL_USART_ClearFlag_RXNE>:
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f06f 0220 	mvn.w	r2, #32
 8003b22:	601a      	str	r2, [r3, #0]
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <LL_USART_ReceiveData8>:
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	b2db      	uxtb	r3, r3
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr

08003b4a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003b4e:	bf00      	nop
 8003b50:	e7fd      	b.n	8003b4e <NMI_Handler+0x4>

08003b52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b52:	b480      	push	{r7}
 8003b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b56:	bf00      	nop
 8003b58:	e7fd      	b.n	8003b56 <HardFault_Handler+0x4>

08003b5a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b5e:	bf00      	nop
 8003b60:	e7fd      	b.n	8003b5e <MemManage_Handler+0x4>

08003b62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b62:	b480      	push	{r7}
 8003b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b66:	bf00      	nop
 8003b68:	e7fd      	b.n	8003b66 <BusFault_Handler+0x4>

08003b6a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b6e:	bf00      	nop
 8003b70:	e7fd      	b.n	8003b6e <UsageFault_Handler+0x4>

08003b72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b72:	b480      	push	{r7}
 8003b74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b76:	bf00      	nop
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b84:	bf00      	nop
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr

08003b8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b92:	bf00      	nop
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ba0:	f000 f9bc 	bl	8003f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ba4:	bf00      	nop
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	if(LL_USART_IsActiveFlag_RXNE(USART1))
 8003bae:	480d      	ldr	r0, [pc, #52]	@ (8003be4 <USART1_IRQHandler+0x3c>)
 8003bb0:	f7ff ff9d 	bl	8003aee <LL_USART_IsActiveFlag_RXNE>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d010      	beq.n	8003bdc <USART1_IRQHandler+0x34>
	{
		LL_USART_ClearFlag_RXNE(USART1);
 8003bba:	480a      	ldr	r0, [pc, #40]	@ (8003be4 <USART1_IRQHandler+0x3c>)
 8003bbc:	f7ff ffaa 	bl	8003b14 <LL_USART_ClearFlag_RXNE>
		uint8_t uart1_rx_data = LL_USART_ReceiveData8(USART1);
 8003bc0:	4808      	ldr	r0, [pc, #32]	@ (8003be4 <USART1_IRQHandler+0x3c>)
 8003bc2:	f7ff ffb5 	bl	8003b30 <LL_USART_ReceiveData8>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	71fb      	strb	r3, [r7, #7]

		RC_rxFlag.half_using = 1;
 8003bca:	4a07      	ldr	r2, [pc, #28]	@ (8003be8 <USART1_IRQHandler+0x40>)
 8003bcc:	7813      	ldrb	r3, [r2, #0]
 8003bce:	f043 0302 	orr.w	r3, r3, #2
 8003bd2:	7013      	strb	r3, [r2, #0]

		// IRQ2 
		RC_reviceIRQ2(uart1_rx_data);
 8003bd4:	79fb      	ldrb	r3, [r7, #7]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7fe fa48 	bl	800206c <RC_reviceIRQ2>

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003bdc:	bf00      	nop
 8003bde:	3708      	adds	r7, #8
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40011000 	.word	0x40011000
 8003be8:	20000444 	.word	0x20000444

08003bec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	if(LL_USART_IsActiveFlag_RXNE(USART2))
 8003bf0:	480a      	ldr	r0, [pc, #40]	@ (8003c1c <USART2_IRQHandler+0x30>)
 8003bf2:	f7ff ff7c 	bl	8003aee <LL_USART_IsActiveFlag_RXNE>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d00c      	beq.n	8003c16 <USART2_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART2);
 8003bfc:	4807      	ldr	r0, [pc, #28]	@ (8003c1c <USART2_IRQHandler+0x30>)
 8003bfe:	f7ff ff89 	bl	8003b14 <LL_USART_ClearFlag_RXNE>

		uart2_rx_data = LL_USART_ReceiveData8(USART2);
 8003c02:	4806      	ldr	r0, [pc, #24]	@ (8003c1c <USART2_IRQHandler+0x30>)
 8003c04:	f7ff ff94 	bl	8003b30 <LL_USART_ReceiveData8>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	4b04      	ldr	r3, [pc, #16]	@ (8003c20 <USART2_IRQHandler+0x34>)
 8003c0e:	701a      	strb	r2, [r3, #0]
		uart2_rx_flag = 1;
 8003c10:	4b04      	ldr	r3, [pc, #16]	@ (8003c24 <USART2_IRQHandler+0x38>)
 8003c12:	2201      	movs	r2, #1
 8003c14:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003c16:	bf00      	nop
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	40004400 	.word	0x40004400
 8003c20:	200004cb 	.word	0x200004cb
 8003c24:	200004ca 	.word	0x200004ca

08003c28 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM13))
 8003c2c:	4807      	ldr	r0, [pc, #28]	@ (8003c4c <TIM8_UP_TIM13_IRQHandler+0x24>)
 8003c2e:	f7ff ff4b 	bl	8003ac8 <LL_TIM_IsActiveFlag_UPDATE>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d007      	beq.n	8003c48 <TIM8_UP_TIM13_IRQHandler+0x20>
	{
		LL_TIM_ClearFlag_UPDATE(TIM13);
 8003c38:	4804      	ldr	r0, [pc, #16]	@ (8003c4c <TIM8_UP_TIM13_IRQHandler+0x24>)
 8003c3a:	f7ff ff37 	bl	8003aac <LL_TIM_ClearFlag_UPDATE>
		system_time.time_boot_ms++;
 8003c3e:	4b04      	ldr	r3, [pc, #16]	@ (8003c50 <TIM8_UP_TIM13_IRQHandler+0x28>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	3301      	adds	r3, #1
 8003c44:	4a02      	ldr	r2, [pc, #8]	@ (8003c50 <TIM8_UP_TIM13_IRQHandler+0x28>)
 8003c46:	6093      	str	r3, [r2, #8]

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003c48:	bf00      	nop
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40001c00 	.word	0x40001c00
 8003c50:	2000044c 	.word	0x2000044c

08003c54 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003c54:	b5b0      	push	{r4, r5, r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM14))
 8003c58:	4809      	ldr	r0, [pc, #36]	@ (8003c80 <TIM8_TRG_COM_TIM14_IRQHandler+0x2c>)
 8003c5a:	f7ff ff35 	bl	8003ac8 <LL_TIM_IsActiveFlag_UPDATE>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00b      	beq.n	8003c7c <TIM8_TRG_COM_TIM14_IRQHandler+0x28>
	{
		LL_TIM_ClearFlag_UPDATE(TIM14);
 8003c64:	4806      	ldr	r0, [pc, #24]	@ (8003c80 <TIM8_TRG_COM_TIM14_IRQHandler+0x2c>)
 8003c66:	f7ff ff21 	bl	8003aac <LL_TIM_ClearFlag_UPDATE>
		system_time.time_unix_usec++;
 8003c6a:	4906      	ldr	r1, [pc, #24]	@ (8003c84 <TIM8_TRG_COM_TIM14_IRQHandler+0x30>)
 8003c6c:	680a      	ldr	r2, [r1, #0]
 8003c6e:	684b      	ldr	r3, [r1, #4]
 8003c70:	1c54      	adds	r4, r2, #1
 8003c72:	f143 0500 	adc.w	r5, r3, #0
 8003c76:	4b03      	ldr	r3, [pc, #12]	@ (8003c84 <TIM8_TRG_COM_TIM14_IRQHandler+0x30>)
 8003c78:	601c      	str	r4, [r3, #0]
 8003c7a:	605d      	str	r5, [r3, #4]

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003c7c:	bf00      	nop
 8003c7e:	bdb0      	pop	{r4, r5, r7, pc}
 8003c80:	40002000 	.word	0x40002000
 8003c84:	2000044c 	.word	0x2000044c

08003c88 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003c8c:	bf00      	nop
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
	...

08003c98 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003c9c:	4802      	ldr	r0, [pc, #8]	@ (8003ca8 <OTG_FS_IRQHandler+0x10>)
 8003c9e:	f000 fd73 	bl	8004788 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003ca2:	bf00      	nop
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	200019b4 	.word	0x200019b4

08003cac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return 1;
 8003cb0:	2301      	movs	r3, #1
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr

08003cbc <_kill>:

int _kill(int pid, int sig)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003cc6:	f008 fc23 	bl	800c510 <__errno>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2216      	movs	r2, #22
 8003cce:	601a      	str	r2, [r3, #0]
  return -1;
 8003cd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <_exit>:

void _exit (int status)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003ce4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7ff ffe7 	bl	8003cbc <_kill>
  while (1) {}    /* Make sure we hang here */
 8003cee:	bf00      	nop
 8003cf0:	e7fd      	b.n	8003cee <_exit+0x12>

08003cf2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b086      	sub	sp, #24
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	60f8      	str	r0, [r7, #12]
 8003cfa:	60b9      	str	r1, [r7, #8]
 8003cfc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cfe:	2300      	movs	r3, #0
 8003d00:	617b      	str	r3, [r7, #20]
 8003d02:	e00a      	b.n	8003d1a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d04:	f3af 8000 	nop.w
 8003d08:	4601      	mov	r1, r0
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	1c5a      	adds	r2, r3, #1
 8003d0e:	60ba      	str	r2, [r7, #8]
 8003d10:	b2ca      	uxtb	r2, r1
 8003d12:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	3301      	adds	r3, #1
 8003d18:	617b      	str	r3, [r7, #20]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	dbf0      	blt.n	8003d04 <_read+0x12>
  }

  return len;
 8003d22:	687b      	ldr	r3, [r7, #4]
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3718      	adds	r7, #24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <_close>:
  }
  return len;
}

int _close(int file)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003d34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d54:	605a      	str	r2, [r3, #4]
  return 0;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <_isatty>:

int _isatty(int file)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d6c:	2301      	movs	r3, #1
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b085      	sub	sp, #20
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	60f8      	str	r0, [r7, #12]
 8003d82:	60b9      	str	r1, [r7, #8]
 8003d84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3714      	adds	r7, #20
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d9c:	4a14      	ldr	r2, [pc, #80]	@ (8003df0 <_sbrk+0x5c>)
 8003d9e:	4b15      	ldr	r3, [pc, #84]	@ (8003df4 <_sbrk+0x60>)
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003da8:	4b13      	ldr	r3, [pc, #76]	@ (8003df8 <_sbrk+0x64>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d102      	bne.n	8003db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003db0:	4b11      	ldr	r3, [pc, #68]	@ (8003df8 <_sbrk+0x64>)
 8003db2:	4a12      	ldr	r2, [pc, #72]	@ (8003dfc <_sbrk+0x68>)
 8003db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003db6:	4b10      	ldr	r3, [pc, #64]	@ (8003df8 <_sbrk+0x64>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d207      	bcs.n	8003dd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003dc4:	f008 fba4 	bl	800c510 <__errno>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	220c      	movs	r2, #12
 8003dcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dce:	f04f 33ff 	mov.w	r3, #4294967295
 8003dd2:	e009      	b.n	8003de8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003dd4:	4b08      	ldr	r3, [pc, #32]	@ (8003df8 <_sbrk+0x64>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003dda:	4b07      	ldr	r3, [pc, #28]	@ (8003df8 <_sbrk+0x64>)
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4413      	add	r3, r2
 8003de2:	4a05      	ldr	r2, [pc, #20]	@ (8003df8 <_sbrk+0x64>)
 8003de4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003de6:	68fb      	ldr	r3, [r7, #12]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3718      	adds	r7, #24
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	20020000 	.word	0x20020000
 8003df4:	00000400 	.word	0x00000400
 8003df8:	200004cc 	.word	0x200004cc
 8003dfc:	20002208 	.word	0x20002208

08003e00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e04:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <SystemInit+0x20>)
 8003e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0a:	4a05      	ldr	r2, [pc, #20]	@ (8003e20 <SystemInit+0x20>)
 8003e0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e14:	bf00      	nop
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	e000ed00 	.word	0xe000ed00

08003e24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003e24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003e5c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003e28:	f7ff ffea 	bl	8003e00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e2c:	480c      	ldr	r0, [pc, #48]	@ (8003e60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003e2e:	490d      	ldr	r1, [pc, #52]	@ (8003e64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003e30:	4a0d      	ldr	r2, [pc, #52]	@ (8003e68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003e32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e34:	e002      	b.n	8003e3c <LoopCopyDataInit>

08003e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e3a:	3304      	adds	r3, #4

08003e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e40:	d3f9      	bcc.n	8003e36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e42:	4a0a      	ldr	r2, [pc, #40]	@ (8003e6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003e44:	4c0a      	ldr	r4, [pc, #40]	@ (8003e70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e48:	e001      	b.n	8003e4e <LoopFillZerobss>

08003e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e4c:	3204      	adds	r2, #4

08003e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e50:	d3fb      	bcc.n	8003e4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e52:	f008 fb63 	bl	800c51c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e56:	f7fe fef1 	bl	8002c3c <main>
  bx  lr    
 8003e5a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003e5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e64:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 8003e68:	0800e524 	.word	0x0800e524
  ldr r2, =_sbss
 8003e6c:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 8003e70:	20002204 	.word	0x20002204

08003e74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e74:	e7fe      	b.n	8003e74 <ADC_IRQHandler>
	...

08003e78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003eb8 <HAL_Init+0x40>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a0d      	ldr	r2, [pc, #52]	@ (8003eb8 <HAL_Init+0x40>)
 8003e82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e88:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb8 <HAL_Init+0x40>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb8 <HAL_Init+0x40>)
 8003e8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e94:	4b08      	ldr	r3, [pc, #32]	@ (8003eb8 <HAL_Init+0x40>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a07      	ldr	r2, [pc, #28]	@ (8003eb8 <HAL_Init+0x40>)
 8003e9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ea0:	2003      	movs	r0, #3
 8003ea2:	f000 f94f 	bl	8004144 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ea6:	200f      	movs	r0, #15
 8003ea8:	f000 f808 	bl	8003ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003eac:	f7ff fdd6 	bl	8003a5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	40023c00 	.word	0x40023c00

08003ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ec4:	4b12      	ldr	r3, [pc, #72]	@ (8003f10 <HAL_InitTick+0x54>)
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	4b12      	ldr	r3, [pc, #72]	@ (8003f14 <HAL_InitTick+0x58>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	4619      	mov	r1, r3
 8003ece:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 f967 	bl	80041ae <HAL_SYSTICK_Config>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e00e      	b.n	8003f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2b0f      	cmp	r3, #15
 8003eee:	d80a      	bhi.n	8003f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	6879      	ldr	r1, [r7, #4]
 8003ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef8:	f000 f92f 	bl	800415a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003efc:	4a06      	ldr	r2, [pc, #24]	@ (8003f18 <HAL_InitTick+0x5c>)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
 8003f04:	e000      	b.n	8003f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	20000000 	.word	0x20000000
 8003f14:	20000008 	.word	0x20000008
 8003f18:	20000004 	.word	0x20000004

08003f1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f20:	4b06      	ldr	r3, [pc, #24]	@ (8003f3c <HAL_IncTick+0x20>)
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	461a      	mov	r2, r3
 8003f26:	4b06      	ldr	r3, [pc, #24]	@ (8003f40 <HAL_IncTick+0x24>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4413      	add	r3, r2
 8003f2c:	4a04      	ldr	r2, [pc, #16]	@ (8003f40 <HAL_IncTick+0x24>)
 8003f2e:	6013      	str	r3, [r2, #0]
}
 8003f30:	bf00      	nop
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	20000008 	.word	0x20000008
 8003f40:	200004d0 	.word	0x200004d0

08003f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0
  return uwTick;
 8003f48:	4b03      	ldr	r3, [pc, #12]	@ (8003f58 <HAL_GetTick+0x14>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	200004d0 	.word	0x200004d0

08003f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f64:	f7ff ffee 	bl	8003f44 <HAL_GetTick>
 8003f68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f74:	d005      	beq.n	8003f82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f76:	4b0a      	ldr	r3, [pc, #40]	@ (8003fa0 <HAL_Delay+0x44>)
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	4413      	add	r3, r2
 8003f80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f82:	bf00      	nop
 8003f84:	f7ff ffde 	bl	8003f44 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d8f7      	bhi.n	8003f84 <HAL_Delay+0x28>
  {
  }
}
 8003f94:	bf00      	nop
 8003f96:	bf00      	nop
 8003f98:	3710      	adds	r7, #16
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	20000008 	.word	0x20000008

08003fa4 <__NVIC_SetPriorityGrouping>:
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fba:	68ba      	ldr	r2, [r7, #8]
 8003fbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fd6:	4a04      	ldr	r2, [pc, #16]	@ (8003fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	60d3      	str	r3, [r2, #12]
}
 8003fdc:	bf00      	nop
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	e000ed00 	.word	0xe000ed00

08003fec <__NVIC_GetPriorityGrouping>:
{
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ff0:	4b04      	ldr	r3, [pc, #16]	@ (8004004 <__NVIC_GetPriorityGrouping+0x18>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	0a1b      	lsrs	r3, r3, #8
 8003ff6:	f003 0307 	and.w	r3, r3, #7
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	e000ed00 	.word	0xe000ed00

08004008 <__NVIC_EnableIRQ>:
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004016:	2b00      	cmp	r3, #0
 8004018:	db0b      	blt.n	8004032 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800401a:	79fb      	ldrb	r3, [r7, #7]
 800401c:	f003 021f 	and.w	r2, r3, #31
 8004020:	4907      	ldr	r1, [pc, #28]	@ (8004040 <__NVIC_EnableIRQ+0x38>)
 8004022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004026:	095b      	lsrs	r3, r3, #5
 8004028:	2001      	movs	r0, #1
 800402a:	fa00 f202 	lsl.w	r2, r0, r2
 800402e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004032:	bf00      	nop
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	e000e100 	.word	0xe000e100

08004044 <__NVIC_SetPriority>:
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	6039      	str	r1, [r7, #0]
 800404e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004054:	2b00      	cmp	r3, #0
 8004056:	db0a      	blt.n	800406e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	b2da      	uxtb	r2, r3
 800405c:	490c      	ldr	r1, [pc, #48]	@ (8004090 <__NVIC_SetPriority+0x4c>)
 800405e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004062:	0112      	lsls	r2, r2, #4
 8004064:	b2d2      	uxtb	r2, r2
 8004066:	440b      	add	r3, r1
 8004068:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800406c:	e00a      	b.n	8004084 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	b2da      	uxtb	r2, r3
 8004072:	4908      	ldr	r1, [pc, #32]	@ (8004094 <__NVIC_SetPriority+0x50>)
 8004074:	79fb      	ldrb	r3, [r7, #7]
 8004076:	f003 030f 	and.w	r3, r3, #15
 800407a:	3b04      	subs	r3, #4
 800407c:	0112      	lsls	r2, r2, #4
 800407e:	b2d2      	uxtb	r2, r2
 8004080:	440b      	add	r3, r1
 8004082:	761a      	strb	r2, [r3, #24]
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr
 8004090:	e000e100 	.word	0xe000e100
 8004094:	e000ed00 	.word	0xe000ed00

08004098 <NVIC_EncodePriority>:
{
 8004098:	b480      	push	{r7}
 800409a:	b089      	sub	sp, #36	@ 0x24
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	f1c3 0307 	rsb	r3, r3, #7
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	bf28      	it	cs
 80040b6:	2304      	movcs	r3, #4
 80040b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	3304      	adds	r3, #4
 80040be:	2b06      	cmp	r3, #6
 80040c0:	d902      	bls.n	80040c8 <NVIC_EncodePriority+0x30>
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	3b03      	subs	r3, #3
 80040c6:	e000      	b.n	80040ca <NVIC_EncodePriority+0x32>
 80040c8:	2300      	movs	r3, #0
 80040ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040cc:	f04f 32ff 	mov.w	r2, #4294967295
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	fa02 f303 	lsl.w	r3, r2, r3
 80040d6:	43da      	mvns	r2, r3
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	401a      	ands	r2, r3
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040e0:	f04f 31ff 	mov.w	r1, #4294967295
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ea:	43d9      	mvns	r1, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f0:	4313      	orrs	r3, r2
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3724      	adds	r7, #36	@ 0x24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
	...

08004100 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3b01      	subs	r3, #1
 800410c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004110:	d301      	bcc.n	8004116 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004112:	2301      	movs	r3, #1
 8004114:	e00f      	b.n	8004136 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004116:	4a0a      	ldr	r2, [pc, #40]	@ (8004140 <SysTick_Config+0x40>)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	3b01      	subs	r3, #1
 800411c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800411e:	210f      	movs	r1, #15
 8004120:	f04f 30ff 	mov.w	r0, #4294967295
 8004124:	f7ff ff8e 	bl	8004044 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004128:	4b05      	ldr	r3, [pc, #20]	@ (8004140 <SysTick_Config+0x40>)
 800412a:	2200      	movs	r2, #0
 800412c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800412e:	4b04      	ldr	r3, [pc, #16]	@ (8004140 <SysTick_Config+0x40>)
 8004130:	2207      	movs	r2, #7
 8004132:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	e000e010 	.word	0xe000e010

08004144 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff ff29 	bl	8003fa4 <__NVIC_SetPriorityGrouping>
}
 8004152:	bf00      	nop
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800415a:	b580      	push	{r7, lr}
 800415c:	b086      	sub	sp, #24
 800415e:	af00      	add	r7, sp, #0
 8004160:	4603      	mov	r3, r0
 8004162:	60b9      	str	r1, [r7, #8]
 8004164:	607a      	str	r2, [r7, #4]
 8004166:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004168:	2300      	movs	r3, #0
 800416a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800416c:	f7ff ff3e 	bl	8003fec <__NVIC_GetPriorityGrouping>
 8004170:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	68b9      	ldr	r1, [r7, #8]
 8004176:	6978      	ldr	r0, [r7, #20]
 8004178:	f7ff ff8e 	bl	8004098 <NVIC_EncodePriority>
 800417c:	4602      	mov	r2, r0
 800417e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004182:	4611      	mov	r1, r2
 8004184:	4618      	mov	r0, r3
 8004186:	f7ff ff5d 	bl	8004044 <__NVIC_SetPriority>
}
 800418a:	bf00      	nop
 800418c:	3718      	adds	r7, #24
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b082      	sub	sp, #8
 8004196:	af00      	add	r7, sp, #0
 8004198:	4603      	mov	r3, r0
 800419a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800419c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7ff ff31 	bl	8004008 <__NVIC_EnableIRQ>
}
 80041a6:	bf00      	nop
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b082      	sub	sp, #8
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7ff ffa2 	bl	8004100 <SysTick_Config>
 80041bc:	4603      	mov	r3, r0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b089      	sub	sp, #36	@ 0x24
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041d2:	2300      	movs	r3, #0
 80041d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041d6:	2300      	movs	r3, #0
 80041d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041da:	2300      	movs	r3, #0
 80041dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041de:	2300      	movs	r3, #0
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	e16b      	b.n	80044bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041e4:	2201      	movs	r2, #1
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	4013      	ands	r3, r2
 80041f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	f040 815a 	bne.w	80044b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	2b01      	cmp	r3, #1
 800420c:	d005      	beq.n	800421a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004216:	2b02      	cmp	r3, #2
 8004218:	d130      	bne.n	800427c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	2203      	movs	r2, #3
 8004226:	fa02 f303 	lsl.w	r3, r2, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	4013      	ands	r3, r2
 8004230:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	4313      	orrs	r3, r2
 8004242:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	69ba      	ldr	r2, [r7, #24]
 8004248:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004250:	2201      	movs	r2, #1
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	43db      	mvns	r3, r3
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	4013      	ands	r3, r2
 800425e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	091b      	lsrs	r3, r3, #4
 8004266:	f003 0201 	and.w	r2, r3, #1
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4313      	orrs	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f003 0303 	and.w	r3, r3, #3
 8004284:	2b03      	cmp	r3, #3
 8004286:	d017      	beq.n	80042b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	2203      	movs	r2, #3
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	43db      	mvns	r3, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4013      	ands	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d123      	bne.n	800430c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	08da      	lsrs	r2, r3, #3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3208      	adds	r2, #8
 80042cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	f003 0307 	and.w	r3, r3, #7
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	220f      	movs	r2, #15
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	43db      	mvns	r3, r3
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	4013      	ands	r3, r2
 80042e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	691a      	ldr	r2, [r3, #16]
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	f003 0307 	and.w	r3, r3, #7
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	08da      	lsrs	r2, r3, #3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	3208      	adds	r2, #8
 8004306:	69b9      	ldr	r1, [r7, #24]
 8004308:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	2203      	movs	r2, #3
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	43db      	mvns	r3, r3
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	4013      	ands	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f003 0203 	and.w	r2, r3, #3
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	fa02 f303 	lsl.w	r3, r2, r3
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	4313      	orrs	r3, r2
 8004338:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	69ba      	ldr	r2, [r7, #24]
 800433e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004348:	2b00      	cmp	r3, #0
 800434a:	f000 80b4 	beq.w	80044b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800434e:	2300      	movs	r3, #0
 8004350:	60fb      	str	r3, [r7, #12]
 8004352:	4b60      	ldr	r3, [pc, #384]	@ (80044d4 <HAL_GPIO_Init+0x30c>)
 8004354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004356:	4a5f      	ldr	r2, [pc, #380]	@ (80044d4 <HAL_GPIO_Init+0x30c>)
 8004358:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800435c:	6453      	str	r3, [r2, #68]	@ 0x44
 800435e:	4b5d      	ldr	r3, [pc, #372]	@ (80044d4 <HAL_GPIO_Init+0x30c>)
 8004360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004366:	60fb      	str	r3, [r7, #12]
 8004368:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800436a:	4a5b      	ldr	r2, [pc, #364]	@ (80044d8 <HAL_GPIO_Init+0x310>)
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	089b      	lsrs	r3, r3, #2
 8004370:	3302      	adds	r3, #2
 8004372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004376:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	f003 0303 	and.w	r3, r3, #3
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	220f      	movs	r2, #15
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	43db      	mvns	r3, r3
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	4013      	ands	r3, r2
 800438c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a52      	ldr	r2, [pc, #328]	@ (80044dc <HAL_GPIO_Init+0x314>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d02b      	beq.n	80043ee <HAL_GPIO_Init+0x226>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a51      	ldr	r2, [pc, #324]	@ (80044e0 <HAL_GPIO_Init+0x318>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d025      	beq.n	80043ea <HAL_GPIO_Init+0x222>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a50      	ldr	r2, [pc, #320]	@ (80044e4 <HAL_GPIO_Init+0x31c>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d01f      	beq.n	80043e6 <HAL_GPIO_Init+0x21e>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a4f      	ldr	r2, [pc, #316]	@ (80044e8 <HAL_GPIO_Init+0x320>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d019      	beq.n	80043e2 <HAL_GPIO_Init+0x21a>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a4e      	ldr	r2, [pc, #312]	@ (80044ec <HAL_GPIO_Init+0x324>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d013      	beq.n	80043de <HAL_GPIO_Init+0x216>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a4d      	ldr	r2, [pc, #308]	@ (80044f0 <HAL_GPIO_Init+0x328>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d00d      	beq.n	80043da <HAL_GPIO_Init+0x212>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a4c      	ldr	r2, [pc, #304]	@ (80044f4 <HAL_GPIO_Init+0x32c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d007      	beq.n	80043d6 <HAL_GPIO_Init+0x20e>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a4b      	ldr	r2, [pc, #300]	@ (80044f8 <HAL_GPIO_Init+0x330>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d101      	bne.n	80043d2 <HAL_GPIO_Init+0x20a>
 80043ce:	2307      	movs	r3, #7
 80043d0:	e00e      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043d2:	2308      	movs	r3, #8
 80043d4:	e00c      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043d6:	2306      	movs	r3, #6
 80043d8:	e00a      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043da:	2305      	movs	r3, #5
 80043dc:	e008      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043de:	2304      	movs	r3, #4
 80043e0:	e006      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043e2:	2303      	movs	r3, #3
 80043e4:	e004      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043e6:	2302      	movs	r3, #2
 80043e8:	e002      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043ea:	2301      	movs	r3, #1
 80043ec:	e000      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043ee:	2300      	movs	r3, #0
 80043f0:	69fa      	ldr	r2, [r7, #28]
 80043f2:	f002 0203 	and.w	r2, r2, #3
 80043f6:	0092      	lsls	r2, r2, #2
 80043f8:	4093      	lsls	r3, r2
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004400:	4935      	ldr	r1, [pc, #212]	@ (80044d8 <HAL_GPIO_Init+0x310>)
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	089b      	lsrs	r3, r3, #2
 8004406:	3302      	adds	r3, #2
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800440e:	4b3b      	ldr	r3, [pc, #236]	@ (80044fc <HAL_GPIO_Init+0x334>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	43db      	mvns	r3, r3
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	4013      	ands	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	4313      	orrs	r3, r2
 8004430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004432:	4a32      	ldr	r2, [pc, #200]	@ (80044fc <HAL_GPIO_Init+0x334>)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004438:	4b30      	ldr	r3, [pc, #192]	@ (80044fc <HAL_GPIO_Init+0x334>)
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	43db      	mvns	r3, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4313      	orrs	r3, r2
 800445a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800445c:	4a27      	ldr	r2, [pc, #156]	@ (80044fc <HAL_GPIO_Init+0x334>)
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004462:	4b26      	ldr	r3, [pc, #152]	@ (80044fc <HAL_GPIO_Init+0x334>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	43db      	mvns	r3, r3
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	4013      	ands	r3, r2
 8004470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	4313      	orrs	r3, r2
 8004484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004486:	4a1d      	ldr	r2, [pc, #116]	@ (80044fc <HAL_GPIO_Init+0x334>)
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800448c:	4b1b      	ldr	r3, [pc, #108]	@ (80044fc <HAL_GPIO_Init+0x334>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	43db      	mvns	r3, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	4013      	ands	r3, r2
 800449a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044b0:	4a12      	ldr	r2, [pc, #72]	@ (80044fc <HAL_GPIO_Init+0x334>)
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	3301      	adds	r3, #1
 80044ba:	61fb      	str	r3, [r7, #28]
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	2b0f      	cmp	r3, #15
 80044c0:	f67f ae90 	bls.w	80041e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	3724      	adds	r7, #36	@ 0x24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	40023800 	.word	0x40023800
 80044d8:	40013800 	.word	0x40013800
 80044dc:	40020000 	.word	0x40020000
 80044e0:	40020400 	.word	0x40020400
 80044e4:	40020800 	.word	0x40020800
 80044e8:	40020c00 	.word	0x40020c00
 80044ec:	40021000 	.word	0x40021000
 80044f0:	40021400 	.word	0x40021400
 80044f4:	40021800 	.word	0x40021800
 80044f8:	40021c00 	.word	0x40021c00
 80044fc:	40013c00 	.word	0x40013c00

08004500 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af02      	add	r7, sp, #8
 8004506:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e101      	b.n	8004716 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d106      	bne.n	8004532 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f006 fe37 	bl	800b1a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2203      	movs	r2, #3
 8004536:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004540:	d102      	bne.n	8004548 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f003 fa1e 	bl	800798e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	7c1a      	ldrb	r2, [r3, #16]
 800455a:	f88d 2000 	strb.w	r2, [sp]
 800455e:	3304      	adds	r3, #4
 8004560:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004562:	f003 f8fd 	bl	8007760 <USB_CoreInit>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e0ce      	b.n	8004716 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2100      	movs	r1, #0
 800457e:	4618      	mov	r0, r3
 8004580:	f003 fa16 	bl	80079b0 <USB_SetCurrentMode>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d005      	beq.n	8004596 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2202      	movs	r2, #2
 800458e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e0bf      	b.n	8004716 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004596:	2300      	movs	r3, #0
 8004598:	73fb      	strb	r3, [r7, #15]
 800459a:	e04a      	b.n	8004632 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800459c:	7bfa      	ldrb	r2, [r7, #15]
 800459e:	6879      	ldr	r1, [r7, #4]
 80045a0:	4613      	mov	r3, r2
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	4413      	add	r3, r2
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	440b      	add	r3, r1
 80045aa:	3315      	adds	r3, #21
 80045ac:	2201      	movs	r2, #1
 80045ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80045b0:	7bfa      	ldrb	r2, [r7, #15]
 80045b2:	6879      	ldr	r1, [r7, #4]
 80045b4:	4613      	mov	r3, r2
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	4413      	add	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	440b      	add	r3, r1
 80045be:	3314      	adds	r3, #20
 80045c0:	7bfa      	ldrb	r2, [r7, #15]
 80045c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80045c4:	7bfa      	ldrb	r2, [r7, #15]
 80045c6:	7bfb      	ldrb	r3, [r7, #15]
 80045c8:	b298      	uxth	r0, r3
 80045ca:	6879      	ldr	r1, [r7, #4]
 80045cc:	4613      	mov	r3, r2
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	4413      	add	r3, r2
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	440b      	add	r3, r1
 80045d6:	332e      	adds	r3, #46	@ 0x2e
 80045d8:	4602      	mov	r2, r0
 80045da:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80045dc:	7bfa      	ldrb	r2, [r7, #15]
 80045de:	6879      	ldr	r1, [r7, #4]
 80045e0:	4613      	mov	r3, r2
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	4413      	add	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	440b      	add	r3, r1
 80045ea:	3318      	adds	r3, #24
 80045ec:	2200      	movs	r2, #0
 80045ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80045f0:	7bfa      	ldrb	r2, [r7, #15]
 80045f2:	6879      	ldr	r1, [r7, #4]
 80045f4:	4613      	mov	r3, r2
 80045f6:	00db      	lsls	r3, r3, #3
 80045f8:	4413      	add	r3, r2
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	440b      	add	r3, r1
 80045fe:	331c      	adds	r3, #28
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004604:	7bfa      	ldrb	r2, [r7, #15]
 8004606:	6879      	ldr	r1, [r7, #4]
 8004608:	4613      	mov	r3, r2
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	4413      	add	r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	440b      	add	r3, r1
 8004612:	3320      	adds	r3, #32
 8004614:	2200      	movs	r2, #0
 8004616:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004618:	7bfa      	ldrb	r2, [r7, #15]
 800461a:	6879      	ldr	r1, [r7, #4]
 800461c:	4613      	mov	r3, r2
 800461e:	00db      	lsls	r3, r3, #3
 8004620:	4413      	add	r3, r2
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	440b      	add	r3, r1
 8004626:	3324      	adds	r3, #36	@ 0x24
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800462c:	7bfb      	ldrb	r3, [r7, #15]
 800462e:	3301      	adds	r3, #1
 8004630:	73fb      	strb	r3, [r7, #15]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	791b      	ldrb	r3, [r3, #4]
 8004636:	7bfa      	ldrb	r2, [r7, #15]
 8004638:	429a      	cmp	r2, r3
 800463a:	d3af      	bcc.n	800459c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800463c:	2300      	movs	r3, #0
 800463e:	73fb      	strb	r3, [r7, #15]
 8004640:	e044      	b.n	80046cc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004642:	7bfa      	ldrb	r2, [r7, #15]
 8004644:	6879      	ldr	r1, [r7, #4]
 8004646:	4613      	mov	r3, r2
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	4413      	add	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	440b      	add	r3, r1
 8004650:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004654:	2200      	movs	r2, #0
 8004656:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004658:	7bfa      	ldrb	r2, [r7, #15]
 800465a:	6879      	ldr	r1, [r7, #4]
 800465c:	4613      	mov	r3, r2
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4413      	add	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	440b      	add	r3, r1
 8004666:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800466a:	7bfa      	ldrb	r2, [r7, #15]
 800466c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800466e:	7bfa      	ldrb	r2, [r7, #15]
 8004670:	6879      	ldr	r1, [r7, #4]
 8004672:	4613      	mov	r3, r2
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	4413      	add	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	440b      	add	r3, r1
 800467c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004680:	2200      	movs	r2, #0
 8004682:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004684:	7bfa      	ldrb	r2, [r7, #15]
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	4613      	mov	r3, r2
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	4413      	add	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004696:	2200      	movs	r2, #0
 8004698:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800469a:	7bfa      	ldrb	r2, [r7, #15]
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	4613      	mov	r3, r2
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	440b      	add	r3, r1
 80046a8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80046b0:	7bfa      	ldrb	r2, [r7, #15]
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	4613      	mov	r3, r2
 80046b6:	00db      	lsls	r3, r3, #3
 80046b8:	4413      	add	r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	440b      	add	r3, r1
 80046be:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80046c2:	2200      	movs	r2, #0
 80046c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
 80046c8:	3301      	adds	r3, #1
 80046ca:	73fb      	strb	r3, [r7, #15]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	791b      	ldrb	r3, [r3, #4]
 80046d0:	7bfa      	ldrb	r2, [r7, #15]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d3b5      	bcc.n	8004642 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6818      	ldr	r0, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	7c1a      	ldrb	r2, [r3, #16]
 80046de:	f88d 2000 	strb.w	r2, [sp]
 80046e2:	3304      	adds	r3, #4
 80046e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046e6:	f003 f9af 	bl	8007a48 <USB_DevInit>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d005      	beq.n	80046fc <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2202      	movs	r2, #2
 80046f4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e00c      	b.n	8004716 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4618      	mov	r0, r3
 8004710:	f004 f9f9 	bl	8008b06 <USB_DevDisconnect>

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3710      	adds	r7, #16
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b084      	sub	sp, #16
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004732:	2b01      	cmp	r3, #1
 8004734:	d101      	bne.n	800473a <HAL_PCD_Start+0x1c>
 8004736:	2302      	movs	r3, #2
 8004738:	e022      	b.n	8004780 <HAL_PCD_Start+0x62>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800474a:	2b00      	cmp	r3, #0
 800474c:	d009      	beq.n	8004762 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004752:	2b01      	cmp	r3, #1
 8004754:	d105      	bne.n	8004762 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800475a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4618      	mov	r0, r3
 8004768:	f003 f900 	bl	800796c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4618      	mov	r0, r3
 8004772:	f004 f9a7 	bl	8008ac4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004788:	b590      	push	{r4, r7, lr}
 800478a:	b08d      	sub	sp, #52	@ 0x34
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004796:	6a3b      	ldr	r3, [r7, #32]
 8004798:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4618      	mov	r0, r3
 80047a0:	f004 fa65 	bl	8008c6e <USB_GetMode>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f040 848c 	bne.w	80050c4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4618      	mov	r0, r3
 80047b2:	f004 f9c9 	bl	8008b48 <USB_ReadInterrupts>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 8482 	beq.w	80050c2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	0a1b      	lsrs	r3, r3, #8
 80047c8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f004 f9b6 	bl	8008b48 <USB_ReadInterrupts>
 80047dc:	4603      	mov	r3, r0
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d107      	bne.n	80047f6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	695a      	ldr	r2, [r3, #20]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f002 0202 	and.w	r2, r2, #2
 80047f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f004 f9a4 	bl	8008b48 <USB_ReadInterrupts>
 8004800:	4603      	mov	r3, r0
 8004802:	f003 0310 	and.w	r3, r3, #16
 8004806:	2b10      	cmp	r3, #16
 8004808:	d161      	bne.n	80048ce <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	699a      	ldr	r2, [r3, #24]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 0210 	bic.w	r2, r2, #16
 8004818:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800481a:	6a3b      	ldr	r3, [r7, #32]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	f003 020f 	and.w	r2, r3, #15
 8004826:	4613      	mov	r3, r2
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	4413      	add	r3, r2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	4413      	add	r3, r2
 8004836:	3304      	adds	r3, #4
 8004838:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004840:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004844:	d124      	bne.n	8004890 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800484c:	4013      	ands	r3, r2
 800484e:	2b00      	cmp	r3, #0
 8004850:	d035      	beq.n	80048be <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	091b      	lsrs	r3, r3, #4
 800485a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800485c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004860:	b29b      	uxth	r3, r3
 8004862:	461a      	mov	r2, r3
 8004864:	6a38      	ldr	r0, [r7, #32]
 8004866:	f003 ffdb 	bl	8008820 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	68da      	ldr	r2, [r3, #12]
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	091b      	lsrs	r3, r3, #4
 8004872:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004876:	441a      	add	r2, r3
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	695a      	ldr	r2, [r3, #20]
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	091b      	lsrs	r3, r3, #4
 8004884:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004888:	441a      	add	r2, r3
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	615a      	str	r2, [r3, #20]
 800488e:	e016      	b.n	80048be <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004896:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800489a:	d110      	bne.n	80048be <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80048a2:	2208      	movs	r2, #8
 80048a4:	4619      	mov	r1, r3
 80048a6:	6a38      	ldr	r0, [r7, #32]
 80048a8:	f003 ffba 	bl	8008820 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	695a      	ldr	r2, [r3, #20]
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	091b      	lsrs	r3, r3, #4
 80048b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048b8:	441a      	add	r2, r3
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	699a      	ldr	r2, [r3, #24]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f042 0210 	orr.w	r2, r2, #16
 80048cc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f004 f938 	bl	8008b48 <USB_ReadInterrupts>
 80048d8:	4603      	mov	r3, r0
 80048da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80048e2:	f040 80a7 	bne.w	8004a34 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80048e6:	2300      	movs	r3, #0
 80048e8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f004 f93d 	bl	8008b6e <USB_ReadDevAllOutEpInterrupt>
 80048f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80048f6:	e099      	b.n	8004a2c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80048f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f000 808e 	beq.w	8004a20 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800490a:	b2d2      	uxtb	r2, r2
 800490c:	4611      	mov	r1, r2
 800490e:	4618      	mov	r0, r3
 8004910:	f004 f961 	bl	8008bd6 <USB_ReadDevOutEPInterrupt>
 8004914:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	f003 0301 	and.w	r3, r3, #1
 800491c:	2b00      	cmp	r3, #0
 800491e:	d00c      	beq.n	800493a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004922:	015a      	lsls	r2, r3, #5
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	4413      	add	r3, r2
 8004928:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800492c:	461a      	mov	r2, r3
 800492e:	2301      	movs	r3, #1
 8004930:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004932:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 fea3 	bl	8005680 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	f003 0308 	and.w	r3, r3, #8
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00c      	beq.n	800495e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	4413      	add	r3, r2
 800494c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004950:	461a      	mov	r2, r3
 8004952:	2308      	movs	r3, #8
 8004954:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004956:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 ff79 	bl	8005850 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	f003 0310 	and.w	r3, r3, #16
 8004964:	2b00      	cmp	r3, #0
 8004966:	d008      	beq.n	800497a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496a:	015a      	lsls	r2, r3, #5
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	4413      	add	r3, r2
 8004970:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004974:	461a      	mov	r2, r3
 8004976:	2310      	movs	r3, #16
 8004978:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d030      	beq.n	80049e6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004984:	6a3b      	ldr	r3, [r7, #32]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800498c:	2b80      	cmp	r3, #128	@ 0x80
 800498e:	d109      	bne.n	80049a4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	69fa      	ldr	r2, [r7, #28]
 800499a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800499e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80049a2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80049a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049a6:	4613      	mov	r3, r2
 80049a8:	00db      	lsls	r3, r3, #3
 80049aa:	4413      	add	r3, r2
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	4413      	add	r3, r2
 80049b6:	3304      	adds	r3, #4
 80049b8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	78db      	ldrb	r3, [r3, #3]
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d108      	bne.n	80049d4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	2200      	movs	r2, #0
 80049c6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80049c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	4619      	mov	r1, r3
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f006 fcec 	bl	800b3ac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80049d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049e0:	461a      	mov	r2, r3
 80049e2:	2302      	movs	r3, #2
 80049e4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f003 0320 	and.w	r3, r3, #32
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d008      	beq.n	8004a02 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80049f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f2:	015a      	lsls	r2, r3, #5
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	4413      	add	r3, r2
 80049f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049fc:	461a      	mov	r2, r3
 80049fe:	2320      	movs	r3, #32
 8004a00:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d009      	beq.n	8004a20 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0e:	015a      	lsls	r2, r3, #5
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	4413      	add	r3, r2
 8004a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a18:	461a      	mov	r2, r3
 8004a1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004a1e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a22:	3301      	adds	r3, #1
 8004a24:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a28:	085b      	lsrs	r3, r3, #1
 8004a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f47f af62 	bne.w	80048f8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f004 f885 	bl	8008b48 <USB_ReadInterrupts>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a48:	f040 80db 	bne.w	8004c02 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4618      	mov	r0, r3
 8004a52:	f004 f8a6 	bl	8008ba2 <USB_ReadDevAllInEpInterrupt>
 8004a56:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004a5c:	e0cd      	b.n	8004bfa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f000 80c2 	beq.w	8004bee <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a70:	b2d2      	uxtb	r2, r2
 8004a72:	4611      	mov	r1, r2
 8004a74:	4618      	mov	r0, r3
 8004a76:	f004 f8cc 	bl	8008c12 <USB_ReadDevInEPInterrupt>
 8004a7a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d057      	beq.n	8004b36 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	f003 030f 	and.w	r3, r3, #15
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a92:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	43db      	mvns	r3, r3
 8004aa0:	69f9      	ldr	r1, [r7, #28]
 8004aa2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aac:	015a      	lsls	r2, r3, #5
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	2301      	movs	r3, #1
 8004aba:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	799b      	ldrb	r3, [r3, #6]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d132      	bne.n	8004b2a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004ac4:	6879      	ldr	r1, [r7, #4]
 8004ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac8:	4613      	mov	r3, r2
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	3320      	adds	r3, #32
 8004ad4:	6819      	ldr	r1, [r3, #0]
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ada:	4613      	mov	r3, r2
 8004adc:	00db      	lsls	r3, r3, #3
 8004ade:	4413      	add	r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	4403      	add	r3, r0
 8004ae4:	331c      	adds	r3, #28
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4419      	add	r1, r3
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aee:	4613      	mov	r3, r2
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	4413      	add	r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	4403      	add	r3, r0
 8004af8:	3320      	adds	r3, #32
 8004afa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d113      	bne.n	8004b2a <HAL_PCD_IRQHandler+0x3a2>
 8004b02:	6879      	ldr	r1, [r7, #4]
 8004b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b06:	4613      	mov	r3, r2
 8004b08:	00db      	lsls	r3, r3, #3
 8004b0a:	4413      	add	r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	440b      	add	r3, r1
 8004b10:	3324      	adds	r3, #36	@ 0x24
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d108      	bne.n	8004b2a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6818      	ldr	r0, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004b22:	461a      	mov	r2, r3
 8004b24:	2101      	movs	r1, #1
 8004b26:	f004 f8d3 	bl	8008cd0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	4619      	mov	r1, r3
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f006 fbb6 	bl	800b2a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d008      	beq.n	8004b52 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b42:	015a      	lsls	r2, r3, #5
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	4413      	add	r3, r2
 8004b48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	2308      	movs	r3, #8
 8004b50:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	f003 0310 	and.w	r3, r3, #16
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d008      	beq.n	8004b6e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5e:	015a      	lsls	r2, r3, #5
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	4413      	add	r3, r2
 8004b64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b68:	461a      	mov	r2, r3
 8004b6a:	2310      	movs	r3, #16
 8004b6c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d008      	beq.n	8004b8a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7a:	015a      	lsls	r2, r3, #5
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b84:	461a      	mov	r2, r3
 8004b86:	2340      	movs	r3, #64	@ 0x40
 8004b88:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d023      	beq.n	8004bdc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004b94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b96:	6a38      	ldr	r0, [r7, #32]
 8004b98:	f003 f8ba 	bl	8007d10 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	00db      	lsls	r3, r3, #3
 8004ba2:	4413      	add	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	3310      	adds	r3, #16
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	4413      	add	r3, r2
 8004bac:	3304      	adds	r3, #4
 8004bae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	78db      	ldrb	r3, [r3, #3]
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d108      	bne.n	8004bca <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f006 fc03 	bl	800b3d0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bcc:	015a      	lsls	r2, r3, #5
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	2302      	movs	r3, #2
 8004bda:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004be6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 fcbd 	bl	8005568 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf6:	085b      	lsrs	r3, r3, #1
 8004bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f47f af2e 	bne.w	8004a5e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4618      	mov	r0, r3
 8004c08:	f003 ff9e 	bl	8008b48 <USB_ReadInterrupts>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c16:	d122      	bne.n	8004c5e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	69fa      	ldr	r2, [r7, #28]
 8004c22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c26:	f023 0301 	bic.w	r3, r3, #1
 8004c2a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d108      	bne.n	8004c48 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004c3e:	2100      	movs	r1, #0
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 fea3 	bl	800598c <HAL_PCDEx_LPM_Callback>
 8004c46:	e002      	b.n	8004c4e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f006 fba1 	bl	800b390 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	695a      	ldr	r2, [r3, #20]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004c5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f003 ff70 	bl	8008b48 <USB_ReadInterrupts>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c72:	d112      	bne.n	8004c9a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d102      	bne.n	8004c8a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f006 fb5d 	bl	800b344 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	695a      	ldr	r2, [r3, #20]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004c98:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f003 ff52 	bl	8008b48 <USB_ReadInterrupts>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cae:	f040 80b7 	bne.w	8004e20 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	69fa      	ldr	r2, [r7, #28]
 8004cbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cc0:	f023 0301 	bic.w	r3, r3, #1
 8004cc4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2110      	movs	r1, #16
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f003 f81f 	bl	8007d10 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cd6:	e046      	b.n	8004d66 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cda:	015a      	lsls	r2, r3, #5
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004cea:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cee:	015a      	lsls	r2, r3, #5
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	4413      	add	r3, r2
 8004cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cfc:	0151      	lsls	r1, r2, #5
 8004cfe:	69fa      	ldr	r2, [r7, #28]
 8004d00:	440a      	add	r2, r1
 8004d02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d0a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d18:	461a      	mov	r2, r3
 8004d1a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004d1e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d22:	015a      	lsls	r2, r3, #5
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	4413      	add	r3, r2
 8004d28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d30:	0151      	lsls	r1, r2, #5
 8004d32:	69fa      	ldr	r2, [r7, #28]
 8004d34:	440a      	add	r2, r1
 8004d36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d3a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d3e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d42:	015a      	lsls	r2, r3, #5
 8004d44:	69fb      	ldr	r3, [r7, #28]
 8004d46:	4413      	add	r3, r2
 8004d48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d50:	0151      	lsls	r1, r2, #5
 8004d52:	69fa      	ldr	r2, [r7, #28]
 8004d54:	440a      	add	r2, r1
 8004d56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d5a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004d5e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d62:	3301      	adds	r3, #1
 8004d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	791b      	ldrb	r3, [r3, #4]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d3b2      	bcc.n	8004cd8 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	69fa      	ldr	r2, [r7, #28]
 8004d7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d80:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004d84:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	7bdb      	ldrb	r3, [r3, #15]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d016      	beq.n	8004dbc <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d98:	69fa      	ldr	r2, [r7, #28]
 8004d9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d9e:	f043 030b 	orr.w	r3, r3, #11
 8004da2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dae:	69fa      	ldr	r2, [r7, #28]
 8004db0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004db4:	f043 030b 	orr.w	r3, r3, #11
 8004db8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004dba:	e015      	b.n	8004de8 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dc2:	695b      	ldr	r3, [r3, #20]
 8004dc4:	69fa      	ldr	r2, [r7, #28]
 8004dc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004dca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004dce:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004dd2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	69fa      	ldr	r2, [r7, #28]
 8004dde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004de2:	f043 030b 	orr.w	r3, r3, #11
 8004de6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	69fa      	ldr	r2, [r7, #28]
 8004df2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004df6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004dfa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6818      	ldr	r0, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	f003 ff60 	bl	8008cd0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	695a      	ldr	r2, [r3, #20]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004e1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4618      	mov	r0, r3
 8004e26:	f003 fe8f 	bl	8008b48 <USB_ReadInterrupts>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e34:	d123      	bne.n	8004e7e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f003 ff25 	bl	8008c8a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4618      	mov	r0, r3
 8004e46:	f002 ffdc 	bl	8007e02 <USB_GetDevSpeed>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681c      	ldr	r4, [r3, #0]
 8004e56:	f001 fa07 	bl	8006268 <HAL_RCC_GetHCLKFreq>
 8004e5a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e60:	461a      	mov	r2, r3
 8004e62:	4620      	mov	r0, r4
 8004e64:	f002 fce0 	bl	8007828 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f006 fa42 	bl	800b2f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695a      	ldr	r2, [r3, #20]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004e7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f003 fe60 	bl	8008b48 <USB_ReadInterrupts>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b08      	cmp	r3, #8
 8004e90:	d10a      	bne.n	8004ea8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f006 fa1f 	bl	800b2d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	695a      	ldr	r2, [r3, #20]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f002 0208 	and.w	r2, r2, #8
 8004ea6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f003 fe4b 	bl	8008b48 <USB_ReadInterrupts>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eb8:	2b80      	cmp	r3, #128	@ 0x80
 8004eba:	d123      	bne.n	8004f04 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004ebc:	6a3b      	ldr	r3, [r7, #32]
 8004ebe:	699b      	ldr	r3, [r3, #24]
 8004ec0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ec4:	6a3b      	ldr	r3, [r7, #32]
 8004ec6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ec8:	2301      	movs	r3, #1
 8004eca:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ecc:	e014      	b.n	8004ef8 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004ece:	6879      	ldr	r1, [r7, #4]
 8004ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	00db      	lsls	r3, r3, #3
 8004ed6:	4413      	add	r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	440b      	add	r3, r1
 8004edc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d105      	bne.n	8004ef2 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	4619      	mov	r1, r3
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 fb0a 	bl	8005506 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	791b      	ldrb	r3, [r3, #4]
 8004efc:	461a      	mov	r2, r3
 8004efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d3e4      	bcc.n	8004ece <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f003 fe1d 	bl	8008b48 <USB_ReadInterrupts>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f18:	d13c      	bne.n	8004f94 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f1e:	e02b      	b.n	8004f78 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f22:	015a      	lsls	r2, r3, #5
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	4413      	add	r3, r2
 8004f28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f34:	4613      	mov	r3, r2
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	4413      	add	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	440b      	add	r3, r1
 8004f3e:	3318      	adds	r3, #24
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d115      	bne.n	8004f72 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004f46:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	da12      	bge.n	8004f72 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004f4c:	6879      	ldr	r1, [r7, #4]
 8004f4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f50:	4613      	mov	r3, r2
 8004f52:	00db      	lsls	r3, r3, #3
 8004f54:	4413      	add	r3, r2
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	440b      	add	r3, r1
 8004f5a:	3317      	adds	r3, #23
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f000 faca 	bl	8005506 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	3301      	adds	r3, #1
 8004f76:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	791b      	ldrb	r3, [r3, #4]
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d3cd      	bcc.n	8004f20 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	695a      	ldr	r2, [r3, #20]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004f92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f003 fdd5 	bl	8008b48 <USB_ReadInterrupts>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fa4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fa8:	d156      	bne.n	8005058 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004faa:	2301      	movs	r3, #1
 8004fac:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fae:	e045      	b.n	800503c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb2:	015a      	lsls	r2, r3, #5
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004fc0:	6879      	ldr	r1, [r7, #4]
 8004fc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	00db      	lsls	r3, r3, #3
 8004fc8:	4413      	add	r3, r2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	440b      	add	r3, r1
 8004fce:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d12e      	bne.n	8005036 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004fd8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	da2b      	bge.n	8005036 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004fea:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d121      	bne.n	8005036 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004ff2:	6879      	ldr	r1, [r7, #4]
 8004ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	00db      	lsls	r3, r3, #3
 8004ffa:	4413      	add	r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	440b      	add	r3, r1
 8005000:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005004:	2201      	movs	r2, #1
 8005006:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005008:	6a3b      	ldr	r3, [r7, #32]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005010:	6a3b      	ldr	r3, [r7, #32]
 8005012:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10a      	bne.n	8005036 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	69fa      	ldr	r2, [r7, #28]
 800502a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800502e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005032:	6053      	str	r3, [r2, #4]
            break;
 8005034:	e008      	b.n	8005048 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005038:	3301      	adds	r3, #1
 800503a:	627b      	str	r3, [r7, #36]	@ 0x24
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	791b      	ldrb	r3, [r3, #4]
 8005040:	461a      	mov	r2, r3
 8005042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005044:	4293      	cmp	r3, r2
 8005046:	d3b3      	bcc.n	8004fb0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	695a      	ldr	r2, [r3, #20]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005056:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4618      	mov	r0, r3
 800505e:	f003 fd73 	bl	8008b48 <USB_ReadInterrupts>
 8005062:	4603      	mov	r3, r0
 8005064:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005068:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800506c:	d10a      	bne.n	8005084 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f006 f9c0 	bl	800b3f4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	695a      	ldr	r2, [r3, #20]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005082:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4618      	mov	r0, r3
 800508a:	f003 fd5d 	bl	8008b48 <USB_ReadInterrupts>
 800508e:	4603      	mov	r3, r0
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	2b04      	cmp	r3, #4
 8005096:	d115      	bne.n	80050c4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d002      	beq.n	80050b0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f006 f9b0 	bl	800b410 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6859      	ldr	r1, [r3, #4]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	430a      	orrs	r2, r1
 80050be:	605a      	str	r2, [r3, #4]
 80050c0:	e000      	b.n	80050c4 <HAL_PCD_IRQHandler+0x93c>
      return;
 80050c2:	bf00      	nop
    }
  }
}
 80050c4:	3734      	adds	r7, #52	@ 0x34
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd90      	pop	{r4, r7, pc}

080050ca <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80050ca:	b580      	push	{r7, lr}
 80050cc:	b082      	sub	sp, #8
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
 80050d2:	460b      	mov	r3, r1
 80050d4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d101      	bne.n	80050e4 <HAL_PCD_SetAddress+0x1a>
 80050e0:	2302      	movs	r3, #2
 80050e2:	e012      	b.n	800510a <HAL_PCD_SetAddress+0x40>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	78fa      	ldrb	r2, [r7, #3]
 80050f0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	78fa      	ldrb	r2, [r7, #3]
 80050f8:	4611      	mov	r1, r2
 80050fa:	4618      	mov	r0, r3
 80050fc:	f003 fcbc 	bl	8008a78 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b084      	sub	sp, #16
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
 800511a:	4608      	mov	r0, r1
 800511c:	4611      	mov	r1, r2
 800511e:	461a      	mov	r2, r3
 8005120:	4603      	mov	r3, r0
 8005122:	70fb      	strb	r3, [r7, #3]
 8005124:	460b      	mov	r3, r1
 8005126:	803b      	strh	r3, [r7, #0]
 8005128:	4613      	mov	r3, r2
 800512a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800512c:	2300      	movs	r3, #0
 800512e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005130:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005134:	2b00      	cmp	r3, #0
 8005136:	da0f      	bge.n	8005158 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005138:	78fb      	ldrb	r3, [r7, #3]
 800513a:	f003 020f 	and.w	r2, r3, #15
 800513e:	4613      	mov	r3, r2
 8005140:	00db      	lsls	r3, r3, #3
 8005142:	4413      	add	r3, r2
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	3310      	adds	r3, #16
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	4413      	add	r3, r2
 800514c:	3304      	adds	r3, #4
 800514e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2201      	movs	r2, #1
 8005154:	705a      	strb	r2, [r3, #1]
 8005156:	e00f      	b.n	8005178 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005158:	78fb      	ldrb	r3, [r7, #3]
 800515a:	f003 020f 	and.w	r2, r3, #15
 800515e:	4613      	mov	r3, r2
 8005160:	00db      	lsls	r3, r3, #3
 8005162:	4413      	add	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	4413      	add	r3, r2
 800516e:	3304      	adds	r3, #4
 8005170:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005178:	78fb      	ldrb	r3, [r7, #3]
 800517a:	f003 030f 	and.w	r3, r3, #15
 800517e:	b2da      	uxtb	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005184:	883b      	ldrh	r3, [r7, #0]
 8005186:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	78ba      	ldrb	r2, [r7, #2]
 8005192:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	785b      	ldrb	r3, [r3, #1]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d004      	beq.n	80051a6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	461a      	mov	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80051a6:	78bb      	ldrb	r3, [r7, #2]
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d102      	bne.n	80051b2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d101      	bne.n	80051c0 <HAL_PCD_EP_Open+0xae>
 80051bc:	2302      	movs	r3, #2
 80051be:	e00e      	b.n	80051de <HAL_PCD_EP_Open+0xcc>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68f9      	ldr	r1, [r7, #12]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f002 fe3c 	bl	8007e4c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80051dc:	7afb      	ldrb	r3, [r7, #11]
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3710      	adds	r7, #16
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b084      	sub	sp, #16
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
 80051ee:	460b      	mov	r3, r1
 80051f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80051f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	da0f      	bge.n	800521a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051fa:	78fb      	ldrb	r3, [r7, #3]
 80051fc:	f003 020f 	and.w	r2, r3, #15
 8005200:	4613      	mov	r3, r2
 8005202:	00db      	lsls	r3, r3, #3
 8005204:	4413      	add	r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	3310      	adds	r3, #16
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	4413      	add	r3, r2
 800520e:	3304      	adds	r3, #4
 8005210:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2201      	movs	r2, #1
 8005216:	705a      	strb	r2, [r3, #1]
 8005218:	e00f      	b.n	800523a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800521a:	78fb      	ldrb	r3, [r7, #3]
 800521c:	f003 020f 	and.w	r2, r3, #15
 8005220:	4613      	mov	r3, r2
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	4413      	add	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	4413      	add	r3, r2
 8005230:	3304      	adds	r3, #4
 8005232:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800523a:	78fb      	ldrb	r3, [r7, #3]
 800523c:	f003 030f 	and.w	r3, r3, #15
 8005240:	b2da      	uxtb	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800524c:	2b01      	cmp	r3, #1
 800524e:	d101      	bne.n	8005254 <HAL_PCD_EP_Close+0x6e>
 8005250:	2302      	movs	r3, #2
 8005252:	e00e      	b.n	8005272 <HAL_PCD_EP_Close+0x8c>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68f9      	ldr	r1, [r7, #12]
 8005262:	4618      	mov	r0, r3
 8005264:	f002 fe7a 	bl	8007f5c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3710      	adds	r7, #16
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800527a:	b580      	push	{r7, lr}
 800527c:	b086      	sub	sp, #24
 800527e:	af00      	add	r7, sp, #0
 8005280:	60f8      	str	r0, [r7, #12]
 8005282:	607a      	str	r2, [r7, #4]
 8005284:	603b      	str	r3, [r7, #0]
 8005286:	460b      	mov	r3, r1
 8005288:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800528a:	7afb      	ldrb	r3, [r7, #11]
 800528c:	f003 020f 	and.w	r2, r3, #15
 8005290:	4613      	mov	r3, r2
 8005292:	00db      	lsls	r3, r3, #3
 8005294:	4413      	add	r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	4413      	add	r3, r2
 80052a0:	3304      	adds	r3, #4
 80052a2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	2200      	movs	r2, #0
 80052b4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	2200      	movs	r2, #0
 80052ba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052bc:	7afb      	ldrb	r3, [r7, #11]
 80052be:	f003 030f 	and.w	r3, r3, #15
 80052c2:	b2da      	uxtb	r2, r3
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	799b      	ldrb	r3, [r3, #6]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d102      	bne.n	80052d6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6818      	ldr	r0, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	799b      	ldrb	r3, [r3, #6]
 80052de:	461a      	mov	r2, r3
 80052e0:	6979      	ldr	r1, [r7, #20]
 80052e2:	f002 ff17 	bl	8008114 <USB_EPStartXfer>

  return HAL_OK;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3718      	adds	r7, #24
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	460b      	mov	r3, r1
 80052fa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80052fc:	78fb      	ldrb	r3, [r7, #3]
 80052fe:	f003 020f 	and.w	r2, r3, #15
 8005302:	6879      	ldr	r1, [r7, #4]
 8005304:	4613      	mov	r3, r2
 8005306:	00db      	lsls	r3, r3, #3
 8005308:	4413      	add	r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	440b      	add	r3, r1
 800530e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005312:	681b      	ldr	r3, [r3, #0]
}
 8005314:	4618      	mov	r0, r3
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	607a      	str	r2, [r7, #4]
 800532a:	603b      	str	r3, [r7, #0]
 800532c:	460b      	mov	r3, r1
 800532e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005330:	7afb      	ldrb	r3, [r7, #11]
 8005332:	f003 020f 	and.w	r2, r3, #15
 8005336:	4613      	mov	r3, r2
 8005338:	00db      	lsls	r3, r3, #3
 800533a:	4413      	add	r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	3310      	adds	r3, #16
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	4413      	add	r3, r2
 8005344:	3304      	adds	r3, #4
 8005346:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	683a      	ldr	r2, [r7, #0]
 8005352:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	2200      	movs	r2, #0
 8005358:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	2201      	movs	r2, #1
 800535e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005360:	7afb      	ldrb	r3, [r7, #11]
 8005362:	f003 030f 	and.w	r3, r3, #15
 8005366:	b2da      	uxtb	r2, r3
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	799b      	ldrb	r3, [r3, #6]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d102      	bne.n	800537a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6818      	ldr	r0, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	799b      	ldrb	r3, [r3, #6]
 8005382:	461a      	mov	r2, r3
 8005384:	6979      	ldr	r1, [r7, #20]
 8005386:	f002 fec5 	bl	8008114 <USB_EPStartXfer>

  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	3718      	adds	r7, #24
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	460b      	mov	r3, r1
 800539e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	7912      	ldrb	r2, [r2, #4]
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d901      	bls.n	80053b2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e04f      	b.n	8005452 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80053b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	da0f      	bge.n	80053da <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053ba:	78fb      	ldrb	r3, [r7, #3]
 80053bc:	f003 020f 	and.w	r2, r3, #15
 80053c0:	4613      	mov	r3, r2
 80053c2:	00db      	lsls	r3, r3, #3
 80053c4:	4413      	add	r3, r2
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	3310      	adds	r3, #16
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	4413      	add	r3, r2
 80053ce:	3304      	adds	r3, #4
 80053d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2201      	movs	r2, #1
 80053d6:	705a      	strb	r2, [r3, #1]
 80053d8:	e00d      	b.n	80053f6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80053da:	78fa      	ldrb	r2, [r7, #3]
 80053dc:	4613      	mov	r3, r2
 80053de:	00db      	lsls	r3, r3, #3
 80053e0:	4413      	add	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	4413      	add	r3, r2
 80053ec:	3304      	adds	r3, #4
 80053ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2201      	movs	r2, #1
 80053fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053fc:	78fb      	ldrb	r3, [r7, #3]
 80053fe:	f003 030f 	and.w	r3, r3, #15
 8005402:	b2da      	uxtb	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800540e:	2b01      	cmp	r3, #1
 8005410:	d101      	bne.n	8005416 <HAL_PCD_EP_SetStall+0x82>
 8005412:	2302      	movs	r3, #2
 8005414:	e01d      	b.n	8005452 <HAL_PCD_EP_SetStall+0xbe>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2201      	movs	r2, #1
 800541a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68f9      	ldr	r1, [r7, #12]
 8005424:	4618      	mov	r0, r3
 8005426:	f003 fa53 	bl	80088d0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800542a:	78fb      	ldrb	r3, [r7, #3]
 800542c:	f003 030f 	and.w	r3, r3, #15
 8005430:	2b00      	cmp	r3, #0
 8005432:	d109      	bne.n	8005448 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6818      	ldr	r0, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	7999      	ldrb	r1, [r3, #6]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005442:	461a      	mov	r2, r3
 8005444:	f003 fc44 	bl	8008cd0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b084      	sub	sp, #16
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
 8005462:	460b      	mov	r3, r1
 8005464:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005466:	78fb      	ldrb	r3, [r7, #3]
 8005468:	f003 030f 	and.w	r3, r3, #15
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	7912      	ldrb	r2, [r2, #4]
 8005470:	4293      	cmp	r3, r2
 8005472:	d901      	bls.n	8005478 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e042      	b.n	80054fe <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005478:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800547c:	2b00      	cmp	r3, #0
 800547e:	da0f      	bge.n	80054a0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005480:	78fb      	ldrb	r3, [r7, #3]
 8005482:	f003 020f 	and.w	r2, r3, #15
 8005486:	4613      	mov	r3, r2
 8005488:	00db      	lsls	r3, r3, #3
 800548a:	4413      	add	r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	3310      	adds	r3, #16
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	4413      	add	r3, r2
 8005494:	3304      	adds	r3, #4
 8005496:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2201      	movs	r2, #1
 800549c:	705a      	strb	r2, [r3, #1]
 800549e:	e00f      	b.n	80054c0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054a0:	78fb      	ldrb	r3, [r7, #3]
 80054a2:	f003 020f 	and.w	r2, r3, #15
 80054a6:	4613      	mov	r3, r2
 80054a8:	00db      	lsls	r3, r3, #3
 80054aa:	4413      	add	r3, r2
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	4413      	add	r3, r2
 80054b6:	3304      	adds	r3, #4
 80054b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2200      	movs	r2, #0
 80054c4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80054c6:	78fb      	ldrb	r3, [r7, #3]
 80054c8:	f003 030f 	and.w	r3, r3, #15
 80054cc:	b2da      	uxtb	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d101      	bne.n	80054e0 <HAL_PCD_EP_ClrStall+0x86>
 80054dc:	2302      	movs	r3, #2
 80054de:	e00e      	b.n	80054fe <HAL_PCD_EP_ClrStall+0xa4>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68f9      	ldr	r1, [r7, #12]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f003 fa5c 	bl	80089ac <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}

08005506 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b084      	sub	sp, #16
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
 800550e:	460b      	mov	r3, r1
 8005510:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005512:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005516:	2b00      	cmp	r3, #0
 8005518:	da0c      	bge.n	8005534 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800551a:	78fb      	ldrb	r3, [r7, #3]
 800551c:	f003 020f 	and.w	r2, r3, #15
 8005520:	4613      	mov	r3, r2
 8005522:	00db      	lsls	r3, r3, #3
 8005524:	4413      	add	r3, r2
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	3310      	adds	r3, #16
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	4413      	add	r3, r2
 800552e:	3304      	adds	r3, #4
 8005530:	60fb      	str	r3, [r7, #12]
 8005532:	e00c      	b.n	800554e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005534:	78fb      	ldrb	r3, [r7, #3]
 8005536:	f003 020f 	and.w	r2, r3, #15
 800553a:	4613      	mov	r3, r2
 800553c:	00db      	lsls	r3, r3, #3
 800553e:	4413      	add	r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	4413      	add	r3, r2
 800554a:	3304      	adds	r3, #4
 800554c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68f9      	ldr	r1, [r7, #12]
 8005554:	4618      	mov	r0, r3
 8005556:	f003 f87b 	bl	8008650 <USB_EPStopXfer>
 800555a:	4603      	mov	r3, r0
 800555c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800555e:	7afb      	ldrb	r3, [r7, #11]
}
 8005560:	4618      	mov	r0, r3
 8005562:	3710      	adds	r7, #16
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b08a      	sub	sp, #40	@ 0x28
 800556c:	af02      	add	r7, sp, #8
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800557c:	683a      	ldr	r2, [r7, #0]
 800557e:	4613      	mov	r3, r2
 8005580:	00db      	lsls	r3, r3, #3
 8005582:	4413      	add	r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	3310      	adds	r3, #16
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	4413      	add	r3, r2
 800558c:	3304      	adds	r3, #4
 800558e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	695a      	ldr	r2, [r3, #20]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	429a      	cmp	r2, r3
 800559a:	d901      	bls.n	80055a0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e06b      	b.n	8005678 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	691a      	ldr	r2, [r3, #16]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	69fa      	ldr	r2, [r7, #28]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d902      	bls.n	80055bc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	3303      	adds	r3, #3
 80055c0:	089b      	lsrs	r3, r3, #2
 80055c2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80055c4:	e02a      	b.n	800561c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	691a      	ldr	r2, [r3, #16]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	69fa      	ldr	r2, [r7, #28]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d902      	bls.n	80055e2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	3303      	adds	r3, #3
 80055e6:	089b      	lsrs	r3, r3, #2
 80055e8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	68d9      	ldr	r1, [r3, #12]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	b2da      	uxtb	r2, r3
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	4603      	mov	r3, r0
 80055fe:	6978      	ldr	r0, [r7, #20]
 8005600:	f003 f8d0 	bl	80087a4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	68da      	ldr	r2, [r3, #12]
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	441a      	add	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	695a      	ldr	r2, [r3, #20]
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	441a      	add	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	015a      	lsls	r2, r3, #5
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	4413      	add	r3, r2
 8005624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	429a      	cmp	r2, r3
 8005630:	d809      	bhi.n	8005646 <PCD_WriteEmptyTxFifo+0xde>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	695a      	ldr	r2, [r3, #20]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800563a:	429a      	cmp	r2, r3
 800563c:	d203      	bcs.n	8005646 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1bf      	bne.n	80055c6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	691a      	ldr	r2, [r3, #16]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	429a      	cmp	r2, r3
 8005650:	d811      	bhi.n	8005676 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	f003 030f 	and.w	r3, r3, #15
 8005658:	2201      	movs	r2, #1
 800565a:	fa02 f303 	lsl.w	r3, r2, r3
 800565e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005666:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	43db      	mvns	r3, r3
 800566c:	6939      	ldr	r1, [r7, #16]
 800566e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005672:	4013      	ands	r3, r2
 8005674:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	3720      	adds	r7, #32
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b088      	sub	sp, #32
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	333c      	adds	r3, #60	@ 0x3c
 8005698:	3304      	adds	r3, #4
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	015a      	lsls	r2, r3, #5
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	4413      	add	r3, r2
 80056a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	799b      	ldrb	r3, [r3, #6]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d17b      	bne.n	80057ae <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f003 0308 	and.w	r3, r3, #8
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d015      	beq.n	80056ec <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	4a61      	ldr	r2, [pc, #388]	@ (8005848 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	f240 80b9 	bls.w	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f000 80b3 	beq.w	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	015a      	lsls	r2, r3, #5
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	4413      	add	r3, r2
 80056de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056e2:	461a      	mov	r2, r3
 80056e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056e8:	6093      	str	r3, [r2, #8]
 80056ea:	e0a7      	b.n	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f003 0320 	and.w	r3, r3, #32
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d009      	beq.n	800570a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	015a      	lsls	r2, r3, #5
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	4413      	add	r3, r2
 80056fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005702:	461a      	mov	r2, r3
 8005704:	2320      	movs	r3, #32
 8005706:	6093      	str	r3, [r2, #8]
 8005708:	e098      	b.n	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005710:	2b00      	cmp	r3, #0
 8005712:	f040 8093 	bne.w	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	4a4b      	ldr	r2, [pc, #300]	@ (8005848 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d90f      	bls.n	800573e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00a      	beq.n	800573e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	015a      	lsls	r2, r3, #5
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	4413      	add	r3, r2
 8005730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005734:	461a      	mov	r2, r3
 8005736:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800573a:	6093      	str	r3, [r2, #8]
 800573c:	e07e      	b.n	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800573e:	683a      	ldr	r2, [r7, #0]
 8005740:	4613      	mov	r3, r2
 8005742:	00db      	lsls	r3, r3, #3
 8005744:	4413      	add	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	4413      	add	r3, r2
 8005750:	3304      	adds	r3, #4
 8005752:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6a1a      	ldr	r2, [r3, #32]
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	0159      	lsls	r1, r3, #5
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	440b      	add	r3, r1
 8005760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800576a:	1ad2      	subs	r2, r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d114      	bne.n	80057a0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d109      	bne.n	8005792 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6818      	ldr	r0, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005788:	461a      	mov	r2, r3
 800578a:	2101      	movs	r1, #1
 800578c:	f003 faa0 	bl	8008cd0 <USB_EP0_OutStart>
 8005790:	e006      	b.n	80057a0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	441a      	add	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	4619      	mov	r1, r3
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f005 fd60 	bl	800b26c <HAL_PCD_DataOutStageCallback>
 80057ac:	e046      	b.n	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	4a26      	ldr	r2, [pc, #152]	@ (800584c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d124      	bne.n	8005800 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d00a      	beq.n	80057d6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	015a      	lsls	r2, r3, #5
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	4413      	add	r3, r2
 80057c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057cc:	461a      	mov	r2, r3
 80057ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057d2:	6093      	str	r3, [r2, #8]
 80057d4:	e032      	b.n	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	f003 0320 	and.w	r3, r3, #32
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d008      	beq.n	80057f2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	015a      	lsls	r2, r3, #5
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	4413      	add	r3, r2
 80057e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ec:	461a      	mov	r2, r3
 80057ee:	2320      	movs	r3, #32
 80057f0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	4619      	mov	r1, r3
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f005 fd37 	bl	800b26c <HAL_PCD_DataOutStageCallback>
 80057fe:	e01d      	b.n	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d114      	bne.n	8005830 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005806:	6879      	ldr	r1, [r7, #4]
 8005808:	683a      	ldr	r2, [r7, #0]
 800580a:	4613      	mov	r3, r2
 800580c:	00db      	lsls	r3, r3, #3
 800580e:	4413      	add	r3, r2
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	440b      	add	r3, r1
 8005814:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d108      	bne.n	8005830 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6818      	ldr	r0, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005828:	461a      	mov	r2, r3
 800582a:	2100      	movs	r1, #0
 800582c:	f003 fa50 	bl	8008cd0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	b2db      	uxtb	r3, r3
 8005834:	4619      	mov	r1, r3
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f005 fd18 	bl	800b26c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3720      	adds	r7, #32
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	4f54300a 	.word	0x4f54300a
 800584c:	4f54310a 	.word	0x4f54310a

08005850 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	333c      	adds	r3, #60	@ 0x3c
 8005868:	3304      	adds	r3, #4
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	015a      	lsls	r2, r3, #5
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	4413      	add	r3, r2
 8005876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	4a15      	ldr	r2, [pc, #84]	@ (80058d8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d90e      	bls.n	80058a4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800588c:	2b00      	cmp	r3, #0
 800588e:	d009      	beq.n	80058a4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	015a      	lsls	r2, r3, #5
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	4413      	add	r3, r2
 8005898:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800589c:	461a      	mov	r2, r3
 800589e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058a2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f005 fccf 	bl	800b248 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	4a0a      	ldr	r2, [pc, #40]	@ (80058d8 <PCD_EP_OutSetupPacket_int+0x88>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d90c      	bls.n	80058cc <PCD_EP_OutSetupPacket_int+0x7c>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	799b      	ldrb	r3, [r3, #6]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d108      	bne.n	80058cc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6818      	ldr	r0, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80058c4:	461a      	mov	r2, r3
 80058c6:	2101      	movs	r1, #1
 80058c8:	f003 fa02 	bl	8008cd0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3718      	adds	r7, #24
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	4f54300a 	.word	0x4f54300a

080058dc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	460b      	mov	r3, r1
 80058e6:	70fb      	strb	r3, [r7, #3]
 80058e8:	4613      	mov	r3, r2
 80058ea:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80058f4:	78fb      	ldrb	r3, [r7, #3]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d107      	bne.n	800590a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80058fa:	883b      	ldrh	r3, [r7, #0]
 80058fc:	0419      	lsls	r1, r3, #16
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	430a      	orrs	r2, r1
 8005906:	629a      	str	r2, [r3, #40]	@ 0x28
 8005908:	e028      	b.n	800595c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005910:	0c1b      	lsrs	r3, r3, #16
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	4413      	add	r3, r2
 8005916:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005918:	2300      	movs	r3, #0
 800591a:	73fb      	strb	r3, [r7, #15]
 800591c:	e00d      	b.n	800593a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	7bfb      	ldrb	r3, [r7, #15]
 8005924:	3340      	adds	r3, #64	@ 0x40
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	0c1b      	lsrs	r3, r3, #16
 800592e:	68ba      	ldr	r2, [r7, #8]
 8005930:	4413      	add	r3, r2
 8005932:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005934:	7bfb      	ldrb	r3, [r7, #15]
 8005936:	3301      	adds	r3, #1
 8005938:	73fb      	strb	r3, [r7, #15]
 800593a:	7bfa      	ldrb	r2, [r7, #15]
 800593c:	78fb      	ldrb	r3, [r7, #3]
 800593e:	3b01      	subs	r3, #1
 8005940:	429a      	cmp	r2, r3
 8005942:	d3ec      	bcc.n	800591e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005944:	883b      	ldrh	r3, [r7, #0]
 8005946:	0418      	lsls	r0, r3, #16
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6819      	ldr	r1, [r3, #0]
 800594c:	78fb      	ldrb	r3, [r7, #3]
 800594e:	3b01      	subs	r3, #1
 8005950:	68ba      	ldr	r2, [r7, #8]
 8005952:	4302      	orrs	r2, r0
 8005954:	3340      	adds	r3, #64	@ 0x40
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	440b      	add	r3, r1
 800595a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800596a:	b480      	push	{r7}
 800596c:	b083      	sub	sp, #12
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
 8005972:	460b      	mov	r3, r1
 8005974:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	887a      	ldrh	r2, [r7, #2]
 800597c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	460b      	mov	r3, r1
 8005996:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b086      	sub	sp, #24
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e267      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d075      	beq.n	8005aae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059c2:	4b88      	ldr	r3, [pc, #544]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 030c 	and.w	r3, r3, #12
 80059ca:	2b04      	cmp	r3, #4
 80059cc:	d00c      	beq.n	80059e8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059ce:	4b85      	ldr	r3, [pc, #532]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d112      	bne.n	8005a00 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059da:	4b82      	ldr	r3, [pc, #520]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059e6:	d10b      	bne.n	8005a00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059e8:	4b7e      	ldr	r3, [pc, #504]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d05b      	beq.n	8005aac <HAL_RCC_OscConfig+0x108>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d157      	bne.n	8005aac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e242      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a08:	d106      	bne.n	8005a18 <HAL_RCC_OscConfig+0x74>
 8005a0a:	4b76      	ldr	r3, [pc, #472]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a75      	ldr	r2, [pc, #468]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	e01d      	b.n	8005a54 <HAL_RCC_OscConfig+0xb0>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a20:	d10c      	bne.n	8005a3c <HAL_RCC_OscConfig+0x98>
 8005a22:	4b70      	ldr	r3, [pc, #448]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a6f      	ldr	r2, [pc, #444]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	4b6d      	ldr	r3, [pc, #436]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a6c      	ldr	r2, [pc, #432]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	e00b      	b.n	8005a54 <HAL_RCC_OscConfig+0xb0>
 8005a3c:	4b69      	ldr	r3, [pc, #420]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a68      	ldr	r2, [pc, #416]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a46:	6013      	str	r3, [r2, #0]
 8005a48:	4b66      	ldr	r3, [pc, #408]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a65      	ldr	r2, [pc, #404]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d013      	beq.n	8005a84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a5c:	f7fe fa72 	bl	8003f44 <HAL_GetTick>
 8005a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a62:	e008      	b.n	8005a76 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a64:	f7fe fa6e 	bl	8003f44 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	2b64      	cmp	r3, #100	@ 0x64
 8005a70:	d901      	bls.n	8005a76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a72:	2303      	movs	r3, #3
 8005a74:	e207      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a76:	4b5b      	ldr	r3, [pc, #364]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d0f0      	beq.n	8005a64 <HAL_RCC_OscConfig+0xc0>
 8005a82:	e014      	b.n	8005aae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a84:	f7fe fa5e 	bl	8003f44 <HAL_GetTick>
 8005a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a8a:	e008      	b.n	8005a9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a8c:	f7fe fa5a 	bl	8003f44 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b64      	cmp	r3, #100	@ 0x64
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e1f3      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a9e:	4b51      	ldr	r3, [pc, #324]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1f0      	bne.n	8005a8c <HAL_RCC_OscConfig+0xe8>
 8005aaa:	e000      	b.n	8005aae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005aac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0302 	and.w	r3, r3, #2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d063      	beq.n	8005b82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005aba:	4b4a      	ldr	r3, [pc, #296]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 030c 	and.w	r3, r3, #12
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00b      	beq.n	8005ade <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ac6:	4b47      	ldr	r3, [pc, #284]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005ace:	2b08      	cmp	r3, #8
 8005ad0:	d11c      	bne.n	8005b0c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ad2:	4b44      	ldr	r3, [pc, #272]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d116      	bne.n	8005b0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ade:	4b41      	ldr	r3, [pc, #260]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0302 	and.w	r3, r3, #2
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d005      	beq.n	8005af6 <HAL_RCC_OscConfig+0x152>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d001      	beq.n	8005af6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e1c7      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005af6:	4b3b      	ldr	r3, [pc, #236]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	00db      	lsls	r3, r3, #3
 8005b04:	4937      	ldr	r1, [pc, #220]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b0a:	e03a      	b.n	8005b82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d020      	beq.n	8005b56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b14:	4b34      	ldr	r3, [pc, #208]	@ (8005be8 <HAL_RCC_OscConfig+0x244>)
 8005b16:	2201      	movs	r2, #1
 8005b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b1a:	f7fe fa13 	bl	8003f44 <HAL_GetTick>
 8005b1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b20:	e008      	b.n	8005b34 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b22:	f7fe fa0f 	bl	8003f44 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d901      	bls.n	8005b34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b30:	2303      	movs	r3, #3
 8005b32:	e1a8      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b34:	4b2b      	ldr	r3, [pc, #172]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0302 	and.w	r3, r3, #2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d0f0      	beq.n	8005b22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b40:	4b28      	ldr	r3, [pc, #160]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	00db      	lsls	r3, r3, #3
 8005b4e:	4925      	ldr	r1, [pc, #148]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	600b      	str	r3, [r1, #0]
 8005b54:	e015      	b.n	8005b82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b56:	4b24      	ldr	r3, [pc, #144]	@ (8005be8 <HAL_RCC_OscConfig+0x244>)
 8005b58:	2200      	movs	r2, #0
 8005b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b5c:	f7fe f9f2 	bl	8003f44 <HAL_GetTick>
 8005b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b62:	e008      	b.n	8005b76 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b64:	f7fe f9ee 	bl	8003f44 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e187      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b76:	4b1b      	ldr	r3, [pc, #108]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0302 	and.w	r3, r3, #2
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1f0      	bne.n	8005b64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0308 	and.w	r3, r3, #8
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d036      	beq.n	8005bfc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d016      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b96:	4b15      	ldr	r3, [pc, #84]	@ (8005bec <HAL_RCC_OscConfig+0x248>)
 8005b98:	2201      	movs	r2, #1
 8005b9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b9c:	f7fe f9d2 	bl	8003f44 <HAL_GetTick>
 8005ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ba2:	e008      	b.n	8005bb6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ba4:	f7fe f9ce 	bl	8003f44 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d901      	bls.n	8005bb6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e167      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8005be4 <HAL_RCC_OscConfig+0x240>)
 8005bb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d0f0      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x200>
 8005bc2:	e01b      	b.n	8005bfc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bc4:	4b09      	ldr	r3, [pc, #36]	@ (8005bec <HAL_RCC_OscConfig+0x248>)
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bca:	f7fe f9bb 	bl	8003f44 <HAL_GetTick>
 8005bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bd0:	e00e      	b.n	8005bf0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bd2:	f7fe f9b7 	bl	8003f44 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d907      	bls.n	8005bf0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e150      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
 8005be4:	40023800 	.word	0x40023800
 8005be8:	42470000 	.word	0x42470000
 8005bec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bf0:	4b88      	ldr	r3, [pc, #544]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005bf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1ea      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0304 	and.w	r3, r3, #4
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f000 8097 	beq.w	8005d38 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c0e:	4b81      	ldr	r3, [pc, #516]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10f      	bne.n	8005c3a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	60bb      	str	r3, [r7, #8]
 8005c1e:	4b7d      	ldr	r3, [pc, #500]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c22:	4a7c      	ldr	r2, [pc, #496]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005c24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c2a:	4b7a      	ldr	r3, [pc, #488]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c32:	60bb      	str	r3, [r7, #8]
 8005c34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c36:	2301      	movs	r3, #1
 8005c38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c3a:	4b77      	ldr	r3, [pc, #476]	@ (8005e18 <HAL_RCC_OscConfig+0x474>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d118      	bne.n	8005c78 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c46:	4b74      	ldr	r3, [pc, #464]	@ (8005e18 <HAL_RCC_OscConfig+0x474>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a73      	ldr	r2, [pc, #460]	@ (8005e18 <HAL_RCC_OscConfig+0x474>)
 8005c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c52:	f7fe f977 	bl	8003f44 <HAL_GetTick>
 8005c56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c58:	e008      	b.n	8005c6c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c5a:	f7fe f973 	bl	8003f44 <HAL_GetTick>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d901      	bls.n	8005c6c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c68:	2303      	movs	r3, #3
 8005c6a:	e10c      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c6c:	4b6a      	ldr	r3, [pc, #424]	@ (8005e18 <HAL_RCC_OscConfig+0x474>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d0f0      	beq.n	8005c5a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d106      	bne.n	8005c8e <HAL_RCC_OscConfig+0x2ea>
 8005c80:	4b64      	ldr	r3, [pc, #400]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c84:	4a63      	ldr	r2, [pc, #396]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005c86:	f043 0301 	orr.w	r3, r3, #1
 8005c8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c8c:	e01c      	b.n	8005cc8 <HAL_RCC_OscConfig+0x324>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	2b05      	cmp	r3, #5
 8005c94:	d10c      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x30c>
 8005c96:	4b5f      	ldr	r3, [pc, #380]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c9a:	4a5e      	ldr	r2, [pc, #376]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005c9c:	f043 0304 	orr.w	r3, r3, #4
 8005ca0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ca2:	4b5c      	ldr	r3, [pc, #368]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ca6:	4a5b      	ldr	r2, [pc, #364]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005ca8:	f043 0301 	orr.w	r3, r3, #1
 8005cac:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cae:	e00b      	b.n	8005cc8 <HAL_RCC_OscConfig+0x324>
 8005cb0:	4b58      	ldr	r3, [pc, #352]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005cb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cb4:	4a57      	ldr	r2, [pc, #348]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005cb6:	f023 0301 	bic.w	r3, r3, #1
 8005cba:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cbc:	4b55      	ldr	r3, [pc, #340]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005cbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc0:	4a54      	ldr	r2, [pc, #336]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005cc2:	f023 0304 	bic.w	r3, r3, #4
 8005cc6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d015      	beq.n	8005cfc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cd0:	f7fe f938 	bl	8003f44 <HAL_GetTick>
 8005cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cd6:	e00a      	b.n	8005cee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cd8:	f7fe f934 	bl	8003f44 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d901      	bls.n	8005cee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005cea:	2303      	movs	r3, #3
 8005cec:	e0cb      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cee:	4b49      	ldr	r3, [pc, #292]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d0ee      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x334>
 8005cfa:	e014      	b.n	8005d26 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cfc:	f7fe f922 	bl	8003f44 <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d02:	e00a      	b.n	8005d1a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d04:	f7fe f91e 	bl	8003f44 <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d901      	bls.n	8005d1a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e0b5      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d1a:	4b3e      	ldr	r3, [pc, #248]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1ee      	bne.n	8005d04 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d26:	7dfb      	ldrb	r3, [r7, #23]
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d105      	bne.n	8005d38 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d2c:	4b39      	ldr	r3, [pc, #228]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d30:	4a38      	ldr	r2, [pc, #224]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005d32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d36:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	f000 80a1 	beq.w	8005e84 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d42:	4b34      	ldr	r3, [pc, #208]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f003 030c 	and.w	r3, r3, #12
 8005d4a:	2b08      	cmp	r3, #8
 8005d4c:	d05c      	beq.n	8005e08 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	699b      	ldr	r3, [r3, #24]
 8005d52:	2b02      	cmp	r3, #2
 8005d54:	d141      	bne.n	8005dda <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d56:	4b31      	ldr	r3, [pc, #196]	@ (8005e1c <HAL_RCC_OscConfig+0x478>)
 8005d58:	2200      	movs	r2, #0
 8005d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d5c:	f7fe f8f2 	bl	8003f44 <HAL_GetTick>
 8005d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d62:	e008      	b.n	8005d76 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d64:	f7fe f8ee 	bl	8003f44 <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d901      	bls.n	8005d76 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e087      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d76:	4b27      	ldr	r3, [pc, #156]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1f0      	bne.n	8005d64 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	69da      	ldr	r2, [r3, #28]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d90:	019b      	lsls	r3, r3, #6
 8005d92:	431a      	orrs	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d98:	085b      	lsrs	r3, r3, #1
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	041b      	lsls	r3, r3, #16
 8005d9e:	431a      	orrs	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da4:	061b      	lsls	r3, r3, #24
 8005da6:	491b      	ldr	r1, [pc, #108]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005da8:	4313      	orrs	r3, r2
 8005daa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dac:	4b1b      	ldr	r3, [pc, #108]	@ (8005e1c <HAL_RCC_OscConfig+0x478>)
 8005dae:	2201      	movs	r2, #1
 8005db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db2:	f7fe f8c7 	bl	8003f44 <HAL_GetTick>
 8005db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005db8:	e008      	b.n	8005dcc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dba:	f7fe f8c3 	bl	8003f44 <HAL_GetTick>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	1ad3      	subs	r3, r2, r3
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	d901      	bls.n	8005dcc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e05c      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dcc:	4b11      	ldr	r3, [pc, #68]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d0f0      	beq.n	8005dba <HAL_RCC_OscConfig+0x416>
 8005dd8:	e054      	b.n	8005e84 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dda:	4b10      	ldr	r3, [pc, #64]	@ (8005e1c <HAL_RCC_OscConfig+0x478>)
 8005ddc:	2200      	movs	r2, #0
 8005dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de0:	f7fe f8b0 	bl	8003f44 <HAL_GetTick>
 8005de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005de6:	e008      	b.n	8005dfa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005de8:	f7fe f8ac 	bl	8003f44 <HAL_GetTick>
 8005dec:	4602      	mov	r2, r0
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d901      	bls.n	8005dfa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e045      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dfa:	4b06      	ldr	r3, [pc, #24]	@ (8005e14 <HAL_RCC_OscConfig+0x470>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1f0      	bne.n	8005de8 <HAL_RCC_OscConfig+0x444>
 8005e06:	e03d      	b.n	8005e84 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d107      	bne.n	8005e20 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e038      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
 8005e14:	40023800 	.word	0x40023800
 8005e18:	40007000 	.word	0x40007000
 8005e1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e20:	4b1b      	ldr	r3, [pc, #108]	@ (8005e90 <HAL_RCC_OscConfig+0x4ec>)
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d028      	beq.n	8005e80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d121      	bne.n	8005e80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d11a      	bne.n	8005e80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e50:	4013      	ands	r3, r2
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d111      	bne.n	8005e80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e66:	085b      	lsrs	r3, r3, #1
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d107      	bne.n	8005e80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d001      	beq.n	8005e84 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e000      	b.n	8005e86 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	40023800 	.word	0x40023800

08005e94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e0cc      	b.n	8006042 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ea8:	4b68      	ldr	r3, [pc, #416]	@ (800604c <HAL_RCC_ClockConfig+0x1b8>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0307 	and.w	r3, r3, #7
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d90c      	bls.n	8005ed0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eb6:	4b65      	ldr	r3, [pc, #404]	@ (800604c <HAL_RCC_ClockConfig+0x1b8>)
 8005eb8:	683a      	ldr	r2, [r7, #0]
 8005eba:	b2d2      	uxtb	r2, r2
 8005ebc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ebe:	4b63      	ldr	r3, [pc, #396]	@ (800604c <HAL_RCC_ClockConfig+0x1b8>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0307 	and.w	r3, r3, #7
 8005ec6:	683a      	ldr	r2, [r7, #0]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d001      	beq.n	8005ed0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e0b8      	b.n	8006042 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0302 	and.w	r3, r3, #2
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d020      	beq.n	8005f1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0304 	and.w	r3, r3, #4
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d005      	beq.n	8005ef4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ee8:	4b59      	ldr	r3, [pc, #356]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	4a58      	ldr	r2, [pc, #352]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005eee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005ef2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0308 	and.w	r3, r3, #8
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d005      	beq.n	8005f0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f00:	4b53      	ldr	r3, [pc, #332]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	4a52      	ldr	r2, [pc, #328]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005f06:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005f0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f0c:	4b50      	ldr	r3, [pc, #320]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	494d      	ldr	r1, [pc, #308]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d044      	beq.n	8005fb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d107      	bne.n	8005f42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f32:	4b47      	ldr	r3, [pc, #284]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d119      	bne.n	8005f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e07f      	b.n	8006042 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	2b02      	cmp	r3, #2
 8005f48:	d003      	beq.n	8005f52 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f4e:	2b03      	cmp	r3, #3
 8005f50:	d107      	bne.n	8005f62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f52:	4b3f      	ldr	r3, [pc, #252]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d109      	bne.n	8005f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e06f      	b.n	8006042 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f62:	4b3b      	ldr	r3, [pc, #236]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0302 	and.w	r3, r3, #2
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d101      	bne.n	8005f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e067      	b.n	8006042 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f72:	4b37      	ldr	r3, [pc, #220]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f023 0203 	bic.w	r2, r3, #3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	4934      	ldr	r1, [pc, #208]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005f80:	4313      	orrs	r3, r2
 8005f82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f84:	f7fd ffde 	bl	8003f44 <HAL_GetTick>
 8005f88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f8a:	e00a      	b.n	8005fa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f8c:	f7fd ffda 	bl	8003f44 <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d901      	bls.n	8005fa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e04f      	b.n	8006042 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fa2:	4b2b      	ldr	r3, [pc, #172]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f003 020c 	and.w	r2, r3, #12
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d1eb      	bne.n	8005f8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fb4:	4b25      	ldr	r3, [pc, #148]	@ (800604c <HAL_RCC_ClockConfig+0x1b8>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 0307 	and.w	r3, r3, #7
 8005fbc:	683a      	ldr	r2, [r7, #0]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d20c      	bcs.n	8005fdc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fc2:	4b22      	ldr	r3, [pc, #136]	@ (800604c <HAL_RCC_ClockConfig+0x1b8>)
 8005fc4:	683a      	ldr	r2, [r7, #0]
 8005fc6:	b2d2      	uxtb	r2, r2
 8005fc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fca:	4b20      	ldr	r3, [pc, #128]	@ (800604c <HAL_RCC_ClockConfig+0x1b8>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 0307 	and.w	r3, r3, #7
 8005fd2:	683a      	ldr	r2, [r7, #0]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d001      	beq.n	8005fdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e032      	b.n	8006042 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d008      	beq.n	8005ffa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fe8:	4b19      	ldr	r3, [pc, #100]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	4916      	ldr	r1, [pc, #88]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0308 	and.w	r3, r3, #8
 8006002:	2b00      	cmp	r3, #0
 8006004:	d009      	beq.n	800601a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006006:	4b12      	ldr	r3, [pc, #72]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	00db      	lsls	r3, r3, #3
 8006014:	490e      	ldr	r1, [pc, #56]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8006016:	4313      	orrs	r3, r2
 8006018:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800601a:	f000 f821 	bl	8006060 <HAL_RCC_GetSysClockFreq>
 800601e:	4602      	mov	r2, r0
 8006020:	4b0b      	ldr	r3, [pc, #44]	@ (8006050 <HAL_RCC_ClockConfig+0x1bc>)
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	091b      	lsrs	r3, r3, #4
 8006026:	f003 030f 	and.w	r3, r3, #15
 800602a:	490a      	ldr	r1, [pc, #40]	@ (8006054 <HAL_RCC_ClockConfig+0x1c0>)
 800602c:	5ccb      	ldrb	r3, [r1, r3]
 800602e:	fa22 f303 	lsr.w	r3, r2, r3
 8006032:	4a09      	ldr	r2, [pc, #36]	@ (8006058 <HAL_RCC_ClockConfig+0x1c4>)
 8006034:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006036:	4b09      	ldr	r3, [pc, #36]	@ (800605c <HAL_RCC_ClockConfig+0x1c8>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4618      	mov	r0, r3
 800603c:	f7fd ff3e 	bl	8003ebc <HAL_InitTick>

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	40023c00 	.word	0x40023c00
 8006050:	40023800 	.word	0x40023800
 8006054:	0800e184 	.word	0x0800e184
 8006058:	20000000 	.word	0x20000000
 800605c:	20000004 	.word	0x20000004

08006060 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006064:	b094      	sub	sp, #80	@ 0x50
 8006066:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006068:	2300      	movs	r3, #0
 800606a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800606c:	2300      	movs	r3, #0
 800606e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006070:	2300      	movs	r3, #0
 8006072:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006074:	2300      	movs	r3, #0
 8006076:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006078:	4b79      	ldr	r3, [pc, #484]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x200>)
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	f003 030c 	and.w	r3, r3, #12
 8006080:	2b08      	cmp	r3, #8
 8006082:	d00d      	beq.n	80060a0 <HAL_RCC_GetSysClockFreq+0x40>
 8006084:	2b08      	cmp	r3, #8
 8006086:	f200 80e1 	bhi.w	800624c <HAL_RCC_GetSysClockFreq+0x1ec>
 800608a:	2b00      	cmp	r3, #0
 800608c:	d002      	beq.n	8006094 <HAL_RCC_GetSysClockFreq+0x34>
 800608e:	2b04      	cmp	r3, #4
 8006090:	d003      	beq.n	800609a <HAL_RCC_GetSysClockFreq+0x3a>
 8006092:	e0db      	b.n	800624c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006094:	4b73      	ldr	r3, [pc, #460]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x204>)
 8006096:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006098:	e0db      	b.n	8006252 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800609a:	4b72      	ldr	r3, [pc, #456]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x204>)
 800609c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800609e:	e0d8      	b.n	8006252 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060a0:	4b6f      	ldr	r3, [pc, #444]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x200>)
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060aa:	4b6d      	ldr	r3, [pc, #436]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x200>)
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d063      	beq.n	800617e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060b6:	4b6a      	ldr	r3, [pc, #424]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x200>)
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	099b      	lsrs	r3, r3, #6
 80060bc:	2200      	movs	r2, #0
 80060be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80060c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80060ca:	2300      	movs	r3, #0
 80060cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80060d2:	4622      	mov	r2, r4
 80060d4:	462b      	mov	r3, r5
 80060d6:	f04f 0000 	mov.w	r0, #0
 80060da:	f04f 0100 	mov.w	r1, #0
 80060de:	0159      	lsls	r1, r3, #5
 80060e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060e4:	0150      	lsls	r0, r2, #5
 80060e6:	4602      	mov	r2, r0
 80060e8:	460b      	mov	r3, r1
 80060ea:	4621      	mov	r1, r4
 80060ec:	1a51      	subs	r1, r2, r1
 80060ee:	6139      	str	r1, [r7, #16]
 80060f0:	4629      	mov	r1, r5
 80060f2:	eb63 0301 	sbc.w	r3, r3, r1
 80060f6:	617b      	str	r3, [r7, #20]
 80060f8:	f04f 0200 	mov.w	r2, #0
 80060fc:	f04f 0300 	mov.w	r3, #0
 8006100:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006104:	4659      	mov	r1, fp
 8006106:	018b      	lsls	r3, r1, #6
 8006108:	4651      	mov	r1, sl
 800610a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800610e:	4651      	mov	r1, sl
 8006110:	018a      	lsls	r2, r1, #6
 8006112:	4651      	mov	r1, sl
 8006114:	ebb2 0801 	subs.w	r8, r2, r1
 8006118:	4659      	mov	r1, fp
 800611a:	eb63 0901 	sbc.w	r9, r3, r1
 800611e:	f04f 0200 	mov.w	r2, #0
 8006122:	f04f 0300 	mov.w	r3, #0
 8006126:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800612a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800612e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006132:	4690      	mov	r8, r2
 8006134:	4699      	mov	r9, r3
 8006136:	4623      	mov	r3, r4
 8006138:	eb18 0303 	adds.w	r3, r8, r3
 800613c:	60bb      	str	r3, [r7, #8]
 800613e:	462b      	mov	r3, r5
 8006140:	eb49 0303 	adc.w	r3, r9, r3
 8006144:	60fb      	str	r3, [r7, #12]
 8006146:	f04f 0200 	mov.w	r2, #0
 800614a:	f04f 0300 	mov.w	r3, #0
 800614e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006152:	4629      	mov	r1, r5
 8006154:	028b      	lsls	r3, r1, #10
 8006156:	4621      	mov	r1, r4
 8006158:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800615c:	4621      	mov	r1, r4
 800615e:	028a      	lsls	r2, r1, #10
 8006160:	4610      	mov	r0, r2
 8006162:	4619      	mov	r1, r3
 8006164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006166:	2200      	movs	r2, #0
 8006168:	62bb      	str	r3, [r7, #40]	@ 0x28
 800616a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800616c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006170:	f7fa fd3a 	bl	8000be8 <__aeabi_uldivmod>
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	4613      	mov	r3, r2
 800617a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800617c:	e058      	b.n	8006230 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800617e:	4b38      	ldr	r3, [pc, #224]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x200>)
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	099b      	lsrs	r3, r3, #6
 8006184:	2200      	movs	r2, #0
 8006186:	4618      	mov	r0, r3
 8006188:	4611      	mov	r1, r2
 800618a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800618e:	623b      	str	r3, [r7, #32]
 8006190:	2300      	movs	r3, #0
 8006192:	627b      	str	r3, [r7, #36]	@ 0x24
 8006194:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006198:	4642      	mov	r2, r8
 800619a:	464b      	mov	r3, r9
 800619c:	f04f 0000 	mov.w	r0, #0
 80061a0:	f04f 0100 	mov.w	r1, #0
 80061a4:	0159      	lsls	r1, r3, #5
 80061a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061aa:	0150      	lsls	r0, r2, #5
 80061ac:	4602      	mov	r2, r0
 80061ae:	460b      	mov	r3, r1
 80061b0:	4641      	mov	r1, r8
 80061b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80061b6:	4649      	mov	r1, r9
 80061b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80061bc:	f04f 0200 	mov.w	r2, #0
 80061c0:	f04f 0300 	mov.w	r3, #0
 80061c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80061c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80061cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80061d0:	ebb2 040a 	subs.w	r4, r2, sl
 80061d4:	eb63 050b 	sbc.w	r5, r3, fp
 80061d8:	f04f 0200 	mov.w	r2, #0
 80061dc:	f04f 0300 	mov.w	r3, #0
 80061e0:	00eb      	lsls	r3, r5, #3
 80061e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061e6:	00e2      	lsls	r2, r4, #3
 80061e8:	4614      	mov	r4, r2
 80061ea:	461d      	mov	r5, r3
 80061ec:	4643      	mov	r3, r8
 80061ee:	18e3      	adds	r3, r4, r3
 80061f0:	603b      	str	r3, [r7, #0]
 80061f2:	464b      	mov	r3, r9
 80061f4:	eb45 0303 	adc.w	r3, r5, r3
 80061f8:	607b      	str	r3, [r7, #4]
 80061fa:	f04f 0200 	mov.w	r2, #0
 80061fe:	f04f 0300 	mov.w	r3, #0
 8006202:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006206:	4629      	mov	r1, r5
 8006208:	028b      	lsls	r3, r1, #10
 800620a:	4621      	mov	r1, r4
 800620c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006210:	4621      	mov	r1, r4
 8006212:	028a      	lsls	r2, r1, #10
 8006214:	4610      	mov	r0, r2
 8006216:	4619      	mov	r1, r3
 8006218:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800621a:	2200      	movs	r2, #0
 800621c:	61bb      	str	r3, [r7, #24]
 800621e:	61fa      	str	r2, [r7, #28]
 8006220:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006224:	f7fa fce0 	bl	8000be8 <__aeabi_uldivmod>
 8006228:	4602      	mov	r2, r0
 800622a:	460b      	mov	r3, r1
 800622c:	4613      	mov	r3, r2
 800622e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006230:	4b0b      	ldr	r3, [pc, #44]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x200>)
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	0c1b      	lsrs	r3, r3, #16
 8006236:	f003 0303 	and.w	r3, r3, #3
 800623a:	3301      	adds	r3, #1
 800623c:	005b      	lsls	r3, r3, #1
 800623e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006240:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006244:	fbb2 f3f3 	udiv	r3, r2, r3
 8006248:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800624a:	e002      	b.n	8006252 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800624c:	4b05      	ldr	r3, [pc, #20]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x204>)
 800624e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006250:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006252:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006254:	4618      	mov	r0, r3
 8006256:	3750      	adds	r7, #80	@ 0x50
 8006258:	46bd      	mov	sp, r7
 800625a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800625e:	bf00      	nop
 8006260:	40023800 	.word	0x40023800
 8006264:	00f42400 	.word	0x00f42400

08006268 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006268:	b480      	push	{r7}
 800626a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800626c:	4b03      	ldr	r3, [pc, #12]	@ (800627c <HAL_RCC_GetHCLKFreq+0x14>)
 800626e:	681b      	ldr	r3, [r3, #0]
}
 8006270:	4618      	mov	r0, r3
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr
 800627a:	bf00      	nop
 800627c:	20000000 	.word	0x20000000

08006280 <LL_ADC_REG_SetSequencerLength>:
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800628e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	431a      	orrs	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800629a:	bf00      	nop
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b083      	sub	sp, #12
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	bf0c      	ite	eq
 80062ba:	2301      	moveq	r3, #1
 80062bc:	2300      	movne	r3, #0
 80062be:	b2db      	uxtb	r3, r3
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 80062cc:	b590      	push	{r4, r7, lr}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80062d6:	2300      	movs	r3, #0
 80062d8:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 80062da:	481c      	ldr	r0, [pc, #112]	@ (800634c <LL_ADC_CommonInit+0x80>)
 80062dc:	f7ff ffe3 	bl	80062a6 <LL_ADC_IsEnabled>
 80062e0:	4604      	mov	r4, r0
 80062e2:	481b      	ldr	r0, [pc, #108]	@ (8006350 <LL_ADC_CommonInit+0x84>)
 80062e4:	f7ff ffdf 	bl	80062a6 <LL_ADC_IsEnabled>
 80062e8:	4603      	mov	r3, r0
 80062ea:	431c      	orrs	r4, r3
 80062ec:	4819      	ldr	r0, [pc, #100]	@ (8006354 <LL_ADC_CommonInit+0x88>)
 80062ee:	f7ff ffda 	bl	80062a6 <LL_ADC_IsEnabled>
 80062f2:	4603      	mov	r3, r0
 80062f4:	4323      	orrs	r3, r4
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d120      	bne.n	800633c <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d012      	beq.n	8006328 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	4b14      	ldr	r3, [pc, #80]	@ (8006358 <LL_ADC_CommonInit+0x8c>)
 8006308:	4013      	ands	r3, r2
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	6811      	ldr	r1, [r2, #0]
 800630e:	683a      	ldr	r2, [r7, #0]
 8006310:	6852      	ldr	r2, [r2, #4]
 8006312:	4311      	orrs	r1, r2
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	6892      	ldr	r2, [r2, #8]
 8006318:	4311      	orrs	r1, r2
 800631a:	683a      	ldr	r2, [r7, #0]
 800631c:	68d2      	ldr	r2, [r2, #12]
 800631e:	430a      	orrs	r2, r1
 8006320:	431a      	orrs	r2, r3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	605a      	str	r2, [r3, #4]
 8006326:	e00b      	b.n	8006340 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685a      	ldr	r2, [r3, #4]
 800632c:	4b0a      	ldr	r3, [pc, #40]	@ (8006358 <LL_ADC_CommonInit+0x8c>)
 800632e:	4013      	ands	r3, r2
 8006330:	683a      	ldr	r2, [r7, #0]
 8006332:	6812      	ldr	r2, [r2, #0]
 8006334:	431a      	orrs	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	605a      	str	r2, [r3, #4]
 800633a:	e001      	b.n	8006340 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006340:	7bfb      	ldrb	r3, [r7, #15]
}
 8006342:	4618      	mov	r0, r3
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	bd90      	pop	{r4, r7, pc}
 800634a:	bf00      	nop
 800634c:	40012000 	.word	0x40012000
 8006350:	40012100 	.word	0x40012100
 8006354:	40012200 	.word	0x40012200
 8006358:	fffc10e0 	.word	0xfffc10e0

0800635c <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8006366:	2300      	movs	r3, #0
 8006368:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f7ff ff9b 	bl	80062a6 <LL_ADC_IsEnabled>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d117      	bne.n	80063a6 <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800637e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006382:	683a      	ldr	r2, [r7, #0]
 8006384:	6811      	ldr	r1, [r2, #0]
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	6892      	ldr	r2, [r2, #8]
 800638a:	430a      	orrs	r2, r1
 800638c:	431a      	orrs	r2, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	605a      	str	r2, [r3, #4]
               ,
               ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );

    MODIFY_REG(ADCx->CR2,
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	431a      	orrs	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	609a      	str	r2, [r3, #8]
 80063a4:	e001      	b.n	80063aa <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80063aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80063be:	2300      	movs	r3, #0
 80063c0:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f7ff ff6f 	bl	80062a6 <LL_ADC_IsEnabled>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d12b      	bne.n	8006426 <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d009      	beq.n	80063ea <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	431a      	orrs	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	605a      	str	r2, [r3, #4]
 80063e8:	e005      	b.n	80063f6 <LL_ADC_REG_Init+0x42>
                 ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	605a      	str	r2, [r3, #4]
                 ,
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }

    MODIFY_REG(ADCx->CR2,
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	689a      	ldr	r2, [r3, #8]
 80063fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006434 <LL_ADC_REG_Init+0x80>)
 80063fc:	4013      	ands	r3, r2
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	6812      	ldr	r2, [r2, #0]
 8006402:	f002 6170 	and.w	r1, r2, #251658240	@ 0xf000000
 8006406:	683a      	ldr	r2, [r7, #0]
 8006408:	68d2      	ldr	r2, [r2, #12]
 800640a:	4311      	orrs	r1, r2
 800640c:	683a      	ldr	r2, [r7, #0]
 800640e:	6912      	ldr	r2, [r2, #16]
 8006410:	430a      	orrs	r2, r1
 8006412:	431a      	orrs	r2, r3
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	4619      	mov	r1, r3
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f7ff ff2e 	bl	8006280 <LL_ADC_REG_SetSequencerLength>
 8006424:	e001      	b.n	800642a <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800642a:	7bfb      	ldrb	r3, [r7, #15]
}
 800642c:	4618      	mov	r0, r3
 800642e:	3710      	adds	r7, #16
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}
 8006434:	c0fffcfd 	.word	0xc0fffcfd

08006438 <LL_GPIO_SetPinMode>:
{
 8006438:	b480      	push	{r7}
 800643a:	b08b      	sub	sp, #44	@ 0x2c
 800643c:	af00      	add	r7, sp, #0
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	fa93 f3a3 	rbit	r3, r3
 8006452:	613b      	str	r3, [r7, #16]
  return result;
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800645e:	2320      	movs	r3, #32
 8006460:	e003      	b.n	800646a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	fab3 f383 	clz	r3, r3
 8006468:	b2db      	uxtb	r3, r3
 800646a:	005b      	lsls	r3, r3, #1
 800646c:	2103      	movs	r1, #3
 800646e:	fa01 f303 	lsl.w	r3, r1, r3
 8006472:	43db      	mvns	r3, r3
 8006474:	401a      	ands	r2, r3
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800647a:	6a3b      	ldr	r3, [r7, #32]
 800647c:	fa93 f3a3 	rbit	r3, r3
 8006480:	61fb      	str	r3, [r7, #28]
  return result;
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006488:	2b00      	cmp	r3, #0
 800648a:	d101      	bne.n	8006490 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800648c:	2320      	movs	r3, #32
 800648e:	e003      	b.n	8006498 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8006490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006492:	fab3 f383 	clz	r3, r3
 8006496:	b2db      	uxtb	r3, r3
 8006498:	005b      	lsls	r3, r3, #1
 800649a:	6879      	ldr	r1, [r7, #4]
 800649c:	fa01 f303 	lsl.w	r3, r1, r3
 80064a0:	431a      	orrs	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	601a      	str	r2, [r3, #0]
}
 80064a6:	bf00      	nop
 80064a8:	372c      	adds	r7, #44	@ 0x2c
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr

080064b2 <LL_GPIO_SetPinOutputType>:
{
 80064b2:	b480      	push	{r7}
 80064b4:	b085      	sub	sp, #20
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	60f8      	str	r0, [r7, #12]
 80064ba:	60b9      	str	r1, [r7, #8]
 80064bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	685a      	ldr	r2, [r3, #4]
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	43db      	mvns	r3, r3
 80064c6:	401a      	ands	r2, r3
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	6879      	ldr	r1, [r7, #4]
 80064cc:	fb01 f303 	mul.w	r3, r1, r3
 80064d0:	431a      	orrs	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	605a      	str	r2, [r3, #4]
}
 80064d6:	bf00      	nop
 80064d8:	3714      	adds	r7, #20
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr

080064e2 <LL_GPIO_SetPinSpeed>:
{
 80064e2:	b480      	push	{r7}
 80064e4:	b08b      	sub	sp, #44	@ 0x2c
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	60f8      	str	r0, [r7, #12]
 80064ea:	60b9      	str	r1, [r7, #8]
 80064ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	689a      	ldr	r2, [r3, #8]
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	fa93 f3a3 	rbit	r3, r3
 80064fc:	613b      	str	r3, [r7, #16]
  return result;
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d101      	bne.n	800650c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8006508:	2320      	movs	r3, #32
 800650a:	e003      	b.n	8006514 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800650c:	69bb      	ldr	r3, [r7, #24]
 800650e:	fab3 f383 	clz	r3, r3
 8006512:	b2db      	uxtb	r3, r3
 8006514:	005b      	lsls	r3, r3, #1
 8006516:	2103      	movs	r1, #3
 8006518:	fa01 f303 	lsl.w	r3, r1, r3
 800651c:	43db      	mvns	r3, r3
 800651e:	401a      	ands	r2, r3
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006524:	6a3b      	ldr	r3, [r7, #32]
 8006526:	fa93 f3a3 	rbit	r3, r3
 800652a:	61fb      	str	r3, [r7, #28]
  return result;
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8006536:	2320      	movs	r3, #32
 8006538:	e003      	b.n	8006542 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800653a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653c:	fab3 f383 	clz	r3, r3
 8006540:	b2db      	uxtb	r3, r3
 8006542:	005b      	lsls	r3, r3, #1
 8006544:	6879      	ldr	r1, [r7, #4]
 8006546:	fa01 f303 	lsl.w	r3, r1, r3
 800654a:	431a      	orrs	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	609a      	str	r2, [r3, #8]
}
 8006550:	bf00      	nop
 8006552:	372c      	adds	r7, #44	@ 0x2c
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <LL_GPIO_SetPinPull>:
{
 800655c:	b480      	push	{r7}
 800655e:	b08b      	sub	sp, #44	@ 0x2c
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	68da      	ldr	r2, [r3, #12]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	fa93 f3a3 	rbit	r3, r3
 8006576:	613b      	str	r3, [r7, #16]
  return result;
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800657c:	69bb      	ldr	r3, [r7, #24]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8006582:	2320      	movs	r3, #32
 8006584:	e003      	b.n	800658e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	fab3 f383 	clz	r3, r3
 800658c:	b2db      	uxtb	r3, r3
 800658e:	005b      	lsls	r3, r3, #1
 8006590:	2103      	movs	r1, #3
 8006592:	fa01 f303 	lsl.w	r3, r1, r3
 8006596:	43db      	mvns	r3, r3
 8006598:	401a      	ands	r2, r3
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800659e:	6a3b      	ldr	r3, [r7, #32]
 80065a0:	fa93 f3a3 	rbit	r3, r3
 80065a4:	61fb      	str	r3, [r7, #28]
  return result;
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80065aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d101      	bne.n	80065b4 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80065b0:	2320      	movs	r3, #32
 80065b2:	e003      	b.n	80065bc <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80065b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b6:	fab3 f383 	clz	r3, r3
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	005b      	lsls	r3, r3, #1
 80065be:	6879      	ldr	r1, [r7, #4]
 80065c0:	fa01 f303 	lsl.w	r3, r1, r3
 80065c4:	431a      	orrs	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	60da      	str	r2, [r3, #12]
}
 80065ca:	bf00      	nop
 80065cc:	372c      	adds	r7, #44	@ 0x2c
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr

080065d6 <LL_GPIO_SetAFPin_0_7>:
{
 80065d6:	b480      	push	{r7}
 80065d8:	b08b      	sub	sp, #44	@ 0x2c
 80065da:	af00      	add	r7, sp, #0
 80065dc:	60f8      	str	r0, [r7, #12]
 80065de:	60b9      	str	r1, [r7, #8]
 80065e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6a1a      	ldr	r2, [r3, #32]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	fa93 f3a3 	rbit	r3, r3
 80065f0:	613b      	str	r3, [r7, #16]
  return result;
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d101      	bne.n	8006600 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80065fc:	2320      	movs	r3, #32
 80065fe:	e003      	b.n	8006608 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	fab3 f383 	clz	r3, r3
 8006606:	b2db      	uxtb	r3, r3
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	210f      	movs	r1, #15
 800660c:	fa01 f303 	lsl.w	r3, r1, r3
 8006610:	43db      	mvns	r3, r3
 8006612:	401a      	ands	r2, r3
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006618:	6a3b      	ldr	r3, [r7, #32]
 800661a:	fa93 f3a3 	rbit	r3, r3
 800661e:	61fb      	str	r3, [r7, #28]
  return result;
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006626:	2b00      	cmp	r3, #0
 8006628:	d101      	bne.n	800662e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800662a:	2320      	movs	r3, #32
 800662c:	e003      	b.n	8006636 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800662e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006630:	fab3 f383 	clz	r3, r3
 8006634:	b2db      	uxtb	r3, r3
 8006636:	009b      	lsls	r3, r3, #2
 8006638:	6879      	ldr	r1, [r7, #4]
 800663a:	fa01 f303 	lsl.w	r3, r1, r3
 800663e:	431a      	orrs	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	621a      	str	r2, [r3, #32]
}
 8006644:	bf00      	nop
 8006646:	372c      	adds	r7, #44	@ 0x2c
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <LL_GPIO_SetAFPin_8_15>:
{
 8006650:	b480      	push	{r7}
 8006652:	b08b      	sub	sp, #44	@ 0x2c
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	0a1b      	lsrs	r3, r3, #8
 8006664:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	fa93 f3a3 	rbit	r3, r3
 800666c:	613b      	str	r3, [r7, #16]
  return result;
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d101      	bne.n	800667c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8006678:	2320      	movs	r3, #32
 800667a:	e003      	b.n	8006684 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	fab3 f383 	clz	r3, r3
 8006682:	b2db      	uxtb	r3, r3
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	210f      	movs	r1, #15
 8006688:	fa01 f303 	lsl.w	r3, r1, r3
 800668c:	43db      	mvns	r3, r3
 800668e:	401a      	ands	r2, r3
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	0a1b      	lsrs	r3, r3, #8
 8006694:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006696:	6a3b      	ldr	r3, [r7, #32]
 8006698:	fa93 f3a3 	rbit	r3, r3
 800669c:	61fb      	str	r3, [r7, #28]
  return result;
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80066a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d101      	bne.n	80066ac <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80066a8:	2320      	movs	r3, #32
 80066aa:	e003      	b.n	80066b4 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80066ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ae:	fab3 f383 	clz	r3, r3
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	6879      	ldr	r1, [r7, #4]
 80066b8:	fa01 f303 	lsl.w	r3, r1, r3
 80066bc:	431a      	orrs	r2, r3
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80066c2:	bf00      	nop
 80066c4:	372c      	adds	r7, #44	@ 0x2c
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr

080066ce <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b08a      	sub	sp, #40	@ 0x28
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
 80066d6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80066d8:	2300      	movs	r3, #0
 80066da:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80066dc:	2300      	movs	r3, #0
 80066de:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	fa93 f3a3 	rbit	r3, r3
 80066ec:	617b      	str	r3, [r7, #20]
  return result;
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d101      	bne.n	80066fc <LL_GPIO_Init+0x2e>
    return 32U;
 80066f8:	2320      	movs	r3, #32
 80066fa:	e003      	b.n	8006704 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	fab3 f383 	clz	r3, r3
 8006702:	b2db      	uxtb	r3, r3
 8006704:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006706:	e057      	b.n	80067b8 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	2101      	movs	r1, #1
 800670e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006710:	fa01 f303 	lsl.w	r3, r1, r3
 8006714:	4013      	ands	r3, r2
 8006716:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8006718:	6a3b      	ldr	r3, [r7, #32]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d049      	beq.n	80067b2 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d003      	beq.n	800672e <LL_GPIO_Init+0x60>
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	2b02      	cmp	r3, #2
 800672c:	d10d      	bne.n	800674a <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	461a      	mov	r2, r3
 8006734:	6a39      	ldr	r1, [r7, #32]
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7ff fed3 	bl	80064e2 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	461a      	mov	r2, r3
 8006742:	6a39      	ldr	r1, [r7, #32]
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f7ff feb4 	bl	80064b2 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	461a      	mov	r2, r3
 8006750:	6a39      	ldr	r1, [r7, #32]
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f7ff ff02 	bl	800655c <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	2b02      	cmp	r3, #2
 800675e:	d121      	bne.n	80067a4 <LL_GPIO_Init+0xd6>
 8006760:	6a3b      	ldr	r3, [r7, #32]
 8006762:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	fa93 f3a3 	rbit	r3, r3
 800676a:	60bb      	str	r3, [r7, #8]
  return result;
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d101      	bne.n	800677a <LL_GPIO_Init+0xac>
    return 32U;
 8006776:	2320      	movs	r3, #32
 8006778:	e003      	b.n	8006782 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	fab3 f383 	clz	r3, r3
 8006780:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8006782:	2b07      	cmp	r3, #7
 8006784:	d807      	bhi.n	8006796 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	461a      	mov	r2, r3
 800678c:	6a39      	ldr	r1, [r7, #32]
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7ff ff21 	bl	80065d6 <LL_GPIO_SetAFPin_0_7>
 8006794:	e006      	b.n	80067a4 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	461a      	mov	r2, r3
 800679c:	6a39      	ldr	r1, [r7, #32]
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f7ff ff56 	bl	8006650 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	461a      	mov	r2, r3
 80067aa:	6a39      	ldr	r1, [r7, #32]
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f7ff fe43 	bl	8006438 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80067b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b4:	3301      	adds	r3, #1
 80067b6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067be:	fa22 f303 	lsr.w	r3, r2, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1a0      	bne.n	8006708 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3728      	adds	r7, #40	@ 0x28
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80067d0:	b480      	push	{r7}
 80067d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80067d4:	4b04      	ldr	r3, [pc, #16]	@ (80067e8 <LL_RCC_GetSysClkSource+0x18>)
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f003 030c 	and.w	r3, r3, #12
}
 80067dc:	4618      	mov	r0, r3
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	40023800 	.word	0x40023800

080067ec <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80067ec:	b480      	push	{r7}
 80067ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80067f0:	4b04      	ldr	r3, [pc, #16]	@ (8006804 <LL_RCC_GetAHBPrescaler+0x18>)
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	40023800 	.word	0x40023800

08006808 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006808:	b480      	push	{r7}
 800680a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800680c:	4b04      	ldr	r3, [pc, #16]	@ (8006820 <LL_RCC_GetAPB1Prescaler+0x18>)
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8006814:	4618      	mov	r0, r3
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	40023800 	.word	0x40023800

08006824 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8006824:	b480      	push	{r7}
 8006826:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006828:	4b04      	ldr	r3, [pc, #16]	@ (800683c <LL_RCC_GetAPB2Prescaler+0x18>)
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006830:	4618      	mov	r0, r3
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	40023800 	.word	0x40023800

08006840 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006840:	b480      	push	{r7}
 8006842:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006844:	4b04      	ldr	r3, [pc, #16]	@ (8006858 <LL_RCC_PLL_GetMainSource+0x18>)
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 800684c:	4618      	mov	r0, r3
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr
 8006856:	bf00      	nop
 8006858:	40023800 	.word	0x40023800

0800685c <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800685c:	b480      	push	{r7}
 800685e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006860:	4b04      	ldr	r3, [pc, #16]	@ (8006874 <LL_RCC_PLL_GetN+0x18>)
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	099b      	lsrs	r3, r3, #6
 8006866:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800686a:	4618      	mov	r0, r3
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr
 8006874:	40023800 	.word	0x40023800

08006878 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8006878:	b480      	push	{r7}
 800687a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800687c:	4b04      	ldr	r3, [pc, #16]	@ (8006890 <LL_RCC_PLL_GetP+0x18>)
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8006884:	4618      	mov	r0, r3
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	40023800 	.word	0x40023800

08006894 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006894:	b480      	push	{r7}
 8006896:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006898:	4b04      	ldr	r3, [pc, #16]	@ (80068ac <LL_RCC_PLL_GetDivider+0x18>)
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	40023800 	.word	0x40023800

080068b0 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80068b8:	f000 f820 	bl	80068fc <RCC_GetSystemClockFreq>
 80068bc:	4602      	mov	r2, r0
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f000 f83e 	bl	8006948 <RCC_GetHCLKClockFreq>
 80068cc:	4602      	mov	r2, r0
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	4618      	mov	r0, r3
 80068d8:	f000 f84c 	bl	8006974 <RCC_GetPCLK1ClockFreq>
 80068dc:	4602      	mov	r2, r0
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	4618      	mov	r0, r3
 80068e8:	f000 f858 	bl	800699c <RCC_GetPCLK2ClockFreq>
 80068ec:	4602      	mov	r2, r0
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	60da      	str	r2, [r3, #12]
}
 80068f2:	bf00      	nop
 80068f4:	3708      	adds	r7, #8
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
	...

080068fc <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006902:	2300      	movs	r3, #0
 8006904:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006906:	f7ff ff63 	bl	80067d0 <LL_RCC_GetSysClkSource>
 800690a:	4603      	mov	r3, r0
 800690c:	2b08      	cmp	r3, #8
 800690e:	d00c      	beq.n	800692a <RCC_GetSystemClockFreq+0x2e>
 8006910:	2b08      	cmp	r3, #8
 8006912:	d80f      	bhi.n	8006934 <RCC_GetSystemClockFreq+0x38>
 8006914:	2b00      	cmp	r3, #0
 8006916:	d002      	beq.n	800691e <RCC_GetSystemClockFreq+0x22>
 8006918:	2b04      	cmp	r3, #4
 800691a:	d003      	beq.n	8006924 <RCC_GetSystemClockFreq+0x28>
 800691c:	e00a      	b.n	8006934 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800691e:	4b09      	ldr	r3, [pc, #36]	@ (8006944 <RCC_GetSystemClockFreq+0x48>)
 8006920:	607b      	str	r3, [r7, #4]
      break;
 8006922:	e00a      	b.n	800693a <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006924:	4b07      	ldr	r3, [pc, #28]	@ (8006944 <RCC_GetSystemClockFreq+0x48>)
 8006926:	607b      	str	r3, [r7, #4]
      break;
 8006928:	e007      	b.n	800693a <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800692a:	2008      	movs	r0, #8
 800692c:	f000 f84a 	bl	80069c4 <RCC_PLL_GetFreqDomain_SYS>
 8006930:	6078      	str	r0, [r7, #4]
      break;
 8006932:	e002      	b.n	800693a <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8006934:	4b03      	ldr	r3, [pc, #12]	@ (8006944 <RCC_GetSystemClockFreq+0x48>)
 8006936:	607b      	str	r3, [r7, #4]
      break;
 8006938:	bf00      	nop
  }

  return frequency;
 800693a:	687b      	ldr	r3, [r7, #4]
}
 800693c:	4618      	mov	r0, r3
 800693e:	3708      	adds	r7, #8
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}
 8006944:	00f42400 	.word	0x00f42400

08006948 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b082      	sub	sp, #8
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006950:	f7ff ff4c 	bl	80067ec <LL_RCC_GetAHBPrescaler>
 8006954:	4603      	mov	r3, r0
 8006956:	091b      	lsrs	r3, r3, #4
 8006958:	f003 030f 	and.w	r3, r3, #15
 800695c:	4a04      	ldr	r2, [pc, #16]	@ (8006970 <RCC_GetHCLKClockFreq+0x28>)
 800695e:	5cd3      	ldrb	r3, [r2, r3]
 8006960:	461a      	mov	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	40d3      	lsrs	r3, r2
}
 8006966:	4618      	mov	r0, r3
 8006968:	3708      	adds	r7, #8
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	0800e184 	.word	0x0800e184

08006974 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800697c:	f7ff ff44 	bl	8006808 <LL_RCC_GetAPB1Prescaler>
 8006980:	4603      	mov	r3, r0
 8006982:	0a9b      	lsrs	r3, r3, #10
 8006984:	4a04      	ldr	r2, [pc, #16]	@ (8006998 <RCC_GetPCLK1ClockFreq+0x24>)
 8006986:	5cd3      	ldrb	r3, [r2, r3]
 8006988:	461a      	mov	r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	40d3      	lsrs	r3, r2
}
 800698e:	4618      	mov	r0, r3
 8006990:	3708      	adds	r7, #8
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	0800e194 	.word	0x0800e194

0800699c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b082      	sub	sp, #8
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80069a4:	f7ff ff3e 	bl	8006824 <LL_RCC_GetAPB2Prescaler>
 80069a8:	4603      	mov	r3, r0
 80069aa:	0b5b      	lsrs	r3, r3, #13
 80069ac:	4a04      	ldr	r2, [pc, #16]	@ (80069c0 <RCC_GetPCLK2ClockFreq+0x24>)
 80069ae:	5cd3      	ldrb	r3, [r2, r3]
 80069b0:	461a      	mov	r2, r3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	40d3      	lsrs	r3, r2
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3708      	adds	r7, #8
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	0800e194 	.word	0x0800e194

080069c4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80069c4:	b590      	push	{r4, r7, lr}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 80069cc:	2300      	movs	r3, #0
 80069ce:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 80069d0:	2300      	movs	r3, #0
 80069d2:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 80069d4:	2300      	movs	r3, #0
 80069d6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80069d8:	f7ff ff32 	bl	8006840 <LL_RCC_PLL_GetMainSource>
 80069dc:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d004      	beq.n	80069ee <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069ea:	d003      	beq.n	80069f4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80069ec:	e005      	b.n	80069fa <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80069ee:	4b12      	ldr	r3, [pc, #72]	@ (8006a38 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80069f0:	617b      	str	r3, [r7, #20]
      break;
 80069f2:	e005      	b.n	8006a00 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80069f4:	4b10      	ldr	r3, [pc, #64]	@ (8006a38 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80069f6:	617b      	str	r3, [r7, #20]
      break;
 80069f8:	e002      	b.n	8006a00 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80069fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006a38 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80069fc:	617b      	str	r3, [r7, #20]
      break;
 80069fe:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2b08      	cmp	r3, #8
 8006a04:	d113      	bne.n	8006a2e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006a06:	f7ff ff45 	bl	8006894 <LL_RCC_PLL_GetDivider>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	fbb3 f4f2 	udiv	r4, r3, r2
 8006a12:	f7ff ff23 	bl	800685c <LL_RCC_PLL_GetN>
 8006a16:	4603      	mov	r3, r0
 8006a18:	fb03 f404 	mul.w	r4, r3, r4
 8006a1c:	f7ff ff2c 	bl	8006878 <LL_RCC_PLL_GetP>
 8006a20:	4603      	mov	r3, r0
 8006a22:	0c1b      	lsrs	r3, r3, #16
 8006a24:	3301      	adds	r3, #1
 8006a26:	005b      	lsls	r3, r3, #1
 8006a28:	fbb4 f3f3 	udiv	r3, r4, r3
 8006a2c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8006a2e:	693b      	ldr	r3, [r7, #16]
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd90      	pop	{r4, r7, pc}
 8006a38:	00f42400 	.word	0x00f42400

08006a3c <LL_SPI_IsEnabled>:
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a4c:	2b40      	cmp	r3, #64	@ 0x40
 8006a4e:	d101      	bne.n	8006a54 <LL_SPI_IsEnabled+0x18>
 8006a50:	2301      	movs	r3, #1
 8006a52:	e000      	b.n	8006a56 <LL_SPI_IsEnabled+0x1a>
 8006a54:	2300      	movs	r3, #0
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	370c      	adds	r7, #12
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr

08006a62 <LL_SPI_SetCRCPolynomial>:
{
 8006a62:	b480      	push	{r7}
 8006a64:	b083      	sub	sp, #12
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6078      	str	r0, [r7, #4]
 8006a6a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	461a      	mov	r2, r3
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	611a      	str	r2, [r3, #16]
}
 8006a76:	bf00      	nop
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b084      	sub	sp, #16
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
 8006a8a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f7ff ffd3 	bl	8006a3c <LL_SPI_IsEnabled>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d139      	bne.n	8006b10 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006aa4:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8006aa8:	683a      	ldr	r2, [r7, #0]
 8006aaa:	6811      	ldr	r1, [r2, #0]
 8006aac:	683a      	ldr	r2, [r7, #0]
 8006aae:	6852      	ldr	r2, [r2, #4]
 8006ab0:	4311      	orrs	r1, r2
 8006ab2:	683a      	ldr	r2, [r7, #0]
 8006ab4:	6892      	ldr	r2, [r2, #8]
 8006ab6:	4311      	orrs	r1, r2
 8006ab8:	683a      	ldr	r2, [r7, #0]
 8006aba:	68d2      	ldr	r2, [r2, #12]
 8006abc:	4311      	orrs	r1, r2
 8006abe:	683a      	ldr	r2, [r7, #0]
 8006ac0:	6912      	ldr	r2, [r2, #16]
 8006ac2:	4311      	orrs	r1, r2
 8006ac4:	683a      	ldr	r2, [r7, #0]
 8006ac6:	6952      	ldr	r2, [r2, #20]
 8006ac8:	4311      	orrs	r1, r2
 8006aca:	683a      	ldr	r2, [r7, #0]
 8006acc:	6992      	ldr	r2, [r2, #24]
 8006ace:	4311      	orrs	r1, r2
 8006ad0:	683a      	ldr	r2, [r7, #0]
 8006ad2:	69d2      	ldr	r2, [r2, #28]
 8006ad4:	4311      	orrs	r1, r2
 8006ad6:	683a      	ldr	r2, [r7, #0]
 8006ad8:	6a12      	ldr	r2, [r2, #32]
 8006ada:	430a      	orrs	r2, r1
 8006adc:	431a      	orrs	r2, r3
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	f023 0204 	bic.w	r2, r3, #4
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	695b      	ldr	r3, [r3, #20]
 8006aee:	0c1b      	lsrs	r3, r3, #16
 8006af0:	431a      	orrs	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006afe:	d105      	bne.n	8006b0c <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b04:	4619      	mov	r1, r3
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7ff ffab 	bl	8006a62 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	69db      	ldr	r3, [r3, #28]
 8006b14:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	61da      	str	r2, [r3, #28]
  return status;
 8006b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3710      	adds	r7, #16
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}

08006b26 <LL_TIM_SetPrescaler>:
{
 8006b26:	b480      	push	{r7}
 8006b28:	b083      	sub	sp, #12
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
 8006b2e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	683a      	ldr	r2, [r7, #0]
 8006b34:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006b36:	bf00      	nop
 8006b38:	370c      	adds	r7, #12
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr

08006b42 <LL_TIM_SetAutoReload>:
{
 8006b42:	b480      	push	{r7}
 8006b44:	b083      	sub	sp, #12
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
 8006b4a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006b52:	bf00      	nop
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr

08006b5e <LL_TIM_SetRepetitionCounter>:
{
 8006b5e:	b480      	push	{r7}
 8006b60:	b083      	sub	sp, #12
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
 8006b66:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	683a      	ldr	r2, [r7, #0]
 8006b6c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006b6e:	bf00      	nop
 8006b70:	370c      	adds	r7, #12
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <LL_TIM_OC_SetCompareCH1>:
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b083      	sub	sp, #12
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
 8006b82:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	683a      	ldr	r2, [r7, #0]
 8006b88:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8006b8a:	bf00      	nop
 8006b8c:	370c      	adds	r7, #12
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr

08006b96 <LL_TIM_OC_SetCompareCH2>:
{
 8006b96:	b480      	push	{r7}
 8006b98:	b083      	sub	sp, #12
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
 8006b9e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	683a      	ldr	r2, [r7, #0]
 8006ba4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8006ba6:	bf00      	nop
 8006ba8:	370c      	adds	r7, #12
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr

08006bb2 <LL_TIM_OC_SetCompareCH3>:
{
 8006bb2:	b480      	push	{r7}
 8006bb4:	b083      	sub	sp, #12
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	6078      	str	r0, [r7, #4]
 8006bba:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	683a      	ldr	r2, [r7, #0]
 8006bc0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8006bc2:	bf00      	nop
 8006bc4:	370c      	adds	r7, #12
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <LL_TIM_OC_SetCompareCH4>:
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b083      	sub	sp, #12
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
 8006bd6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006bde:	bf00      	nop
 8006be0:	370c      	adds	r7, #12
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr

08006bea <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8006bea:	b480      	push	{r7}
 8006bec:	b083      	sub	sp, #12
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	695b      	ldr	r3, [r3, #20]
 8006bf6:	f043 0201 	orr.w	r2, r3, #1
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	615a      	str	r2, [r3, #20]
}
 8006bfe:	bf00      	nop
 8006c00:	370c      	adds	r7, #12
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr
	...

08006c0c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b084      	sub	sp, #16
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a3d      	ldr	r2, [pc, #244]	@ (8006d14 <LL_TIM_Init+0x108>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d013      	beq.n	8006c4c <LL_TIM_Init+0x40>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c2a:	d00f      	beq.n	8006c4c <LL_TIM_Init+0x40>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a3a      	ldr	r2, [pc, #232]	@ (8006d18 <LL_TIM_Init+0x10c>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d00b      	beq.n	8006c4c <LL_TIM_Init+0x40>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a39      	ldr	r2, [pc, #228]	@ (8006d1c <LL_TIM_Init+0x110>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d007      	beq.n	8006c4c <LL_TIM_Init+0x40>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a38      	ldr	r2, [pc, #224]	@ (8006d20 <LL_TIM_Init+0x114>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d003      	beq.n	8006c4c <LL_TIM_Init+0x40>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a37      	ldr	r2, [pc, #220]	@ (8006d24 <LL_TIM_Init+0x118>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d106      	bne.n	8006c5a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a2d      	ldr	r2, [pc, #180]	@ (8006d14 <LL_TIM_Init+0x108>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d02b      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c68:	d027      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4a2a      	ldr	r2, [pc, #168]	@ (8006d18 <LL_TIM_Init+0x10c>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d023      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a29      	ldr	r2, [pc, #164]	@ (8006d1c <LL_TIM_Init+0x110>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d01f      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a28      	ldr	r2, [pc, #160]	@ (8006d20 <LL_TIM_Init+0x114>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d01b      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a27      	ldr	r2, [pc, #156]	@ (8006d24 <LL_TIM_Init+0x118>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d017      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a26      	ldr	r2, [pc, #152]	@ (8006d28 <LL_TIM_Init+0x11c>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d013      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a25      	ldr	r2, [pc, #148]	@ (8006d2c <LL_TIM_Init+0x120>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d00f      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a24      	ldr	r2, [pc, #144]	@ (8006d30 <LL_TIM_Init+0x124>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d00b      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a23      	ldr	r2, [pc, #140]	@ (8006d34 <LL_TIM_Init+0x128>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d007      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4a22      	ldr	r2, [pc, #136]	@ (8006d38 <LL_TIM_Init+0x12c>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d003      	beq.n	8006cba <LL_TIM_Init+0xae>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a21      	ldr	r2, [pc, #132]	@ (8006d3c <LL_TIM_Init+0x130>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d106      	bne.n	8006cc8 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f7ff ff34 	bl	8006b42 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	881b      	ldrh	r3, [r3, #0]
 8006cde:	4619      	mov	r1, r3
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f7ff ff20 	bl	8006b26 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8006d14 <LL_TIM_Init+0x108>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d003      	beq.n	8006cf6 <LL_TIM_Init+0xea>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a0c      	ldr	r2, [pc, #48]	@ (8006d24 <LL_TIM_Init+0x118>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d105      	bne.n	8006d02 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	691b      	ldr	r3, [r3, #16]
 8006cfa:	4619      	mov	r1, r3
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f7ff ff2e 	bl	8006b5e <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f7ff ff71 	bl	8006bea <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8006d08:	2300      	movs	r3, #0
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3710      	adds	r7, #16
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	40010000 	.word	0x40010000
 8006d18:	40000400 	.word	0x40000400
 8006d1c:	40000800 	.word	0x40000800
 8006d20:	40000c00 	.word	0x40000c00
 8006d24:	40010400 	.word	0x40010400
 8006d28:	40014000 	.word	0x40014000
 8006d2c:	40014400 	.word	0x40014400
 8006d30:	40014800 	.word	0x40014800
 8006d34:	40001800 	.word	0x40001800
 8006d38:	40001c00 	.word	0x40001c00
 8006d3c:	40002000 	.word	0x40002000

08006d40 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b086      	sub	sp, #24
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d56:	d027      	beq.n	8006da8 <LL_TIM_OC_Init+0x68>
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d5e:	d82a      	bhi.n	8006db6 <LL_TIM_OC_Init+0x76>
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d66:	d018      	beq.n	8006d9a <LL_TIM_OC_Init+0x5a>
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d6e:	d822      	bhi.n	8006db6 <LL_TIM_OC_Init+0x76>
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d003      	beq.n	8006d7e <LL_TIM_OC_Init+0x3e>
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	2b10      	cmp	r3, #16
 8006d7a:	d007      	beq.n	8006d8c <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8006d7c:	e01b      	b.n	8006db6 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8006d7e:	6879      	ldr	r1, [r7, #4]
 8006d80:	68f8      	ldr	r0, [r7, #12]
 8006d82:	f000 f861 	bl	8006e48 <OC1Config>
 8006d86:	4603      	mov	r3, r0
 8006d88:	75fb      	strb	r3, [r7, #23]
      break;
 8006d8a:	e015      	b.n	8006db8 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8006d8c:	6879      	ldr	r1, [r7, #4]
 8006d8e:	68f8      	ldr	r0, [r7, #12]
 8006d90:	f000 f8c6 	bl	8006f20 <OC2Config>
 8006d94:	4603      	mov	r3, r0
 8006d96:	75fb      	strb	r3, [r7, #23]
      break;
 8006d98:	e00e      	b.n	8006db8 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8006d9a:	6879      	ldr	r1, [r7, #4]
 8006d9c:	68f8      	ldr	r0, [r7, #12]
 8006d9e:	f000 f92f 	bl	8007000 <OC3Config>
 8006da2:	4603      	mov	r3, r0
 8006da4:	75fb      	strb	r3, [r7, #23]
      break;
 8006da6:	e007      	b.n	8006db8 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8006da8:	6879      	ldr	r1, [r7, #4]
 8006daa:	68f8      	ldr	r0, [r7, #12]
 8006dac:	f000 f998 	bl	80070e0 <OC4Config>
 8006db0:	4603      	mov	r3, r0
 8006db2:	75fb      	strb	r3, [r7, #23]
      break;
 8006db4:	e000      	b.n	8006db8 <LL_TIM_OC_Init+0x78>
      break;
 8006db6:	bf00      	nop
  }

  return result;
 8006db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3718      	adds	r7, #24
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}

08006dc2 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8006dc2:	b480      	push	{r7}
 8006dc4:	b085      	sub	sp, #20
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
 8006dca:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006dd6:	683a      	ldr	r2, [r7, #0]
 8006dd8:	7b12      	ldrb	r2, [r2, #12]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e0e:	683a      	ldr	r2, [r7, #0]
 8006e10:	89d2      	ldrh	r2, [r2, #14]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	691b      	ldr	r3, [r3, #16]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	695b      	ldr	r3, [r3, #20]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3714      	adds	r7, #20
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
	...

08006e48 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b086      	sub	sp, #24
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6a1b      	ldr	r3, [r3, #32]
 8006e56:	f023 0201 	bic.w	r2, r3, #1
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a1b      	ldr	r3, [r3, #32]
 8006e62:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f023 0303 	bic.w	r3, r3, #3
 8006e76:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f023 0202 	bic.w	r2, r3, #2
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	f023 0201 	bic.w	r2, r3, #1
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8006f18 <OC1Config+0xd0>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d003      	beq.n	8006eb2 <OC1Config+0x6a>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a1b      	ldr	r2, [pc, #108]	@ (8006f1c <OC1Config+0xd4>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d11e      	bne.n	8006ef0 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f023 0208 	bic.w	r2, r3, #8
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	695b      	ldr	r3, [r3, #20]
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	f023 0204 	bic.w	r2, r3, #4
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	699b      	ldr	r3, [r3, #24]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	005b      	lsls	r3, r3, #1
 8006eec:	4313      	orrs	r3, r2
 8006eee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	4619      	mov	r1, r3
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f7ff fe39 	bl	8006b7a <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3718      	adds	r7, #24
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	40010000 	.word	0x40010000
 8006f1c:	40010400 	.word	0x40010400

08006f20 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	f023 0210 	bic.w	r2, r3, #16
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	699b      	ldr	r3, [r3, #24]
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	021b      	lsls	r3, r3, #8
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	f023 0220 	bic.w	r2, r3, #32
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	011b      	lsls	r3, r3, #4
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	f023 0210 	bic.w	r2, r3, #16
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	011b      	lsls	r3, r3, #4
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a1d      	ldr	r2, [pc, #116]	@ (8006ff8 <OC2Config+0xd8>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d003      	beq.n	8006f90 <OC2Config+0x70>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8006ffc <OC2Config+0xdc>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d11f      	bne.n	8006fd0 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	695b      	ldr	r3, [r3, #20]
 8006f9a:	019b      	lsls	r3, r3, #6
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	019b      	lsls	r3, r3, #6
 8006fac:	4313      	orrs	r3, r2
 8006fae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	69db      	ldr	r3, [r3, #28]
 8006fca:	00db      	lsls	r3, r3, #3
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	693a      	ldr	r2, [r7, #16]
 8006fd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	68fa      	ldr	r2, [r7, #12]
 8006fda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f7ff fdd7 	bl	8006b96 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3718      	adds	r7, #24
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}
 8006ff8:	40010000 	.word	0x40010000
 8006ffc:	40010400 	.word	0x40010400

08007000 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 0303 	bic.w	r3, r3, #3
 800702e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4313      	orrs	r3, r2
 800703c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	691b      	ldr	r3, [r3, #16]
 8007048:	021b      	lsls	r3, r3, #8
 800704a:	4313      	orrs	r3, r2
 800704c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	021b      	lsls	r3, r3, #8
 800705a:	4313      	orrs	r3, r2
 800705c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a1d      	ldr	r2, [pc, #116]	@ (80070d8 <OC3Config+0xd8>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d003      	beq.n	800706e <OC3Config+0x6e>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a1c      	ldr	r2, [pc, #112]	@ (80070dc <OC3Config+0xdc>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d11f      	bne.n	80070ae <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	695b      	ldr	r3, [r3, #20]
 8007078:	029b      	lsls	r3, r3, #10
 800707a:	4313      	orrs	r3, r2
 800707c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	029b      	lsls	r3, r3, #10
 800708a:	4313      	orrs	r3, r2
 800708c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	011b      	lsls	r3, r3, #4
 800709a:	4313      	orrs	r3, r2
 800709c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	69db      	ldr	r3, [r3, #28]
 80070a8:	015b      	lsls	r3, r3, #5
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	68fa      	ldr	r2, [r7, #12]
 80070b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	4619      	mov	r1, r3
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f7ff fd76 	bl	8006bb2 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3718      	adds	r7, #24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	40010000 	.word	0x40010000
 80070dc:	40010400 	.word	0x40010400

080070e0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b086      	sub	sp, #24
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a1b      	ldr	r3, [r3, #32]
 80070ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	69db      	ldr	r3, [r3, #28]
 8007106:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800710e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	021b      	lsls	r3, r3, #8
 800711c:	4313      	orrs	r3, r2
 800711e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	031b      	lsls	r3, r3, #12
 800712c:	4313      	orrs	r3, r2
 800712e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	031b      	lsls	r3, r3, #12
 800713c:	4313      	orrs	r3, r2
 800713e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a11      	ldr	r2, [pc, #68]	@ (8007188 <OC4Config+0xa8>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d003      	beq.n	8007150 <OC4Config+0x70>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a10      	ldr	r2, [pc, #64]	@ (800718c <OC4Config+0xac>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d107      	bne.n	8007160 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	699b      	ldr	r3, [r3, #24]
 800715a:	019b      	lsls	r3, r3, #6
 800715c:	4313      	orrs	r3, r2
 800715e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	697a      	ldr	r2, [r7, #20]
 8007164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	68fa      	ldr	r2, [r7, #12]
 800716a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	4619      	mov	r1, r3
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f7ff fd2b 	bl	8006bce <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3718      	adds	r7, #24
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}
 8007188:	40010000 	.word	0x40010000
 800718c:	40010400 	.word	0x40010400

08007190 <LL_USART_IsEnabled>:
{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80071a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071a4:	bf0c      	ite	eq
 80071a6:	2301      	moveq	r3, #1
 80071a8:	2300      	movne	r3, #0
 80071aa:	b2db      	uxtb	r3, r3
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <LL_USART_SetStopBitsLength>:
{
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	431a      	orrs	r2, r3
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	611a      	str	r2, [r3, #16]
}
 80071d2:	bf00      	nop
 80071d4:	370c      	adds	r7, #12
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr

080071de <LL_USART_SetHWFlowCtrl>:
{
 80071de:	b480      	push	{r7}
 80071e0:	b083      	sub	sp, #12
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
 80071e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	695b      	ldr	r3, [r3, #20]
 80071ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	431a      	orrs	r2, r3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	615a      	str	r2, [r3, #20]
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <LL_USART_SetBaudRate>:
{
 8007204:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007208:	b0c0      	sub	sp, #256	@ 0x100
 800720a:	af00      	add	r7, sp, #0
 800720c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007210:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8007214:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8007218:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800721c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007220:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007224:	f040 810c 	bne.w	8007440 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8007228:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800722c:	2200      	movs	r2, #0
 800722e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007232:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007236:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800723a:	4622      	mov	r2, r4
 800723c:	462b      	mov	r3, r5
 800723e:	1891      	adds	r1, r2, r2
 8007240:	6639      	str	r1, [r7, #96]	@ 0x60
 8007242:	415b      	adcs	r3, r3
 8007244:	667b      	str	r3, [r7, #100]	@ 0x64
 8007246:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800724a:	4621      	mov	r1, r4
 800724c:	eb12 0801 	adds.w	r8, r2, r1
 8007250:	4629      	mov	r1, r5
 8007252:	eb43 0901 	adc.w	r9, r3, r1
 8007256:	f04f 0200 	mov.w	r2, #0
 800725a:	f04f 0300 	mov.w	r3, #0
 800725e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007262:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007266:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800726a:	4690      	mov	r8, r2
 800726c:	4699      	mov	r9, r3
 800726e:	4623      	mov	r3, r4
 8007270:	eb18 0303 	adds.w	r3, r8, r3
 8007274:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007278:	462b      	mov	r3, r5
 800727a:	eb49 0303 	adc.w	r3, r9, r3
 800727e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007282:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007286:	2200      	movs	r2, #0
 8007288:	469a      	mov	sl, r3
 800728a:	4693      	mov	fp, r2
 800728c:	eb1a 030a 	adds.w	r3, sl, sl
 8007290:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007292:	eb4b 030b 	adc.w	r3, fp, fp
 8007296:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007298:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800729c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80072a0:	f7f9 fca2 	bl	8000be8 <__aeabi_uldivmod>
 80072a4:	4602      	mov	r2, r0
 80072a6:	460b      	mov	r3, r1
 80072a8:	4b64      	ldr	r3, [pc, #400]	@ (800743c <LL_USART_SetBaudRate+0x238>)
 80072aa:	fba3 2302 	umull	r2, r3, r3, r2
 80072ae:	095b      	lsrs	r3, r3, #5
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	011b      	lsls	r3, r3, #4
 80072b4:	b29c      	uxth	r4, r3
 80072b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80072c0:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80072c4:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80072c8:	4642      	mov	r2, r8
 80072ca:	464b      	mov	r3, r9
 80072cc:	1891      	adds	r1, r2, r2
 80072ce:	6539      	str	r1, [r7, #80]	@ 0x50
 80072d0:	415b      	adcs	r3, r3
 80072d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80072d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80072d8:	4641      	mov	r1, r8
 80072da:	1851      	adds	r1, r2, r1
 80072dc:	64b9      	str	r1, [r7, #72]	@ 0x48
 80072de:	4649      	mov	r1, r9
 80072e0:	414b      	adcs	r3, r1
 80072e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072e4:	f04f 0200 	mov.w	r2, #0
 80072e8:	f04f 0300 	mov.w	r3, #0
 80072ec:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80072f0:	4659      	mov	r1, fp
 80072f2:	00cb      	lsls	r3, r1, #3
 80072f4:	4651      	mov	r1, sl
 80072f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072fa:	4651      	mov	r1, sl
 80072fc:	00ca      	lsls	r2, r1, #3
 80072fe:	4610      	mov	r0, r2
 8007300:	4619      	mov	r1, r3
 8007302:	4603      	mov	r3, r0
 8007304:	4642      	mov	r2, r8
 8007306:	189b      	adds	r3, r3, r2
 8007308:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800730c:	464b      	mov	r3, r9
 800730e:	460a      	mov	r2, r1
 8007310:	eb42 0303 	adc.w	r3, r2, r3
 8007314:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007318:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800731c:	2200      	movs	r2, #0
 800731e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007322:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8007326:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800732a:	460b      	mov	r3, r1
 800732c:	18db      	adds	r3, r3, r3
 800732e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007330:	4613      	mov	r3, r2
 8007332:	eb42 0303 	adc.w	r3, r2, r3
 8007336:	647b      	str	r3, [r7, #68]	@ 0x44
 8007338:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800733c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8007340:	f7f9 fc52 	bl	8000be8 <__aeabi_uldivmod>
 8007344:	4602      	mov	r2, r0
 8007346:	460b      	mov	r3, r1
 8007348:	4611      	mov	r1, r2
 800734a:	4b3c      	ldr	r3, [pc, #240]	@ (800743c <LL_USART_SetBaudRate+0x238>)
 800734c:	fba3 2301 	umull	r2, r3, r3, r1
 8007350:	095b      	lsrs	r3, r3, #5
 8007352:	2264      	movs	r2, #100	@ 0x64
 8007354:	fb02 f303 	mul.w	r3, r2, r3
 8007358:	1acb      	subs	r3, r1, r3
 800735a:	00db      	lsls	r3, r3, #3
 800735c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007360:	4b36      	ldr	r3, [pc, #216]	@ (800743c <LL_USART_SetBaudRate+0x238>)
 8007362:	fba3 2302 	umull	r2, r3, r3, r2
 8007366:	095b      	lsrs	r3, r3, #5
 8007368:	b29b      	uxth	r3, r3
 800736a:	005b      	lsls	r3, r3, #1
 800736c:	b29b      	uxth	r3, r3
 800736e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007372:	b29b      	uxth	r3, r3
 8007374:	4423      	add	r3, r4
 8007376:	b29c      	uxth	r4, r3
 8007378:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800737c:	2200      	movs	r2, #0
 800737e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007382:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007386:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 800738a:	4642      	mov	r2, r8
 800738c:	464b      	mov	r3, r9
 800738e:	1891      	adds	r1, r2, r2
 8007390:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007392:	415b      	adcs	r3, r3
 8007394:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007396:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800739a:	4641      	mov	r1, r8
 800739c:	1851      	adds	r1, r2, r1
 800739e:	6339      	str	r1, [r7, #48]	@ 0x30
 80073a0:	4649      	mov	r1, r9
 80073a2:	414b      	adcs	r3, r1
 80073a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073a6:	f04f 0200 	mov.w	r2, #0
 80073aa:	f04f 0300 	mov.w	r3, #0
 80073ae:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80073b2:	4659      	mov	r1, fp
 80073b4:	00cb      	lsls	r3, r1, #3
 80073b6:	4651      	mov	r1, sl
 80073b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073bc:	4651      	mov	r1, sl
 80073be:	00ca      	lsls	r2, r1, #3
 80073c0:	4610      	mov	r0, r2
 80073c2:	4619      	mov	r1, r3
 80073c4:	4603      	mov	r3, r0
 80073c6:	4642      	mov	r2, r8
 80073c8:	189b      	adds	r3, r3, r2
 80073ca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80073ce:	464b      	mov	r3, r9
 80073d0:	460a      	mov	r2, r1
 80073d2:	eb42 0303 	adc.w	r3, r2, r3
 80073d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80073da:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80073de:	2200      	movs	r2, #0
 80073e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073e4:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80073e8:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80073ec:	460b      	mov	r3, r1
 80073ee:	18db      	adds	r3, r3, r3
 80073f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80073f2:	4613      	mov	r3, r2
 80073f4:	eb42 0303 	adc.w	r3, r2, r3
 80073f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80073fe:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8007402:	f7f9 fbf1 	bl	8000be8 <__aeabi_uldivmod>
 8007406:	4602      	mov	r2, r0
 8007408:	460b      	mov	r3, r1
 800740a:	4b0c      	ldr	r3, [pc, #48]	@ (800743c <LL_USART_SetBaudRate+0x238>)
 800740c:	fba3 1302 	umull	r1, r3, r3, r2
 8007410:	095b      	lsrs	r3, r3, #5
 8007412:	2164      	movs	r1, #100	@ 0x64
 8007414:	fb01 f303 	mul.w	r3, r1, r3
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	00db      	lsls	r3, r3, #3
 800741c:	3332      	adds	r3, #50	@ 0x32
 800741e:	4a07      	ldr	r2, [pc, #28]	@ (800743c <LL_USART_SetBaudRate+0x238>)
 8007420:	fba2 2303 	umull	r2, r3, r2, r3
 8007424:	095b      	lsrs	r3, r3, #5
 8007426:	b29b      	uxth	r3, r3
 8007428:	f003 0307 	and.w	r3, r3, #7
 800742c:	b29b      	uxth	r3, r3
 800742e:	4423      	add	r3, r4
 8007430:	b29b      	uxth	r3, r3
 8007432:	461a      	mov	r2, r3
 8007434:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007438:	609a      	str	r2, [r3, #8]
}
 800743a:	e108      	b.n	800764e <LL_USART_SetBaudRate+0x44a>
 800743c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8007440:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007444:	2200      	movs	r2, #0
 8007446:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800744a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800744e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8007452:	4642      	mov	r2, r8
 8007454:	464b      	mov	r3, r9
 8007456:	1891      	adds	r1, r2, r2
 8007458:	6239      	str	r1, [r7, #32]
 800745a:	415b      	adcs	r3, r3
 800745c:	627b      	str	r3, [r7, #36]	@ 0x24
 800745e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007462:	4641      	mov	r1, r8
 8007464:	1854      	adds	r4, r2, r1
 8007466:	4649      	mov	r1, r9
 8007468:	eb43 0501 	adc.w	r5, r3, r1
 800746c:	f04f 0200 	mov.w	r2, #0
 8007470:	f04f 0300 	mov.w	r3, #0
 8007474:	00eb      	lsls	r3, r5, #3
 8007476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800747a:	00e2      	lsls	r2, r4, #3
 800747c:	4614      	mov	r4, r2
 800747e:	461d      	mov	r5, r3
 8007480:	4643      	mov	r3, r8
 8007482:	18e3      	adds	r3, r4, r3
 8007484:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007488:	464b      	mov	r3, r9
 800748a:	eb45 0303 	adc.w	r3, r5, r3
 800748e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007492:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007496:	2200      	movs	r2, #0
 8007498:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800749c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80074a0:	f04f 0200 	mov.w	r2, #0
 80074a4:	f04f 0300 	mov.w	r3, #0
 80074a8:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80074ac:	4629      	mov	r1, r5
 80074ae:	008b      	lsls	r3, r1, #2
 80074b0:	4621      	mov	r1, r4
 80074b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074b6:	4621      	mov	r1, r4
 80074b8:	008a      	lsls	r2, r1, #2
 80074ba:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80074be:	f7f9 fb93 	bl	8000be8 <__aeabi_uldivmod>
 80074c2:	4602      	mov	r2, r0
 80074c4:	460b      	mov	r3, r1
 80074c6:	4b65      	ldr	r3, [pc, #404]	@ (800765c <LL_USART_SetBaudRate+0x458>)
 80074c8:	fba3 2302 	umull	r2, r3, r3, r2
 80074cc:	095b      	lsrs	r3, r3, #5
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	011b      	lsls	r3, r3, #4
 80074d2:	b29c      	uxth	r4, r3
 80074d4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80074d8:	2200      	movs	r2, #0
 80074da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80074e2:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80074e6:	4642      	mov	r2, r8
 80074e8:	464b      	mov	r3, r9
 80074ea:	1891      	adds	r1, r2, r2
 80074ec:	61b9      	str	r1, [r7, #24]
 80074ee:	415b      	adcs	r3, r3
 80074f0:	61fb      	str	r3, [r7, #28]
 80074f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074f6:	4641      	mov	r1, r8
 80074f8:	1851      	adds	r1, r2, r1
 80074fa:	6139      	str	r1, [r7, #16]
 80074fc:	4649      	mov	r1, r9
 80074fe:	414b      	adcs	r3, r1
 8007500:	617b      	str	r3, [r7, #20]
 8007502:	f04f 0200 	mov.w	r2, #0
 8007506:	f04f 0300 	mov.w	r3, #0
 800750a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800750e:	4659      	mov	r1, fp
 8007510:	00cb      	lsls	r3, r1, #3
 8007512:	4651      	mov	r1, sl
 8007514:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007518:	4651      	mov	r1, sl
 800751a:	00ca      	lsls	r2, r1, #3
 800751c:	4610      	mov	r0, r2
 800751e:	4619      	mov	r1, r3
 8007520:	4603      	mov	r3, r0
 8007522:	4642      	mov	r2, r8
 8007524:	189b      	adds	r3, r3, r2
 8007526:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800752a:	464b      	mov	r3, r9
 800752c:	460a      	mov	r2, r1
 800752e:	eb42 0303 	adc.w	r3, r2, r3
 8007532:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007536:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800753a:	2200      	movs	r2, #0
 800753c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007540:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007544:	f04f 0200 	mov.w	r2, #0
 8007548:	f04f 0300 	mov.w	r3, #0
 800754c:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8007550:	4649      	mov	r1, r9
 8007552:	008b      	lsls	r3, r1, #2
 8007554:	4641      	mov	r1, r8
 8007556:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800755a:	4641      	mov	r1, r8
 800755c:	008a      	lsls	r2, r1, #2
 800755e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8007562:	f7f9 fb41 	bl	8000be8 <__aeabi_uldivmod>
 8007566:	4602      	mov	r2, r0
 8007568:	460b      	mov	r3, r1
 800756a:	4611      	mov	r1, r2
 800756c:	4b3b      	ldr	r3, [pc, #236]	@ (800765c <LL_USART_SetBaudRate+0x458>)
 800756e:	fba3 2301 	umull	r2, r3, r3, r1
 8007572:	095b      	lsrs	r3, r3, #5
 8007574:	2264      	movs	r2, #100	@ 0x64
 8007576:	fb02 f303 	mul.w	r3, r2, r3
 800757a:	1acb      	subs	r3, r1, r3
 800757c:	011b      	lsls	r3, r3, #4
 800757e:	3332      	adds	r3, #50	@ 0x32
 8007580:	4a36      	ldr	r2, [pc, #216]	@ (800765c <LL_USART_SetBaudRate+0x458>)
 8007582:	fba2 2303 	umull	r2, r3, r2, r3
 8007586:	095b      	lsrs	r3, r3, #5
 8007588:	b29b      	uxth	r3, r3
 800758a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800758e:	b29b      	uxth	r3, r3
 8007590:	4423      	add	r3, r4
 8007592:	b29c      	uxth	r4, r3
 8007594:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007598:	2200      	movs	r2, #0
 800759a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800759c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800759e:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80075a2:	4642      	mov	r2, r8
 80075a4:	464b      	mov	r3, r9
 80075a6:	1891      	adds	r1, r2, r2
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	415b      	adcs	r3, r3
 80075ac:	60fb      	str	r3, [r7, #12]
 80075ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80075b2:	4641      	mov	r1, r8
 80075b4:	1851      	adds	r1, r2, r1
 80075b6:	6039      	str	r1, [r7, #0]
 80075b8:	4649      	mov	r1, r9
 80075ba:	414b      	adcs	r3, r1
 80075bc:	607b      	str	r3, [r7, #4]
 80075be:	f04f 0200 	mov.w	r2, #0
 80075c2:	f04f 0300 	mov.w	r3, #0
 80075c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80075ca:	4659      	mov	r1, fp
 80075cc:	00cb      	lsls	r3, r1, #3
 80075ce:	4651      	mov	r1, sl
 80075d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075d4:	4651      	mov	r1, sl
 80075d6:	00ca      	lsls	r2, r1, #3
 80075d8:	4610      	mov	r0, r2
 80075da:	4619      	mov	r1, r3
 80075dc:	4603      	mov	r3, r0
 80075de:	4642      	mov	r2, r8
 80075e0:	189b      	adds	r3, r3, r2
 80075e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80075e4:	464b      	mov	r3, r9
 80075e6:	460a      	mov	r2, r1
 80075e8:	eb42 0303 	adc.w	r3, r2, r3
 80075ec:	677b      	str	r3, [r7, #116]	@ 0x74
 80075ee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80075f2:	2200      	movs	r2, #0
 80075f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075f8:	f04f 0200 	mov.w	r2, #0
 80075fc:	f04f 0300 	mov.w	r3, #0
 8007600:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8007604:	4649      	mov	r1, r9
 8007606:	008b      	lsls	r3, r1, #2
 8007608:	4641      	mov	r1, r8
 800760a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800760e:	4641      	mov	r1, r8
 8007610:	008a      	lsls	r2, r1, #2
 8007612:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8007616:	f7f9 fae7 	bl	8000be8 <__aeabi_uldivmod>
 800761a:	4602      	mov	r2, r0
 800761c:	460b      	mov	r3, r1
 800761e:	4b0f      	ldr	r3, [pc, #60]	@ (800765c <LL_USART_SetBaudRate+0x458>)
 8007620:	fba3 1302 	umull	r1, r3, r3, r2
 8007624:	095b      	lsrs	r3, r3, #5
 8007626:	2164      	movs	r1, #100	@ 0x64
 8007628:	fb01 f303 	mul.w	r3, r1, r3
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	011b      	lsls	r3, r3, #4
 8007630:	3332      	adds	r3, #50	@ 0x32
 8007632:	4a0a      	ldr	r2, [pc, #40]	@ (800765c <LL_USART_SetBaudRate+0x458>)
 8007634:	fba2 2303 	umull	r2, r3, r2, r3
 8007638:	095b      	lsrs	r3, r3, #5
 800763a:	b29b      	uxth	r3, r3
 800763c:	f003 030f 	and.w	r3, r3, #15
 8007640:	b29b      	uxth	r3, r3
 8007642:	4423      	add	r3, r4
 8007644:	b29b      	uxth	r3, r3
 8007646:	461a      	mov	r2, r3
 8007648:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800764c:	609a      	str	r2, [r3, #8]
}
 800764e:	bf00      	nop
 8007650:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007654:	46bd      	mov	sp, r7
 8007656:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800765a:	bf00      	nop
 800765c:	51eb851f 	.word	0x51eb851f

08007660 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b088      	sub	sp, #32
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800766e:	2300      	movs	r3, #0
 8007670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7ff fd8c 	bl	8007190 <LL_USART_IsEnabled>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d15e      	bne.n	800773c <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68db      	ldr	r3, [r3, #12]
 8007682:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8007686:	f023 030c 	bic.w	r3, r3, #12
 800768a:	683a      	ldr	r2, [r7, #0]
 800768c:	6851      	ldr	r1, [r2, #4]
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	68d2      	ldr	r2, [r2, #12]
 8007692:	4311      	orrs	r1, r2
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	6912      	ldr	r2, [r2, #16]
 8007698:	4311      	orrs	r1, r2
 800769a:	683a      	ldr	r2, [r7, #0]
 800769c:	6992      	ldr	r2, [r2, #24]
 800769e:	430a      	orrs	r2, r1
 80076a0:	431a      	orrs	r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	4619      	mov	r1, r3
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f7ff fd83 	bl	80071b8 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	4619      	mov	r1, r3
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f7ff fd90 	bl	80071de <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80076be:	f107 0308 	add.w	r3, r7, #8
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7ff f8f4 	bl	80068b0 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a1f      	ldr	r2, [pc, #124]	@ (8007748 <LL_USART_Init+0xe8>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d102      	bne.n	80076d6 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	61bb      	str	r3, [r7, #24]
 80076d4:	e021      	b.n	800771a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a1c      	ldr	r2, [pc, #112]	@ (800774c <LL_USART_Init+0xec>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d102      	bne.n	80076e4 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	61bb      	str	r3, [r7, #24]
 80076e2:	e01a      	b.n	800771a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a1a      	ldr	r2, [pc, #104]	@ (8007750 <LL_USART_Init+0xf0>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d102      	bne.n	80076f2 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	61bb      	str	r3, [r7, #24]
 80076f0:	e013      	b.n	800771a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a17      	ldr	r2, [pc, #92]	@ (8007754 <LL_USART_Init+0xf4>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d102      	bne.n	8007700 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	61bb      	str	r3, [r7, #24]
 80076fe:	e00c      	b.n	800771a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a15      	ldr	r2, [pc, #84]	@ (8007758 <LL_USART_Init+0xf8>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d102      	bne.n	800770e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	61bb      	str	r3, [r7, #24]
 800770c:	e005      	b.n	800771a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a12      	ldr	r2, [pc, #72]	@ (800775c <LL_USART_Init+0xfc>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d101      	bne.n	800771a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00d      	beq.n	800773c <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d009      	beq.n	800773c <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8007728:	2300      	movs	r3, #0
 800772a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8007734:	69b9      	ldr	r1, [r7, #24]
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f7ff fd64 	bl	8007204 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800773c:	7ffb      	ldrb	r3, [r7, #31]
}
 800773e:	4618      	mov	r0, r3
 8007740:	3720      	adds	r7, #32
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
 8007746:	bf00      	nop
 8007748:	40011000 	.word	0x40011000
 800774c:	40004400 	.word	0x40004400
 8007750:	40004800 	.word	0x40004800
 8007754:	40011400 	.word	0x40011400
 8007758:	40004c00 	.word	0x40004c00
 800775c:	40005000 	.word	0x40005000

08007760 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007760:	b084      	sub	sp, #16
 8007762:	b580      	push	{r7, lr}
 8007764:	b084      	sub	sp, #16
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
 800776a:	f107 001c 	add.w	r0, r7, #28
 800776e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007772:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007776:	2b01      	cmp	r3, #1
 8007778:	d123      	bne.n	80077c2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800777e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800778e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	68db      	ldr	r3, [r3, #12]
 800779a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80077a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d105      	bne.n	80077b6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f001 fae8 	bl	8008d8c <USB_CoreReset>
 80077bc:	4603      	mov	r3, r0
 80077be:	73fb      	strb	r3, [r7, #15]
 80077c0:	e01b      	b.n	80077fa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f001 fadc 	bl	8008d8c <USB_CoreReset>
 80077d4:	4603      	mov	r3, r0
 80077d6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80077d8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d106      	bne.n	80077ee <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80077ec:	e005      	b.n	80077fa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80077fa:	7fbb      	ldrb	r3, [r7, #30]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d10b      	bne.n	8007818 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	f043 0206 	orr.w	r2, r3, #6
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	f043 0220 	orr.w	r2, r3, #32
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007818:	7bfb      	ldrb	r3, [r7, #15]
}
 800781a:	4618      	mov	r0, r3
 800781c:	3710      	adds	r7, #16
 800781e:	46bd      	mov	sp, r7
 8007820:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007824:	b004      	add	sp, #16
 8007826:	4770      	bx	lr

08007828 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007828:	b480      	push	{r7}
 800782a:	b087      	sub	sp, #28
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	4613      	mov	r3, r2
 8007834:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007836:	79fb      	ldrb	r3, [r7, #7]
 8007838:	2b02      	cmp	r3, #2
 800783a:	d165      	bne.n	8007908 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	4a41      	ldr	r2, [pc, #260]	@ (8007944 <USB_SetTurnaroundTime+0x11c>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d906      	bls.n	8007852 <USB_SetTurnaroundTime+0x2a>
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	4a40      	ldr	r2, [pc, #256]	@ (8007948 <USB_SetTurnaroundTime+0x120>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d202      	bcs.n	8007852 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800784c:	230f      	movs	r3, #15
 800784e:	617b      	str	r3, [r7, #20]
 8007850:	e062      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	4a3c      	ldr	r2, [pc, #240]	@ (8007948 <USB_SetTurnaroundTime+0x120>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d306      	bcc.n	8007868 <USB_SetTurnaroundTime+0x40>
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	4a3b      	ldr	r2, [pc, #236]	@ (800794c <USB_SetTurnaroundTime+0x124>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d202      	bcs.n	8007868 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007862:	230e      	movs	r3, #14
 8007864:	617b      	str	r3, [r7, #20]
 8007866:	e057      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	4a38      	ldr	r2, [pc, #224]	@ (800794c <USB_SetTurnaroundTime+0x124>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d306      	bcc.n	800787e <USB_SetTurnaroundTime+0x56>
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	4a37      	ldr	r2, [pc, #220]	@ (8007950 <USB_SetTurnaroundTime+0x128>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d202      	bcs.n	800787e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007878:	230d      	movs	r3, #13
 800787a:	617b      	str	r3, [r7, #20]
 800787c:	e04c      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	4a33      	ldr	r2, [pc, #204]	@ (8007950 <USB_SetTurnaroundTime+0x128>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d306      	bcc.n	8007894 <USB_SetTurnaroundTime+0x6c>
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	4a32      	ldr	r2, [pc, #200]	@ (8007954 <USB_SetTurnaroundTime+0x12c>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d802      	bhi.n	8007894 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800788e:	230c      	movs	r3, #12
 8007890:	617b      	str	r3, [r7, #20]
 8007892:	e041      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	4a2f      	ldr	r2, [pc, #188]	@ (8007954 <USB_SetTurnaroundTime+0x12c>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d906      	bls.n	80078aa <USB_SetTurnaroundTime+0x82>
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	4a2e      	ldr	r2, [pc, #184]	@ (8007958 <USB_SetTurnaroundTime+0x130>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d802      	bhi.n	80078aa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80078a4:	230b      	movs	r3, #11
 80078a6:	617b      	str	r3, [r7, #20]
 80078a8:	e036      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	4a2a      	ldr	r2, [pc, #168]	@ (8007958 <USB_SetTurnaroundTime+0x130>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d906      	bls.n	80078c0 <USB_SetTurnaroundTime+0x98>
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	4a29      	ldr	r2, [pc, #164]	@ (800795c <USB_SetTurnaroundTime+0x134>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d802      	bhi.n	80078c0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80078ba:	230a      	movs	r3, #10
 80078bc:	617b      	str	r3, [r7, #20]
 80078be:	e02b      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	4a26      	ldr	r2, [pc, #152]	@ (800795c <USB_SetTurnaroundTime+0x134>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d906      	bls.n	80078d6 <USB_SetTurnaroundTime+0xae>
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	4a25      	ldr	r2, [pc, #148]	@ (8007960 <USB_SetTurnaroundTime+0x138>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d202      	bcs.n	80078d6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80078d0:	2309      	movs	r3, #9
 80078d2:	617b      	str	r3, [r7, #20]
 80078d4:	e020      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	4a21      	ldr	r2, [pc, #132]	@ (8007960 <USB_SetTurnaroundTime+0x138>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d306      	bcc.n	80078ec <USB_SetTurnaroundTime+0xc4>
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	4a20      	ldr	r2, [pc, #128]	@ (8007964 <USB_SetTurnaroundTime+0x13c>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d802      	bhi.n	80078ec <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80078e6:	2308      	movs	r3, #8
 80078e8:	617b      	str	r3, [r7, #20]
 80078ea:	e015      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	4a1d      	ldr	r2, [pc, #116]	@ (8007964 <USB_SetTurnaroundTime+0x13c>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d906      	bls.n	8007902 <USB_SetTurnaroundTime+0xda>
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	4a1c      	ldr	r2, [pc, #112]	@ (8007968 <USB_SetTurnaroundTime+0x140>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d202      	bcs.n	8007902 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80078fc:	2307      	movs	r3, #7
 80078fe:	617b      	str	r3, [r7, #20]
 8007900:	e00a      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007902:	2306      	movs	r3, #6
 8007904:	617b      	str	r3, [r7, #20]
 8007906:	e007      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007908:	79fb      	ldrb	r3, [r7, #7]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d102      	bne.n	8007914 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800790e:	2309      	movs	r3, #9
 8007910:	617b      	str	r3, [r7, #20]
 8007912:	e001      	b.n	8007918 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007914:	2309      	movs	r3, #9
 8007916:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	68da      	ldr	r2, [r3, #12]
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	029b      	lsls	r3, r3, #10
 800792c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007930:	431a      	orrs	r2, r3
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007936:	2300      	movs	r3, #0
}
 8007938:	4618      	mov	r0, r3
 800793a:	371c      	adds	r7, #28
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr
 8007944:	00d8acbf 	.word	0x00d8acbf
 8007948:	00e4e1c0 	.word	0x00e4e1c0
 800794c:	00f42400 	.word	0x00f42400
 8007950:	01067380 	.word	0x01067380
 8007954:	011a499f 	.word	0x011a499f
 8007958:	01312cff 	.word	0x01312cff
 800795c:	014ca43f 	.word	0x014ca43f
 8007960:	016e3600 	.word	0x016e3600
 8007964:	01a6ab1f 	.word	0x01a6ab1f
 8007968:	01e84800 	.word	0x01e84800

0800796c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f043 0201 	orr.w	r2, r3, #1
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	370c      	adds	r7, #12
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr

0800798e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f023 0201 	bic.w	r2, r3, #1
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b084      	sub	sp, #16
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	460b      	mov	r3, r1
 80079ba:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80079bc:	2300      	movs	r3, #0
 80079be:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80079cc:	78fb      	ldrb	r3, [r7, #3]
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d115      	bne.n	80079fe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80079de:	200a      	movs	r0, #10
 80079e0:	f7fc fabc 	bl	8003f5c <HAL_Delay>
      ms += 10U;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	330a      	adds	r3, #10
 80079e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f001 f93f 	bl	8008c6e <USB_GetMode>
 80079f0:	4603      	mov	r3, r0
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d01e      	beq.n	8007a34 <USB_SetCurrentMode+0x84>
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80079fa:	d9f0      	bls.n	80079de <USB_SetCurrentMode+0x2e>
 80079fc:	e01a      	b.n	8007a34 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80079fe:	78fb      	ldrb	r3, [r7, #3]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d115      	bne.n	8007a30 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007a10:	200a      	movs	r0, #10
 8007a12:	f7fc faa3 	bl	8003f5c <HAL_Delay>
      ms += 10U;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	330a      	adds	r3, #10
 8007a1a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f001 f926 	bl	8008c6e <USB_GetMode>
 8007a22:	4603      	mov	r3, r0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d005      	beq.n	8007a34 <USB_SetCurrentMode+0x84>
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2bc7      	cmp	r3, #199	@ 0xc7
 8007a2c:	d9f0      	bls.n	8007a10 <USB_SetCurrentMode+0x60>
 8007a2e:	e001      	b.n	8007a34 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007a30:	2301      	movs	r3, #1
 8007a32:	e005      	b.n	8007a40 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2bc8      	cmp	r3, #200	@ 0xc8
 8007a38:	d101      	bne.n	8007a3e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e000      	b.n	8007a40 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3710      	adds	r7, #16
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a48:	b084      	sub	sp, #16
 8007a4a:	b580      	push	{r7, lr}
 8007a4c:	b086      	sub	sp, #24
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
 8007a52:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007a56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007a62:	2300      	movs	r3, #0
 8007a64:	613b      	str	r3, [r7, #16]
 8007a66:	e009      	b.n	8007a7c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	3340      	adds	r3, #64	@ 0x40
 8007a6e:	009b      	lsls	r3, r3, #2
 8007a70:	4413      	add	r3, r2
 8007a72:	2200      	movs	r2, #0
 8007a74:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	3301      	adds	r3, #1
 8007a7a:	613b      	str	r3, [r7, #16]
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	2b0e      	cmp	r3, #14
 8007a80:	d9f2      	bls.n	8007a68 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007a82:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d11c      	bne.n	8007ac4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a98:	f043 0302 	orr.w	r3, r3, #2
 8007a9c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aae:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aba:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	639a      	str	r2, [r3, #56]	@ 0x38
 8007ac2:	e00b      	b.n	8007adc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ad4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007ae8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d10d      	bne.n	8007b0c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d104      	bne.n	8007b02 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007af8:	2100      	movs	r1, #0
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f000 f968 	bl	8007dd0 <USB_SetDevSpeed>
 8007b00:	e008      	b.n	8007b14 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007b02:	2101      	movs	r1, #1
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 f963 	bl	8007dd0 <USB_SetDevSpeed>
 8007b0a:	e003      	b.n	8007b14 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007b0c:	2103      	movs	r1, #3
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 f95e 	bl	8007dd0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007b14:	2110      	movs	r1, #16
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 f8fa 	bl	8007d10 <USB_FlushTxFifo>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d001      	beq.n	8007b26 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 f924 	bl	8007d74 <USB_FlushRxFifo>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d001      	beq.n	8007b36 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	2300      	movs	r3, #0
 8007b40:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b48:	461a      	mov	r2, r3
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b54:	461a      	mov	r2, r3
 8007b56:	2300      	movs	r3, #0
 8007b58:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	613b      	str	r3, [r7, #16]
 8007b5e:	e043      	b.n	8007be8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	015a      	lsls	r2, r3, #5
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	4413      	add	r3, r2
 8007b68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b76:	d118      	bne.n	8007baa <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d10a      	bne.n	8007b94 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	015a      	lsls	r2, r3, #5
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	4413      	add	r3, r2
 8007b86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007b90:	6013      	str	r3, [r2, #0]
 8007b92:	e013      	b.n	8007bbc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	015a      	lsls	r2, r3, #5
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007ba6:	6013      	str	r3, [r2, #0]
 8007ba8:	e008      	b.n	8007bbc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	015a      	lsls	r2, r3, #5
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	2300      	movs	r3, #0
 8007bba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	015a      	lsls	r2, r3, #5
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	4413      	add	r3, r2
 8007bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bc8:	461a      	mov	r2, r3
 8007bca:	2300      	movs	r3, #0
 8007bcc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	015a      	lsls	r2, r3, #5
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	4413      	add	r3, r2
 8007bd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bda:	461a      	mov	r2, r3
 8007bdc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007be0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	3301      	adds	r3, #1
 8007be6:	613b      	str	r3, [r7, #16]
 8007be8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007bec:	461a      	mov	r2, r3
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d3b5      	bcc.n	8007b60 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	613b      	str	r3, [r7, #16]
 8007bf8:	e043      	b.n	8007c82 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	015a      	lsls	r2, r3, #5
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	4413      	add	r3, r2
 8007c02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c10:	d118      	bne.n	8007c44 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d10a      	bne.n	8007c2e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	015a      	lsls	r2, r3, #5
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	4413      	add	r3, r2
 8007c20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c24:	461a      	mov	r2, r3
 8007c26:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007c2a:	6013      	str	r3, [r2, #0]
 8007c2c:	e013      	b.n	8007c56 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	015a      	lsls	r2, r3, #5
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	4413      	add	r3, r2
 8007c36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007c40:	6013      	str	r3, [r2, #0]
 8007c42:	e008      	b.n	8007c56 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	015a      	lsls	r2, r3, #5
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	4413      	add	r3, r2
 8007c4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c50:	461a      	mov	r2, r3
 8007c52:	2300      	movs	r3, #0
 8007c54:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	015a      	lsls	r2, r3, #5
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	4413      	add	r3, r2
 8007c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c62:	461a      	mov	r2, r3
 8007c64:	2300      	movs	r3, #0
 8007c66:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	015a      	lsls	r2, r3, #5
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	4413      	add	r3, r2
 8007c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c74:	461a      	mov	r2, r3
 8007c76:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007c7a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	3301      	adds	r3, #1
 8007c80:	613b      	str	r3, [r7, #16]
 8007c82:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007c86:	461a      	mov	r2, r3
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d3b5      	bcc.n	8007bfa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c94:	691b      	ldr	r3, [r3, #16]
 8007c96:	68fa      	ldr	r2, [r7, #12]
 8007c98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ca0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007cae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007cb0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d105      	bne.n	8007cc4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	699b      	ldr	r3, [r3, #24]
 8007cbc:	f043 0210 	orr.w	r2, r3, #16
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	699a      	ldr	r2, [r3, #24]
 8007cc8:	4b10      	ldr	r3, [pc, #64]	@ (8007d0c <USB_DevInit+0x2c4>)
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007cd0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d005      	beq.n	8007ce4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	699b      	ldr	r3, [r3, #24]
 8007cdc:	f043 0208 	orr.w	r2, r3, #8
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ce4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d107      	bne.n	8007cfc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	699b      	ldr	r3, [r3, #24]
 8007cf0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007cf4:	f043 0304 	orr.w	r3, r3, #4
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007cfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3718      	adds	r7, #24
 8007d02:	46bd      	mov	sp, r7
 8007d04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d08:	b004      	add	sp, #16
 8007d0a:	4770      	bx	lr
 8007d0c:	803c3800 	.word	0x803c3800

08007d10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b085      	sub	sp, #20
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	3301      	adds	r3, #1
 8007d22:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007d2a:	d901      	bls.n	8007d30 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e01b      	b.n	8007d68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	daf2      	bge.n	8007d1e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	019b      	lsls	r3, r3, #6
 8007d40:	f043 0220 	orr.w	r2, r3, #32
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007d54:	d901      	bls.n	8007d5a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007d56:	2303      	movs	r3, #3
 8007d58:	e006      	b.n	8007d68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	691b      	ldr	r3, [r3, #16]
 8007d5e:	f003 0320 	and.w	r3, r3, #32
 8007d62:	2b20      	cmp	r3, #32
 8007d64:	d0f0      	beq.n	8007d48 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3714      	adds	r7, #20
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	3301      	adds	r3, #1
 8007d84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007d8c:	d901      	bls.n	8007d92 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007d8e:	2303      	movs	r3, #3
 8007d90:	e018      	b.n	8007dc4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	691b      	ldr	r3, [r3, #16]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	daf2      	bge.n	8007d80 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2210      	movs	r2, #16
 8007da2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	3301      	adds	r3, #1
 8007da8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007db0:	d901      	bls.n	8007db6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007db2:	2303      	movs	r3, #3
 8007db4:	e006      	b.n	8007dc4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	f003 0310 	and.w	r3, r3, #16
 8007dbe:	2b10      	cmp	r3, #16
 8007dc0:	d0f0      	beq.n	8007da4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007dc2:	2300      	movs	r3, #0
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3714      	adds	r7, #20
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b085      	sub	sp, #20
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	460b      	mov	r3, r1
 8007dda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	78fb      	ldrb	r3, [r7, #3]
 8007dea:	68f9      	ldr	r1, [r7, #12]
 8007dec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007df0:	4313      	orrs	r3, r2
 8007df2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3714      	adds	r7, #20
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr

08007e02 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e02:	b480      	push	{r7}
 8007e04:	b087      	sub	sp, #28
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	f003 0306 	and.w	r3, r3, #6
 8007e1a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d102      	bne.n	8007e28 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007e22:	2300      	movs	r3, #0
 8007e24:	75fb      	strb	r3, [r7, #23]
 8007e26:	e00a      	b.n	8007e3e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d002      	beq.n	8007e34 <USB_GetDevSpeed+0x32>
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2b06      	cmp	r3, #6
 8007e32:	d102      	bne.n	8007e3a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007e34:	2302      	movs	r3, #2
 8007e36:	75fb      	strb	r3, [r7, #23]
 8007e38:	e001      	b.n	8007e3e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007e3a:	230f      	movs	r3, #15
 8007e3c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	371c      	adds	r7, #28
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	781b      	ldrb	r3, [r3, #0]
 8007e5e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	785b      	ldrb	r3, [r3, #1]
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d13a      	bne.n	8007ede <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e6e:	69da      	ldr	r2, [r3, #28]
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	f003 030f 	and.w	r3, r3, #15
 8007e78:	2101      	movs	r1, #1
 8007e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	68f9      	ldr	r1, [r7, #12]
 8007e82:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e86:	4313      	orrs	r3, r2
 8007e88:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	015a      	lsls	r2, r3, #5
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	4413      	add	r3, r2
 8007e92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d155      	bne.n	8007f4c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	015a      	lsls	r2, r3, #5
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	791b      	ldrb	r3, [r3, #4]
 8007eba:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007ebc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	059b      	lsls	r3, r3, #22
 8007ec2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	0151      	lsls	r1, r2, #5
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	440a      	add	r2, r1
 8007ece:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ed2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ed6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007eda:	6013      	str	r3, [r2, #0]
 8007edc:	e036      	b.n	8007f4c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ee4:	69da      	ldr	r2, [r3, #28]
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	f003 030f 	and.w	r3, r3, #15
 8007eee:	2101      	movs	r1, #1
 8007ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8007ef4:	041b      	lsls	r3, r3, #16
 8007ef6:	68f9      	ldr	r1, [r7, #12]
 8007ef8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007efc:	4313      	orrs	r3, r2
 8007efe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	015a      	lsls	r2, r3, #5
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	4413      	add	r3, r2
 8007f08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d11a      	bne.n	8007f4c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	015a      	lsls	r2, r3, #5
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	791b      	ldrb	r3, [r3, #4]
 8007f30:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007f32:	430b      	orrs	r3, r1
 8007f34:	4313      	orrs	r3, r2
 8007f36:	68ba      	ldr	r2, [r7, #8]
 8007f38:	0151      	lsls	r1, r2, #5
 8007f3a:	68fa      	ldr	r2, [r7, #12]
 8007f3c:	440a      	add	r2, r1
 8007f3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f4a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3714      	adds	r7, #20
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr
	...

08007f5c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b085      	sub	sp, #20
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	785b      	ldrb	r3, [r3, #1]
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d161      	bne.n	800803c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	015a      	lsls	r2, r3, #5
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	4413      	add	r3, r2
 8007f80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f8e:	d11f      	bne.n	8007fd0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	015a      	lsls	r2, r3, #5
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	4413      	add	r3, r2
 8007f98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	68ba      	ldr	r2, [r7, #8]
 8007fa0:	0151      	lsls	r1, r2, #5
 8007fa2:	68fa      	ldr	r2, [r7, #12]
 8007fa4:	440a      	add	r2, r1
 8007fa6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007faa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007fae:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	015a      	lsls	r2, r3, #5
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	4413      	add	r3, r2
 8007fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	68ba      	ldr	r2, [r7, #8]
 8007fc0:	0151      	lsls	r1, r2, #5
 8007fc2:	68fa      	ldr	r2, [r7, #12]
 8007fc4:	440a      	add	r2, r1
 8007fc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	781b      	ldrb	r3, [r3, #0]
 8007fdc:	f003 030f 	and.w	r3, r3, #15
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	43db      	mvns	r3, r3
 8007fea:	68f9      	ldr	r1, [r7, #12]
 8007fec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ff0:	4013      	ands	r3, r2
 8007ff2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ffa:	69da      	ldr	r2, [r3, #28]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	f003 030f 	and.w	r3, r3, #15
 8008004:	2101      	movs	r1, #1
 8008006:	fa01 f303 	lsl.w	r3, r1, r3
 800800a:	b29b      	uxth	r3, r3
 800800c:	43db      	mvns	r3, r3
 800800e:	68f9      	ldr	r1, [r7, #12]
 8008010:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008014:	4013      	ands	r3, r2
 8008016:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	0159      	lsls	r1, r3, #5
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	440b      	add	r3, r1
 800802e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008032:	4619      	mov	r1, r3
 8008034:	4b35      	ldr	r3, [pc, #212]	@ (800810c <USB_DeactivateEndpoint+0x1b0>)
 8008036:	4013      	ands	r3, r2
 8008038:	600b      	str	r3, [r1, #0]
 800803a:	e060      	b.n	80080fe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	015a      	lsls	r2, r3, #5
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	4413      	add	r3, r2
 8008044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800804e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008052:	d11f      	bne.n	8008094 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68ba      	ldr	r2, [r7, #8]
 8008064:	0151      	lsls	r1, r2, #5
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	440a      	add	r2, r1
 800806a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800806e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008072:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	015a      	lsls	r2, r3, #5
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	4413      	add	r3, r2
 800807c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	68ba      	ldr	r2, [r7, #8]
 8008084:	0151      	lsls	r1, r2, #5
 8008086:	68fa      	ldr	r2, [r7, #12]
 8008088:	440a      	add	r2, r1
 800808a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800808e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008092:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800809a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	781b      	ldrb	r3, [r3, #0]
 80080a0:	f003 030f 	and.w	r3, r3, #15
 80080a4:	2101      	movs	r1, #1
 80080a6:	fa01 f303 	lsl.w	r3, r1, r3
 80080aa:	041b      	lsls	r3, r3, #16
 80080ac:	43db      	mvns	r3, r3
 80080ae:	68f9      	ldr	r1, [r7, #12]
 80080b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80080b4:	4013      	ands	r3, r2
 80080b6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080be:	69da      	ldr	r2, [r3, #28]
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	f003 030f 	and.w	r3, r3, #15
 80080c8:	2101      	movs	r1, #1
 80080ca:	fa01 f303 	lsl.w	r3, r1, r3
 80080ce:	041b      	lsls	r3, r3, #16
 80080d0:	43db      	mvns	r3, r3
 80080d2:	68f9      	ldr	r1, [r7, #12]
 80080d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80080d8:	4013      	ands	r3, r2
 80080da:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	015a      	lsls	r2, r3, #5
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	4413      	add	r3, r2
 80080e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	0159      	lsls	r1, r3, #5
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	440b      	add	r3, r1
 80080f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080f6:	4619      	mov	r1, r3
 80080f8:	4b05      	ldr	r3, [pc, #20]	@ (8008110 <USB_DeactivateEndpoint+0x1b4>)
 80080fa:	4013      	ands	r3, r2
 80080fc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr
 800810c:	ec337800 	.word	0xec337800
 8008110:	eff37800 	.word	0xeff37800

08008114 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b08a      	sub	sp, #40	@ 0x28
 8008118:	af02      	add	r7, sp, #8
 800811a:	60f8      	str	r0, [r7, #12]
 800811c:	60b9      	str	r1, [r7, #8]
 800811e:	4613      	mov	r3, r2
 8008120:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	781b      	ldrb	r3, [r3, #0]
 800812a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	785b      	ldrb	r3, [r3, #1]
 8008130:	2b01      	cmp	r3, #1
 8008132:	f040 817f 	bne.w	8008434 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d132      	bne.n	80081a4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	015a      	lsls	r2, r3, #5
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	4413      	add	r3, r2
 8008146:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	69ba      	ldr	r2, [r7, #24]
 800814e:	0151      	lsls	r1, r2, #5
 8008150:	69fa      	ldr	r2, [r7, #28]
 8008152:	440a      	add	r2, r1
 8008154:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008158:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800815c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008160:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008162:	69bb      	ldr	r3, [r7, #24]
 8008164:	015a      	lsls	r2, r3, #5
 8008166:	69fb      	ldr	r3, [r7, #28]
 8008168:	4413      	add	r3, r2
 800816a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800816e:	691b      	ldr	r3, [r3, #16]
 8008170:	69ba      	ldr	r2, [r7, #24]
 8008172:	0151      	lsls	r1, r2, #5
 8008174:	69fa      	ldr	r2, [r7, #28]
 8008176:	440a      	add	r2, r1
 8008178:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800817c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008180:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008182:	69bb      	ldr	r3, [r7, #24]
 8008184:	015a      	lsls	r2, r3, #5
 8008186:	69fb      	ldr	r3, [r7, #28]
 8008188:	4413      	add	r3, r2
 800818a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800818e:	691b      	ldr	r3, [r3, #16]
 8008190:	69ba      	ldr	r2, [r7, #24]
 8008192:	0151      	lsls	r1, r2, #5
 8008194:	69fa      	ldr	r2, [r7, #28]
 8008196:	440a      	add	r2, r1
 8008198:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800819c:	0cdb      	lsrs	r3, r3, #19
 800819e:	04db      	lsls	r3, r3, #19
 80081a0:	6113      	str	r3, [r2, #16]
 80081a2:	e097      	b.n	80082d4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	015a      	lsls	r2, r3, #5
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	4413      	add	r3, r2
 80081ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081b0:	691b      	ldr	r3, [r3, #16]
 80081b2:	69ba      	ldr	r2, [r7, #24]
 80081b4:	0151      	lsls	r1, r2, #5
 80081b6:	69fa      	ldr	r2, [r7, #28]
 80081b8:	440a      	add	r2, r1
 80081ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081be:	0cdb      	lsrs	r3, r3, #19
 80081c0:	04db      	lsls	r3, r3, #19
 80081c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	015a      	lsls	r2, r3, #5
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	4413      	add	r3, r2
 80081cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081d0:	691b      	ldr	r3, [r3, #16]
 80081d2:	69ba      	ldr	r2, [r7, #24]
 80081d4:	0151      	lsls	r1, r2, #5
 80081d6:	69fa      	ldr	r2, [r7, #28]
 80081d8:	440a      	add	r2, r1
 80081da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081de:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80081e2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80081e6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80081e8:	69bb      	ldr	r3, [r7, #24]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d11a      	bne.n	8008224 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	691a      	ldr	r2, [r3, #16]
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d903      	bls.n	8008202 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	689a      	ldr	r2, [r3, #8]
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008202:	69bb      	ldr	r3, [r7, #24]
 8008204:	015a      	lsls	r2, r3, #5
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	4413      	add	r3, r2
 800820a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800820e:	691b      	ldr	r3, [r3, #16]
 8008210:	69ba      	ldr	r2, [r7, #24]
 8008212:	0151      	lsls	r1, r2, #5
 8008214:	69fa      	ldr	r2, [r7, #28]
 8008216:	440a      	add	r2, r1
 8008218:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800821c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008220:	6113      	str	r3, [r2, #16]
 8008222:	e044      	b.n	80082ae <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	691a      	ldr	r2, [r3, #16]
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	4413      	add	r3, r2
 800822e:	1e5a      	subs	r2, r3, #1
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	fbb2 f3f3 	udiv	r3, r2, r3
 8008238:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800823a:	69bb      	ldr	r3, [r7, #24]
 800823c:	015a      	lsls	r2, r3, #5
 800823e:	69fb      	ldr	r3, [r7, #28]
 8008240:	4413      	add	r3, r2
 8008242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008246:	691a      	ldr	r2, [r3, #16]
 8008248:	8afb      	ldrh	r3, [r7, #22]
 800824a:	04d9      	lsls	r1, r3, #19
 800824c:	4ba4      	ldr	r3, [pc, #656]	@ (80084e0 <USB_EPStartXfer+0x3cc>)
 800824e:	400b      	ands	r3, r1
 8008250:	69b9      	ldr	r1, [r7, #24]
 8008252:	0148      	lsls	r0, r1, #5
 8008254:	69f9      	ldr	r1, [r7, #28]
 8008256:	4401      	add	r1, r0
 8008258:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800825c:	4313      	orrs	r3, r2
 800825e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	791b      	ldrb	r3, [r3, #4]
 8008264:	2b01      	cmp	r3, #1
 8008266:	d122      	bne.n	80082ae <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008268:	69bb      	ldr	r3, [r7, #24]
 800826a:	015a      	lsls	r2, r3, #5
 800826c:	69fb      	ldr	r3, [r7, #28]
 800826e:	4413      	add	r3, r2
 8008270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	69ba      	ldr	r2, [r7, #24]
 8008278:	0151      	lsls	r1, r2, #5
 800827a:	69fa      	ldr	r2, [r7, #28]
 800827c:	440a      	add	r2, r1
 800827e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008282:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008286:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	015a      	lsls	r2, r3, #5
 800828c:	69fb      	ldr	r3, [r7, #28]
 800828e:	4413      	add	r3, r2
 8008290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008294:	691a      	ldr	r2, [r3, #16]
 8008296:	8afb      	ldrh	r3, [r7, #22]
 8008298:	075b      	lsls	r3, r3, #29
 800829a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800829e:	69b9      	ldr	r1, [r7, #24]
 80082a0:	0148      	lsls	r0, r1, #5
 80082a2:	69f9      	ldr	r1, [r7, #28]
 80082a4:	4401      	add	r1, r0
 80082a6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80082aa:	4313      	orrs	r3, r2
 80082ac:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	015a      	lsls	r2, r3, #5
 80082b2:	69fb      	ldr	r3, [r7, #28]
 80082b4:	4413      	add	r3, r2
 80082b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082ba:	691a      	ldr	r2, [r3, #16]
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082c4:	69b9      	ldr	r1, [r7, #24]
 80082c6:	0148      	lsls	r0, r1, #5
 80082c8:	69f9      	ldr	r1, [r7, #28]
 80082ca:	4401      	add	r1, r0
 80082cc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80082d0:	4313      	orrs	r3, r2
 80082d2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80082d4:	79fb      	ldrb	r3, [r7, #7]
 80082d6:	2b01      	cmp	r3, #1
 80082d8:	d14b      	bne.n	8008372 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	69db      	ldr	r3, [r3, #28]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d009      	beq.n	80082f6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80082e2:	69bb      	ldr	r3, [r7, #24]
 80082e4:	015a      	lsls	r2, r3, #5
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	4413      	add	r3, r2
 80082ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082ee:	461a      	mov	r2, r3
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	69db      	ldr	r3, [r3, #28]
 80082f4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	791b      	ldrb	r3, [r3, #4]
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d128      	bne.n	8008350 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800830a:	2b00      	cmp	r3, #0
 800830c:	d110      	bne.n	8008330 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	015a      	lsls	r2, r3, #5
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	4413      	add	r3, r2
 8008316:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	69ba      	ldr	r2, [r7, #24]
 800831e:	0151      	lsls	r1, r2, #5
 8008320:	69fa      	ldr	r2, [r7, #28]
 8008322:	440a      	add	r2, r1
 8008324:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008328:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800832c:	6013      	str	r3, [r2, #0]
 800832e:	e00f      	b.n	8008350 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008330:	69bb      	ldr	r3, [r7, #24]
 8008332:	015a      	lsls	r2, r3, #5
 8008334:	69fb      	ldr	r3, [r7, #28]
 8008336:	4413      	add	r3, r2
 8008338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	69ba      	ldr	r2, [r7, #24]
 8008340:	0151      	lsls	r1, r2, #5
 8008342:	69fa      	ldr	r2, [r7, #28]
 8008344:	440a      	add	r2, r1
 8008346:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800834a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800834e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008350:	69bb      	ldr	r3, [r7, #24]
 8008352:	015a      	lsls	r2, r3, #5
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	4413      	add	r3, r2
 8008358:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	69ba      	ldr	r2, [r7, #24]
 8008360:	0151      	lsls	r1, r2, #5
 8008362:	69fa      	ldr	r2, [r7, #28]
 8008364:	440a      	add	r2, r1
 8008366:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800836a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800836e:	6013      	str	r3, [r2, #0]
 8008370:	e166      	b.n	8008640 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	015a      	lsls	r2, r3, #5
 8008376:	69fb      	ldr	r3, [r7, #28]
 8008378:	4413      	add	r3, r2
 800837a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	69ba      	ldr	r2, [r7, #24]
 8008382:	0151      	lsls	r1, r2, #5
 8008384:	69fa      	ldr	r2, [r7, #28]
 8008386:	440a      	add	r2, r1
 8008388:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800838c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008390:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	791b      	ldrb	r3, [r3, #4]
 8008396:	2b01      	cmp	r3, #1
 8008398:	d015      	beq.n	80083c6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	691b      	ldr	r3, [r3, #16]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f000 814e 	beq.w	8008640 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80083a4:	69fb      	ldr	r3, [r7, #28]
 80083a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	f003 030f 	and.w	r3, r3, #15
 80083b4:	2101      	movs	r1, #1
 80083b6:	fa01 f303 	lsl.w	r3, r1, r3
 80083ba:	69f9      	ldr	r1, [r7, #28]
 80083bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083c0:	4313      	orrs	r3, r2
 80083c2:	634b      	str	r3, [r1, #52]	@ 0x34
 80083c4:	e13c      	b.n	8008640 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d110      	bne.n	80083f8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80083d6:	69bb      	ldr	r3, [r7, #24]
 80083d8:	015a      	lsls	r2, r3, #5
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	4413      	add	r3, r2
 80083de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	69ba      	ldr	r2, [r7, #24]
 80083e6:	0151      	lsls	r1, r2, #5
 80083e8:	69fa      	ldr	r2, [r7, #28]
 80083ea:	440a      	add	r2, r1
 80083ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80083f4:	6013      	str	r3, [r2, #0]
 80083f6:	e00f      	b.n	8008418 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80083f8:	69bb      	ldr	r3, [r7, #24]
 80083fa:	015a      	lsls	r2, r3, #5
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	4413      	add	r3, r2
 8008400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	69ba      	ldr	r2, [r7, #24]
 8008408:	0151      	lsls	r1, r2, #5
 800840a:	69fa      	ldr	r2, [r7, #28]
 800840c:	440a      	add	r2, r1
 800840e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008412:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008416:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	68d9      	ldr	r1, [r3, #12]
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	781a      	ldrb	r2, [r3, #0]
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	691b      	ldr	r3, [r3, #16]
 8008424:	b298      	uxth	r0, r3
 8008426:	79fb      	ldrb	r3, [r7, #7]
 8008428:	9300      	str	r3, [sp, #0]
 800842a:	4603      	mov	r3, r0
 800842c:	68f8      	ldr	r0, [r7, #12]
 800842e:	f000 f9b9 	bl	80087a4 <USB_WritePacket>
 8008432:	e105      	b.n	8008640 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008434:	69bb      	ldr	r3, [r7, #24]
 8008436:	015a      	lsls	r2, r3, #5
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	4413      	add	r3, r2
 800843c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	69ba      	ldr	r2, [r7, #24]
 8008444:	0151      	lsls	r1, r2, #5
 8008446:	69fa      	ldr	r2, [r7, #28]
 8008448:	440a      	add	r2, r1
 800844a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800844e:	0cdb      	lsrs	r3, r3, #19
 8008450:	04db      	lsls	r3, r3, #19
 8008452:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	4413      	add	r3, r2
 800845c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008460:	691b      	ldr	r3, [r3, #16]
 8008462:	69ba      	ldr	r2, [r7, #24]
 8008464:	0151      	lsls	r1, r2, #5
 8008466:	69fa      	ldr	r2, [r7, #28]
 8008468:	440a      	add	r2, r1
 800846a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800846e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008472:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008476:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008478:	69bb      	ldr	r3, [r7, #24]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d132      	bne.n	80084e4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d003      	beq.n	800848e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	689a      	ldr	r2, [r3, #8]
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	689a      	ldr	r2, [r3, #8]
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008496:	69bb      	ldr	r3, [r7, #24]
 8008498:	015a      	lsls	r2, r3, #5
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	4413      	add	r3, r2
 800849e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084a2:	691a      	ldr	r2, [r3, #16]
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	6a1b      	ldr	r3, [r3, #32]
 80084a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084ac:	69b9      	ldr	r1, [r7, #24]
 80084ae:	0148      	lsls	r0, r1, #5
 80084b0:	69f9      	ldr	r1, [r7, #28]
 80084b2:	4401      	add	r1, r0
 80084b4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80084b8:	4313      	orrs	r3, r2
 80084ba:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	015a      	lsls	r2, r3, #5
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	4413      	add	r3, r2
 80084c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	69ba      	ldr	r2, [r7, #24]
 80084cc:	0151      	lsls	r1, r2, #5
 80084ce:	69fa      	ldr	r2, [r7, #28]
 80084d0:	440a      	add	r2, r1
 80084d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80084da:	6113      	str	r3, [r2, #16]
 80084dc:	e062      	b.n	80085a4 <USB_EPStartXfer+0x490>
 80084de:	bf00      	nop
 80084e0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	691b      	ldr	r3, [r3, #16]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d123      	bne.n	8008534 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80084ec:	69bb      	ldr	r3, [r7, #24]
 80084ee:	015a      	lsls	r2, r3, #5
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	4413      	add	r3, r2
 80084f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084f8:	691a      	ldr	r2, [r3, #16]
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008502:	69b9      	ldr	r1, [r7, #24]
 8008504:	0148      	lsls	r0, r1, #5
 8008506:	69f9      	ldr	r1, [r7, #28]
 8008508:	4401      	add	r1, r0
 800850a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800850e:	4313      	orrs	r3, r2
 8008510:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008512:	69bb      	ldr	r3, [r7, #24]
 8008514:	015a      	lsls	r2, r3, #5
 8008516:	69fb      	ldr	r3, [r7, #28]
 8008518:	4413      	add	r3, r2
 800851a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	69ba      	ldr	r2, [r7, #24]
 8008522:	0151      	lsls	r1, r2, #5
 8008524:	69fa      	ldr	r2, [r7, #28]
 8008526:	440a      	add	r2, r1
 8008528:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800852c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008530:	6113      	str	r3, [r2, #16]
 8008532:	e037      	b.n	80085a4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	691a      	ldr	r2, [r3, #16]
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	689b      	ldr	r3, [r3, #8]
 800853c:	4413      	add	r3, r2
 800853e:	1e5a      	subs	r2, r3, #1
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	fbb2 f3f3 	udiv	r3, r2, r3
 8008548:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	8afa      	ldrh	r2, [r7, #22]
 8008550:	fb03 f202 	mul.w	r2, r3, r2
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008558:	69bb      	ldr	r3, [r7, #24]
 800855a:	015a      	lsls	r2, r3, #5
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	4413      	add	r3, r2
 8008560:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008564:	691a      	ldr	r2, [r3, #16]
 8008566:	8afb      	ldrh	r3, [r7, #22]
 8008568:	04d9      	lsls	r1, r3, #19
 800856a:	4b38      	ldr	r3, [pc, #224]	@ (800864c <USB_EPStartXfer+0x538>)
 800856c:	400b      	ands	r3, r1
 800856e:	69b9      	ldr	r1, [r7, #24]
 8008570:	0148      	lsls	r0, r1, #5
 8008572:	69f9      	ldr	r1, [r7, #28]
 8008574:	4401      	add	r1, r0
 8008576:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800857a:	4313      	orrs	r3, r2
 800857c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	015a      	lsls	r2, r3, #5
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	4413      	add	r3, r2
 8008586:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800858a:	691a      	ldr	r2, [r3, #16]
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	6a1b      	ldr	r3, [r3, #32]
 8008590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008594:	69b9      	ldr	r1, [r7, #24]
 8008596:	0148      	lsls	r0, r1, #5
 8008598:	69f9      	ldr	r1, [r7, #28]
 800859a:	4401      	add	r1, r0
 800859c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80085a0:	4313      	orrs	r3, r2
 80085a2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80085a4:	79fb      	ldrb	r3, [r7, #7]
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d10d      	bne.n	80085c6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d009      	beq.n	80085c6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	68d9      	ldr	r1, [r3, #12]
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	015a      	lsls	r2, r3, #5
 80085ba:	69fb      	ldr	r3, [r7, #28]
 80085bc:	4413      	add	r3, r2
 80085be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c2:	460a      	mov	r2, r1
 80085c4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	791b      	ldrb	r3, [r3, #4]
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d128      	bne.n	8008620 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d110      	bne.n	8008600 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80085de:	69bb      	ldr	r3, [r7, #24]
 80085e0:	015a      	lsls	r2, r3, #5
 80085e2:	69fb      	ldr	r3, [r7, #28]
 80085e4:	4413      	add	r3, r2
 80085e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	69ba      	ldr	r2, [r7, #24]
 80085ee:	0151      	lsls	r1, r2, #5
 80085f0:	69fa      	ldr	r2, [r7, #28]
 80085f2:	440a      	add	r2, r1
 80085f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80085fc:	6013      	str	r3, [r2, #0]
 80085fe:	e00f      	b.n	8008620 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	015a      	lsls	r2, r3, #5
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	4413      	add	r3, r2
 8008608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	69ba      	ldr	r2, [r7, #24]
 8008610:	0151      	lsls	r1, r2, #5
 8008612:	69fa      	ldr	r2, [r7, #28]
 8008614:	440a      	add	r2, r1
 8008616:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800861a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800861e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008620:	69bb      	ldr	r3, [r7, #24]
 8008622:	015a      	lsls	r2, r3, #5
 8008624:	69fb      	ldr	r3, [r7, #28]
 8008626:	4413      	add	r3, r2
 8008628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	69ba      	ldr	r2, [r7, #24]
 8008630:	0151      	lsls	r1, r2, #5
 8008632:	69fa      	ldr	r2, [r7, #28]
 8008634:	440a      	add	r2, r1
 8008636:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800863a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800863e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	3720      	adds	r7, #32
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
 800864a:	bf00      	nop
 800864c:	1ff80000 	.word	0x1ff80000

08008650 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008650:	b480      	push	{r7}
 8008652:	b087      	sub	sp, #28
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800865a:	2300      	movs	r3, #0
 800865c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800865e:	2300      	movs	r3, #0
 8008660:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	785b      	ldrb	r3, [r3, #1]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d14a      	bne.n	8008704 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	015a      	lsls	r2, r3, #5
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	4413      	add	r3, r2
 8008678:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008682:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008686:	f040 8086 	bne.w	8008796 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	015a      	lsls	r2, r3, #5
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	4413      	add	r3, r2
 8008694:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	683a      	ldr	r2, [r7, #0]
 800869c:	7812      	ldrb	r2, [r2, #0]
 800869e:	0151      	lsls	r1, r2, #5
 80086a0:	693a      	ldr	r2, [r7, #16]
 80086a2:	440a      	add	r2, r1
 80086a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086a8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80086ac:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	015a      	lsls	r2, r3, #5
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	4413      	add	r3, r2
 80086b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	683a      	ldr	r2, [r7, #0]
 80086c0:	7812      	ldrb	r2, [r2, #0]
 80086c2:	0151      	lsls	r1, r2, #5
 80086c4:	693a      	ldr	r2, [r7, #16]
 80086c6:	440a      	add	r2, r1
 80086c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80086d0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	3301      	adds	r3, #1
 80086d6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f242 7210 	movw	r2, #10000	@ 0x2710
 80086de:	4293      	cmp	r3, r2
 80086e0:	d902      	bls.n	80086e8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80086e2:	2301      	movs	r3, #1
 80086e4:	75fb      	strb	r3, [r7, #23]
          break;
 80086e6:	e056      	b.n	8008796 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	015a      	lsls	r2, r3, #5
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	4413      	add	r3, r2
 80086f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80086fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008700:	d0e7      	beq.n	80086d2 <USB_EPStopXfer+0x82>
 8008702:	e048      	b.n	8008796 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	015a      	lsls	r2, r3, #5
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	4413      	add	r3, r2
 800870e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008718:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800871c:	d13b      	bne.n	8008796 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	015a      	lsls	r2, r3, #5
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	4413      	add	r3, r2
 8008728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	683a      	ldr	r2, [r7, #0]
 8008730:	7812      	ldrb	r2, [r2, #0]
 8008732:	0151      	lsls	r1, r2, #5
 8008734:	693a      	ldr	r2, [r7, #16]
 8008736:	440a      	add	r2, r1
 8008738:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800873c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008740:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	015a      	lsls	r2, r3, #5
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	4413      	add	r3, r2
 800874c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	7812      	ldrb	r2, [r2, #0]
 8008756:	0151      	lsls	r1, r2, #5
 8008758:	693a      	ldr	r2, [r7, #16]
 800875a:	440a      	add	r2, r1
 800875c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008760:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008764:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	3301      	adds	r3, #1
 800876a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008772:	4293      	cmp	r3, r2
 8008774:	d902      	bls.n	800877c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	75fb      	strb	r3, [r7, #23]
          break;
 800877a:	e00c      	b.n	8008796 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	015a      	lsls	r2, r3, #5
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	4413      	add	r3, r2
 8008786:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008790:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008794:	d0e7      	beq.n	8008766 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008796:	7dfb      	ldrb	r3, [r7, #23]
}
 8008798:	4618      	mov	r0, r3
 800879a:	371c      	adds	r7, #28
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr

080087a4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b089      	sub	sp, #36	@ 0x24
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	4611      	mov	r1, r2
 80087b0:	461a      	mov	r2, r3
 80087b2:	460b      	mov	r3, r1
 80087b4:	71fb      	strb	r3, [r7, #7]
 80087b6:	4613      	mov	r3, r2
 80087b8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80087c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d123      	bne.n	8008812 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80087ca:	88bb      	ldrh	r3, [r7, #4]
 80087cc:	3303      	adds	r3, #3
 80087ce:	089b      	lsrs	r3, r3, #2
 80087d0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80087d2:	2300      	movs	r3, #0
 80087d4:	61bb      	str	r3, [r7, #24]
 80087d6:	e018      	b.n	800880a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80087d8:	79fb      	ldrb	r3, [r7, #7]
 80087da:	031a      	lsls	r2, r3, #12
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	4413      	add	r3, r2
 80087e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087e4:	461a      	mov	r2, r3
 80087e6:	69fb      	ldr	r3, [r7, #28]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	6013      	str	r3, [r2, #0]
      pSrc++;
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	3301      	adds	r3, #1
 80087f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087f2:	69fb      	ldr	r3, [r7, #28]
 80087f4:	3301      	adds	r3, #1
 80087f6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087f8:	69fb      	ldr	r3, [r7, #28]
 80087fa:	3301      	adds	r3, #1
 80087fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	3301      	adds	r3, #1
 8008802:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	3301      	adds	r3, #1
 8008808:	61bb      	str	r3, [r7, #24]
 800880a:	69ba      	ldr	r2, [r7, #24]
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	429a      	cmp	r2, r3
 8008810:	d3e2      	bcc.n	80087d8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008812:	2300      	movs	r3, #0
}
 8008814:	4618      	mov	r0, r3
 8008816:	3724      	adds	r7, #36	@ 0x24
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008820:	b480      	push	{r7}
 8008822:	b08b      	sub	sp, #44	@ 0x2c
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	4613      	mov	r3, r2
 800882c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008836:	88fb      	ldrh	r3, [r7, #6]
 8008838:	089b      	lsrs	r3, r3, #2
 800883a:	b29b      	uxth	r3, r3
 800883c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800883e:	88fb      	ldrh	r3, [r7, #6]
 8008840:	f003 0303 	and.w	r3, r3, #3
 8008844:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008846:	2300      	movs	r3, #0
 8008848:	623b      	str	r3, [r7, #32]
 800884a:	e014      	b.n	8008876 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800884c:	69bb      	ldr	r3, [r7, #24]
 800884e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008856:	601a      	str	r2, [r3, #0]
    pDest++;
 8008858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800885a:	3301      	adds	r3, #1
 800885c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800885e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008860:	3301      	adds	r3, #1
 8008862:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008866:	3301      	adds	r3, #1
 8008868:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800886a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800886c:	3301      	adds	r3, #1
 800886e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008870:	6a3b      	ldr	r3, [r7, #32]
 8008872:	3301      	adds	r3, #1
 8008874:	623b      	str	r3, [r7, #32]
 8008876:	6a3a      	ldr	r2, [r7, #32]
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	429a      	cmp	r2, r3
 800887c:	d3e6      	bcc.n	800884c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800887e:	8bfb      	ldrh	r3, [r7, #30]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d01e      	beq.n	80088c2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008884:	2300      	movs	r3, #0
 8008886:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008888:	69bb      	ldr	r3, [r7, #24]
 800888a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800888e:	461a      	mov	r2, r3
 8008890:	f107 0310 	add.w	r3, r7, #16
 8008894:	6812      	ldr	r2, [r2, #0]
 8008896:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	6a3b      	ldr	r3, [r7, #32]
 800889c:	b2db      	uxtb	r3, r3
 800889e:	00db      	lsls	r3, r3, #3
 80088a0:	fa22 f303 	lsr.w	r3, r2, r3
 80088a4:	b2da      	uxtb	r2, r3
 80088a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a8:	701a      	strb	r2, [r3, #0]
      i++;
 80088aa:	6a3b      	ldr	r3, [r7, #32]
 80088ac:	3301      	adds	r3, #1
 80088ae:	623b      	str	r3, [r7, #32]
      pDest++;
 80088b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b2:	3301      	adds	r3, #1
 80088b4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80088b6:	8bfb      	ldrh	r3, [r7, #30]
 80088b8:	3b01      	subs	r3, #1
 80088ba:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80088bc:	8bfb      	ldrh	r3, [r7, #30]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d1ea      	bne.n	8008898 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80088c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	372c      	adds	r7, #44	@ 0x2c
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr

080088d0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b085      	sub	sp, #20
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	785b      	ldrb	r3, [r3, #1]
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d12c      	bne.n	8008946 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	015a      	lsls	r2, r3, #5
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	4413      	add	r3, r2
 80088f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	db12      	blt.n	8008924 <USB_EPSetStall+0x54>
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d00f      	beq.n	8008924 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	015a      	lsls	r2, r3, #5
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	4413      	add	r3, r2
 800890c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	68ba      	ldr	r2, [r7, #8]
 8008914:	0151      	lsls	r1, r2, #5
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	440a      	add	r2, r1
 800891a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800891e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008922:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	015a      	lsls	r2, r3, #5
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	4413      	add	r3, r2
 800892c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	0151      	lsls	r1, r2, #5
 8008936:	68fa      	ldr	r2, [r7, #12]
 8008938:	440a      	add	r2, r1
 800893a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800893e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008942:	6013      	str	r3, [r2, #0]
 8008944:	e02b      	b.n	800899e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	015a      	lsls	r2, r3, #5
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	4413      	add	r3, r2
 800894e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2b00      	cmp	r3, #0
 8008956:	db12      	blt.n	800897e <USB_EPSetStall+0xae>
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00f      	beq.n	800897e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	015a      	lsls	r2, r3, #5
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	4413      	add	r3, r2
 8008966:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	68ba      	ldr	r2, [r7, #8]
 800896e:	0151      	lsls	r1, r2, #5
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	440a      	add	r2, r1
 8008974:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008978:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800897c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	015a      	lsls	r2, r3, #5
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	4413      	add	r3, r2
 8008986:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68ba      	ldr	r2, [r7, #8]
 800898e:	0151      	lsls	r1, r2, #5
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	440a      	add	r2, r1
 8008994:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008998:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800899c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3714      	adds	r7, #20
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b085      	sub	sp, #20
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
 80089b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	785b      	ldrb	r3, [r3, #1]
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d128      	bne.n	8008a1a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	015a      	lsls	r2, r3, #5
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	4413      	add	r3, r2
 80089d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68ba      	ldr	r2, [r7, #8]
 80089d8:	0151      	lsls	r1, r2, #5
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	440a      	add	r2, r1
 80089de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80089e6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	791b      	ldrb	r3, [r3, #4]
 80089ec:	2b03      	cmp	r3, #3
 80089ee:	d003      	beq.n	80089f8 <USB_EPClearStall+0x4c>
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	791b      	ldrb	r3, [r3, #4]
 80089f4:	2b02      	cmp	r3, #2
 80089f6:	d138      	bne.n	8008a6a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	015a      	lsls	r2, r3, #5
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	4413      	add	r3, r2
 8008a00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	68ba      	ldr	r2, [r7, #8]
 8008a08:	0151      	lsls	r1, r2, #5
 8008a0a:	68fa      	ldr	r2, [r7, #12]
 8008a0c:	440a      	add	r2, r1
 8008a0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a16:	6013      	str	r3, [r2, #0]
 8008a18:	e027      	b.n	8008a6a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	015a      	lsls	r2, r3, #5
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	4413      	add	r3, r2
 8008a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	68ba      	ldr	r2, [r7, #8]
 8008a2a:	0151      	lsls	r1, r2, #5
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	440a      	add	r2, r1
 8008a30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a34:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008a38:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	791b      	ldrb	r3, [r3, #4]
 8008a3e:	2b03      	cmp	r3, #3
 8008a40:	d003      	beq.n	8008a4a <USB_EPClearStall+0x9e>
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	791b      	ldrb	r3, [r3, #4]
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d10f      	bne.n	8008a6a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	68ba      	ldr	r2, [r7, #8]
 8008a5a:	0151      	lsls	r1, r2, #5
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	440a      	add	r2, r1
 8008a60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a68:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008a6a:	2300      	movs	r3, #0
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3714      	adds	r7, #20
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b085      	sub	sp, #20
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	460b      	mov	r3, r1
 8008a82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	68fa      	ldr	r2, [r7, #12]
 8008a92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a96:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008a9a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	78fb      	ldrb	r3, [r7, #3]
 8008aa6:	011b      	lsls	r3, r3, #4
 8008aa8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008aac:	68f9      	ldr	r1, [r7, #12]
 8008aae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008ab6:	2300      	movs	r3, #0
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3714      	adds	r7, #20
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b085      	sub	sp, #20
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	68fa      	ldr	r2, [r7, #12]
 8008ada:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008ade:	f023 0303 	bic.w	r3, r3, #3
 8008ae2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	68fa      	ldr	r2, [r7, #12]
 8008aee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008af2:	f023 0302 	bic.w	r3, r3, #2
 8008af6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3714      	adds	r7, #20
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b06:	b480      	push	{r7}
 8008b08:	b085      	sub	sp, #20
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	68fa      	ldr	r2, [r7, #12]
 8008b1c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008b20:	f023 0303 	bic.w	r3, r3, #3
 8008b24:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b2c:	685b      	ldr	r3, [r3, #4]
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008b34:	f043 0302 	orr.w	r3, r3, #2
 8008b38:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3714      	adds	r7, #20
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b085      	sub	sp, #20
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	695b      	ldr	r3, [r3, #20]
 8008b54:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	699b      	ldr	r3, [r3, #24]
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008b60:	68fb      	ldr	r3, [r7, #12]
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3714      	adds	r7, #20
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr

08008b6e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b6e:	b480      	push	{r7}
 8008b70:	b085      	sub	sp, #20
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b80:	699b      	ldr	r3, [r3, #24]
 8008b82:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b8a:	69db      	ldr	r3, [r3, #28]
 8008b8c:	68ba      	ldr	r2, [r7, #8]
 8008b8e:	4013      	ands	r3, r2
 8008b90:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	0c1b      	lsrs	r3, r3, #16
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3714      	adds	r7, #20
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr

08008ba2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ba2:	b480      	push	{r7}
 8008ba4:	b085      	sub	sp, #20
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bb4:	699b      	ldr	r3, [r3, #24]
 8008bb6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bbe:	69db      	ldr	r3, [r3, #28]
 8008bc0:	68ba      	ldr	r2, [r7, #8]
 8008bc2:	4013      	ands	r3, r2
 8008bc4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	b29b      	uxth	r3, r3
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3714      	adds	r7, #20
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr

08008bd6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008bd6:	b480      	push	{r7}
 8008bd8:	b085      	sub	sp, #20
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
 8008bde:	460b      	mov	r3, r1
 8008be0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008be6:	78fb      	ldrb	r3, [r7, #3]
 8008be8:	015a      	lsls	r2, r3, #5
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	4413      	add	r3, r2
 8008bee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bfc:	695b      	ldr	r3, [r3, #20]
 8008bfe:	68ba      	ldr	r2, [r7, #8]
 8008c00:	4013      	ands	r3, r2
 8008c02:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008c04:	68bb      	ldr	r3, [r7, #8]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr

08008c12 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c12:	b480      	push	{r7}
 8008c14:	b087      	sub	sp, #28
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
 8008c1a:	460b      	mov	r3, r1
 8008c1c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c28:	691b      	ldr	r3, [r3, #16]
 8008c2a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c34:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008c36:	78fb      	ldrb	r3, [r7, #3]
 8008c38:	f003 030f 	and.w	r3, r3, #15
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8008c42:	01db      	lsls	r3, r3, #7
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	693a      	ldr	r2, [r7, #16]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008c4c:	78fb      	ldrb	r3, [r7, #3]
 8008c4e:	015a      	lsls	r2, r3, #5
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	4413      	add	r3, r2
 8008c54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	693a      	ldr	r2, [r7, #16]
 8008c5c:	4013      	ands	r3, r2
 8008c5e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008c60:	68bb      	ldr	r3, [r7, #8]
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	371c      	adds	r7, #28
 8008c66:	46bd      	mov	sp, r7
 8008c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6c:	4770      	bx	lr

08008c6e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c6e:	b480      	push	{r7}
 8008c70:	b083      	sub	sp, #12
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	695b      	ldr	r3, [r3, #20]
 8008c7a:	f003 0301 	and.w	r3, r3, #1
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	370c      	adds	r7, #12
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr

08008c8a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	b085      	sub	sp, #20
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	68fa      	ldr	r2, [r7, #12]
 8008ca0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ca4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008ca8:	f023 0307 	bic.w	r3, r3, #7
 8008cac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008cc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008cc2:	2300      	movs	r3, #0
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3714      	adds	r7, #20
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b087      	sub	sp, #28
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	460b      	mov	r3, r1
 8008cda:	607a      	str	r2, [r7, #4]
 8008cdc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	333c      	adds	r3, #60	@ 0x3c
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	4a26      	ldr	r2, [pc, #152]	@ (8008d88 <USB_EP0_OutStart+0xb8>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d90a      	bls.n	8008d0a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d04:	d101      	bne.n	8008d0a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008d06:	2300      	movs	r3, #0
 8008d08:	e037      	b.n	8008d7a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d10:	461a      	mov	r2, r3
 8008d12:	2300      	movs	r3, #0
 8008d14:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d1c:	691b      	ldr	r3, [r3, #16]
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d24:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008d28:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d30:	691b      	ldr	r3, [r3, #16]
 8008d32:	697a      	ldr	r2, [r7, #20]
 8008d34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d38:	f043 0318 	orr.w	r3, r3, #24
 8008d3c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d44:	691b      	ldr	r3, [r3, #16]
 8008d46:	697a      	ldr	r2, [r7, #20]
 8008d48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d4c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008d50:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008d52:	7afb      	ldrb	r3, [r7, #11]
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	d10f      	bne.n	8008d78 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d5e:	461a      	mov	r2, r3
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	697a      	ldr	r2, [r7, #20]
 8008d6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d72:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008d76:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d78:	2300      	movs	r3, #0
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	371c      	adds	r7, #28
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr
 8008d86:	bf00      	nop
 8008d88:	4f54300a 	.word	0x4f54300a

08008d8c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b085      	sub	sp, #20
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008d94:	2300      	movs	r3, #0
 8008d96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	3301      	adds	r3, #1
 8008d9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008da4:	d901      	bls.n	8008daa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008da6:	2303      	movs	r3, #3
 8008da8:	e01b      	b.n	8008de2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	691b      	ldr	r3, [r3, #16]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	daf2      	bge.n	8008d98 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008db2:	2300      	movs	r3, #0
 8008db4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	691b      	ldr	r3, [r3, #16]
 8008dba:	f043 0201 	orr.w	r2, r3, #1
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008dce:	d901      	bls.n	8008dd4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008dd0:	2303      	movs	r3, #3
 8008dd2:	e006      	b.n	8008de2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	f003 0301 	and.w	r3, r3, #1
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d0f0      	beq.n	8008dc2 <USB_CoreReset+0x36>

  return HAL_OK;
 8008de0:	2300      	movs	r3, #0
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3714      	adds	r7, #20
 8008de6:	46bd      	mov	sp, r7
 8008de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dec:	4770      	bx	lr
	...

08008df0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b084      	sub	sp, #16
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
 8008df8:	460b      	mov	r3, r1
 8008dfa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008dfc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008e00:	f002 fc9e 	bl	800b740 <USBD_static_malloc>
 8008e04:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d109      	bne.n	8008e20 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	32b0      	adds	r2, #176	@ 0xb0
 8008e16:	2100      	movs	r1, #0
 8008e18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	e0d4      	b.n	8008fca <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008e20:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008e24:	2100      	movs	r1, #0
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f003 fb0f 	bl	800c44a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	32b0      	adds	r2, #176	@ 0xb0
 8008e36:	68f9      	ldr	r1, [r7, #12]
 8008e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	32b0      	adds	r2, #176	@ 0xb0
 8008e46:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	7c1b      	ldrb	r3, [r3, #16]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d138      	bne.n	8008eca <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008e58:	4b5e      	ldr	r3, [pc, #376]	@ (8008fd4 <USBD_CDC_Init+0x1e4>)
 8008e5a:	7819      	ldrb	r1, [r3, #0]
 8008e5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008e60:	2202      	movs	r2, #2
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f002 fb49 	bl	800b4fa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008e68:	4b5a      	ldr	r3, [pc, #360]	@ (8008fd4 <USBD_CDC_Init+0x1e4>)
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	f003 020f 	and.w	r2, r3, #15
 8008e70:	6879      	ldr	r1, [r7, #4]
 8008e72:	4613      	mov	r3, r2
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	4413      	add	r3, r2
 8008e78:	009b      	lsls	r3, r3, #2
 8008e7a:	440b      	add	r3, r1
 8008e7c:	3324      	adds	r3, #36	@ 0x24
 8008e7e:	2201      	movs	r2, #1
 8008e80:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008e82:	4b55      	ldr	r3, [pc, #340]	@ (8008fd8 <USBD_CDC_Init+0x1e8>)
 8008e84:	7819      	ldrb	r1, [r3, #0]
 8008e86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008e8a:	2202      	movs	r2, #2
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f002 fb34 	bl	800b4fa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008e92:	4b51      	ldr	r3, [pc, #324]	@ (8008fd8 <USBD_CDC_Init+0x1e8>)
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	f003 020f 	and.w	r2, r3, #15
 8008e9a:	6879      	ldr	r1, [r7, #4]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	4413      	add	r3, r2
 8008ea2:	009b      	lsls	r3, r3, #2
 8008ea4:	440b      	add	r3, r1
 8008ea6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008eaa:	2201      	movs	r2, #1
 8008eac:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008eae:	4b4b      	ldr	r3, [pc, #300]	@ (8008fdc <USBD_CDC_Init+0x1ec>)
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	f003 020f 	and.w	r2, r3, #15
 8008eb6:	6879      	ldr	r1, [r7, #4]
 8008eb8:	4613      	mov	r3, r2
 8008eba:	009b      	lsls	r3, r3, #2
 8008ebc:	4413      	add	r3, r2
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	440b      	add	r3, r1
 8008ec2:	3326      	adds	r3, #38	@ 0x26
 8008ec4:	2210      	movs	r2, #16
 8008ec6:	801a      	strh	r2, [r3, #0]
 8008ec8:	e035      	b.n	8008f36 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008eca:	4b42      	ldr	r3, [pc, #264]	@ (8008fd4 <USBD_CDC_Init+0x1e4>)
 8008ecc:	7819      	ldrb	r1, [r3, #0]
 8008ece:	2340      	movs	r3, #64	@ 0x40
 8008ed0:	2202      	movs	r2, #2
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f002 fb11 	bl	800b4fa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008ed8:	4b3e      	ldr	r3, [pc, #248]	@ (8008fd4 <USBD_CDC_Init+0x1e4>)
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	f003 020f 	and.w	r2, r3, #15
 8008ee0:	6879      	ldr	r1, [r7, #4]
 8008ee2:	4613      	mov	r3, r2
 8008ee4:	009b      	lsls	r3, r3, #2
 8008ee6:	4413      	add	r3, r2
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	440b      	add	r3, r1
 8008eec:	3324      	adds	r3, #36	@ 0x24
 8008eee:	2201      	movs	r2, #1
 8008ef0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008ef2:	4b39      	ldr	r3, [pc, #228]	@ (8008fd8 <USBD_CDC_Init+0x1e8>)
 8008ef4:	7819      	ldrb	r1, [r3, #0]
 8008ef6:	2340      	movs	r3, #64	@ 0x40
 8008ef8:	2202      	movs	r2, #2
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f002 fafd 	bl	800b4fa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008f00:	4b35      	ldr	r3, [pc, #212]	@ (8008fd8 <USBD_CDC_Init+0x1e8>)
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	f003 020f 	and.w	r2, r3, #15
 8008f08:	6879      	ldr	r1, [r7, #4]
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	009b      	lsls	r3, r3, #2
 8008f0e:	4413      	add	r3, r2
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	440b      	add	r3, r1
 8008f14:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008f18:	2201      	movs	r2, #1
 8008f1a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008f1c:	4b2f      	ldr	r3, [pc, #188]	@ (8008fdc <USBD_CDC_Init+0x1ec>)
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	f003 020f 	and.w	r2, r3, #15
 8008f24:	6879      	ldr	r1, [r7, #4]
 8008f26:	4613      	mov	r3, r2
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	4413      	add	r3, r2
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	440b      	add	r3, r1
 8008f30:	3326      	adds	r3, #38	@ 0x26
 8008f32:	2210      	movs	r2, #16
 8008f34:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008f36:	4b29      	ldr	r3, [pc, #164]	@ (8008fdc <USBD_CDC_Init+0x1ec>)
 8008f38:	7819      	ldrb	r1, [r3, #0]
 8008f3a:	2308      	movs	r3, #8
 8008f3c:	2203      	movs	r2, #3
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f002 fadb 	bl	800b4fa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008f44:	4b25      	ldr	r3, [pc, #148]	@ (8008fdc <USBD_CDC_Init+0x1ec>)
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	f003 020f 	and.w	r2, r3, #15
 8008f4c:	6879      	ldr	r1, [r7, #4]
 8008f4e:	4613      	mov	r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	4413      	add	r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	440b      	add	r3, r1
 8008f58:	3324      	adds	r3, #36	@ 0x24
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f6c:	687a      	ldr	r2, [r7, #4]
 8008f6e:	33b0      	adds	r3, #176	@ 0xb0
 8008f70:	009b      	lsls	r3, r3, #2
 8008f72:	4413      	add	r3, r2
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d101      	bne.n	8008f98 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008f94:	2302      	movs	r3, #2
 8008f96:	e018      	b.n	8008fca <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	7c1b      	ldrb	r3, [r3, #16]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d10a      	bne.n	8008fb6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8008fd8 <USBD_CDC_Init+0x1e8>)
 8008fa2:	7819      	ldrb	r1, [r3, #0]
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008faa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f002 fb92 	bl	800b6d8 <USBD_LL_PrepareReceive>
 8008fb4:	e008      	b.n	8008fc8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008fb6:	4b08      	ldr	r3, [pc, #32]	@ (8008fd8 <USBD_CDC_Init+0x1e8>)
 8008fb8:	7819      	ldrb	r1, [r3, #0]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008fc0:	2340      	movs	r3, #64	@ 0x40
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f002 fb88 	bl	800b6d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008fc8:	2300      	movs	r3, #0
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	3710      	adds	r7, #16
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}
 8008fd2:	bf00      	nop
 8008fd4:	20000093 	.word	0x20000093
 8008fd8:	20000094 	.word	0x20000094
 8008fdc:	20000095 	.word	0x20000095

08008fe0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b082      	sub	sp, #8
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	460b      	mov	r3, r1
 8008fea:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008fec:	4b3a      	ldr	r3, [pc, #232]	@ (80090d8 <USBD_CDC_DeInit+0xf8>)
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f002 faa7 	bl	800b546 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008ff8:	4b37      	ldr	r3, [pc, #220]	@ (80090d8 <USBD_CDC_DeInit+0xf8>)
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	f003 020f 	and.w	r2, r3, #15
 8009000:	6879      	ldr	r1, [r7, #4]
 8009002:	4613      	mov	r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	4413      	add	r3, r2
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	440b      	add	r3, r1
 800900c:	3324      	adds	r3, #36	@ 0x24
 800900e:	2200      	movs	r2, #0
 8009010:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009012:	4b32      	ldr	r3, [pc, #200]	@ (80090dc <USBD_CDC_DeInit+0xfc>)
 8009014:	781b      	ldrb	r3, [r3, #0]
 8009016:	4619      	mov	r1, r3
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f002 fa94 	bl	800b546 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800901e:	4b2f      	ldr	r3, [pc, #188]	@ (80090dc <USBD_CDC_DeInit+0xfc>)
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	f003 020f 	and.w	r2, r3, #15
 8009026:	6879      	ldr	r1, [r7, #4]
 8009028:	4613      	mov	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	4413      	add	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	440b      	add	r3, r1
 8009032:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009036:	2200      	movs	r2, #0
 8009038:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800903a:	4b29      	ldr	r3, [pc, #164]	@ (80090e0 <USBD_CDC_DeInit+0x100>)
 800903c:	781b      	ldrb	r3, [r3, #0]
 800903e:	4619      	mov	r1, r3
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f002 fa80 	bl	800b546 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009046:	4b26      	ldr	r3, [pc, #152]	@ (80090e0 <USBD_CDC_DeInit+0x100>)
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	f003 020f 	and.w	r2, r3, #15
 800904e:	6879      	ldr	r1, [r7, #4]
 8009050:	4613      	mov	r3, r2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	4413      	add	r3, r2
 8009056:	009b      	lsls	r3, r3, #2
 8009058:	440b      	add	r3, r1
 800905a:	3324      	adds	r3, #36	@ 0x24
 800905c:	2200      	movs	r2, #0
 800905e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009060:	4b1f      	ldr	r3, [pc, #124]	@ (80090e0 <USBD_CDC_DeInit+0x100>)
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	f003 020f 	and.w	r2, r3, #15
 8009068:	6879      	ldr	r1, [r7, #4]
 800906a:	4613      	mov	r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	4413      	add	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	440b      	add	r3, r1
 8009074:	3326      	adds	r3, #38	@ 0x26
 8009076:	2200      	movs	r2, #0
 8009078:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	32b0      	adds	r2, #176	@ 0xb0
 8009084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d01f      	beq.n	80090cc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	33b0      	adds	r3, #176	@ 0xb0
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	4413      	add	r3, r2
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	32b0      	adds	r2, #176	@ 0xb0
 80090aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ae:	4618      	mov	r0, r3
 80090b0:	f002 fb54 	bl	800b75c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	32b0      	adds	r2, #176	@ 0xb0
 80090be:	2100      	movs	r1, #0
 80090c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3708      	adds	r7, #8
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	20000093 	.word	0x20000093
 80090dc:	20000094 	.word	0x20000094
 80090e0:	20000095 	.word	0x20000095

080090e4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b086      	sub	sp, #24
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	32b0      	adds	r2, #176	@ 0xb0
 80090f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090fc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80090fe:	2300      	movs	r3, #0
 8009100:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009102:	2300      	movs	r3, #0
 8009104:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009106:	2300      	movs	r3, #0
 8009108:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d101      	bne.n	8009114 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009110:	2303      	movs	r3, #3
 8009112:	e0bf      	b.n	8009294 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	781b      	ldrb	r3, [r3, #0]
 8009118:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800911c:	2b00      	cmp	r3, #0
 800911e:	d050      	beq.n	80091c2 <USBD_CDC_Setup+0xde>
 8009120:	2b20      	cmp	r3, #32
 8009122:	f040 80af 	bne.w	8009284 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	88db      	ldrh	r3, [r3, #6]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d03a      	beq.n	80091a4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	781b      	ldrb	r3, [r3, #0]
 8009132:	b25b      	sxtb	r3, r3
 8009134:	2b00      	cmp	r3, #0
 8009136:	da1b      	bge.n	8009170 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	33b0      	adds	r3, #176	@ 0xb0
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	4413      	add	r3, r2
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800914e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009150:	683a      	ldr	r2, [r7, #0]
 8009152:	88d2      	ldrh	r2, [r2, #6]
 8009154:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	88db      	ldrh	r3, [r3, #6]
 800915a:	2b07      	cmp	r3, #7
 800915c:	bf28      	it	cs
 800915e:	2307      	movcs	r3, #7
 8009160:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	89fa      	ldrh	r2, [r7, #14]
 8009166:	4619      	mov	r1, r3
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f001 fd93 	bl	800ac94 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800916e:	e090      	b.n	8009292 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	785a      	ldrb	r2, [r3, #1]
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	88db      	ldrh	r3, [r3, #6]
 800917e:	2b3f      	cmp	r3, #63	@ 0x3f
 8009180:	d803      	bhi.n	800918a <USBD_CDC_Setup+0xa6>
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	88db      	ldrh	r3, [r3, #6]
 8009186:	b2da      	uxtb	r2, r3
 8009188:	e000      	b.n	800918c <USBD_CDC_Setup+0xa8>
 800918a:	2240      	movs	r2, #64	@ 0x40
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009192:	6939      	ldr	r1, [r7, #16]
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800919a:	461a      	mov	r2, r3
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f001 fda5 	bl	800acec <USBD_CtlPrepareRx>
      break;
 80091a2:	e076      	b.n	8009292 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80091aa:	687a      	ldr	r2, [r7, #4]
 80091ac:	33b0      	adds	r3, #176	@ 0xb0
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	4413      	add	r3, r2
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	689b      	ldr	r3, [r3, #8]
 80091b6:	683a      	ldr	r2, [r7, #0]
 80091b8:	7850      	ldrb	r0, [r2, #1]
 80091ba:	2200      	movs	r2, #0
 80091bc:	6839      	ldr	r1, [r7, #0]
 80091be:	4798      	blx	r3
      break;
 80091c0:	e067      	b.n	8009292 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	785b      	ldrb	r3, [r3, #1]
 80091c6:	2b0b      	cmp	r3, #11
 80091c8:	d851      	bhi.n	800926e <USBD_CDC_Setup+0x18a>
 80091ca:	a201      	add	r2, pc, #4	@ (adr r2, 80091d0 <USBD_CDC_Setup+0xec>)
 80091cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d0:	08009201 	.word	0x08009201
 80091d4:	0800927d 	.word	0x0800927d
 80091d8:	0800926f 	.word	0x0800926f
 80091dc:	0800926f 	.word	0x0800926f
 80091e0:	0800926f 	.word	0x0800926f
 80091e4:	0800926f 	.word	0x0800926f
 80091e8:	0800926f 	.word	0x0800926f
 80091ec:	0800926f 	.word	0x0800926f
 80091f0:	0800926f 	.word	0x0800926f
 80091f4:	0800926f 	.word	0x0800926f
 80091f8:	0800922b 	.word	0x0800922b
 80091fc:	08009255 	.word	0x08009255
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009206:	b2db      	uxtb	r3, r3
 8009208:	2b03      	cmp	r3, #3
 800920a:	d107      	bne.n	800921c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800920c:	f107 030a 	add.w	r3, r7, #10
 8009210:	2202      	movs	r2, #2
 8009212:	4619      	mov	r1, r3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f001 fd3d 	bl	800ac94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800921a:	e032      	b.n	8009282 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800921c:	6839      	ldr	r1, [r7, #0]
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f001 fcbb 	bl	800ab9a <USBD_CtlError>
            ret = USBD_FAIL;
 8009224:	2303      	movs	r3, #3
 8009226:	75fb      	strb	r3, [r7, #23]
          break;
 8009228:	e02b      	b.n	8009282 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009230:	b2db      	uxtb	r3, r3
 8009232:	2b03      	cmp	r3, #3
 8009234:	d107      	bne.n	8009246 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009236:	f107 030d 	add.w	r3, r7, #13
 800923a:	2201      	movs	r2, #1
 800923c:	4619      	mov	r1, r3
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f001 fd28 	bl	800ac94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009244:	e01d      	b.n	8009282 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009246:	6839      	ldr	r1, [r7, #0]
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f001 fca6 	bl	800ab9a <USBD_CtlError>
            ret = USBD_FAIL;
 800924e:	2303      	movs	r3, #3
 8009250:	75fb      	strb	r3, [r7, #23]
          break;
 8009252:	e016      	b.n	8009282 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800925a:	b2db      	uxtb	r3, r3
 800925c:	2b03      	cmp	r3, #3
 800925e:	d00f      	beq.n	8009280 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009260:	6839      	ldr	r1, [r7, #0]
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f001 fc99 	bl	800ab9a <USBD_CtlError>
            ret = USBD_FAIL;
 8009268:	2303      	movs	r3, #3
 800926a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800926c:	e008      	b.n	8009280 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800926e:	6839      	ldr	r1, [r7, #0]
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f001 fc92 	bl	800ab9a <USBD_CtlError>
          ret = USBD_FAIL;
 8009276:	2303      	movs	r3, #3
 8009278:	75fb      	strb	r3, [r7, #23]
          break;
 800927a:	e002      	b.n	8009282 <USBD_CDC_Setup+0x19e>
          break;
 800927c:	bf00      	nop
 800927e:	e008      	b.n	8009292 <USBD_CDC_Setup+0x1ae>
          break;
 8009280:	bf00      	nop
      }
      break;
 8009282:	e006      	b.n	8009292 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009284:	6839      	ldr	r1, [r7, #0]
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f001 fc87 	bl	800ab9a <USBD_CtlError>
      ret = USBD_FAIL;
 800928c:	2303      	movs	r3, #3
 800928e:	75fb      	strb	r3, [r7, #23]
      break;
 8009290:	bf00      	nop
  }

  return (uint8_t)ret;
 8009292:	7dfb      	ldrb	r3, [r7, #23]
}
 8009294:	4618      	mov	r0, r3
 8009296:	3718      	adds	r7, #24
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	460b      	mov	r3, r1
 80092a6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80092ae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	32b0      	adds	r2, #176	@ 0xb0
 80092ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d101      	bne.n	80092c6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80092c2:	2303      	movs	r3, #3
 80092c4:	e065      	b.n	8009392 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	32b0      	adds	r2, #176	@ 0xb0
 80092d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092d4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80092d6:	78fb      	ldrb	r3, [r7, #3]
 80092d8:	f003 020f 	and.w	r2, r3, #15
 80092dc:	6879      	ldr	r1, [r7, #4]
 80092de:	4613      	mov	r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	4413      	add	r3, r2
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	440b      	add	r3, r1
 80092e8:	3318      	adds	r3, #24
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d02f      	beq.n	8009350 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80092f0:	78fb      	ldrb	r3, [r7, #3]
 80092f2:	f003 020f 	and.w	r2, r3, #15
 80092f6:	6879      	ldr	r1, [r7, #4]
 80092f8:	4613      	mov	r3, r2
 80092fa:	009b      	lsls	r3, r3, #2
 80092fc:	4413      	add	r3, r2
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	440b      	add	r3, r1
 8009302:	3318      	adds	r3, #24
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	78fb      	ldrb	r3, [r7, #3]
 8009308:	f003 010f 	and.w	r1, r3, #15
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	460b      	mov	r3, r1
 8009310:	00db      	lsls	r3, r3, #3
 8009312:	440b      	add	r3, r1
 8009314:	009b      	lsls	r3, r3, #2
 8009316:	4403      	add	r3, r0
 8009318:	331c      	adds	r3, #28
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	fbb2 f1f3 	udiv	r1, r2, r3
 8009320:	fb01 f303 	mul.w	r3, r1, r3
 8009324:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009326:	2b00      	cmp	r3, #0
 8009328:	d112      	bne.n	8009350 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800932a:	78fb      	ldrb	r3, [r7, #3]
 800932c:	f003 020f 	and.w	r2, r3, #15
 8009330:	6879      	ldr	r1, [r7, #4]
 8009332:	4613      	mov	r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	4413      	add	r3, r2
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	440b      	add	r3, r1
 800933c:	3318      	adds	r3, #24
 800933e:	2200      	movs	r2, #0
 8009340:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009342:	78f9      	ldrb	r1, [r7, #3]
 8009344:	2300      	movs	r3, #0
 8009346:	2200      	movs	r2, #0
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f002 f9a4 	bl	800b696 <USBD_LL_Transmit>
 800934e:	e01f      	b.n	8009390 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	2200      	movs	r2, #0
 8009354:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	33b0      	adds	r3, #176	@ 0xb0
 8009362:	009b      	lsls	r3, r3, #2
 8009364:	4413      	add	r3, r2
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	691b      	ldr	r3, [r3, #16]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d010      	beq.n	8009390 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	33b0      	adds	r3, #176	@ 0xb0
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	4413      	add	r3, r2
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	691b      	ldr	r3, [r3, #16]
 8009380:	68ba      	ldr	r2, [r7, #8]
 8009382:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009386:	68ba      	ldr	r2, [r7, #8]
 8009388:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800938c:	78fa      	ldrb	r2, [r7, #3]
 800938e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009390:	2300      	movs	r3, #0
}
 8009392:	4618      	mov	r0, r3
 8009394:	3710      	adds	r7, #16
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}

0800939a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800939a:	b580      	push	{r7, lr}
 800939c:	b084      	sub	sp, #16
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
 80093a2:	460b      	mov	r3, r1
 80093a4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	32b0      	adds	r2, #176	@ 0xb0
 80093b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093b4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	32b0      	adds	r2, #176	@ 0xb0
 80093c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d101      	bne.n	80093cc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80093c8:	2303      	movs	r3, #3
 80093ca:	e01a      	b.n	8009402 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80093cc:	78fb      	ldrb	r3, [r7, #3]
 80093ce:	4619      	mov	r1, r3
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f002 f9a2 	bl	800b71a <USBD_LL_GetRxDataSize>
 80093d6:	4602      	mov	r2, r0
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	33b0      	adds	r3, #176	@ 0xb0
 80093e8:	009b      	lsls	r3, r3, #2
 80093ea:	4413      	add	r3, r2
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	68db      	ldr	r3, [r3, #12]
 80093f0:	68fa      	ldr	r2, [r7, #12]
 80093f2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80093f6:	68fa      	ldr	r2, [r7, #12]
 80093f8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80093fc:	4611      	mov	r1, r2
 80093fe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009400:	2300      	movs	r3, #0
}
 8009402:	4618      	mov	r0, r3
 8009404:	3710      	adds	r7, #16
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}

0800940a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800940a:	b580      	push	{r7, lr}
 800940c:	b084      	sub	sp, #16
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	32b0      	adds	r2, #176	@ 0xb0
 800941c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009420:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d101      	bne.n	800942c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009428:	2303      	movs	r3, #3
 800942a:	e024      	b.n	8009476 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	33b0      	adds	r3, #176	@ 0xb0
 8009436:	009b      	lsls	r3, r3, #2
 8009438:	4413      	add	r3, r2
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d019      	beq.n	8009474 <USBD_CDC_EP0_RxReady+0x6a>
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009446:	2bff      	cmp	r3, #255	@ 0xff
 8009448:	d014      	beq.n	8009474 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009450:	687a      	ldr	r2, [r7, #4]
 8009452:	33b0      	adds	r3, #176	@ 0xb0
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	4413      	add	r3, r2
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	68fa      	ldr	r2, [r7, #12]
 800945e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009462:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009464:	68fa      	ldr	r2, [r7, #12]
 8009466:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800946a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	22ff      	movs	r2, #255	@ 0xff
 8009470:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009474:	2300      	movs	r3, #0
}
 8009476:	4618      	mov	r0, r3
 8009478:	3710      	adds	r7, #16
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
	...

08009480 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b086      	sub	sp, #24
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009488:	2182      	movs	r1, #130	@ 0x82
 800948a:	4818      	ldr	r0, [pc, #96]	@ (80094ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800948c:	f000 fd4f 	bl	8009f2e <USBD_GetEpDesc>
 8009490:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009492:	2101      	movs	r1, #1
 8009494:	4815      	ldr	r0, [pc, #84]	@ (80094ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009496:	f000 fd4a 	bl	8009f2e <USBD_GetEpDesc>
 800949a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800949c:	2181      	movs	r1, #129	@ 0x81
 800949e:	4813      	ldr	r0, [pc, #76]	@ (80094ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 80094a0:	f000 fd45 	bl	8009f2e <USBD_GetEpDesc>
 80094a4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d002      	beq.n	80094b2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	2210      	movs	r2, #16
 80094b0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d006      	beq.n	80094c6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	2200      	movs	r2, #0
 80094bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80094c0:	711a      	strb	r2, [r3, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d006      	beq.n	80094da <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2200      	movs	r2, #0
 80094d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80094d4:	711a      	strb	r2, [r3, #4]
 80094d6:	2200      	movs	r2, #0
 80094d8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2243      	movs	r2, #67	@ 0x43
 80094de:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80094e0:	4b02      	ldr	r3, [pc, #8]	@ (80094ec <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3718      	adds	r7, #24
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}
 80094ea:	bf00      	nop
 80094ec:	20000050 	.word	0x20000050

080094f0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b086      	sub	sp, #24
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80094f8:	2182      	movs	r1, #130	@ 0x82
 80094fa:	4818      	ldr	r0, [pc, #96]	@ (800955c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80094fc:	f000 fd17 	bl	8009f2e <USBD_GetEpDesc>
 8009500:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009502:	2101      	movs	r1, #1
 8009504:	4815      	ldr	r0, [pc, #84]	@ (800955c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009506:	f000 fd12 	bl	8009f2e <USBD_GetEpDesc>
 800950a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800950c:	2181      	movs	r1, #129	@ 0x81
 800950e:	4813      	ldr	r0, [pc, #76]	@ (800955c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009510:	f000 fd0d 	bl	8009f2e <USBD_GetEpDesc>
 8009514:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009516:	697b      	ldr	r3, [r7, #20]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d002      	beq.n	8009522 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800951c:	697b      	ldr	r3, [r7, #20]
 800951e:	2210      	movs	r2, #16
 8009520:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d006      	beq.n	8009536 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	2200      	movs	r2, #0
 800952c:	711a      	strb	r2, [r3, #4]
 800952e:	2200      	movs	r2, #0
 8009530:	f042 0202 	orr.w	r2, r2, #2
 8009534:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d006      	beq.n	800954a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2200      	movs	r2, #0
 8009540:	711a      	strb	r2, [r3, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	f042 0202 	orr.w	r2, r2, #2
 8009548:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2243      	movs	r2, #67	@ 0x43
 800954e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009550:	4b02      	ldr	r3, [pc, #8]	@ (800955c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009552:	4618      	mov	r0, r3
 8009554:	3718      	adds	r7, #24
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
 800955a:	bf00      	nop
 800955c:	20000050 	.word	0x20000050

08009560 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b086      	sub	sp, #24
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009568:	2182      	movs	r1, #130	@ 0x82
 800956a:	4818      	ldr	r0, [pc, #96]	@ (80095cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800956c:	f000 fcdf 	bl	8009f2e <USBD_GetEpDesc>
 8009570:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009572:	2101      	movs	r1, #1
 8009574:	4815      	ldr	r0, [pc, #84]	@ (80095cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009576:	f000 fcda 	bl	8009f2e <USBD_GetEpDesc>
 800957a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800957c:	2181      	movs	r1, #129	@ 0x81
 800957e:	4813      	ldr	r0, [pc, #76]	@ (80095cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009580:	f000 fcd5 	bl	8009f2e <USBD_GetEpDesc>
 8009584:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d002      	beq.n	8009592 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	2210      	movs	r2, #16
 8009590:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d006      	beq.n	80095a6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	2200      	movs	r2, #0
 800959c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80095a0:	711a      	strb	r2, [r3, #4]
 80095a2:	2200      	movs	r2, #0
 80095a4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d006      	beq.n	80095ba <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80095b4:	711a      	strb	r2, [r3, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2243      	movs	r2, #67	@ 0x43
 80095be:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80095c0:	4b02      	ldr	r3, [pc, #8]	@ (80095cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3718      	adds	r7, #24
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	20000050 	.word	0x20000050

080095d0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b083      	sub	sp, #12
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	220a      	movs	r2, #10
 80095dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80095de:	4b03      	ldr	r3, [pc, #12]	@ (80095ec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr
 80095ec:	2000000c 	.word	0x2000000c

080095f0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d101      	bne.n	8009604 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009600:	2303      	movs	r3, #3
 8009602:	e009      	b.n	8009618 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800960a:	687a      	ldr	r2, [r7, #4]
 800960c:	33b0      	adds	r3, #176	@ 0xb0
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	4413      	add	r3, r2
 8009612:	683a      	ldr	r2, [r7, #0]
 8009614:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009624:	b480      	push	{r7}
 8009626:	b087      	sub	sp, #28
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	32b0      	adds	r2, #176	@ 0xb0
 800963a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800963e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d101      	bne.n	800964a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009646:	2303      	movs	r3, #3
 8009648:	e008      	b.n	800965c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	68ba      	ldr	r2, [r7, #8]
 800964e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800965a:	2300      	movs	r3, #0
}
 800965c:	4618      	mov	r0, r3
 800965e:	371c      	adds	r7, #28
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr

08009668 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009668:	b480      	push	{r7}
 800966a:	b085      	sub	sp, #20
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	32b0      	adds	r2, #176	@ 0xb0
 800967c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009680:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d101      	bne.n	800968c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009688:	2303      	movs	r3, #3
 800968a:	e004      	b.n	8009696 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	683a      	ldr	r2, [r7, #0]
 8009690:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3714      	adds	r7, #20
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr
	...

080096a4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	32b0      	adds	r2, #176	@ 0xb0
 80096b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ba:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80096bc:	2301      	movs	r3, #1
 80096be:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d101      	bne.n	80096ca <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80096c6:	2303      	movs	r3, #3
 80096c8:	e025      	b.n	8009716 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d11f      	bne.n	8009714 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	2201      	movs	r2, #1
 80096d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80096dc:	4b10      	ldr	r3, [pc, #64]	@ (8009720 <USBD_CDC_TransmitPacket+0x7c>)
 80096de:	781b      	ldrb	r3, [r3, #0]
 80096e0:	f003 020f 	and.w	r2, r3, #15
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	4613      	mov	r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	4413      	add	r3, r2
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	4403      	add	r3, r0
 80096f6:	3318      	adds	r3, #24
 80096f8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80096fa:	4b09      	ldr	r3, [pc, #36]	@ (8009720 <USBD_CDC_TransmitPacket+0x7c>)
 80096fc:	7819      	ldrb	r1, [r3, #0]
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f001 ffc3 	bl	800b696 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009710:	2300      	movs	r3, #0
 8009712:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009714:	7bfb      	ldrb	r3, [r7, #15]
}
 8009716:	4618      	mov	r0, r3
 8009718:	3710      	adds	r7, #16
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
 800971e:	bf00      	nop
 8009720:	20000093 	.word	0x20000093

08009724 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b084      	sub	sp, #16
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	32b0      	adds	r2, #176	@ 0xb0
 8009736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800973a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	32b0      	adds	r2, #176	@ 0xb0
 8009746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d101      	bne.n	8009752 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800974e:	2303      	movs	r3, #3
 8009750:	e018      	b.n	8009784 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	7c1b      	ldrb	r3, [r3, #16]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10a      	bne.n	8009770 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800975a:	4b0c      	ldr	r3, [pc, #48]	@ (800978c <USBD_CDC_ReceivePacket+0x68>)
 800975c:	7819      	ldrb	r1, [r3, #0]
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009764:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f001 ffb5 	bl	800b6d8 <USBD_LL_PrepareReceive>
 800976e:	e008      	b.n	8009782 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009770:	4b06      	ldr	r3, [pc, #24]	@ (800978c <USBD_CDC_ReceivePacket+0x68>)
 8009772:	7819      	ldrb	r1, [r3, #0]
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800977a:	2340      	movs	r3, #64	@ 0x40
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f001 ffab 	bl	800b6d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009782:	2300      	movs	r3, #0
}
 8009784:	4618      	mov	r0, r3
 8009786:	3710      	adds	r7, #16
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}
 800978c:	20000094 	.word	0x20000094

08009790 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b086      	sub	sp, #24
 8009794:	af00      	add	r7, sp, #0
 8009796:	60f8      	str	r0, [r7, #12]
 8009798:	60b9      	str	r1, [r7, #8]
 800979a:	4613      	mov	r3, r2
 800979c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d101      	bne.n	80097a8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80097a4:	2303      	movs	r3, #3
 80097a6:	e01f      	b.n	80097e8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2200      	movs	r2, #0
 80097ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	2200      	movs	r2, #0
 80097b4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	2200      	movs	r2, #0
 80097bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d003      	beq.n	80097ce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	68ba      	ldr	r2, [r7, #8]
 80097ca:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2201      	movs	r2, #1
 80097d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	79fa      	ldrb	r2, [r7, #7]
 80097da:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	f001 fe25 	bl	800b42c <USBD_LL_Init>
 80097e2:	4603      	mov	r3, r0
 80097e4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80097e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3718      	adds	r7, #24
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80097fa:	2300      	movs	r3, #0
 80097fc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d101      	bne.n	8009808 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009804:	2303      	movs	r3, #3
 8009806:	e025      	b.n	8009854 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	683a      	ldr	r2, [r7, #0]
 800980c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	32ae      	adds	r2, #174	@ 0xae
 800981a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800981e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009820:	2b00      	cmp	r3, #0
 8009822:	d00f      	beq.n	8009844 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	32ae      	adds	r2, #174	@ 0xae
 800982e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009834:	f107 020e 	add.w	r2, r7, #14
 8009838:	4610      	mov	r0, r2
 800983a:	4798      	blx	r3
 800983c:	4602      	mov	r2, r0
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800984a:	1c5a      	adds	r2, r3, #1
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009852:	2300      	movs	r3, #0
}
 8009854:	4618      	mov	r0, r3
 8009856:	3710      	adds	r7, #16
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}

0800985c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b082      	sub	sp, #8
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f001 fe2d 	bl	800b4c4 <USBD_LL_Start>
 800986a:	4603      	mov	r3, r0
}
 800986c:	4618      	mov	r0, r3
 800986e:	3708      	adds	r7, #8
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009874:	b480      	push	{r7}
 8009876:	b083      	sub	sp, #12
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800987c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800987e:	4618      	mov	r0, r3
 8009880:	370c      	adds	r7, #12
 8009882:	46bd      	mov	sp, r7
 8009884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009888:	4770      	bx	lr

0800988a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800988a:	b580      	push	{r7, lr}
 800988c:	b084      	sub	sp, #16
 800988e:	af00      	add	r7, sp, #0
 8009890:	6078      	str	r0, [r7, #4]
 8009892:	460b      	mov	r3, r1
 8009894:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009896:	2300      	movs	r3, #0
 8009898:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d009      	beq.n	80098b8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	78fa      	ldrb	r2, [r7, #3]
 80098ae:	4611      	mov	r1, r2
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	4798      	blx	r3
 80098b4:	4603      	mov	r3, r0
 80098b6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80098b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3710      	adds	r7, #16
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}

080098c2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098c2:	b580      	push	{r7, lr}
 80098c4:	b084      	sub	sp, #16
 80098c6:	af00      	add	r7, sp, #0
 80098c8:	6078      	str	r0, [r7, #4]
 80098ca:	460b      	mov	r3, r1
 80098cc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80098ce:	2300      	movs	r3, #0
 80098d0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	78fa      	ldrb	r2, [r7, #3]
 80098dc:	4611      	mov	r1, r2
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	4798      	blx	r3
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d001      	beq.n	80098ec <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80098e8:	2303      	movs	r3, #3
 80098ea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80098ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3710      	adds	r7, #16
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}

080098f6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80098f6:	b580      	push	{r7, lr}
 80098f8:	b084      	sub	sp, #16
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
 80098fe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009906:	6839      	ldr	r1, [r7, #0]
 8009908:	4618      	mov	r0, r3
 800990a:	f001 f90c 	bl	800ab26 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2201      	movs	r2, #1
 8009912:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800991c:	461a      	mov	r2, r3
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800992a:	f003 031f 	and.w	r3, r3, #31
 800992e:	2b02      	cmp	r3, #2
 8009930:	d01a      	beq.n	8009968 <USBD_LL_SetupStage+0x72>
 8009932:	2b02      	cmp	r3, #2
 8009934:	d822      	bhi.n	800997c <USBD_LL_SetupStage+0x86>
 8009936:	2b00      	cmp	r3, #0
 8009938:	d002      	beq.n	8009940 <USBD_LL_SetupStage+0x4a>
 800993a:	2b01      	cmp	r3, #1
 800993c:	d00a      	beq.n	8009954 <USBD_LL_SetupStage+0x5e>
 800993e:	e01d      	b.n	800997c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009946:	4619      	mov	r1, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 fb63 	bl	800a014 <USBD_StdDevReq>
 800994e:	4603      	mov	r3, r0
 8009950:	73fb      	strb	r3, [r7, #15]
      break;
 8009952:	e020      	b.n	8009996 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800995a:	4619      	mov	r1, r3
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f000 fbcb 	bl	800a0f8 <USBD_StdItfReq>
 8009962:	4603      	mov	r3, r0
 8009964:	73fb      	strb	r3, [r7, #15]
      break;
 8009966:	e016      	b.n	8009996 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800996e:	4619      	mov	r1, r3
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 fc2d 	bl	800a1d0 <USBD_StdEPReq>
 8009976:	4603      	mov	r3, r0
 8009978:	73fb      	strb	r3, [r7, #15]
      break;
 800997a:	e00c      	b.n	8009996 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009982:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009986:	b2db      	uxtb	r3, r3
 8009988:	4619      	mov	r1, r3
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f001 fdfa 	bl	800b584 <USBD_LL_StallEP>
 8009990:	4603      	mov	r3, r0
 8009992:	73fb      	strb	r3, [r7, #15]
      break;
 8009994:	bf00      	nop
  }

  return ret;
 8009996:	7bfb      	ldrb	r3, [r7, #15]
}
 8009998:	4618      	mov	r0, r3
 800999a:	3710      	adds	r7, #16
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b086      	sub	sp, #24
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	60f8      	str	r0, [r7, #12]
 80099a8:	460b      	mov	r3, r1
 80099aa:	607a      	str	r2, [r7, #4]
 80099ac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80099ae:	2300      	movs	r3, #0
 80099b0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80099b2:	7afb      	ldrb	r3, [r7, #11]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d16e      	bne.n	8009a96 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80099be:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80099c6:	2b03      	cmp	r3, #3
 80099c8:	f040 8098 	bne.w	8009afc <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	689a      	ldr	r2, [r3, #8]
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d913      	bls.n	8009a00 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	689a      	ldr	r2, [r3, #8]
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	68db      	ldr	r3, [r3, #12]
 80099e0:	1ad2      	subs	r2, r2, r3
 80099e2:	693b      	ldr	r3, [r7, #16]
 80099e4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	68da      	ldr	r2, [r3, #12]
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	689b      	ldr	r3, [r3, #8]
 80099ee:	4293      	cmp	r3, r2
 80099f0:	bf28      	it	cs
 80099f2:	4613      	movcs	r3, r2
 80099f4:	461a      	mov	r2, r3
 80099f6:	6879      	ldr	r1, [r7, #4]
 80099f8:	68f8      	ldr	r0, [r7, #12]
 80099fa:	f001 f994 	bl	800ad26 <USBD_CtlContinueRx>
 80099fe:	e07d      	b.n	8009afc <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009a06:	f003 031f 	and.w	r3, r3, #31
 8009a0a:	2b02      	cmp	r3, #2
 8009a0c:	d014      	beq.n	8009a38 <USBD_LL_DataOutStage+0x98>
 8009a0e:	2b02      	cmp	r3, #2
 8009a10:	d81d      	bhi.n	8009a4e <USBD_LL_DataOutStage+0xae>
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d002      	beq.n	8009a1c <USBD_LL_DataOutStage+0x7c>
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d003      	beq.n	8009a22 <USBD_LL_DataOutStage+0x82>
 8009a1a:	e018      	b.n	8009a4e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	75bb      	strb	r3, [r7, #22]
            break;
 8009a20:	e018      	b.n	8009a54 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	4619      	mov	r1, r3
 8009a2c:	68f8      	ldr	r0, [r7, #12]
 8009a2e:	f000 fa64 	bl	8009efa <USBD_CoreFindIF>
 8009a32:	4603      	mov	r3, r0
 8009a34:	75bb      	strb	r3, [r7, #22]
            break;
 8009a36:	e00d      	b.n	8009a54 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009a3e:	b2db      	uxtb	r3, r3
 8009a40:	4619      	mov	r1, r3
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f000 fa66 	bl	8009f14 <USBD_CoreFindEP>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	75bb      	strb	r3, [r7, #22]
            break;
 8009a4c:	e002      	b.n	8009a54 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	75bb      	strb	r3, [r7, #22]
            break;
 8009a52:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009a54:	7dbb      	ldrb	r3, [r7, #22]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d119      	bne.n	8009a8e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	2b03      	cmp	r3, #3
 8009a64:	d113      	bne.n	8009a8e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009a66:	7dba      	ldrb	r2, [r7, #22]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	32ae      	adds	r2, #174	@ 0xae
 8009a6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a70:	691b      	ldr	r3, [r3, #16]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d00b      	beq.n	8009a8e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009a76:	7dba      	ldrb	r2, [r7, #22]
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009a7e:	7dba      	ldrb	r2, [r7, #22]
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	32ae      	adds	r2, #174	@ 0xae
 8009a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a88:	691b      	ldr	r3, [r3, #16]
 8009a8a:	68f8      	ldr	r0, [r7, #12]
 8009a8c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009a8e:	68f8      	ldr	r0, [r7, #12]
 8009a90:	f001 f95a 	bl	800ad48 <USBD_CtlSendStatus>
 8009a94:	e032      	b.n	8009afc <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009a96:	7afb      	ldrb	r3, [r7, #11]
 8009a98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	4619      	mov	r1, r3
 8009aa0:	68f8      	ldr	r0, [r7, #12]
 8009aa2:	f000 fa37 	bl	8009f14 <USBD_CoreFindEP>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009aaa:	7dbb      	ldrb	r3, [r7, #22]
 8009aac:	2bff      	cmp	r3, #255	@ 0xff
 8009aae:	d025      	beq.n	8009afc <USBD_LL_DataOutStage+0x15c>
 8009ab0:	7dbb      	ldrb	r3, [r7, #22]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d122      	bne.n	8009afc <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	2b03      	cmp	r3, #3
 8009ac0:	d117      	bne.n	8009af2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009ac2:	7dba      	ldrb	r2, [r7, #22]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	32ae      	adds	r2, #174	@ 0xae
 8009ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009acc:	699b      	ldr	r3, [r3, #24]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d00f      	beq.n	8009af2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009ad2:	7dba      	ldrb	r2, [r7, #22]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009ada:	7dba      	ldrb	r2, [r7, #22]
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	32ae      	adds	r2, #174	@ 0xae
 8009ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ae4:	699b      	ldr	r3, [r3, #24]
 8009ae6:	7afa      	ldrb	r2, [r7, #11]
 8009ae8:	4611      	mov	r1, r2
 8009aea:	68f8      	ldr	r0, [r7, #12]
 8009aec:	4798      	blx	r3
 8009aee:	4603      	mov	r3, r0
 8009af0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009af2:	7dfb      	ldrb	r3, [r7, #23]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d001      	beq.n	8009afc <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009af8:	7dfb      	ldrb	r3, [r7, #23]
 8009afa:	e000      	b.n	8009afe <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009afc:	2300      	movs	r3, #0
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3718      	adds	r7, #24
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b086      	sub	sp, #24
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	60f8      	str	r0, [r7, #12]
 8009b0e:	460b      	mov	r3, r1
 8009b10:	607a      	str	r2, [r7, #4]
 8009b12:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009b14:	7afb      	ldrb	r3, [r7, #11]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d16f      	bne.n	8009bfa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	3314      	adds	r3, #20
 8009b1e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009b26:	2b02      	cmp	r3, #2
 8009b28:	d15a      	bne.n	8009be0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	689a      	ldr	r2, [r3, #8]
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	68db      	ldr	r3, [r3, #12]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d914      	bls.n	8009b60 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	689a      	ldr	r2, [r3, #8]
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	68db      	ldr	r3, [r3, #12]
 8009b3e:	1ad2      	subs	r2, r2, r3
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	461a      	mov	r2, r3
 8009b4a:	6879      	ldr	r1, [r7, #4]
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f001 f8bc 	bl	800acca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b52:	2300      	movs	r3, #0
 8009b54:	2200      	movs	r2, #0
 8009b56:	2100      	movs	r1, #0
 8009b58:	68f8      	ldr	r0, [r7, #12]
 8009b5a:	f001 fdbd 	bl	800b6d8 <USBD_LL_PrepareReceive>
 8009b5e:	e03f      	b.n	8009be0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	68da      	ldr	r2, [r3, #12]
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d11c      	bne.n	8009ba6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	685a      	ldr	r2, [r3, #4]
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d316      	bcc.n	8009ba6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	685a      	ldr	r2, [r3, #4]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d20f      	bcs.n	8009ba6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009b86:	2200      	movs	r2, #0
 8009b88:	2100      	movs	r1, #0
 8009b8a:	68f8      	ldr	r0, [r7, #12]
 8009b8c:	f001 f89d 	bl	800acca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	2200      	movs	r2, #0
 8009b94:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b98:	2300      	movs	r3, #0
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	2100      	movs	r1, #0
 8009b9e:	68f8      	ldr	r0, [r7, #12]
 8009ba0:	f001 fd9a 	bl	800b6d8 <USBD_LL_PrepareReceive>
 8009ba4:	e01c      	b.n	8009be0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	2b03      	cmp	r3, #3
 8009bb0:	d10f      	bne.n	8009bd2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bb8:	68db      	ldr	r3, [r3, #12]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d009      	beq.n	8009bd2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bd2:	2180      	movs	r1, #128	@ 0x80
 8009bd4:	68f8      	ldr	r0, [r7, #12]
 8009bd6:	f001 fcd5 	bl	800b584 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009bda:	68f8      	ldr	r0, [r7, #12]
 8009bdc:	f001 f8c7 	bl	800ad6e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d03a      	beq.n	8009c60 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009bea:	68f8      	ldr	r0, [r7, #12]
 8009bec:	f7ff fe42 	bl	8009874 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009bf8:	e032      	b.n	8009c60 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009bfa:	7afb      	ldrb	r3, [r7, #11]
 8009bfc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009c00:	b2db      	uxtb	r3, r3
 8009c02:	4619      	mov	r1, r3
 8009c04:	68f8      	ldr	r0, [r7, #12]
 8009c06:	f000 f985 	bl	8009f14 <USBD_CoreFindEP>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c0e:	7dfb      	ldrb	r3, [r7, #23]
 8009c10:	2bff      	cmp	r3, #255	@ 0xff
 8009c12:	d025      	beq.n	8009c60 <USBD_LL_DataInStage+0x15a>
 8009c14:	7dfb      	ldrb	r3, [r7, #23]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d122      	bne.n	8009c60 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	2b03      	cmp	r3, #3
 8009c24:	d11c      	bne.n	8009c60 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009c26:	7dfa      	ldrb	r2, [r7, #23]
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	32ae      	adds	r2, #174	@ 0xae
 8009c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c30:	695b      	ldr	r3, [r3, #20]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d014      	beq.n	8009c60 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009c36:	7dfa      	ldrb	r2, [r7, #23]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009c3e:	7dfa      	ldrb	r2, [r7, #23]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	32ae      	adds	r2, #174	@ 0xae
 8009c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c48:	695b      	ldr	r3, [r3, #20]
 8009c4a:	7afa      	ldrb	r2, [r7, #11]
 8009c4c:	4611      	mov	r1, r2
 8009c4e:	68f8      	ldr	r0, [r7, #12]
 8009c50:	4798      	blx	r3
 8009c52:	4603      	mov	r3, r0
 8009c54:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009c56:	7dbb      	ldrb	r3, [r7, #22]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d001      	beq.n	8009c60 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009c5c:	7dbb      	ldrb	r3, [r7, #22]
 8009c5e:	e000      	b.n	8009c62 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009c60:	2300      	movs	r3, #0
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3718      	adds	r7, #24
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}

08009c6a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009c6a:	b580      	push	{r7, lr}
 8009c6c:	b084      	sub	sp, #16
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c72:	2300      	movs	r3, #0
 8009c74:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2201      	movs	r2, #1
 8009c7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2200      	movs	r2, #0
 8009c82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d014      	beq.n	8009cd0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d00e      	beq.n	8009cd0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cb8:	685b      	ldr	r3, [r3, #4]
 8009cba:	687a      	ldr	r2, [r7, #4]
 8009cbc:	6852      	ldr	r2, [r2, #4]
 8009cbe:	b2d2      	uxtb	r2, r2
 8009cc0:	4611      	mov	r1, r2
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	4798      	blx	r3
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d001      	beq.n	8009cd0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009ccc:	2303      	movs	r3, #3
 8009cce:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009cd0:	2340      	movs	r3, #64	@ 0x40
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	2100      	movs	r1, #0
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f001 fc0f 	bl	800b4fa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2201      	movs	r2, #1
 8009ce0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2240      	movs	r2, #64	@ 0x40
 8009ce8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009cec:	2340      	movs	r3, #64	@ 0x40
 8009cee:	2200      	movs	r2, #0
 8009cf0:	2180      	movs	r1, #128	@ 0x80
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f001 fc01 	bl	800b4fa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2240      	movs	r2, #64	@ 0x40
 8009d02:	621a      	str	r2, [r3, #32]

  return ret;
 8009d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3710      	adds	r7, #16
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}

08009d0e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009d0e:	b480      	push	{r7}
 8009d10:	b083      	sub	sp, #12
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	6078      	str	r0, [r7, #4]
 8009d16:	460b      	mov	r3, r1
 8009d18:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	78fa      	ldrb	r2, [r7, #3]
 8009d1e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009d20:	2300      	movs	r3, #0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	370c      	adds	r7, #12
 8009d26:	46bd      	mov	sp, r7
 8009d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2c:	4770      	bx	lr

08009d2e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009d2e:	b480      	push	{r7}
 8009d30:	b083      	sub	sp, #12
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	2b04      	cmp	r3, #4
 8009d40:	d006      	beq.n	8009d50 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d48:	b2da      	uxtb	r2, r3
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2204      	movs	r2, #4
 8009d54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009d58:	2300      	movs	r3, #0
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	370c      	adds	r7, #12
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009d66:	b480      	push	{r7}
 8009d68:	b083      	sub	sp, #12
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d74:	b2db      	uxtb	r3, r3
 8009d76:	2b04      	cmp	r3, #4
 8009d78:	d106      	bne.n	8009d88 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009d80:	b2da      	uxtb	r2, r3
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009d88:	2300      	movs	r3, #0
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	370c      	adds	r7, #12
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr

08009d96 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009d96:	b580      	push	{r7, lr}
 8009d98:	b082      	sub	sp, #8
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	2b03      	cmp	r3, #3
 8009da8:	d110      	bne.n	8009dcc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d00b      	beq.n	8009dcc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dba:	69db      	ldr	r3, [r3, #28]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d005      	beq.n	8009dcc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dc6:	69db      	ldr	r3, [r3, #28]
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009dcc:	2300      	movs	r3, #0
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3708      	adds	r7, #8
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009dd6:	b580      	push	{r7, lr}
 8009dd8:	b082      	sub	sp, #8
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
 8009dde:	460b      	mov	r3, r1
 8009de0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	32ae      	adds	r2, #174	@ 0xae
 8009dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d101      	bne.n	8009df8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009df4:	2303      	movs	r3, #3
 8009df6:	e01c      	b.n	8009e32 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	2b03      	cmp	r3, #3
 8009e02:	d115      	bne.n	8009e30 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	32ae      	adds	r2, #174	@ 0xae
 8009e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e12:	6a1b      	ldr	r3, [r3, #32]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d00b      	beq.n	8009e30 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	32ae      	adds	r2, #174	@ 0xae
 8009e22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e26:	6a1b      	ldr	r3, [r3, #32]
 8009e28:	78fa      	ldrb	r2, [r7, #3]
 8009e2a:	4611      	mov	r1, r2
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3708      	adds	r7, #8
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b082      	sub	sp, #8
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
 8009e42:	460b      	mov	r3, r1
 8009e44:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	32ae      	adds	r2, #174	@ 0xae
 8009e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d101      	bne.n	8009e5c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009e58:	2303      	movs	r3, #3
 8009e5a:	e01c      	b.n	8009e96 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	2b03      	cmp	r3, #3
 8009e66:	d115      	bne.n	8009e94 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	32ae      	adds	r2, #174	@ 0xae
 8009e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00b      	beq.n	8009e94 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	32ae      	adds	r2, #174	@ 0xae
 8009e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e8c:	78fa      	ldrb	r2, [r7, #3]
 8009e8e:	4611      	mov	r1, r2
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009e94:	2300      	movs	r3, #0
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3708      	adds	r7, #8
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}

08009e9e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009e9e:	b480      	push	{r7}
 8009ea0:	b083      	sub	sp, #12
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009ea6:	2300      	movs	r3, #0
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	370c      	adds	r7, #12
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr

08009eb4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b084      	sub	sp, #16
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d00e      	beq.n	8009ef0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	6852      	ldr	r2, [r2, #4]
 8009ede:	b2d2      	uxtb	r2, r2
 8009ee0:	4611      	mov	r1, r2
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	4798      	blx	r3
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d001      	beq.n	8009ef0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009eec:	2303      	movs	r3, #3
 8009eee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3710      	adds	r7, #16
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}

08009efa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009efa:	b480      	push	{r7}
 8009efc:	b083      	sub	sp, #12
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
 8009f02:	460b      	mov	r3, r1
 8009f04:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009f06:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	370c      	adds	r7, #12
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f12:	4770      	bx	lr

08009f14 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b083      	sub	sp, #12
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	460b      	mov	r3, r1
 8009f1e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009f20:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	370c      	adds	r7, #12
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr

08009f2e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009f2e:	b580      	push	{r7, lr}
 8009f30:	b086      	sub	sp, #24
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
 8009f36:	460b      	mov	r3, r1
 8009f38:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009f42:	2300      	movs	r3, #0
 8009f44:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	885b      	ldrh	r3, [r3, #2]
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	68fa      	ldr	r2, [r7, #12]
 8009f4e:	7812      	ldrb	r2, [r2, #0]
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d91f      	bls.n	8009f94 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	781b      	ldrb	r3, [r3, #0]
 8009f58:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009f5a:	e013      	b.n	8009f84 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009f5c:	f107 030a 	add.w	r3, r7, #10
 8009f60:	4619      	mov	r1, r3
 8009f62:	6978      	ldr	r0, [r7, #20]
 8009f64:	f000 f81b 	bl	8009f9e <USBD_GetNextDesc>
 8009f68:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	785b      	ldrb	r3, [r3, #1]
 8009f6e:	2b05      	cmp	r3, #5
 8009f70:	d108      	bne.n	8009f84 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	789b      	ldrb	r3, [r3, #2]
 8009f7a:	78fa      	ldrb	r2, [r7, #3]
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d008      	beq.n	8009f92 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009f80:	2300      	movs	r3, #0
 8009f82:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	885b      	ldrh	r3, [r3, #2]
 8009f88:	b29a      	uxth	r2, r3
 8009f8a:	897b      	ldrh	r3, [r7, #10]
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d8e5      	bhi.n	8009f5c <USBD_GetEpDesc+0x2e>
 8009f90:	e000      	b.n	8009f94 <USBD_GetEpDesc+0x66>
          break;
 8009f92:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009f94:	693b      	ldr	r3, [r7, #16]
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3718      	adds	r7, #24
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}

08009f9e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009f9e:	b480      	push	{r7}
 8009fa0:	b085      	sub	sp, #20
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	6078      	str	r0, [r7, #4]
 8009fa6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	881b      	ldrh	r3, [r3, #0]
 8009fb0:	68fa      	ldr	r2, [r7, #12]
 8009fb2:	7812      	ldrb	r2, [r2, #0]
 8009fb4:	4413      	add	r3, r2
 8009fb6:	b29a      	uxth	r2, r3
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	461a      	mov	r2, r3
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	4413      	add	r3, r2
 8009fc6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3714      	adds	r7, #20
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd4:	4770      	bx	lr

08009fd6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009fd6:	b480      	push	{r7}
 8009fd8:	b087      	sub	sp, #28
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009fe2:	697b      	ldr	r3, [r7, #20]
 8009fe4:	781b      	ldrb	r3, [r3, #0]
 8009fe6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009fe8:	697b      	ldr	r3, [r7, #20]
 8009fea:	3301      	adds	r3, #1
 8009fec:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009fee:	697b      	ldr	r3, [r7, #20]
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009ff4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009ff8:	021b      	lsls	r3, r3, #8
 8009ffa:	b21a      	sxth	r2, r3
 8009ffc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a000:	4313      	orrs	r3, r2
 800a002:	b21b      	sxth	r3, r3
 800a004:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a006:	89fb      	ldrh	r3, [r7, #14]
}
 800a008:	4618      	mov	r0, r3
 800a00a:	371c      	adds	r7, #28
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a01e:	2300      	movs	r3, #0
 800a020:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	781b      	ldrb	r3, [r3, #0]
 800a026:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a02a:	2b40      	cmp	r3, #64	@ 0x40
 800a02c:	d005      	beq.n	800a03a <USBD_StdDevReq+0x26>
 800a02e:	2b40      	cmp	r3, #64	@ 0x40
 800a030:	d857      	bhi.n	800a0e2 <USBD_StdDevReq+0xce>
 800a032:	2b00      	cmp	r3, #0
 800a034:	d00f      	beq.n	800a056 <USBD_StdDevReq+0x42>
 800a036:	2b20      	cmp	r3, #32
 800a038:	d153      	bne.n	800a0e2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	32ae      	adds	r2, #174	@ 0xae
 800a044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a048:	689b      	ldr	r3, [r3, #8]
 800a04a:	6839      	ldr	r1, [r7, #0]
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	4798      	blx	r3
 800a050:	4603      	mov	r3, r0
 800a052:	73fb      	strb	r3, [r7, #15]
      break;
 800a054:	e04a      	b.n	800a0ec <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	785b      	ldrb	r3, [r3, #1]
 800a05a:	2b09      	cmp	r3, #9
 800a05c:	d83b      	bhi.n	800a0d6 <USBD_StdDevReq+0xc2>
 800a05e:	a201      	add	r2, pc, #4	@ (adr r2, 800a064 <USBD_StdDevReq+0x50>)
 800a060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a064:	0800a0b9 	.word	0x0800a0b9
 800a068:	0800a0cd 	.word	0x0800a0cd
 800a06c:	0800a0d7 	.word	0x0800a0d7
 800a070:	0800a0c3 	.word	0x0800a0c3
 800a074:	0800a0d7 	.word	0x0800a0d7
 800a078:	0800a097 	.word	0x0800a097
 800a07c:	0800a08d 	.word	0x0800a08d
 800a080:	0800a0d7 	.word	0x0800a0d7
 800a084:	0800a0af 	.word	0x0800a0af
 800a088:	0800a0a1 	.word	0x0800a0a1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a08c:	6839      	ldr	r1, [r7, #0]
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 fa3c 	bl	800a50c <USBD_GetDescriptor>
          break;
 800a094:	e024      	b.n	800a0e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a096:	6839      	ldr	r1, [r7, #0]
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f000 fba1 	bl	800a7e0 <USBD_SetAddress>
          break;
 800a09e:	e01f      	b.n	800a0e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 fbe0 	bl	800a868 <USBD_SetConfig>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	73fb      	strb	r3, [r7, #15]
          break;
 800a0ac:	e018      	b.n	800a0e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a0ae:	6839      	ldr	r1, [r7, #0]
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f000 fc83 	bl	800a9bc <USBD_GetConfig>
          break;
 800a0b6:	e013      	b.n	800a0e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a0b8:	6839      	ldr	r1, [r7, #0]
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 fcb4 	bl	800aa28 <USBD_GetStatus>
          break;
 800a0c0:	e00e      	b.n	800a0e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a0c2:	6839      	ldr	r1, [r7, #0]
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f000 fce3 	bl	800aa90 <USBD_SetFeature>
          break;
 800a0ca:	e009      	b.n	800a0e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a0cc:	6839      	ldr	r1, [r7, #0]
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 fd07 	bl	800aae2 <USBD_ClrFeature>
          break;
 800a0d4:	e004      	b.n	800a0e0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a0d6:	6839      	ldr	r1, [r7, #0]
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f000 fd5e 	bl	800ab9a <USBD_CtlError>
          break;
 800a0de:	bf00      	nop
      }
      break;
 800a0e0:	e004      	b.n	800a0ec <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a0e2:	6839      	ldr	r1, [r7, #0]
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f000 fd58 	bl	800ab9a <USBD_CtlError>
      break;
 800a0ea:	bf00      	nop
  }

  return ret;
 800a0ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	3710      	adds	r7, #16
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}
 800a0f6:	bf00      	nop

0800a0f8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b084      	sub	sp, #16
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a102:	2300      	movs	r3, #0
 800a104:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	781b      	ldrb	r3, [r3, #0]
 800a10a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a10e:	2b40      	cmp	r3, #64	@ 0x40
 800a110:	d005      	beq.n	800a11e <USBD_StdItfReq+0x26>
 800a112:	2b40      	cmp	r3, #64	@ 0x40
 800a114:	d852      	bhi.n	800a1bc <USBD_StdItfReq+0xc4>
 800a116:	2b00      	cmp	r3, #0
 800a118:	d001      	beq.n	800a11e <USBD_StdItfReq+0x26>
 800a11a:	2b20      	cmp	r3, #32
 800a11c:	d14e      	bne.n	800a1bc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a124:	b2db      	uxtb	r3, r3
 800a126:	3b01      	subs	r3, #1
 800a128:	2b02      	cmp	r3, #2
 800a12a:	d840      	bhi.n	800a1ae <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	889b      	ldrh	r3, [r3, #4]
 800a130:	b2db      	uxtb	r3, r3
 800a132:	2b01      	cmp	r3, #1
 800a134:	d836      	bhi.n	800a1a4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	889b      	ldrh	r3, [r3, #4]
 800a13a:	b2db      	uxtb	r3, r3
 800a13c:	4619      	mov	r1, r3
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f7ff fedb 	bl	8009efa <USBD_CoreFindIF>
 800a144:	4603      	mov	r3, r0
 800a146:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a148:	7bbb      	ldrb	r3, [r7, #14]
 800a14a:	2bff      	cmp	r3, #255	@ 0xff
 800a14c:	d01d      	beq.n	800a18a <USBD_StdItfReq+0x92>
 800a14e:	7bbb      	ldrb	r3, [r7, #14]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d11a      	bne.n	800a18a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a154:	7bba      	ldrb	r2, [r7, #14]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	32ae      	adds	r2, #174	@ 0xae
 800a15a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a15e:	689b      	ldr	r3, [r3, #8]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d00f      	beq.n	800a184 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a164:	7bba      	ldrb	r2, [r7, #14]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a16c:	7bba      	ldrb	r2, [r7, #14]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	32ae      	adds	r2, #174	@ 0xae
 800a172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a176:	689b      	ldr	r3, [r3, #8]
 800a178:	6839      	ldr	r1, [r7, #0]
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	4798      	blx	r3
 800a17e:	4603      	mov	r3, r0
 800a180:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a182:	e004      	b.n	800a18e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a184:	2303      	movs	r3, #3
 800a186:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a188:	e001      	b.n	800a18e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a18a:	2303      	movs	r3, #3
 800a18c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	88db      	ldrh	r3, [r3, #6]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d110      	bne.n	800a1b8 <USBD_StdItfReq+0xc0>
 800a196:	7bfb      	ldrb	r3, [r7, #15]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d10d      	bne.n	800a1b8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f000 fdd3 	bl	800ad48 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a1a2:	e009      	b.n	800a1b8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a1a4:	6839      	ldr	r1, [r7, #0]
 800a1a6:	6878      	ldr	r0, [r7, #4]
 800a1a8:	f000 fcf7 	bl	800ab9a <USBD_CtlError>
          break;
 800a1ac:	e004      	b.n	800a1b8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a1ae:	6839      	ldr	r1, [r7, #0]
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 fcf2 	bl	800ab9a <USBD_CtlError>
          break;
 800a1b6:	e000      	b.n	800a1ba <USBD_StdItfReq+0xc2>
          break;
 800a1b8:	bf00      	nop
      }
      break;
 800a1ba:	e004      	b.n	800a1c6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a1bc:	6839      	ldr	r1, [r7, #0]
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 fceb 	bl	800ab9a <USBD_CtlError>
      break;
 800a1c4:	bf00      	nop
  }

  return ret;
 800a1c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3710      	adds	r7, #16
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}

0800a1d0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b084      	sub	sp, #16
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
 800a1d8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	889b      	ldrh	r3, [r3, #4]
 800a1e2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a1ec:	2b40      	cmp	r3, #64	@ 0x40
 800a1ee:	d007      	beq.n	800a200 <USBD_StdEPReq+0x30>
 800a1f0:	2b40      	cmp	r3, #64	@ 0x40
 800a1f2:	f200 817f 	bhi.w	800a4f4 <USBD_StdEPReq+0x324>
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d02a      	beq.n	800a250 <USBD_StdEPReq+0x80>
 800a1fa:	2b20      	cmp	r3, #32
 800a1fc:	f040 817a 	bne.w	800a4f4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a200:	7bbb      	ldrb	r3, [r7, #14]
 800a202:	4619      	mov	r1, r3
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7ff fe85 	bl	8009f14 <USBD_CoreFindEP>
 800a20a:	4603      	mov	r3, r0
 800a20c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a20e:	7b7b      	ldrb	r3, [r7, #13]
 800a210:	2bff      	cmp	r3, #255	@ 0xff
 800a212:	f000 8174 	beq.w	800a4fe <USBD_StdEPReq+0x32e>
 800a216:	7b7b      	ldrb	r3, [r7, #13]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	f040 8170 	bne.w	800a4fe <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a21e:	7b7a      	ldrb	r2, [r7, #13]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a226:	7b7a      	ldrb	r2, [r7, #13]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	32ae      	adds	r2, #174	@ 0xae
 800a22c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	2b00      	cmp	r3, #0
 800a234:	f000 8163 	beq.w	800a4fe <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a238:	7b7a      	ldrb	r2, [r7, #13]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	32ae      	adds	r2, #174	@ 0xae
 800a23e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	6839      	ldr	r1, [r7, #0]
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	4798      	blx	r3
 800a24a:	4603      	mov	r3, r0
 800a24c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a24e:	e156      	b.n	800a4fe <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	785b      	ldrb	r3, [r3, #1]
 800a254:	2b03      	cmp	r3, #3
 800a256:	d008      	beq.n	800a26a <USBD_StdEPReq+0x9a>
 800a258:	2b03      	cmp	r3, #3
 800a25a:	f300 8145 	bgt.w	800a4e8 <USBD_StdEPReq+0x318>
 800a25e:	2b00      	cmp	r3, #0
 800a260:	f000 809b 	beq.w	800a39a <USBD_StdEPReq+0x1ca>
 800a264:	2b01      	cmp	r3, #1
 800a266:	d03c      	beq.n	800a2e2 <USBD_StdEPReq+0x112>
 800a268:	e13e      	b.n	800a4e8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a270:	b2db      	uxtb	r3, r3
 800a272:	2b02      	cmp	r3, #2
 800a274:	d002      	beq.n	800a27c <USBD_StdEPReq+0xac>
 800a276:	2b03      	cmp	r3, #3
 800a278:	d016      	beq.n	800a2a8 <USBD_StdEPReq+0xd8>
 800a27a:	e02c      	b.n	800a2d6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a27c:	7bbb      	ldrb	r3, [r7, #14]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d00d      	beq.n	800a29e <USBD_StdEPReq+0xce>
 800a282:	7bbb      	ldrb	r3, [r7, #14]
 800a284:	2b80      	cmp	r3, #128	@ 0x80
 800a286:	d00a      	beq.n	800a29e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a288:	7bbb      	ldrb	r3, [r7, #14]
 800a28a:	4619      	mov	r1, r3
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f001 f979 	bl	800b584 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a292:	2180      	movs	r1, #128	@ 0x80
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f001 f975 	bl	800b584 <USBD_LL_StallEP>
 800a29a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a29c:	e020      	b.n	800a2e0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a29e:	6839      	ldr	r1, [r7, #0]
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f000 fc7a 	bl	800ab9a <USBD_CtlError>
              break;
 800a2a6:	e01b      	b.n	800a2e0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	885b      	ldrh	r3, [r3, #2]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d10e      	bne.n	800a2ce <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a2b0:	7bbb      	ldrb	r3, [r7, #14]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d00b      	beq.n	800a2ce <USBD_StdEPReq+0xfe>
 800a2b6:	7bbb      	ldrb	r3, [r7, #14]
 800a2b8:	2b80      	cmp	r3, #128	@ 0x80
 800a2ba:	d008      	beq.n	800a2ce <USBD_StdEPReq+0xfe>
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	88db      	ldrh	r3, [r3, #6]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d104      	bne.n	800a2ce <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2c4:	7bbb      	ldrb	r3, [r7, #14]
 800a2c6:	4619      	mov	r1, r3
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	f001 f95b 	bl	800b584 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f000 fd3a 	bl	800ad48 <USBD_CtlSendStatus>

              break;
 800a2d4:	e004      	b.n	800a2e0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a2d6:	6839      	ldr	r1, [r7, #0]
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f000 fc5e 	bl	800ab9a <USBD_CtlError>
              break;
 800a2de:	bf00      	nop
          }
          break;
 800a2e0:	e107      	b.n	800a4f2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2e8:	b2db      	uxtb	r3, r3
 800a2ea:	2b02      	cmp	r3, #2
 800a2ec:	d002      	beq.n	800a2f4 <USBD_StdEPReq+0x124>
 800a2ee:	2b03      	cmp	r3, #3
 800a2f0:	d016      	beq.n	800a320 <USBD_StdEPReq+0x150>
 800a2f2:	e04b      	b.n	800a38c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a2f4:	7bbb      	ldrb	r3, [r7, #14]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00d      	beq.n	800a316 <USBD_StdEPReq+0x146>
 800a2fa:	7bbb      	ldrb	r3, [r7, #14]
 800a2fc:	2b80      	cmp	r3, #128	@ 0x80
 800a2fe:	d00a      	beq.n	800a316 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a300:	7bbb      	ldrb	r3, [r7, #14]
 800a302:	4619      	mov	r1, r3
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f001 f93d 	bl	800b584 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a30a:	2180      	movs	r1, #128	@ 0x80
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f001 f939 	bl	800b584 <USBD_LL_StallEP>
 800a312:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a314:	e040      	b.n	800a398 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a316:	6839      	ldr	r1, [r7, #0]
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f000 fc3e 	bl	800ab9a <USBD_CtlError>
              break;
 800a31e:	e03b      	b.n	800a398 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	885b      	ldrh	r3, [r3, #2]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d136      	bne.n	800a396 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a328:	7bbb      	ldrb	r3, [r7, #14]
 800a32a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d004      	beq.n	800a33c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a332:	7bbb      	ldrb	r3, [r7, #14]
 800a334:	4619      	mov	r1, r3
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f001 f943 	bl	800b5c2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 fd03 	bl	800ad48 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a342:	7bbb      	ldrb	r3, [r7, #14]
 800a344:	4619      	mov	r1, r3
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f7ff fde4 	bl	8009f14 <USBD_CoreFindEP>
 800a34c:	4603      	mov	r3, r0
 800a34e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a350:	7b7b      	ldrb	r3, [r7, #13]
 800a352:	2bff      	cmp	r3, #255	@ 0xff
 800a354:	d01f      	beq.n	800a396 <USBD_StdEPReq+0x1c6>
 800a356:	7b7b      	ldrb	r3, [r7, #13]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d11c      	bne.n	800a396 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a35c:	7b7a      	ldrb	r2, [r7, #13]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a364:	7b7a      	ldrb	r2, [r7, #13]
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	32ae      	adds	r2, #174	@ 0xae
 800a36a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a36e:	689b      	ldr	r3, [r3, #8]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d010      	beq.n	800a396 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a374:	7b7a      	ldrb	r2, [r7, #13]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	32ae      	adds	r2, #174	@ 0xae
 800a37a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a37e:	689b      	ldr	r3, [r3, #8]
 800a380:	6839      	ldr	r1, [r7, #0]
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	4798      	blx	r3
 800a386:	4603      	mov	r3, r0
 800a388:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a38a:	e004      	b.n	800a396 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a38c:	6839      	ldr	r1, [r7, #0]
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f000 fc03 	bl	800ab9a <USBD_CtlError>
              break;
 800a394:	e000      	b.n	800a398 <USBD_StdEPReq+0x1c8>
              break;
 800a396:	bf00      	nop
          }
          break;
 800a398:	e0ab      	b.n	800a4f2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	2b02      	cmp	r3, #2
 800a3a4:	d002      	beq.n	800a3ac <USBD_StdEPReq+0x1dc>
 800a3a6:	2b03      	cmp	r3, #3
 800a3a8:	d032      	beq.n	800a410 <USBD_StdEPReq+0x240>
 800a3aa:	e097      	b.n	800a4dc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3ac:	7bbb      	ldrb	r3, [r7, #14]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d007      	beq.n	800a3c2 <USBD_StdEPReq+0x1f2>
 800a3b2:	7bbb      	ldrb	r3, [r7, #14]
 800a3b4:	2b80      	cmp	r3, #128	@ 0x80
 800a3b6:	d004      	beq.n	800a3c2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a3b8:	6839      	ldr	r1, [r7, #0]
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f000 fbed 	bl	800ab9a <USBD_CtlError>
                break;
 800a3c0:	e091      	b.n	800a4e6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	da0b      	bge.n	800a3e2 <USBD_StdEPReq+0x212>
 800a3ca:	7bbb      	ldrb	r3, [r7, #14]
 800a3cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a3d0:	4613      	mov	r3, r2
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	4413      	add	r3, r2
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	3310      	adds	r3, #16
 800a3da:	687a      	ldr	r2, [r7, #4]
 800a3dc:	4413      	add	r3, r2
 800a3de:	3304      	adds	r3, #4
 800a3e0:	e00b      	b.n	800a3fa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a3e2:	7bbb      	ldrb	r3, [r7, #14]
 800a3e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3e8:	4613      	mov	r3, r2
 800a3ea:	009b      	lsls	r3, r3, #2
 800a3ec:	4413      	add	r3, r2
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	3304      	adds	r3, #4
 800a3fa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	2200      	movs	r2, #0
 800a400:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	2202      	movs	r2, #2
 800a406:	4619      	mov	r1, r3
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f000 fc43 	bl	800ac94 <USBD_CtlSendData>
              break;
 800a40e:	e06a      	b.n	800a4e6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a410:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a414:	2b00      	cmp	r3, #0
 800a416:	da11      	bge.n	800a43c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a418:	7bbb      	ldrb	r3, [r7, #14]
 800a41a:	f003 020f 	and.w	r2, r3, #15
 800a41e:	6879      	ldr	r1, [r7, #4]
 800a420:	4613      	mov	r3, r2
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	4413      	add	r3, r2
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	440b      	add	r3, r1
 800a42a:	3324      	adds	r3, #36	@ 0x24
 800a42c:	881b      	ldrh	r3, [r3, #0]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d117      	bne.n	800a462 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a432:	6839      	ldr	r1, [r7, #0]
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 fbb0 	bl	800ab9a <USBD_CtlError>
                  break;
 800a43a:	e054      	b.n	800a4e6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a43c:	7bbb      	ldrb	r3, [r7, #14]
 800a43e:	f003 020f 	and.w	r2, r3, #15
 800a442:	6879      	ldr	r1, [r7, #4]
 800a444:	4613      	mov	r3, r2
 800a446:	009b      	lsls	r3, r3, #2
 800a448:	4413      	add	r3, r2
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	440b      	add	r3, r1
 800a44e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a452:	881b      	ldrh	r3, [r3, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d104      	bne.n	800a462 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a458:	6839      	ldr	r1, [r7, #0]
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 fb9d 	bl	800ab9a <USBD_CtlError>
                  break;
 800a460:	e041      	b.n	800a4e6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a462:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a466:	2b00      	cmp	r3, #0
 800a468:	da0b      	bge.n	800a482 <USBD_StdEPReq+0x2b2>
 800a46a:	7bbb      	ldrb	r3, [r7, #14]
 800a46c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a470:	4613      	mov	r3, r2
 800a472:	009b      	lsls	r3, r3, #2
 800a474:	4413      	add	r3, r2
 800a476:	009b      	lsls	r3, r3, #2
 800a478:	3310      	adds	r3, #16
 800a47a:	687a      	ldr	r2, [r7, #4]
 800a47c:	4413      	add	r3, r2
 800a47e:	3304      	adds	r3, #4
 800a480:	e00b      	b.n	800a49a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a482:	7bbb      	ldrb	r3, [r7, #14]
 800a484:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a488:	4613      	mov	r3, r2
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	4413      	add	r3, r2
 800a48e:	009b      	lsls	r3, r3, #2
 800a490:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a494:	687a      	ldr	r2, [r7, #4]
 800a496:	4413      	add	r3, r2
 800a498:	3304      	adds	r3, #4
 800a49a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a49c:	7bbb      	ldrb	r3, [r7, #14]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d002      	beq.n	800a4a8 <USBD_StdEPReq+0x2d8>
 800a4a2:	7bbb      	ldrb	r3, [r7, #14]
 800a4a4:	2b80      	cmp	r3, #128	@ 0x80
 800a4a6:	d103      	bne.n	800a4b0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	601a      	str	r2, [r3, #0]
 800a4ae:	e00e      	b.n	800a4ce <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a4b0:	7bbb      	ldrb	r3, [r7, #14]
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f001 f8a3 	bl	800b600 <USBD_LL_IsStallEP>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d003      	beq.n	800a4c8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	601a      	str	r2, [r3, #0]
 800a4c6:	e002      	b.n	800a4ce <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	2202      	movs	r2, #2
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 fbdd 	bl	800ac94 <USBD_CtlSendData>
              break;
 800a4da:	e004      	b.n	800a4e6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a4dc:	6839      	ldr	r1, [r7, #0]
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 fb5b 	bl	800ab9a <USBD_CtlError>
              break;
 800a4e4:	bf00      	nop
          }
          break;
 800a4e6:	e004      	b.n	800a4f2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a4e8:	6839      	ldr	r1, [r7, #0]
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f000 fb55 	bl	800ab9a <USBD_CtlError>
          break;
 800a4f0:	bf00      	nop
      }
      break;
 800a4f2:	e005      	b.n	800a500 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a4f4:	6839      	ldr	r1, [r7, #0]
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 fb4f 	bl	800ab9a <USBD_CtlError>
      break;
 800a4fc:	e000      	b.n	800a500 <USBD_StdEPReq+0x330>
      break;
 800a4fe:	bf00      	nop
  }

  return ret;
 800a500:	7bfb      	ldrb	r3, [r7, #15]
}
 800a502:	4618      	mov	r0, r3
 800a504:	3710      	adds	r7, #16
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}
	...

0800a50c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b084      	sub	sp, #16
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
 800a514:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a516:	2300      	movs	r3, #0
 800a518:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a51a:	2300      	movs	r3, #0
 800a51c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a51e:	2300      	movs	r3, #0
 800a520:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	885b      	ldrh	r3, [r3, #2]
 800a526:	0a1b      	lsrs	r3, r3, #8
 800a528:	b29b      	uxth	r3, r3
 800a52a:	3b01      	subs	r3, #1
 800a52c:	2b06      	cmp	r3, #6
 800a52e:	f200 8128 	bhi.w	800a782 <USBD_GetDescriptor+0x276>
 800a532:	a201      	add	r2, pc, #4	@ (adr r2, 800a538 <USBD_GetDescriptor+0x2c>)
 800a534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a538:	0800a555 	.word	0x0800a555
 800a53c:	0800a56d 	.word	0x0800a56d
 800a540:	0800a5ad 	.word	0x0800a5ad
 800a544:	0800a783 	.word	0x0800a783
 800a548:	0800a783 	.word	0x0800a783
 800a54c:	0800a723 	.word	0x0800a723
 800a550:	0800a74f 	.word	0x0800a74f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	687a      	ldr	r2, [r7, #4]
 800a55e:	7c12      	ldrb	r2, [r2, #16]
 800a560:	f107 0108 	add.w	r1, r7, #8
 800a564:	4610      	mov	r0, r2
 800a566:	4798      	blx	r3
 800a568:	60f8      	str	r0, [r7, #12]
      break;
 800a56a:	e112      	b.n	800a792 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	7c1b      	ldrb	r3, [r3, #16]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d10d      	bne.n	800a590 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a57a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a57c:	f107 0208 	add.w	r2, r7, #8
 800a580:	4610      	mov	r0, r2
 800a582:	4798      	blx	r3
 800a584:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	3301      	adds	r3, #1
 800a58a:	2202      	movs	r2, #2
 800a58c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a58e:	e100      	b.n	800a792 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a598:	f107 0208 	add.w	r2, r7, #8
 800a59c:	4610      	mov	r0, r2
 800a59e:	4798      	blx	r3
 800a5a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	2202      	movs	r2, #2
 800a5a8:	701a      	strb	r2, [r3, #0]
      break;
 800a5aa:	e0f2      	b.n	800a792 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	885b      	ldrh	r3, [r3, #2]
 800a5b0:	b2db      	uxtb	r3, r3
 800a5b2:	2b05      	cmp	r3, #5
 800a5b4:	f200 80ac 	bhi.w	800a710 <USBD_GetDescriptor+0x204>
 800a5b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a5c0 <USBD_GetDescriptor+0xb4>)
 800a5ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5be:	bf00      	nop
 800a5c0:	0800a5d9 	.word	0x0800a5d9
 800a5c4:	0800a60d 	.word	0x0800a60d
 800a5c8:	0800a641 	.word	0x0800a641
 800a5cc:	0800a675 	.word	0x0800a675
 800a5d0:	0800a6a9 	.word	0x0800a6a9
 800a5d4:	0800a6dd 	.word	0x0800a6dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d00b      	beq.n	800a5fc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	687a      	ldr	r2, [r7, #4]
 800a5ee:	7c12      	ldrb	r2, [r2, #16]
 800a5f0:	f107 0108 	add.w	r1, r7, #8
 800a5f4:	4610      	mov	r0, r2
 800a5f6:	4798      	blx	r3
 800a5f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5fa:	e091      	b.n	800a720 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5fc:	6839      	ldr	r1, [r7, #0]
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 facb 	bl	800ab9a <USBD_CtlError>
            err++;
 800a604:	7afb      	ldrb	r3, [r7, #11]
 800a606:	3301      	adds	r3, #1
 800a608:	72fb      	strb	r3, [r7, #11]
          break;
 800a60a:	e089      	b.n	800a720 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d00b      	beq.n	800a630 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a61e:	689b      	ldr	r3, [r3, #8]
 800a620:	687a      	ldr	r2, [r7, #4]
 800a622:	7c12      	ldrb	r2, [r2, #16]
 800a624:	f107 0108 	add.w	r1, r7, #8
 800a628:	4610      	mov	r0, r2
 800a62a:	4798      	blx	r3
 800a62c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a62e:	e077      	b.n	800a720 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a630:	6839      	ldr	r1, [r7, #0]
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 fab1 	bl	800ab9a <USBD_CtlError>
            err++;
 800a638:	7afb      	ldrb	r3, [r7, #11]
 800a63a:	3301      	adds	r3, #1
 800a63c:	72fb      	strb	r3, [r7, #11]
          break;
 800a63e:	e06f      	b.n	800a720 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d00b      	beq.n	800a664 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a652:	68db      	ldr	r3, [r3, #12]
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	7c12      	ldrb	r2, [r2, #16]
 800a658:	f107 0108 	add.w	r1, r7, #8
 800a65c:	4610      	mov	r0, r2
 800a65e:	4798      	blx	r3
 800a660:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a662:	e05d      	b.n	800a720 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a664:	6839      	ldr	r1, [r7, #0]
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 fa97 	bl	800ab9a <USBD_CtlError>
            err++;
 800a66c:	7afb      	ldrb	r3, [r7, #11]
 800a66e:	3301      	adds	r3, #1
 800a670:	72fb      	strb	r3, [r7, #11]
          break;
 800a672:	e055      	b.n	800a720 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a67a:	691b      	ldr	r3, [r3, #16]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00b      	beq.n	800a698 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a686:	691b      	ldr	r3, [r3, #16]
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	7c12      	ldrb	r2, [r2, #16]
 800a68c:	f107 0108 	add.w	r1, r7, #8
 800a690:	4610      	mov	r0, r2
 800a692:	4798      	blx	r3
 800a694:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a696:	e043      	b.n	800a720 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a698:	6839      	ldr	r1, [r7, #0]
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 fa7d 	bl	800ab9a <USBD_CtlError>
            err++;
 800a6a0:	7afb      	ldrb	r3, [r7, #11]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	72fb      	strb	r3, [r7, #11]
          break;
 800a6a6:	e03b      	b.n	800a720 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6ae:	695b      	ldr	r3, [r3, #20]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00b      	beq.n	800a6cc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6ba:	695b      	ldr	r3, [r3, #20]
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	7c12      	ldrb	r2, [r2, #16]
 800a6c0:	f107 0108 	add.w	r1, r7, #8
 800a6c4:	4610      	mov	r0, r2
 800a6c6:	4798      	blx	r3
 800a6c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6ca:	e029      	b.n	800a720 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6cc:	6839      	ldr	r1, [r7, #0]
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 fa63 	bl	800ab9a <USBD_CtlError>
            err++;
 800a6d4:	7afb      	ldrb	r3, [r7, #11]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	72fb      	strb	r3, [r7, #11]
          break;
 800a6da:	e021      	b.n	800a720 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6e2:	699b      	ldr	r3, [r3, #24]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d00b      	beq.n	800a700 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6ee:	699b      	ldr	r3, [r3, #24]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	7c12      	ldrb	r2, [r2, #16]
 800a6f4:	f107 0108 	add.w	r1, r7, #8
 800a6f8:	4610      	mov	r0, r2
 800a6fa:	4798      	blx	r3
 800a6fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6fe:	e00f      	b.n	800a720 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a700:	6839      	ldr	r1, [r7, #0]
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f000 fa49 	bl	800ab9a <USBD_CtlError>
            err++;
 800a708:	7afb      	ldrb	r3, [r7, #11]
 800a70a:	3301      	adds	r3, #1
 800a70c:	72fb      	strb	r3, [r7, #11]
          break;
 800a70e:	e007      	b.n	800a720 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a710:	6839      	ldr	r1, [r7, #0]
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f000 fa41 	bl	800ab9a <USBD_CtlError>
          err++;
 800a718:	7afb      	ldrb	r3, [r7, #11]
 800a71a:	3301      	adds	r3, #1
 800a71c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a71e:	bf00      	nop
      }
      break;
 800a720:	e037      	b.n	800a792 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	7c1b      	ldrb	r3, [r3, #16]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d109      	bne.n	800a73e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a732:	f107 0208 	add.w	r2, r7, #8
 800a736:	4610      	mov	r0, r2
 800a738:	4798      	blx	r3
 800a73a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a73c:	e029      	b.n	800a792 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a73e:	6839      	ldr	r1, [r7, #0]
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f000 fa2a 	bl	800ab9a <USBD_CtlError>
        err++;
 800a746:	7afb      	ldrb	r3, [r7, #11]
 800a748:	3301      	adds	r3, #1
 800a74a:	72fb      	strb	r3, [r7, #11]
      break;
 800a74c:	e021      	b.n	800a792 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	7c1b      	ldrb	r3, [r3, #16]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d10d      	bne.n	800a772 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a75c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a75e:	f107 0208 	add.w	r2, r7, #8
 800a762:	4610      	mov	r0, r2
 800a764:	4798      	blx	r3
 800a766:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	3301      	adds	r3, #1
 800a76c:	2207      	movs	r2, #7
 800a76e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a770:	e00f      	b.n	800a792 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a772:	6839      	ldr	r1, [r7, #0]
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f000 fa10 	bl	800ab9a <USBD_CtlError>
        err++;
 800a77a:	7afb      	ldrb	r3, [r7, #11]
 800a77c:	3301      	adds	r3, #1
 800a77e:	72fb      	strb	r3, [r7, #11]
      break;
 800a780:	e007      	b.n	800a792 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a782:	6839      	ldr	r1, [r7, #0]
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 fa08 	bl	800ab9a <USBD_CtlError>
      err++;
 800a78a:	7afb      	ldrb	r3, [r7, #11]
 800a78c:	3301      	adds	r3, #1
 800a78e:	72fb      	strb	r3, [r7, #11]
      break;
 800a790:	bf00      	nop
  }

  if (err != 0U)
 800a792:	7afb      	ldrb	r3, [r7, #11]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d11e      	bne.n	800a7d6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	88db      	ldrh	r3, [r3, #6]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d016      	beq.n	800a7ce <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a7a0:	893b      	ldrh	r3, [r7, #8]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d00e      	beq.n	800a7c4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	88da      	ldrh	r2, [r3, #6]
 800a7aa:	893b      	ldrh	r3, [r7, #8]
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	bf28      	it	cs
 800a7b0:	4613      	movcs	r3, r2
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7b6:	893b      	ldrh	r3, [r7, #8]
 800a7b8:	461a      	mov	r2, r3
 800a7ba:	68f9      	ldr	r1, [r7, #12]
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f000 fa69 	bl	800ac94 <USBD_CtlSendData>
 800a7c2:	e009      	b.n	800a7d8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a7c4:	6839      	ldr	r1, [r7, #0]
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 f9e7 	bl	800ab9a <USBD_CtlError>
 800a7cc:	e004      	b.n	800a7d8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f000 faba 	bl	800ad48 <USBD_CtlSendStatus>
 800a7d4:	e000      	b.n	800a7d8 <USBD_GetDescriptor+0x2cc>
    return;
 800a7d6:	bf00      	nop
  }
}
 800a7d8:	3710      	adds	r7, #16
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}
 800a7de:	bf00      	nop

0800a7e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b084      	sub	sp, #16
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	889b      	ldrh	r3, [r3, #4]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d131      	bne.n	800a856 <USBD_SetAddress+0x76>
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	88db      	ldrh	r3, [r3, #6]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d12d      	bne.n	800a856 <USBD_SetAddress+0x76>
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	885b      	ldrh	r3, [r3, #2]
 800a7fe:	2b7f      	cmp	r3, #127	@ 0x7f
 800a800:	d829      	bhi.n	800a856 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	885b      	ldrh	r3, [r3, #2]
 800a806:	b2db      	uxtb	r3, r3
 800a808:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a80c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a814:	b2db      	uxtb	r3, r3
 800a816:	2b03      	cmp	r3, #3
 800a818:	d104      	bne.n	800a824 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a81a:	6839      	ldr	r1, [r7, #0]
 800a81c:	6878      	ldr	r0, [r7, #4]
 800a81e:	f000 f9bc 	bl	800ab9a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a822:	e01d      	b.n	800a860 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	7bfa      	ldrb	r2, [r7, #15]
 800a828:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a82c:	7bfb      	ldrb	r3, [r7, #15]
 800a82e:	4619      	mov	r1, r3
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f000 ff11 	bl	800b658 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fa86 	bl	800ad48 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a83c:	7bfb      	ldrb	r3, [r7, #15]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d004      	beq.n	800a84c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2202      	movs	r2, #2
 800a846:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a84a:	e009      	b.n	800a860 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a854:	e004      	b.n	800a860 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a856:	6839      	ldr	r1, [r7, #0]
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 f99e 	bl	800ab9a <USBD_CtlError>
  }
}
 800a85e:	bf00      	nop
 800a860:	bf00      	nop
 800a862:	3710      	adds	r7, #16
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a872:	2300      	movs	r3, #0
 800a874:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	885b      	ldrh	r3, [r3, #2]
 800a87a:	b2da      	uxtb	r2, r3
 800a87c:	4b4e      	ldr	r3, [pc, #312]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a87e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a880:	4b4d      	ldr	r3, [pc, #308]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a882:	781b      	ldrb	r3, [r3, #0]
 800a884:	2b01      	cmp	r3, #1
 800a886:	d905      	bls.n	800a894 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a888:	6839      	ldr	r1, [r7, #0]
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 f985 	bl	800ab9a <USBD_CtlError>
    return USBD_FAIL;
 800a890:	2303      	movs	r3, #3
 800a892:	e08c      	b.n	800a9ae <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a89a:	b2db      	uxtb	r3, r3
 800a89c:	2b02      	cmp	r3, #2
 800a89e:	d002      	beq.n	800a8a6 <USBD_SetConfig+0x3e>
 800a8a0:	2b03      	cmp	r3, #3
 800a8a2:	d029      	beq.n	800a8f8 <USBD_SetConfig+0x90>
 800a8a4:	e075      	b.n	800a992 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a8a6:	4b44      	ldr	r3, [pc, #272]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d020      	beq.n	800a8f0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a8ae:	4b42      	ldr	r3, [pc, #264]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a8b0:	781b      	ldrb	r3, [r3, #0]
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a8b8:	4b3f      	ldr	r3, [pc, #252]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a8ba:	781b      	ldrb	r3, [r3, #0]
 800a8bc:	4619      	mov	r1, r3
 800a8be:	6878      	ldr	r0, [r7, #4]
 800a8c0:	f7fe ffe3 	bl	800988a <USBD_SetClassConfig>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a8c8:	7bfb      	ldrb	r3, [r7, #15]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d008      	beq.n	800a8e0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a8ce:	6839      	ldr	r1, [r7, #0]
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f000 f962 	bl	800ab9a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2202      	movs	r2, #2
 800a8da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a8de:	e065      	b.n	800a9ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f000 fa31 	bl	800ad48 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2203      	movs	r2, #3
 800a8ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a8ee:	e05d      	b.n	800a9ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 fa29 	bl	800ad48 <USBD_CtlSendStatus>
      break;
 800a8f6:	e059      	b.n	800a9ac <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a8f8:	4b2f      	ldr	r3, [pc, #188]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a8fa:	781b      	ldrb	r3, [r3, #0]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d112      	bne.n	800a926 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2202      	movs	r2, #2
 800a904:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a908:	4b2b      	ldr	r3, [pc, #172]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	461a      	mov	r2, r3
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a912:	4b29      	ldr	r3, [pc, #164]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a914:	781b      	ldrb	r3, [r3, #0]
 800a916:	4619      	mov	r1, r3
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f7fe ffd2 	bl	80098c2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f000 fa12 	bl	800ad48 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a924:	e042      	b.n	800a9ac <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a926:	4b24      	ldr	r3, [pc, #144]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	461a      	mov	r2, r3
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	429a      	cmp	r2, r3
 800a932:	d02a      	beq.n	800a98a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	685b      	ldr	r3, [r3, #4]
 800a938:	b2db      	uxtb	r3, r3
 800a93a:	4619      	mov	r1, r3
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f7fe ffc0 	bl	80098c2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a942:	4b1d      	ldr	r3, [pc, #116]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	461a      	mov	r2, r3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a94c:	4b1a      	ldr	r3, [pc, #104]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	4619      	mov	r1, r3
 800a952:	6878      	ldr	r0, [r7, #4]
 800a954:	f7fe ff99 	bl	800988a <USBD_SetClassConfig>
 800a958:	4603      	mov	r3, r0
 800a95a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a95c:	7bfb      	ldrb	r3, [r7, #15]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d00f      	beq.n	800a982 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a962:	6839      	ldr	r1, [r7, #0]
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f000 f918 	bl	800ab9a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	4619      	mov	r1, r3
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f7fe ffa5 	bl	80098c2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2202      	movs	r2, #2
 800a97c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a980:	e014      	b.n	800a9ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 f9e0 	bl	800ad48 <USBD_CtlSendStatus>
      break;
 800a988:	e010      	b.n	800a9ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 f9dc 	bl	800ad48 <USBD_CtlSendStatus>
      break;
 800a990:	e00c      	b.n	800a9ac <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a992:	6839      	ldr	r1, [r7, #0]
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 f900 	bl	800ab9a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a99a:	4b07      	ldr	r3, [pc, #28]	@ (800a9b8 <USBD_SetConfig+0x150>)
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	4619      	mov	r1, r3
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f7fe ff8e 	bl	80098c2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a9a6:	2303      	movs	r3, #3
 800a9a8:	73fb      	strb	r3, [r7, #15]
      break;
 800a9aa:	bf00      	nop
  }

  return ret;
 800a9ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3710      	adds	r7, #16
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	200004d4 	.word	0x200004d4

0800a9bc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b082      	sub	sp, #8
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	88db      	ldrh	r3, [r3, #6]
 800a9ca:	2b01      	cmp	r3, #1
 800a9cc:	d004      	beq.n	800a9d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a9ce:	6839      	ldr	r1, [r7, #0]
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f000 f8e2 	bl	800ab9a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a9d6:	e023      	b.n	800aa20 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	2b02      	cmp	r3, #2
 800a9e2:	dc02      	bgt.n	800a9ea <USBD_GetConfig+0x2e>
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	dc03      	bgt.n	800a9f0 <USBD_GetConfig+0x34>
 800a9e8:	e015      	b.n	800aa16 <USBD_GetConfig+0x5a>
 800a9ea:	2b03      	cmp	r3, #3
 800a9ec:	d00b      	beq.n	800aa06 <USBD_GetConfig+0x4a>
 800a9ee:	e012      	b.n	800aa16 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	3308      	adds	r3, #8
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f000 f948 	bl	800ac94 <USBD_CtlSendData>
        break;
 800aa04:	e00c      	b.n	800aa20 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	3304      	adds	r3, #4
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f000 f940 	bl	800ac94 <USBD_CtlSendData>
        break;
 800aa14:	e004      	b.n	800aa20 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800aa16:	6839      	ldr	r1, [r7, #0]
 800aa18:	6878      	ldr	r0, [r7, #4]
 800aa1a:	f000 f8be 	bl	800ab9a <USBD_CtlError>
        break;
 800aa1e:	bf00      	nop
}
 800aa20:	bf00      	nop
 800aa22:	3708      	adds	r7, #8
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd80      	pop	{r7, pc}

0800aa28 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b082      	sub	sp, #8
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
 800aa30:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa38:	b2db      	uxtb	r3, r3
 800aa3a:	3b01      	subs	r3, #1
 800aa3c:	2b02      	cmp	r3, #2
 800aa3e:	d81e      	bhi.n	800aa7e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	88db      	ldrh	r3, [r3, #6]
 800aa44:	2b02      	cmp	r3, #2
 800aa46:	d004      	beq.n	800aa52 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aa48:	6839      	ldr	r1, [r7, #0]
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f000 f8a5 	bl	800ab9a <USBD_CtlError>
        break;
 800aa50:	e01a      	b.n	800aa88 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2201      	movs	r2, #1
 800aa56:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d005      	beq.n	800aa6e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	68db      	ldr	r3, [r3, #12]
 800aa66:	f043 0202 	orr.w	r2, r3, #2
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	330c      	adds	r3, #12
 800aa72:	2202      	movs	r2, #2
 800aa74:	4619      	mov	r1, r3
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 f90c 	bl	800ac94 <USBD_CtlSendData>
      break;
 800aa7c:	e004      	b.n	800aa88 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800aa7e:	6839      	ldr	r1, [r7, #0]
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f000 f88a 	bl	800ab9a <USBD_CtlError>
      break;
 800aa86:	bf00      	nop
  }
}
 800aa88:	bf00      	nop
 800aa8a:	3708      	adds	r7, #8
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}

0800aa90 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	885b      	ldrh	r3, [r3, #2]
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d107      	bne.n	800aab2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2201      	movs	r2, #1
 800aaa6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 f94c 	bl	800ad48 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800aab0:	e013      	b.n	800aada <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	885b      	ldrh	r3, [r3, #2]
 800aab6:	2b02      	cmp	r3, #2
 800aab8:	d10b      	bne.n	800aad2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	889b      	ldrh	r3, [r3, #4]
 800aabe:	0a1b      	lsrs	r3, r3, #8
 800aac0:	b29b      	uxth	r3, r3
 800aac2:	b2da      	uxtb	r2, r3
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f000 f93c 	bl	800ad48 <USBD_CtlSendStatus>
}
 800aad0:	e003      	b.n	800aada <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800aad2:	6839      	ldr	r1, [r7, #0]
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	f000 f860 	bl	800ab9a <USBD_CtlError>
}
 800aada:	bf00      	nop
 800aadc:	3708      	adds	r7, #8
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}

0800aae2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aae2:	b580      	push	{r7, lr}
 800aae4:	b082      	sub	sp, #8
 800aae6:	af00      	add	r7, sp, #0
 800aae8:	6078      	str	r0, [r7, #4]
 800aaea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaf2:	b2db      	uxtb	r3, r3
 800aaf4:	3b01      	subs	r3, #1
 800aaf6:	2b02      	cmp	r3, #2
 800aaf8:	d80b      	bhi.n	800ab12 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	885b      	ldrh	r3, [r3, #2]
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	d10c      	bne.n	800ab1c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2200      	movs	r2, #0
 800ab06:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 f91c 	bl	800ad48 <USBD_CtlSendStatus>
      }
      break;
 800ab10:	e004      	b.n	800ab1c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ab12:	6839      	ldr	r1, [r7, #0]
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f000 f840 	bl	800ab9a <USBD_CtlError>
      break;
 800ab1a:	e000      	b.n	800ab1e <USBD_ClrFeature+0x3c>
      break;
 800ab1c:	bf00      	nop
  }
}
 800ab1e:	bf00      	nop
 800ab20:	3708      	adds	r7, #8
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}

0800ab26 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ab26:	b580      	push	{r7, lr}
 800ab28:	b084      	sub	sp, #16
 800ab2a:	af00      	add	r7, sp, #0
 800ab2c:	6078      	str	r0, [r7, #4]
 800ab2e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	781a      	ldrb	r2, [r3, #0]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	781a      	ldrb	r2, [r3, #0]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	3301      	adds	r3, #1
 800ab4e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ab50:	68f8      	ldr	r0, [r7, #12]
 800ab52:	f7ff fa40 	bl	8009fd6 <SWAPBYTE>
 800ab56:	4603      	mov	r3, r0
 800ab58:	461a      	mov	r2, r3
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	3301      	adds	r3, #1
 800ab62:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	3301      	adds	r3, #1
 800ab68:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ab6a:	68f8      	ldr	r0, [r7, #12]
 800ab6c:	f7ff fa33 	bl	8009fd6 <SWAPBYTE>
 800ab70:	4603      	mov	r3, r0
 800ab72:	461a      	mov	r2, r3
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	3301      	adds	r3, #1
 800ab82:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ab84:	68f8      	ldr	r0, [r7, #12]
 800ab86:	f7ff fa26 	bl	8009fd6 <SWAPBYTE>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	80da      	strh	r2, [r3, #6]
}
 800ab92:	bf00      	nop
 800ab94:	3710      	adds	r7, #16
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}

0800ab9a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab9a:	b580      	push	{r7, lr}
 800ab9c:	b082      	sub	sp, #8
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	6078      	str	r0, [r7, #4]
 800aba2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800aba4:	2180      	movs	r1, #128	@ 0x80
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f000 fcec 	bl	800b584 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800abac:	2100      	movs	r1, #0
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f000 fce8 	bl	800b584 <USBD_LL_StallEP>
}
 800abb4:	bf00      	nop
 800abb6:	3708      	adds	r7, #8
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}

0800abbc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b086      	sub	sp, #24
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	60f8      	str	r0, [r7, #12]
 800abc4:	60b9      	str	r1, [r7, #8]
 800abc6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800abc8:	2300      	movs	r3, #0
 800abca:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d042      	beq.n	800ac58 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800abd6:	6938      	ldr	r0, [r7, #16]
 800abd8:	f000 f842 	bl	800ac60 <USBD_GetLen>
 800abdc:	4603      	mov	r3, r0
 800abde:	3301      	adds	r3, #1
 800abe0:	005b      	lsls	r3, r3, #1
 800abe2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abe6:	d808      	bhi.n	800abfa <USBD_GetString+0x3e>
 800abe8:	6938      	ldr	r0, [r7, #16]
 800abea:	f000 f839 	bl	800ac60 <USBD_GetLen>
 800abee:	4603      	mov	r3, r0
 800abf0:	3301      	adds	r3, #1
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	005b      	lsls	r3, r3, #1
 800abf6:	b29a      	uxth	r2, r3
 800abf8:	e001      	b.n	800abfe <USBD_GetString+0x42>
 800abfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ac02:	7dfb      	ldrb	r3, [r7, #23]
 800ac04:	68ba      	ldr	r2, [r7, #8]
 800ac06:	4413      	add	r3, r2
 800ac08:	687a      	ldr	r2, [r7, #4]
 800ac0a:	7812      	ldrb	r2, [r2, #0]
 800ac0c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ac0e:	7dfb      	ldrb	r3, [r7, #23]
 800ac10:	3301      	adds	r3, #1
 800ac12:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ac14:	7dfb      	ldrb	r3, [r7, #23]
 800ac16:	68ba      	ldr	r2, [r7, #8]
 800ac18:	4413      	add	r3, r2
 800ac1a:	2203      	movs	r2, #3
 800ac1c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ac1e:	7dfb      	ldrb	r3, [r7, #23]
 800ac20:	3301      	adds	r3, #1
 800ac22:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ac24:	e013      	b.n	800ac4e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ac26:	7dfb      	ldrb	r3, [r7, #23]
 800ac28:	68ba      	ldr	r2, [r7, #8]
 800ac2a:	4413      	add	r3, r2
 800ac2c:	693a      	ldr	r2, [r7, #16]
 800ac2e:	7812      	ldrb	r2, [r2, #0]
 800ac30:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	3301      	adds	r3, #1
 800ac36:	613b      	str	r3, [r7, #16]
    idx++;
 800ac38:	7dfb      	ldrb	r3, [r7, #23]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ac3e:	7dfb      	ldrb	r3, [r7, #23]
 800ac40:	68ba      	ldr	r2, [r7, #8]
 800ac42:	4413      	add	r3, r2
 800ac44:	2200      	movs	r2, #0
 800ac46:	701a      	strb	r2, [r3, #0]
    idx++;
 800ac48:	7dfb      	ldrb	r3, [r7, #23]
 800ac4a:	3301      	adds	r3, #1
 800ac4c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	781b      	ldrb	r3, [r3, #0]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d1e7      	bne.n	800ac26 <USBD_GetString+0x6a>
 800ac56:	e000      	b.n	800ac5a <USBD_GetString+0x9e>
    return;
 800ac58:	bf00      	nop
  }
}
 800ac5a:	3718      	adds	r7, #24
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}

0800ac60 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b085      	sub	sp, #20
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ac70:	e005      	b.n	800ac7e <USBD_GetLen+0x1e>
  {
    len++;
 800ac72:	7bfb      	ldrb	r3, [r7, #15]
 800ac74:	3301      	adds	r3, #1
 800ac76:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	3301      	adds	r3, #1
 800ac7c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ac7e:	68bb      	ldr	r3, [r7, #8]
 800ac80:	781b      	ldrb	r3, [r3, #0]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d1f5      	bne.n	800ac72 <USBD_GetLen+0x12>
  }

  return len;
 800ac86:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3714      	adds	r7, #20
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac92:	4770      	bx	lr

0800ac94 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b084      	sub	sp, #16
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	60f8      	str	r0, [r7, #12]
 800ac9c:	60b9      	str	r1, [r7, #8]
 800ac9e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	2202      	movs	r2, #2
 800aca4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	687a      	ldr	r2, [r7, #4]
 800acac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	687a      	ldr	r2, [r7, #4]
 800acb2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	68ba      	ldr	r2, [r7, #8]
 800acb8:	2100      	movs	r1, #0
 800acba:	68f8      	ldr	r0, [r7, #12]
 800acbc:	f000 fceb 	bl	800b696 <USBD_LL_Transmit>

  return USBD_OK;
 800acc0:	2300      	movs	r3, #0
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	3710      	adds	r7, #16
 800acc6:	46bd      	mov	sp, r7
 800acc8:	bd80      	pop	{r7, pc}

0800acca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800acca:	b580      	push	{r7, lr}
 800accc:	b084      	sub	sp, #16
 800acce:	af00      	add	r7, sp, #0
 800acd0:	60f8      	str	r0, [r7, #12]
 800acd2:	60b9      	str	r1, [r7, #8]
 800acd4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	68ba      	ldr	r2, [r7, #8]
 800acda:	2100      	movs	r1, #0
 800acdc:	68f8      	ldr	r0, [r7, #12]
 800acde:	f000 fcda 	bl	800b696 <USBD_LL_Transmit>

  return USBD_OK;
 800ace2:	2300      	movs	r3, #0
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3710      	adds	r7, #16
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b084      	sub	sp, #16
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	60f8      	str	r0, [r7, #12]
 800acf4:	60b9      	str	r1, [r7, #8]
 800acf6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	2203      	movs	r2, #3
 800acfc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	687a      	ldr	r2, [r7, #4]
 800ad0c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	68ba      	ldr	r2, [r7, #8]
 800ad14:	2100      	movs	r1, #0
 800ad16:	68f8      	ldr	r0, [r7, #12]
 800ad18:	f000 fcde 	bl	800b6d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad1c:	2300      	movs	r3, #0
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3710      	adds	r7, #16
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}

0800ad26 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ad26:	b580      	push	{r7, lr}
 800ad28:	b084      	sub	sp, #16
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	60f8      	str	r0, [r7, #12]
 800ad2e:	60b9      	str	r1, [r7, #8]
 800ad30:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	68ba      	ldr	r2, [r7, #8]
 800ad36:	2100      	movs	r1, #0
 800ad38:	68f8      	ldr	r0, [r7, #12]
 800ad3a:	f000 fccd 	bl	800b6d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad3e:	2300      	movs	r3, #0
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3710      	adds	r7, #16
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}

0800ad48 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b082      	sub	sp, #8
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2204      	movs	r2, #4
 800ad54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ad58:	2300      	movs	r3, #0
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	2100      	movs	r1, #0
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 fc99 	bl	800b696 <USBD_LL_Transmit>

  return USBD_OK;
 800ad64:	2300      	movs	r3, #0
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3708      	adds	r7, #8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}

0800ad6e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ad6e:	b580      	push	{r7, lr}
 800ad70:	b082      	sub	sp, #8
 800ad72:	af00      	add	r7, sp, #0
 800ad74:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2205      	movs	r2, #5
 800ad7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad7e:	2300      	movs	r3, #0
 800ad80:	2200      	movs	r2, #0
 800ad82:	2100      	movs	r1, #0
 800ad84:	6878      	ldr	r0, [r7, #4]
 800ad86:	f000 fca7 	bl	800b6d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad8a:	2300      	movs	r3, #0
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3708      	adds	r7, #8
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ad98:	2200      	movs	r2, #0
 800ad9a:	4912      	ldr	r1, [pc, #72]	@ (800ade4 <MX_USB_DEVICE_Init+0x50>)
 800ad9c:	4812      	ldr	r0, [pc, #72]	@ (800ade8 <MX_USB_DEVICE_Init+0x54>)
 800ad9e:	f7fe fcf7 	bl	8009790 <USBD_Init>
 800ada2:	4603      	mov	r3, r0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d001      	beq.n	800adac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ada8:	f7f8 fe52 	bl	8003a50 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800adac:	490f      	ldr	r1, [pc, #60]	@ (800adec <MX_USB_DEVICE_Init+0x58>)
 800adae:	480e      	ldr	r0, [pc, #56]	@ (800ade8 <MX_USB_DEVICE_Init+0x54>)
 800adb0:	f7fe fd1e 	bl	80097f0 <USBD_RegisterClass>
 800adb4:	4603      	mov	r3, r0
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d001      	beq.n	800adbe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800adba:	f7f8 fe49 	bl	8003a50 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800adbe:	490c      	ldr	r1, [pc, #48]	@ (800adf0 <MX_USB_DEVICE_Init+0x5c>)
 800adc0:	4809      	ldr	r0, [pc, #36]	@ (800ade8 <MX_USB_DEVICE_Init+0x54>)
 800adc2:	f7fe fc15 	bl	80095f0 <USBD_CDC_RegisterInterface>
 800adc6:	4603      	mov	r3, r0
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d001      	beq.n	800add0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800adcc:	f7f8 fe40 	bl	8003a50 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800add0:	4805      	ldr	r0, [pc, #20]	@ (800ade8 <MX_USB_DEVICE_Init+0x54>)
 800add2:	f7fe fd43 	bl	800985c <USBD_Start>
 800add6:	4603      	mov	r3, r0
 800add8:	2b00      	cmp	r3, #0
 800adda:	d001      	beq.n	800ade0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800addc:	f7f8 fe38 	bl	8003a50 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ade0:	bf00      	nop
 800ade2:	bd80      	pop	{r7, pc}
 800ade4:	200000ac 	.word	0x200000ac
 800ade8:	200004d8 	.word	0x200004d8
 800adec:	20000018 	.word	0x20000018
 800adf0:	20000098 	.word	0x20000098

0800adf4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800adf8:	2200      	movs	r2, #0
 800adfa:	4905      	ldr	r1, [pc, #20]	@ (800ae10 <CDC_Init_FS+0x1c>)
 800adfc:	4805      	ldr	r0, [pc, #20]	@ (800ae14 <CDC_Init_FS+0x20>)
 800adfe:	f7fe fc11 	bl	8009624 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ae02:	4905      	ldr	r1, [pc, #20]	@ (800ae18 <CDC_Init_FS+0x24>)
 800ae04:	4803      	ldr	r0, [pc, #12]	@ (800ae14 <CDC_Init_FS+0x20>)
 800ae06:	f7fe fc2f 	bl	8009668 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ae0a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	bd80      	pop	{r7, pc}
 800ae10:	20000fb4 	.word	0x20000fb4
 800ae14:	200004d8 	.word	0x200004d8
 800ae18:	200007b4 	.word	0x200007b4

0800ae1c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ae20:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr

0800ae2c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b083      	sub	sp, #12
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	4603      	mov	r3, r0
 800ae34:	6039      	str	r1, [r7, #0]
 800ae36:	71fb      	strb	r3, [r7, #7]
 800ae38:	4613      	mov	r3, r2
 800ae3a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ae3c:	79fb      	ldrb	r3, [r7, #7]
 800ae3e:	2b23      	cmp	r3, #35	@ 0x23
 800ae40:	d84a      	bhi.n	800aed8 <CDC_Control_FS+0xac>
 800ae42:	a201      	add	r2, pc, #4	@ (adr r2, 800ae48 <CDC_Control_FS+0x1c>)
 800ae44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae48:	0800aed9 	.word	0x0800aed9
 800ae4c:	0800aed9 	.word	0x0800aed9
 800ae50:	0800aed9 	.word	0x0800aed9
 800ae54:	0800aed9 	.word	0x0800aed9
 800ae58:	0800aed9 	.word	0x0800aed9
 800ae5c:	0800aed9 	.word	0x0800aed9
 800ae60:	0800aed9 	.word	0x0800aed9
 800ae64:	0800aed9 	.word	0x0800aed9
 800ae68:	0800aed9 	.word	0x0800aed9
 800ae6c:	0800aed9 	.word	0x0800aed9
 800ae70:	0800aed9 	.word	0x0800aed9
 800ae74:	0800aed9 	.word	0x0800aed9
 800ae78:	0800aed9 	.word	0x0800aed9
 800ae7c:	0800aed9 	.word	0x0800aed9
 800ae80:	0800aed9 	.word	0x0800aed9
 800ae84:	0800aed9 	.word	0x0800aed9
 800ae88:	0800aed9 	.word	0x0800aed9
 800ae8c:	0800aed9 	.word	0x0800aed9
 800ae90:	0800aed9 	.word	0x0800aed9
 800ae94:	0800aed9 	.word	0x0800aed9
 800ae98:	0800aed9 	.word	0x0800aed9
 800ae9c:	0800aed9 	.word	0x0800aed9
 800aea0:	0800aed9 	.word	0x0800aed9
 800aea4:	0800aed9 	.word	0x0800aed9
 800aea8:	0800aed9 	.word	0x0800aed9
 800aeac:	0800aed9 	.word	0x0800aed9
 800aeb0:	0800aed9 	.word	0x0800aed9
 800aeb4:	0800aed9 	.word	0x0800aed9
 800aeb8:	0800aed9 	.word	0x0800aed9
 800aebc:	0800aed9 	.word	0x0800aed9
 800aec0:	0800aed9 	.word	0x0800aed9
 800aec4:	0800aed9 	.word	0x0800aed9
 800aec8:	0800aed9 	.word	0x0800aed9
 800aecc:	0800aed9 	.word	0x0800aed9
 800aed0:	0800aed9 	.word	0x0800aed9
 800aed4:	0800aed9 	.word	0x0800aed9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800aed8:	bf00      	nop
  }

  return (USBD_OK);
 800aeda:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aedc:	4618      	mov	r0, r3
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800aef2:	6879      	ldr	r1, [r7, #4]
 800aef4:	4805      	ldr	r0, [pc, #20]	@ (800af0c <CDC_Receive_FS+0x24>)
 800aef6:	f7fe fbb7 	bl	8009668 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800aefa:	4804      	ldr	r0, [pc, #16]	@ (800af0c <CDC_Receive_FS+0x24>)
 800aefc:	f7fe fc12 	bl	8009724 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800af00:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800af02:	4618      	mov	r0, r3
 800af04:	3708      	adds	r7, #8
 800af06:	46bd      	mov	sp, r7
 800af08:	bd80      	pop	{r7, pc}
 800af0a:	bf00      	nop
 800af0c:	200004d8 	.word	0x200004d8

0800af10 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b084      	sub	sp, #16
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
 800af18:	460b      	mov	r3, r1
 800af1a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800af1c:	2300      	movs	r3, #0
 800af1e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800af20:	4b0d      	ldr	r3, [pc, #52]	@ (800af58 <CDC_Transmit_FS+0x48>)
 800af22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800af26:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d001      	beq.n	800af36 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800af32:	2301      	movs	r3, #1
 800af34:	e00b      	b.n	800af4e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800af36:	887b      	ldrh	r3, [r7, #2]
 800af38:	461a      	mov	r2, r3
 800af3a:	6879      	ldr	r1, [r7, #4]
 800af3c:	4806      	ldr	r0, [pc, #24]	@ (800af58 <CDC_Transmit_FS+0x48>)
 800af3e:	f7fe fb71 	bl	8009624 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800af42:	4805      	ldr	r0, [pc, #20]	@ (800af58 <CDC_Transmit_FS+0x48>)
 800af44:	f7fe fbae 	bl	80096a4 <USBD_CDC_TransmitPacket>
 800af48:	4603      	mov	r3, r0
 800af4a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800af4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af4e:	4618      	mov	r0, r3
 800af50:	3710      	adds	r7, #16
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}
 800af56:	bf00      	nop
 800af58:	200004d8 	.word	0x200004d8

0800af5c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800af5c:	b480      	push	{r7}
 800af5e:	b087      	sub	sp, #28
 800af60:	af00      	add	r7, sp, #0
 800af62:	60f8      	str	r0, [r7, #12]
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	4613      	mov	r3, r2
 800af68:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800af6a:	2300      	movs	r3, #0
 800af6c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800af6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800af72:	4618      	mov	r0, r3
 800af74:	371c      	adds	r7, #28
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr
	...

0800af80 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af80:	b480      	push	{r7}
 800af82:	b083      	sub	sp, #12
 800af84:	af00      	add	r7, sp, #0
 800af86:	4603      	mov	r3, r0
 800af88:	6039      	str	r1, [r7, #0]
 800af8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	2212      	movs	r2, #18
 800af90:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800af92:	4b03      	ldr	r3, [pc, #12]	@ (800afa0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800af94:	4618      	mov	r0, r3
 800af96:	370c      	adds	r7, #12
 800af98:	46bd      	mov	sp, r7
 800af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9e:	4770      	bx	lr
 800afa0:	200000c8 	.word	0x200000c8

0800afa4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b083      	sub	sp, #12
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	4603      	mov	r3, r0
 800afac:	6039      	str	r1, [r7, #0]
 800afae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	2204      	movs	r2, #4
 800afb4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800afb6:	4b03      	ldr	r3, [pc, #12]	@ (800afc4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800afb8:	4618      	mov	r0, r3
 800afba:	370c      	adds	r7, #12
 800afbc:	46bd      	mov	sp, r7
 800afbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc2:	4770      	bx	lr
 800afc4:	200000dc 	.word	0x200000dc

0800afc8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0
 800afce:	4603      	mov	r3, r0
 800afd0:	6039      	str	r1, [r7, #0]
 800afd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800afd4:	79fb      	ldrb	r3, [r7, #7]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d105      	bne.n	800afe6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800afda:	683a      	ldr	r2, [r7, #0]
 800afdc:	4907      	ldr	r1, [pc, #28]	@ (800affc <USBD_FS_ProductStrDescriptor+0x34>)
 800afde:	4808      	ldr	r0, [pc, #32]	@ (800b000 <USBD_FS_ProductStrDescriptor+0x38>)
 800afe0:	f7ff fdec 	bl	800abbc <USBD_GetString>
 800afe4:	e004      	b.n	800aff0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800afe6:	683a      	ldr	r2, [r7, #0]
 800afe8:	4904      	ldr	r1, [pc, #16]	@ (800affc <USBD_FS_ProductStrDescriptor+0x34>)
 800afea:	4805      	ldr	r0, [pc, #20]	@ (800b000 <USBD_FS_ProductStrDescriptor+0x38>)
 800afec:	f7ff fde6 	bl	800abbc <USBD_GetString>
  }
  return USBD_StrDesc;
 800aff0:	4b02      	ldr	r3, [pc, #8]	@ (800affc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3708      	adds	r7, #8
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	200017b4 	.word	0x200017b4
 800b000:	0800e0e0 	.word	0x0800e0e0

0800b004 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b082      	sub	sp, #8
 800b008:	af00      	add	r7, sp, #0
 800b00a:	4603      	mov	r3, r0
 800b00c:	6039      	str	r1, [r7, #0]
 800b00e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b010:	683a      	ldr	r2, [r7, #0]
 800b012:	4904      	ldr	r1, [pc, #16]	@ (800b024 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b014:	4804      	ldr	r0, [pc, #16]	@ (800b028 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b016:	f7ff fdd1 	bl	800abbc <USBD_GetString>
  return USBD_StrDesc;
 800b01a:	4b02      	ldr	r3, [pc, #8]	@ (800b024 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3708      	adds	r7, #8
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}
 800b024:	200017b4 	.word	0x200017b4
 800b028:	0800e0f8 	.word	0x0800e0f8

0800b02c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b082      	sub	sp, #8
 800b030:	af00      	add	r7, sp, #0
 800b032:	4603      	mov	r3, r0
 800b034:	6039      	str	r1, [r7, #0]
 800b036:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	221a      	movs	r2, #26
 800b03c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b03e:	f000 f843 	bl	800b0c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b042:	4b02      	ldr	r3, [pc, #8]	@ (800b04c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b044:	4618      	mov	r0, r3
 800b046:	3708      	adds	r7, #8
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}
 800b04c:	200000e0 	.word	0x200000e0

0800b050 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b082      	sub	sp, #8
 800b054:	af00      	add	r7, sp, #0
 800b056:	4603      	mov	r3, r0
 800b058:	6039      	str	r1, [r7, #0]
 800b05a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b05c:	79fb      	ldrb	r3, [r7, #7]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d105      	bne.n	800b06e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b062:	683a      	ldr	r2, [r7, #0]
 800b064:	4907      	ldr	r1, [pc, #28]	@ (800b084 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b066:	4808      	ldr	r0, [pc, #32]	@ (800b088 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b068:	f7ff fda8 	bl	800abbc <USBD_GetString>
 800b06c:	e004      	b.n	800b078 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b06e:	683a      	ldr	r2, [r7, #0]
 800b070:	4904      	ldr	r1, [pc, #16]	@ (800b084 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b072:	4805      	ldr	r0, [pc, #20]	@ (800b088 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b074:	f7ff fda2 	bl	800abbc <USBD_GetString>
  }
  return USBD_StrDesc;
 800b078:	4b02      	ldr	r3, [pc, #8]	@ (800b084 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3708      	adds	r7, #8
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	200017b4 	.word	0x200017b4
 800b088:	0800e10c 	.word	0x0800e10c

0800b08c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b082      	sub	sp, #8
 800b090:	af00      	add	r7, sp, #0
 800b092:	4603      	mov	r3, r0
 800b094:	6039      	str	r1, [r7, #0]
 800b096:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b098:	79fb      	ldrb	r3, [r7, #7]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d105      	bne.n	800b0aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b09e:	683a      	ldr	r2, [r7, #0]
 800b0a0:	4907      	ldr	r1, [pc, #28]	@ (800b0c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b0a2:	4808      	ldr	r0, [pc, #32]	@ (800b0c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b0a4:	f7ff fd8a 	bl	800abbc <USBD_GetString>
 800b0a8:	e004      	b.n	800b0b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b0aa:	683a      	ldr	r2, [r7, #0]
 800b0ac:	4904      	ldr	r1, [pc, #16]	@ (800b0c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b0ae:	4805      	ldr	r0, [pc, #20]	@ (800b0c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b0b0:	f7ff fd84 	bl	800abbc <USBD_GetString>
  }
  return USBD_StrDesc;
 800b0b4:	4b02      	ldr	r3, [pc, #8]	@ (800b0c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3708      	adds	r7, #8
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}
 800b0be:	bf00      	nop
 800b0c0:	200017b4 	.word	0x200017b4
 800b0c4:	0800e118 	.word	0x0800e118

0800b0c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b084      	sub	sp, #16
 800b0cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b0ce:	4b0f      	ldr	r3, [pc, #60]	@ (800b10c <Get_SerialNum+0x44>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b0d4:	4b0e      	ldr	r3, [pc, #56]	@ (800b110 <Get_SerialNum+0x48>)
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b0da:	4b0e      	ldr	r3, [pc, #56]	@ (800b114 <Get_SerialNum+0x4c>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b0e0:	68fa      	ldr	r2, [r7, #12]
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	4413      	add	r3, r2
 800b0e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d009      	beq.n	800b102 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b0ee:	2208      	movs	r2, #8
 800b0f0:	4909      	ldr	r1, [pc, #36]	@ (800b118 <Get_SerialNum+0x50>)
 800b0f2:	68f8      	ldr	r0, [r7, #12]
 800b0f4:	f000 f814 	bl	800b120 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b0f8:	2204      	movs	r2, #4
 800b0fa:	4908      	ldr	r1, [pc, #32]	@ (800b11c <Get_SerialNum+0x54>)
 800b0fc:	68b8      	ldr	r0, [r7, #8]
 800b0fe:	f000 f80f 	bl	800b120 <IntToUnicode>
  }
}
 800b102:	bf00      	nop
 800b104:	3710      	adds	r7, #16
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}
 800b10a:	bf00      	nop
 800b10c:	1fff7a10 	.word	0x1fff7a10
 800b110:	1fff7a14 	.word	0x1fff7a14
 800b114:	1fff7a18 	.word	0x1fff7a18
 800b118:	200000e2 	.word	0x200000e2
 800b11c:	200000f2 	.word	0x200000f2

0800b120 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b120:	b480      	push	{r7}
 800b122:	b087      	sub	sp, #28
 800b124:	af00      	add	r7, sp, #0
 800b126:	60f8      	str	r0, [r7, #12]
 800b128:	60b9      	str	r1, [r7, #8]
 800b12a:	4613      	mov	r3, r2
 800b12c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b12e:	2300      	movs	r3, #0
 800b130:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b132:	2300      	movs	r3, #0
 800b134:	75fb      	strb	r3, [r7, #23]
 800b136:	e027      	b.n	800b188 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	0f1b      	lsrs	r3, r3, #28
 800b13c:	2b09      	cmp	r3, #9
 800b13e:	d80b      	bhi.n	800b158 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	0f1b      	lsrs	r3, r3, #28
 800b144:	b2da      	uxtb	r2, r3
 800b146:	7dfb      	ldrb	r3, [r7, #23]
 800b148:	005b      	lsls	r3, r3, #1
 800b14a:	4619      	mov	r1, r3
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	440b      	add	r3, r1
 800b150:	3230      	adds	r2, #48	@ 0x30
 800b152:	b2d2      	uxtb	r2, r2
 800b154:	701a      	strb	r2, [r3, #0]
 800b156:	e00a      	b.n	800b16e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	0f1b      	lsrs	r3, r3, #28
 800b15c:	b2da      	uxtb	r2, r3
 800b15e:	7dfb      	ldrb	r3, [r7, #23]
 800b160:	005b      	lsls	r3, r3, #1
 800b162:	4619      	mov	r1, r3
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	440b      	add	r3, r1
 800b168:	3237      	adds	r2, #55	@ 0x37
 800b16a:	b2d2      	uxtb	r2, r2
 800b16c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	011b      	lsls	r3, r3, #4
 800b172:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b174:	7dfb      	ldrb	r3, [r7, #23]
 800b176:	005b      	lsls	r3, r3, #1
 800b178:	3301      	adds	r3, #1
 800b17a:	68ba      	ldr	r2, [r7, #8]
 800b17c:	4413      	add	r3, r2
 800b17e:	2200      	movs	r2, #0
 800b180:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b182:	7dfb      	ldrb	r3, [r7, #23]
 800b184:	3301      	adds	r3, #1
 800b186:	75fb      	strb	r3, [r7, #23]
 800b188:	7dfa      	ldrb	r2, [r7, #23]
 800b18a:	79fb      	ldrb	r3, [r7, #7]
 800b18c:	429a      	cmp	r2, r3
 800b18e:	d3d3      	bcc.n	800b138 <IntToUnicode+0x18>
  }
}
 800b190:	bf00      	nop
 800b192:	bf00      	nop
 800b194:	371c      	adds	r7, #28
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr
	...

0800b1a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b08a      	sub	sp, #40	@ 0x28
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1a8:	f107 0314 	add.w	r3, r7, #20
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	601a      	str	r2, [r3, #0]
 800b1b0:	605a      	str	r2, [r3, #4]
 800b1b2:	609a      	str	r2, [r3, #8]
 800b1b4:	60da      	str	r2, [r3, #12]
 800b1b6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b1c0:	d13a      	bne.n	800b238 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	613b      	str	r3, [r7, #16]
 800b1c6:	4b1e      	ldr	r3, [pc, #120]	@ (800b240 <HAL_PCD_MspInit+0xa0>)
 800b1c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1ca:	4a1d      	ldr	r2, [pc, #116]	@ (800b240 <HAL_PCD_MspInit+0xa0>)
 800b1cc:	f043 0301 	orr.w	r3, r3, #1
 800b1d0:	6313      	str	r3, [r2, #48]	@ 0x30
 800b1d2:	4b1b      	ldr	r3, [pc, #108]	@ (800b240 <HAL_PCD_MspInit+0xa0>)
 800b1d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1d6:	f003 0301 	and.w	r3, r3, #1
 800b1da:	613b      	str	r3, [r7, #16]
 800b1dc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b1de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b1e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b1e4:	2302      	movs	r3, #2
 800b1e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b1ec:	2303      	movs	r3, #3
 800b1ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b1f0:	230a      	movs	r3, #10
 800b1f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b1f4:	f107 0314 	add.w	r3, r7, #20
 800b1f8:	4619      	mov	r1, r3
 800b1fa:	4812      	ldr	r0, [pc, #72]	@ (800b244 <HAL_PCD_MspInit+0xa4>)
 800b1fc:	f7f8 ffe4 	bl	80041c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b200:	4b0f      	ldr	r3, [pc, #60]	@ (800b240 <HAL_PCD_MspInit+0xa0>)
 800b202:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b204:	4a0e      	ldr	r2, [pc, #56]	@ (800b240 <HAL_PCD_MspInit+0xa0>)
 800b206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b20a:	6353      	str	r3, [r2, #52]	@ 0x34
 800b20c:	2300      	movs	r3, #0
 800b20e:	60fb      	str	r3, [r7, #12]
 800b210:	4b0b      	ldr	r3, [pc, #44]	@ (800b240 <HAL_PCD_MspInit+0xa0>)
 800b212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b214:	4a0a      	ldr	r2, [pc, #40]	@ (800b240 <HAL_PCD_MspInit+0xa0>)
 800b216:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b21a:	6453      	str	r3, [r2, #68]	@ 0x44
 800b21c:	4b08      	ldr	r3, [pc, #32]	@ (800b240 <HAL_PCD_MspInit+0xa0>)
 800b21e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b224:	60fb      	str	r3, [r7, #12]
 800b226:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b228:	2200      	movs	r2, #0
 800b22a:	2100      	movs	r1, #0
 800b22c:	2043      	movs	r0, #67	@ 0x43
 800b22e:	f7f8 ff94 	bl	800415a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b232:	2043      	movs	r0, #67	@ 0x43
 800b234:	f7f8 ffad 	bl	8004192 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b238:	bf00      	nop
 800b23a:	3728      	adds	r7, #40	@ 0x28
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}
 800b240:	40023800 	.word	0x40023800
 800b244:	40020000 	.word	0x40020000

0800b248 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b082      	sub	sp, #8
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b25c:	4619      	mov	r1, r3
 800b25e:	4610      	mov	r0, r2
 800b260:	f7fe fb49 	bl	80098f6 <USBD_LL_SetupStage>
}
 800b264:	bf00      	nop
 800b266:	3708      	adds	r7, #8
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}

0800b26c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b082      	sub	sp, #8
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	460b      	mov	r3, r1
 800b276:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b27e:	78fa      	ldrb	r2, [r7, #3]
 800b280:	6879      	ldr	r1, [r7, #4]
 800b282:	4613      	mov	r3, r2
 800b284:	00db      	lsls	r3, r3, #3
 800b286:	4413      	add	r3, r2
 800b288:	009b      	lsls	r3, r3, #2
 800b28a:	440b      	add	r3, r1
 800b28c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b290:	681a      	ldr	r2, [r3, #0]
 800b292:	78fb      	ldrb	r3, [r7, #3]
 800b294:	4619      	mov	r1, r3
 800b296:	f7fe fb83 	bl	80099a0 <USBD_LL_DataOutStage>
}
 800b29a:	bf00      	nop
 800b29c:	3708      	adds	r7, #8
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}

0800b2a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b082      	sub	sp, #8
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
 800b2aa:	460b      	mov	r3, r1
 800b2ac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b2b4:	78fa      	ldrb	r2, [r7, #3]
 800b2b6:	6879      	ldr	r1, [r7, #4]
 800b2b8:	4613      	mov	r3, r2
 800b2ba:	00db      	lsls	r3, r3, #3
 800b2bc:	4413      	add	r3, r2
 800b2be:	009b      	lsls	r3, r3, #2
 800b2c0:	440b      	add	r3, r1
 800b2c2:	3320      	adds	r3, #32
 800b2c4:	681a      	ldr	r2, [r3, #0]
 800b2c6:	78fb      	ldrb	r3, [r7, #3]
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	f7fe fc1c 	bl	8009b06 <USBD_LL_DataInStage>
}
 800b2ce:	bf00      	nop
 800b2d0:	3708      	adds	r7, #8
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b082      	sub	sp, #8
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f7fe fd56 	bl	8009d96 <USBD_LL_SOF>
}
 800b2ea:	bf00      	nop
 800b2ec:	3708      	adds	r7, #8
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}

0800b2f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2f2:	b580      	push	{r7, lr}
 800b2f4:	b084      	sub	sp, #16
 800b2f6:	af00      	add	r7, sp, #0
 800b2f8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	79db      	ldrb	r3, [r3, #7]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d102      	bne.n	800b30c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b306:	2300      	movs	r3, #0
 800b308:	73fb      	strb	r3, [r7, #15]
 800b30a:	e008      	b.n	800b31e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	79db      	ldrb	r3, [r3, #7]
 800b310:	2b02      	cmp	r3, #2
 800b312:	d102      	bne.n	800b31a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b314:	2301      	movs	r3, #1
 800b316:	73fb      	strb	r3, [r7, #15]
 800b318:	e001      	b.n	800b31e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b31a:	f7f8 fb99 	bl	8003a50 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b324:	7bfa      	ldrb	r2, [r7, #15]
 800b326:	4611      	mov	r1, r2
 800b328:	4618      	mov	r0, r3
 800b32a:	f7fe fcf0 	bl	8009d0e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b334:	4618      	mov	r0, r3
 800b336:	f7fe fc98 	bl	8009c6a <USBD_LL_Reset>
}
 800b33a:	bf00      	nop
 800b33c:	3710      	adds	r7, #16
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}
	...

0800b344 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b082      	sub	sp, #8
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b352:	4618      	mov	r0, r3
 800b354:	f7fe fceb 	bl	8009d2e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	687a      	ldr	r2, [r7, #4]
 800b364:	6812      	ldr	r2, [r2, #0]
 800b366:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b36a:	f043 0301 	orr.w	r3, r3, #1
 800b36e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	7adb      	ldrb	r3, [r3, #11]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d005      	beq.n	800b384 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b378:	4b04      	ldr	r3, [pc, #16]	@ (800b38c <HAL_PCD_SuspendCallback+0x48>)
 800b37a:	691b      	ldr	r3, [r3, #16]
 800b37c:	4a03      	ldr	r2, [pc, #12]	@ (800b38c <HAL_PCD_SuspendCallback+0x48>)
 800b37e:	f043 0306 	orr.w	r3, r3, #6
 800b382:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b384:	bf00      	nop
 800b386:	3708      	adds	r7, #8
 800b388:	46bd      	mov	sp, r7
 800b38a:	bd80      	pop	{r7, pc}
 800b38c:	e000ed00 	.word	0xe000ed00

0800b390 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f7fe fce1 	bl	8009d66 <USBD_LL_Resume>
}
 800b3a4:	bf00      	nop
 800b3a6:	3708      	adds	r7, #8
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}

0800b3ac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b082      	sub	sp, #8
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
 800b3b4:	460b      	mov	r3, r1
 800b3b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b3be:	78fa      	ldrb	r2, [r7, #3]
 800b3c0:	4611      	mov	r1, r2
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f7fe fd39 	bl	8009e3a <USBD_LL_IsoOUTIncomplete>
}
 800b3c8:	bf00      	nop
 800b3ca:	3708      	adds	r7, #8
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b082      	sub	sp, #8
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	460b      	mov	r3, r1
 800b3da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b3e2:	78fa      	ldrb	r2, [r7, #3]
 800b3e4:	4611      	mov	r1, r2
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f7fe fcf5 	bl	8009dd6 <USBD_LL_IsoINIncomplete>
}
 800b3ec:	bf00      	nop
 800b3ee:	3708      	adds	r7, #8
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b082      	sub	sp, #8
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b402:	4618      	mov	r0, r3
 800b404:	f7fe fd4b 	bl	8009e9e <USBD_LL_DevConnected>
}
 800b408:	bf00      	nop
 800b40a:	3708      	adds	r7, #8
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}

0800b410 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b082      	sub	sp, #8
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b41e:	4618      	mov	r0, r3
 800b420:	f7fe fd48 	bl	8009eb4 <USBD_LL_DevDisconnected>
}
 800b424:	bf00      	nop
 800b426:	3708      	adds	r7, #8
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b082      	sub	sp, #8
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	781b      	ldrb	r3, [r3, #0]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d13c      	bne.n	800b4b6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b43c:	4a20      	ldr	r2, [pc, #128]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	4a1e      	ldr	r2, [pc, #120]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b448:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b44c:	4b1c      	ldr	r3, [pc, #112]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b44e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b452:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b454:	4b1a      	ldr	r3, [pc, #104]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b456:	2204      	movs	r2, #4
 800b458:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b45a:	4b19      	ldr	r3, [pc, #100]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b45c:	2202      	movs	r2, #2
 800b45e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b460:	4b17      	ldr	r3, [pc, #92]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b462:	2200      	movs	r2, #0
 800b464:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b466:	4b16      	ldr	r3, [pc, #88]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b468:	2202      	movs	r2, #2
 800b46a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b46c:	4b14      	ldr	r3, [pc, #80]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b46e:	2200      	movs	r2, #0
 800b470:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b472:	4b13      	ldr	r3, [pc, #76]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b474:	2200      	movs	r2, #0
 800b476:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b478:	4b11      	ldr	r3, [pc, #68]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b47a:	2200      	movs	r2, #0
 800b47c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b47e:	4b10      	ldr	r3, [pc, #64]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b480:	2200      	movs	r2, #0
 800b482:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b484:	4b0e      	ldr	r3, [pc, #56]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b486:	2200      	movs	r2, #0
 800b488:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b48a:	480d      	ldr	r0, [pc, #52]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b48c:	f7f9 f838 	bl	8004500 <HAL_PCD_Init>
 800b490:	4603      	mov	r3, r0
 800b492:	2b00      	cmp	r3, #0
 800b494:	d001      	beq.n	800b49a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b496:	f7f8 fadb 	bl	8003a50 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b49a:	2180      	movs	r1, #128	@ 0x80
 800b49c:	4808      	ldr	r0, [pc, #32]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b49e:	f7fa fa64 	bl	800596a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b4a2:	2240      	movs	r2, #64	@ 0x40
 800b4a4:	2100      	movs	r1, #0
 800b4a6:	4806      	ldr	r0, [pc, #24]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b4a8:	f7fa fa18 	bl	80058dc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b4ac:	2280      	movs	r2, #128	@ 0x80
 800b4ae:	2101      	movs	r1, #1
 800b4b0:	4803      	ldr	r0, [pc, #12]	@ (800b4c0 <USBD_LL_Init+0x94>)
 800b4b2:	f7fa fa13 	bl	80058dc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b4b6:	2300      	movs	r3, #0
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	3708      	adds	r7, #8
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}
 800b4c0:	200019b4 	.word	0x200019b4

0800b4c4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b084      	sub	sp, #16
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f7f9 f91f 	bl	800471e <HAL_PCD_Start>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4e4:	7bfb      	ldrb	r3, [r7, #15]
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	f000 f942 	bl	800b770 <USBD_Get_USB_Status>
 800b4ec:	4603      	mov	r3, r0
 800b4ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3710      	adds	r7, #16
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b4fa:	b580      	push	{r7, lr}
 800b4fc:	b084      	sub	sp, #16
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	6078      	str	r0, [r7, #4]
 800b502:	4608      	mov	r0, r1
 800b504:	4611      	mov	r1, r2
 800b506:	461a      	mov	r2, r3
 800b508:	4603      	mov	r3, r0
 800b50a:	70fb      	strb	r3, [r7, #3]
 800b50c:	460b      	mov	r3, r1
 800b50e:	70bb      	strb	r3, [r7, #2]
 800b510:	4613      	mov	r3, r2
 800b512:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b514:	2300      	movs	r3, #0
 800b516:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b518:	2300      	movs	r3, #0
 800b51a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b522:	78bb      	ldrb	r3, [r7, #2]
 800b524:	883a      	ldrh	r2, [r7, #0]
 800b526:	78f9      	ldrb	r1, [r7, #3]
 800b528:	f7f9 fdf3 	bl	8005112 <HAL_PCD_EP_Open>
 800b52c:	4603      	mov	r3, r0
 800b52e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b530:	7bfb      	ldrb	r3, [r7, #15]
 800b532:	4618      	mov	r0, r3
 800b534:	f000 f91c 	bl	800b770 <USBD_Get_USB_Status>
 800b538:	4603      	mov	r3, r0
 800b53a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b53c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b53e:	4618      	mov	r0, r3
 800b540:	3710      	adds	r7, #16
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}

0800b546 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b546:	b580      	push	{r7, lr}
 800b548:	b084      	sub	sp, #16
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	6078      	str	r0, [r7, #4]
 800b54e:	460b      	mov	r3, r1
 800b550:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b552:	2300      	movs	r3, #0
 800b554:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b556:	2300      	movs	r3, #0
 800b558:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b560:	78fa      	ldrb	r2, [r7, #3]
 800b562:	4611      	mov	r1, r2
 800b564:	4618      	mov	r0, r3
 800b566:	f7f9 fe3e 	bl	80051e6 <HAL_PCD_EP_Close>
 800b56a:	4603      	mov	r3, r0
 800b56c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b56e:	7bfb      	ldrb	r3, [r7, #15]
 800b570:	4618      	mov	r0, r3
 800b572:	f000 f8fd 	bl	800b770 <USBD_Get_USB_Status>
 800b576:	4603      	mov	r3, r0
 800b578:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b57a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b57c:	4618      	mov	r0, r3
 800b57e:	3710      	adds	r7, #16
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}

0800b584 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b084      	sub	sp, #16
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
 800b58c:	460b      	mov	r3, r1
 800b58e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b590:	2300      	movs	r3, #0
 800b592:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b594:	2300      	movs	r3, #0
 800b596:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b59e:	78fa      	ldrb	r2, [r7, #3]
 800b5a0:	4611      	mov	r1, r2
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f7f9 fef6 	bl	8005394 <HAL_PCD_EP_SetStall>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5ac:	7bfb      	ldrb	r3, [r7, #15]
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f000 f8de 	bl	800b770 <USBD_Get_USB_Status>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3710      	adds	r7, #16
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}

0800b5c2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5c2:	b580      	push	{r7, lr}
 800b5c4:	b084      	sub	sp, #16
 800b5c6:	af00      	add	r7, sp, #0
 800b5c8:	6078      	str	r0, [r7, #4]
 800b5ca:	460b      	mov	r3, r1
 800b5cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b5dc:	78fa      	ldrb	r2, [r7, #3]
 800b5de:	4611      	mov	r1, r2
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f7f9 ff3a 	bl	800545a <HAL_PCD_EP_ClrStall>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5ea:	7bfb      	ldrb	r3, [r7, #15]
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f000 f8bf 	bl	800b770 <USBD_Get_USB_Status>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3710      	adds	r7, #16
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}

0800b600 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b600:	b480      	push	{r7}
 800b602:	b085      	sub	sp, #20
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
 800b608:	460b      	mov	r3, r1
 800b60a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b612:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b614:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	da0b      	bge.n	800b634 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b61c:	78fb      	ldrb	r3, [r7, #3]
 800b61e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b622:	68f9      	ldr	r1, [r7, #12]
 800b624:	4613      	mov	r3, r2
 800b626:	00db      	lsls	r3, r3, #3
 800b628:	4413      	add	r3, r2
 800b62a:	009b      	lsls	r3, r3, #2
 800b62c:	440b      	add	r3, r1
 800b62e:	3316      	adds	r3, #22
 800b630:	781b      	ldrb	r3, [r3, #0]
 800b632:	e00b      	b.n	800b64c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b634:	78fb      	ldrb	r3, [r7, #3]
 800b636:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b63a:	68f9      	ldr	r1, [r7, #12]
 800b63c:	4613      	mov	r3, r2
 800b63e:	00db      	lsls	r3, r3, #3
 800b640:	4413      	add	r3, r2
 800b642:	009b      	lsls	r3, r3, #2
 800b644:	440b      	add	r3, r1
 800b646:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b64a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3714      	adds	r7, #20
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr

0800b658 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b084      	sub	sp, #16
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
 800b660:	460b      	mov	r3, r1
 800b662:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b664:	2300      	movs	r3, #0
 800b666:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b668:	2300      	movs	r3, #0
 800b66a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b672:	78fa      	ldrb	r2, [r7, #3]
 800b674:	4611      	mov	r1, r2
 800b676:	4618      	mov	r0, r3
 800b678:	f7f9 fd27 	bl	80050ca <HAL_PCD_SetAddress>
 800b67c:	4603      	mov	r3, r0
 800b67e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b680:	7bfb      	ldrb	r3, [r7, #15]
 800b682:	4618      	mov	r0, r3
 800b684:	f000 f874 	bl	800b770 <USBD_Get_USB_Status>
 800b688:	4603      	mov	r3, r0
 800b68a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b68c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b68e:	4618      	mov	r0, r3
 800b690:	3710      	adds	r7, #16
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}

0800b696 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b696:	b580      	push	{r7, lr}
 800b698:	b086      	sub	sp, #24
 800b69a:	af00      	add	r7, sp, #0
 800b69c:	60f8      	str	r0, [r7, #12]
 800b69e:	607a      	str	r2, [r7, #4]
 800b6a0:	603b      	str	r3, [r7, #0]
 800b6a2:	460b      	mov	r3, r1
 800b6a4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b6b4:	7af9      	ldrb	r1, [r7, #11]
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	f7f9 fe31 	bl	8005320 <HAL_PCD_EP_Transmit>
 800b6be:	4603      	mov	r3, r0
 800b6c0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6c2:	7dfb      	ldrb	r3, [r7, #23]
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f000 f853 	bl	800b770 <USBD_Get_USB_Status>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b6ce:	7dbb      	ldrb	r3, [r7, #22]
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3718      	adds	r7, #24
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b086      	sub	sp, #24
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	60f8      	str	r0, [r7, #12]
 800b6e0:	607a      	str	r2, [r7, #4]
 800b6e2:	603b      	str	r3, [r7, #0]
 800b6e4:	460b      	mov	r3, r1
 800b6e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b6f6:	7af9      	ldrb	r1, [r7, #11]
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	687a      	ldr	r2, [r7, #4]
 800b6fc:	f7f9 fdbd 	bl	800527a <HAL_PCD_EP_Receive>
 800b700:	4603      	mov	r3, r0
 800b702:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b704:	7dfb      	ldrb	r3, [r7, #23]
 800b706:	4618      	mov	r0, r3
 800b708:	f000 f832 	bl	800b770 <USBD_Get_USB_Status>
 800b70c:	4603      	mov	r3, r0
 800b70e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b710:	7dbb      	ldrb	r3, [r7, #22]
}
 800b712:	4618      	mov	r0, r3
 800b714:	3718      	adds	r7, #24
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}

0800b71a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b71a:	b580      	push	{r7, lr}
 800b71c:	b082      	sub	sp, #8
 800b71e:	af00      	add	r7, sp, #0
 800b720:	6078      	str	r0, [r7, #4]
 800b722:	460b      	mov	r3, r1
 800b724:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b72c:	78fa      	ldrb	r2, [r7, #3]
 800b72e:	4611      	mov	r1, r2
 800b730:	4618      	mov	r0, r3
 800b732:	f7f9 fddd 	bl	80052f0 <HAL_PCD_EP_GetRxCount>
 800b736:	4603      	mov	r3, r0
}
 800b738:	4618      	mov	r0, r3
 800b73a:	3708      	adds	r7, #8
 800b73c:	46bd      	mov	sp, r7
 800b73e:	bd80      	pop	{r7, pc}

0800b740 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b740:	b480      	push	{r7}
 800b742:	b083      	sub	sp, #12
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b748:	4b03      	ldr	r3, [pc, #12]	@ (800b758 <USBD_static_malloc+0x18>)
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	370c      	adds	r7, #12
 800b74e:	46bd      	mov	sp, r7
 800b750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b754:	4770      	bx	lr
 800b756:	bf00      	nop
 800b758:	20001e98 	.word	0x20001e98

0800b75c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b75c:	b480      	push	{r7}
 800b75e:	b083      	sub	sp, #12
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]

}
 800b764:	bf00      	nop
 800b766:	370c      	adds	r7, #12
 800b768:	46bd      	mov	sp, r7
 800b76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76e:	4770      	bx	lr

0800b770 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b770:	b480      	push	{r7}
 800b772:	b085      	sub	sp, #20
 800b774:	af00      	add	r7, sp, #0
 800b776:	4603      	mov	r3, r0
 800b778:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b77a:	2300      	movs	r3, #0
 800b77c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b77e:	79fb      	ldrb	r3, [r7, #7]
 800b780:	2b03      	cmp	r3, #3
 800b782:	d817      	bhi.n	800b7b4 <USBD_Get_USB_Status+0x44>
 800b784:	a201      	add	r2, pc, #4	@ (adr r2, 800b78c <USBD_Get_USB_Status+0x1c>)
 800b786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b78a:	bf00      	nop
 800b78c:	0800b79d 	.word	0x0800b79d
 800b790:	0800b7a3 	.word	0x0800b7a3
 800b794:	0800b7a9 	.word	0x0800b7a9
 800b798:	0800b7af 	.word	0x0800b7af
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b79c:	2300      	movs	r3, #0
 800b79e:	73fb      	strb	r3, [r7, #15]
    break;
 800b7a0:	e00b      	b.n	800b7ba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b7a2:	2303      	movs	r3, #3
 800b7a4:	73fb      	strb	r3, [r7, #15]
    break;
 800b7a6:	e008      	b.n	800b7ba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	73fb      	strb	r3, [r7, #15]
    break;
 800b7ac:	e005      	b.n	800b7ba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b7ae:	2303      	movs	r3, #3
 800b7b0:	73fb      	strb	r3, [r7, #15]
    break;
 800b7b2:	e002      	b.n	800b7ba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b7b4:	2303      	movs	r3, #3
 800b7b6:	73fb      	strb	r3, [r7, #15]
    break;
 800b7b8:	bf00      	nop
  }
  return usb_status;
 800b7ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7bc:	4618      	mov	r0, r3
 800b7be:	3714      	adds	r7, #20
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c6:	4770      	bx	lr

0800b7c8 <__assert_func>:
 800b7c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7ca:	4614      	mov	r4, r2
 800b7cc:	461a      	mov	r2, r3
 800b7ce:	4b09      	ldr	r3, [pc, #36]	@ (800b7f4 <__assert_func+0x2c>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	4605      	mov	r5, r0
 800b7d4:	68d8      	ldr	r0, [r3, #12]
 800b7d6:	b14c      	cbz	r4, 800b7ec <__assert_func+0x24>
 800b7d8:	4b07      	ldr	r3, [pc, #28]	@ (800b7f8 <__assert_func+0x30>)
 800b7da:	9100      	str	r1, [sp, #0]
 800b7dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7e0:	4906      	ldr	r1, [pc, #24]	@ (800b7fc <__assert_func+0x34>)
 800b7e2:	462b      	mov	r3, r5
 800b7e4:	f000 fdbe 	bl	800c364 <fiprintf>
 800b7e8:	f000 febf 	bl	800c56a <abort>
 800b7ec:	4b04      	ldr	r3, [pc, #16]	@ (800b800 <__assert_func+0x38>)
 800b7ee:	461c      	mov	r4, r3
 800b7f0:	e7f3      	b.n	800b7da <__assert_func+0x12>
 800b7f2:	bf00      	nop
 800b7f4:	20000108 	.word	0x20000108
 800b7f8:	0800e19c 	.word	0x0800e19c
 800b7fc:	0800e1a9 	.word	0x0800e1a9
 800b800:	0800e1d7 	.word	0x0800e1d7

0800b804 <malloc>:
 800b804:	4b02      	ldr	r3, [pc, #8]	@ (800b810 <malloc+0xc>)
 800b806:	4601      	mov	r1, r0
 800b808:	6818      	ldr	r0, [r3, #0]
 800b80a:	f000 b825 	b.w	800b858 <_malloc_r>
 800b80e:	bf00      	nop
 800b810:	20000108 	.word	0x20000108

0800b814 <sbrk_aligned>:
 800b814:	b570      	push	{r4, r5, r6, lr}
 800b816:	4e0f      	ldr	r6, [pc, #60]	@ (800b854 <sbrk_aligned+0x40>)
 800b818:	460c      	mov	r4, r1
 800b81a:	6831      	ldr	r1, [r6, #0]
 800b81c:	4605      	mov	r5, r0
 800b81e:	b911      	cbnz	r1, 800b826 <sbrk_aligned+0x12>
 800b820:	f000 fe54 	bl	800c4cc <_sbrk_r>
 800b824:	6030      	str	r0, [r6, #0]
 800b826:	4621      	mov	r1, r4
 800b828:	4628      	mov	r0, r5
 800b82a:	f000 fe4f 	bl	800c4cc <_sbrk_r>
 800b82e:	1c43      	adds	r3, r0, #1
 800b830:	d103      	bne.n	800b83a <sbrk_aligned+0x26>
 800b832:	f04f 34ff 	mov.w	r4, #4294967295
 800b836:	4620      	mov	r0, r4
 800b838:	bd70      	pop	{r4, r5, r6, pc}
 800b83a:	1cc4      	adds	r4, r0, #3
 800b83c:	f024 0403 	bic.w	r4, r4, #3
 800b840:	42a0      	cmp	r0, r4
 800b842:	d0f8      	beq.n	800b836 <sbrk_aligned+0x22>
 800b844:	1a21      	subs	r1, r4, r0
 800b846:	4628      	mov	r0, r5
 800b848:	f000 fe40 	bl	800c4cc <_sbrk_r>
 800b84c:	3001      	adds	r0, #1
 800b84e:	d1f2      	bne.n	800b836 <sbrk_aligned+0x22>
 800b850:	e7ef      	b.n	800b832 <sbrk_aligned+0x1e>
 800b852:	bf00      	nop
 800b854:	200020b8 	.word	0x200020b8

0800b858 <_malloc_r>:
 800b858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b85c:	1ccd      	adds	r5, r1, #3
 800b85e:	f025 0503 	bic.w	r5, r5, #3
 800b862:	3508      	adds	r5, #8
 800b864:	2d0c      	cmp	r5, #12
 800b866:	bf38      	it	cc
 800b868:	250c      	movcc	r5, #12
 800b86a:	2d00      	cmp	r5, #0
 800b86c:	4606      	mov	r6, r0
 800b86e:	db01      	blt.n	800b874 <_malloc_r+0x1c>
 800b870:	42a9      	cmp	r1, r5
 800b872:	d904      	bls.n	800b87e <_malloc_r+0x26>
 800b874:	230c      	movs	r3, #12
 800b876:	6033      	str	r3, [r6, #0]
 800b878:	2000      	movs	r0, #0
 800b87a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b87e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b954 <_malloc_r+0xfc>
 800b882:	f000 f869 	bl	800b958 <__malloc_lock>
 800b886:	f8d8 3000 	ldr.w	r3, [r8]
 800b88a:	461c      	mov	r4, r3
 800b88c:	bb44      	cbnz	r4, 800b8e0 <_malloc_r+0x88>
 800b88e:	4629      	mov	r1, r5
 800b890:	4630      	mov	r0, r6
 800b892:	f7ff ffbf 	bl	800b814 <sbrk_aligned>
 800b896:	1c43      	adds	r3, r0, #1
 800b898:	4604      	mov	r4, r0
 800b89a:	d158      	bne.n	800b94e <_malloc_r+0xf6>
 800b89c:	f8d8 4000 	ldr.w	r4, [r8]
 800b8a0:	4627      	mov	r7, r4
 800b8a2:	2f00      	cmp	r7, #0
 800b8a4:	d143      	bne.n	800b92e <_malloc_r+0xd6>
 800b8a6:	2c00      	cmp	r4, #0
 800b8a8:	d04b      	beq.n	800b942 <_malloc_r+0xea>
 800b8aa:	6823      	ldr	r3, [r4, #0]
 800b8ac:	4639      	mov	r1, r7
 800b8ae:	4630      	mov	r0, r6
 800b8b0:	eb04 0903 	add.w	r9, r4, r3
 800b8b4:	f000 fe0a 	bl	800c4cc <_sbrk_r>
 800b8b8:	4581      	cmp	r9, r0
 800b8ba:	d142      	bne.n	800b942 <_malloc_r+0xea>
 800b8bc:	6821      	ldr	r1, [r4, #0]
 800b8be:	1a6d      	subs	r5, r5, r1
 800b8c0:	4629      	mov	r1, r5
 800b8c2:	4630      	mov	r0, r6
 800b8c4:	f7ff ffa6 	bl	800b814 <sbrk_aligned>
 800b8c8:	3001      	adds	r0, #1
 800b8ca:	d03a      	beq.n	800b942 <_malloc_r+0xea>
 800b8cc:	6823      	ldr	r3, [r4, #0]
 800b8ce:	442b      	add	r3, r5
 800b8d0:	6023      	str	r3, [r4, #0]
 800b8d2:	f8d8 3000 	ldr.w	r3, [r8]
 800b8d6:	685a      	ldr	r2, [r3, #4]
 800b8d8:	bb62      	cbnz	r2, 800b934 <_malloc_r+0xdc>
 800b8da:	f8c8 7000 	str.w	r7, [r8]
 800b8de:	e00f      	b.n	800b900 <_malloc_r+0xa8>
 800b8e0:	6822      	ldr	r2, [r4, #0]
 800b8e2:	1b52      	subs	r2, r2, r5
 800b8e4:	d420      	bmi.n	800b928 <_malloc_r+0xd0>
 800b8e6:	2a0b      	cmp	r2, #11
 800b8e8:	d917      	bls.n	800b91a <_malloc_r+0xc2>
 800b8ea:	1961      	adds	r1, r4, r5
 800b8ec:	42a3      	cmp	r3, r4
 800b8ee:	6025      	str	r5, [r4, #0]
 800b8f0:	bf18      	it	ne
 800b8f2:	6059      	strne	r1, [r3, #4]
 800b8f4:	6863      	ldr	r3, [r4, #4]
 800b8f6:	bf08      	it	eq
 800b8f8:	f8c8 1000 	streq.w	r1, [r8]
 800b8fc:	5162      	str	r2, [r4, r5]
 800b8fe:	604b      	str	r3, [r1, #4]
 800b900:	4630      	mov	r0, r6
 800b902:	f000 f82f 	bl	800b964 <__malloc_unlock>
 800b906:	f104 000b 	add.w	r0, r4, #11
 800b90a:	1d23      	adds	r3, r4, #4
 800b90c:	f020 0007 	bic.w	r0, r0, #7
 800b910:	1ac2      	subs	r2, r0, r3
 800b912:	bf1c      	itt	ne
 800b914:	1a1b      	subne	r3, r3, r0
 800b916:	50a3      	strne	r3, [r4, r2]
 800b918:	e7af      	b.n	800b87a <_malloc_r+0x22>
 800b91a:	6862      	ldr	r2, [r4, #4]
 800b91c:	42a3      	cmp	r3, r4
 800b91e:	bf0c      	ite	eq
 800b920:	f8c8 2000 	streq.w	r2, [r8]
 800b924:	605a      	strne	r2, [r3, #4]
 800b926:	e7eb      	b.n	800b900 <_malloc_r+0xa8>
 800b928:	4623      	mov	r3, r4
 800b92a:	6864      	ldr	r4, [r4, #4]
 800b92c:	e7ae      	b.n	800b88c <_malloc_r+0x34>
 800b92e:	463c      	mov	r4, r7
 800b930:	687f      	ldr	r7, [r7, #4]
 800b932:	e7b6      	b.n	800b8a2 <_malloc_r+0x4a>
 800b934:	461a      	mov	r2, r3
 800b936:	685b      	ldr	r3, [r3, #4]
 800b938:	42a3      	cmp	r3, r4
 800b93a:	d1fb      	bne.n	800b934 <_malloc_r+0xdc>
 800b93c:	2300      	movs	r3, #0
 800b93e:	6053      	str	r3, [r2, #4]
 800b940:	e7de      	b.n	800b900 <_malloc_r+0xa8>
 800b942:	230c      	movs	r3, #12
 800b944:	6033      	str	r3, [r6, #0]
 800b946:	4630      	mov	r0, r6
 800b948:	f000 f80c 	bl	800b964 <__malloc_unlock>
 800b94c:	e794      	b.n	800b878 <_malloc_r+0x20>
 800b94e:	6005      	str	r5, [r0, #0]
 800b950:	e7d6      	b.n	800b900 <_malloc_r+0xa8>
 800b952:	bf00      	nop
 800b954:	200020bc 	.word	0x200020bc

0800b958 <__malloc_lock>:
 800b958:	4801      	ldr	r0, [pc, #4]	@ (800b960 <__malloc_lock+0x8>)
 800b95a:	f000 be04 	b.w	800c566 <__retarget_lock_acquire_recursive>
 800b95e:	bf00      	nop
 800b960:	20002200 	.word	0x20002200

0800b964 <__malloc_unlock>:
 800b964:	4801      	ldr	r0, [pc, #4]	@ (800b96c <__malloc_unlock+0x8>)
 800b966:	f000 bdff 	b.w	800c568 <__retarget_lock_release_recursive>
 800b96a:	bf00      	nop
 800b96c:	20002200 	.word	0x20002200

0800b970 <__cvt>:
 800b970:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b974:	ec57 6b10 	vmov	r6, r7, d0
 800b978:	2f00      	cmp	r7, #0
 800b97a:	460c      	mov	r4, r1
 800b97c:	4619      	mov	r1, r3
 800b97e:	463b      	mov	r3, r7
 800b980:	bfbb      	ittet	lt
 800b982:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b986:	461f      	movlt	r7, r3
 800b988:	2300      	movge	r3, #0
 800b98a:	232d      	movlt	r3, #45	@ 0x2d
 800b98c:	700b      	strb	r3, [r1, #0]
 800b98e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b990:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b994:	4691      	mov	r9, r2
 800b996:	f023 0820 	bic.w	r8, r3, #32
 800b99a:	bfbc      	itt	lt
 800b99c:	4632      	movlt	r2, r6
 800b99e:	4616      	movlt	r6, r2
 800b9a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b9a4:	d005      	beq.n	800b9b2 <__cvt+0x42>
 800b9a6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b9aa:	d100      	bne.n	800b9ae <__cvt+0x3e>
 800b9ac:	3401      	adds	r4, #1
 800b9ae:	2102      	movs	r1, #2
 800b9b0:	e000      	b.n	800b9b4 <__cvt+0x44>
 800b9b2:	2103      	movs	r1, #3
 800b9b4:	ab03      	add	r3, sp, #12
 800b9b6:	9301      	str	r3, [sp, #4]
 800b9b8:	ab02      	add	r3, sp, #8
 800b9ba:	9300      	str	r3, [sp, #0]
 800b9bc:	ec47 6b10 	vmov	d0, r6, r7
 800b9c0:	4653      	mov	r3, sl
 800b9c2:	4622      	mov	r2, r4
 800b9c4:	f000 fe60 	bl	800c688 <_dtoa_r>
 800b9c8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b9cc:	4605      	mov	r5, r0
 800b9ce:	d119      	bne.n	800ba04 <__cvt+0x94>
 800b9d0:	f019 0f01 	tst.w	r9, #1
 800b9d4:	d00e      	beq.n	800b9f4 <__cvt+0x84>
 800b9d6:	eb00 0904 	add.w	r9, r0, r4
 800b9da:	2200      	movs	r2, #0
 800b9dc:	2300      	movs	r3, #0
 800b9de:	4630      	mov	r0, r6
 800b9e0:	4639      	mov	r1, r7
 800b9e2:	f7f5 f871 	bl	8000ac8 <__aeabi_dcmpeq>
 800b9e6:	b108      	cbz	r0, 800b9ec <__cvt+0x7c>
 800b9e8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b9ec:	2230      	movs	r2, #48	@ 0x30
 800b9ee:	9b03      	ldr	r3, [sp, #12]
 800b9f0:	454b      	cmp	r3, r9
 800b9f2:	d31e      	bcc.n	800ba32 <__cvt+0xc2>
 800b9f4:	9b03      	ldr	r3, [sp, #12]
 800b9f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9f8:	1b5b      	subs	r3, r3, r5
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	6013      	str	r3, [r2, #0]
 800b9fe:	b004      	add	sp, #16
 800ba00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ba08:	eb00 0904 	add.w	r9, r0, r4
 800ba0c:	d1e5      	bne.n	800b9da <__cvt+0x6a>
 800ba0e:	7803      	ldrb	r3, [r0, #0]
 800ba10:	2b30      	cmp	r3, #48	@ 0x30
 800ba12:	d10a      	bne.n	800ba2a <__cvt+0xba>
 800ba14:	2200      	movs	r2, #0
 800ba16:	2300      	movs	r3, #0
 800ba18:	4630      	mov	r0, r6
 800ba1a:	4639      	mov	r1, r7
 800ba1c:	f7f5 f854 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba20:	b918      	cbnz	r0, 800ba2a <__cvt+0xba>
 800ba22:	f1c4 0401 	rsb	r4, r4, #1
 800ba26:	f8ca 4000 	str.w	r4, [sl]
 800ba2a:	f8da 3000 	ldr.w	r3, [sl]
 800ba2e:	4499      	add	r9, r3
 800ba30:	e7d3      	b.n	800b9da <__cvt+0x6a>
 800ba32:	1c59      	adds	r1, r3, #1
 800ba34:	9103      	str	r1, [sp, #12]
 800ba36:	701a      	strb	r2, [r3, #0]
 800ba38:	e7d9      	b.n	800b9ee <__cvt+0x7e>

0800ba3a <__exponent>:
 800ba3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba3c:	2900      	cmp	r1, #0
 800ba3e:	bfba      	itte	lt
 800ba40:	4249      	neglt	r1, r1
 800ba42:	232d      	movlt	r3, #45	@ 0x2d
 800ba44:	232b      	movge	r3, #43	@ 0x2b
 800ba46:	2909      	cmp	r1, #9
 800ba48:	7002      	strb	r2, [r0, #0]
 800ba4a:	7043      	strb	r3, [r0, #1]
 800ba4c:	dd29      	ble.n	800baa2 <__exponent+0x68>
 800ba4e:	f10d 0307 	add.w	r3, sp, #7
 800ba52:	461d      	mov	r5, r3
 800ba54:	270a      	movs	r7, #10
 800ba56:	461a      	mov	r2, r3
 800ba58:	fbb1 f6f7 	udiv	r6, r1, r7
 800ba5c:	fb07 1416 	mls	r4, r7, r6, r1
 800ba60:	3430      	adds	r4, #48	@ 0x30
 800ba62:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ba66:	460c      	mov	r4, r1
 800ba68:	2c63      	cmp	r4, #99	@ 0x63
 800ba6a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba6e:	4631      	mov	r1, r6
 800ba70:	dcf1      	bgt.n	800ba56 <__exponent+0x1c>
 800ba72:	3130      	adds	r1, #48	@ 0x30
 800ba74:	1e94      	subs	r4, r2, #2
 800ba76:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ba7a:	1c41      	adds	r1, r0, #1
 800ba7c:	4623      	mov	r3, r4
 800ba7e:	42ab      	cmp	r3, r5
 800ba80:	d30a      	bcc.n	800ba98 <__exponent+0x5e>
 800ba82:	f10d 0309 	add.w	r3, sp, #9
 800ba86:	1a9b      	subs	r3, r3, r2
 800ba88:	42ac      	cmp	r4, r5
 800ba8a:	bf88      	it	hi
 800ba8c:	2300      	movhi	r3, #0
 800ba8e:	3302      	adds	r3, #2
 800ba90:	4403      	add	r3, r0
 800ba92:	1a18      	subs	r0, r3, r0
 800ba94:	b003      	add	sp, #12
 800ba96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba98:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ba9c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800baa0:	e7ed      	b.n	800ba7e <__exponent+0x44>
 800baa2:	2330      	movs	r3, #48	@ 0x30
 800baa4:	3130      	adds	r1, #48	@ 0x30
 800baa6:	7083      	strb	r3, [r0, #2]
 800baa8:	70c1      	strb	r1, [r0, #3]
 800baaa:	1d03      	adds	r3, r0, #4
 800baac:	e7f1      	b.n	800ba92 <__exponent+0x58>
	...

0800bab0 <_printf_float>:
 800bab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab4:	b08d      	sub	sp, #52	@ 0x34
 800bab6:	460c      	mov	r4, r1
 800bab8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800babc:	4616      	mov	r6, r2
 800babe:	461f      	mov	r7, r3
 800bac0:	4605      	mov	r5, r0
 800bac2:	f000 fccb 	bl	800c45c <_localeconv_r>
 800bac6:	6803      	ldr	r3, [r0, #0]
 800bac8:	9304      	str	r3, [sp, #16]
 800baca:	4618      	mov	r0, r3
 800bacc:	f7f4 fbd0 	bl	8000270 <strlen>
 800bad0:	2300      	movs	r3, #0
 800bad2:	930a      	str	r3, [sp, #40]	@ 0x28
 800bad4:	f8d8 3000 	ldr.w	r3, [r8]
 800bad8:	9005      	str	r0, [sp, #20]
 800bada:	3307      	adds	r3, #7
 800badc:	f023 0307 	bic.w	r3, r3, #7
 800bae0:	f103 0208 	add.w	r2, r3, #8
 800bae4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bae8:	f8d4 b000 	ldr.w	fp, [r4]
 800baec:	f8c8 2000 	str.w	r2, [r8]
 800baf0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800baf4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800baf8:	9307      	str	r3, [sp, #28]
 800bafa:	f8cd 8018 	str.w	r8, [sp, #24]
 800bafe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bb02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb06:	4b9c      	ldr	r3, [pc, #624]	@ (800bd78 <_printf_float+0x2c8>)
 800bb08:	f04f 32ff 	mov.w	r2, #4294967295
 800bb0c:	f7f5 f80e 	bl	8000b2c <__aeabi_dcmpun>
 800bb10:	bb70      	cbnz	r0, 800bb70 <_printf_float+0xc0>
 800bb12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb16:	4b98      	ldr	r3, [pc, #608]	@ (800bd78 <_printf_float+0x2c8>)
 800bb18:	f04f 32ff 	mov.w	r2, #4294967295
 800bb1c:	f7f4 ffe8 	bl	8000af0 <__aeabi_dcmple>
 800bb20:	bb30      	cbnz	r0, 800bb70 <_printf_float+0xc0>
 800bb22:	2200      	movs	r2, #0
 800bb24:	2300      	movs	r3, #0
 800bb26:	4640      	mov	r0, r8
 800bb28:	4649      	mov	r1, r9
 800bb2a:	f7f4 ffd7 	bl	8000adc <__aeabi_dcmplt>
 800bb2e:	b110      	cbz	r0, 800bb36 <_printf_float+0x86>
 800bb30:	232d      	movs	r3, #45	@ 0x2d
 800bb32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb36:	4a91      	ldr	r2, [pc, #580]	@ (800bd7c <_printf_float+0x2cc>)
 800bb38:	4b91      	ldr	r3, [pc, #580]	@ (800bd80 <_printf_float+0x2d0>)
 800bb3a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bb3e:	bf8c      	ite	hi
 800bb40:	4690      	movhi	r8, r2
 800bb42:	4698      	movls	r8, r3
 800bb44:	2303      	movs	r3, #3
 800bb46:	6123      	str	r3, [r4, #16]
 800bb48:	f02b 0304 	bic.w	r3, fp, #4
 800bb4c:	6023      	str	r3, [r4, #0]
 800bb4e:	f04f 0900 	mov.w	r9, #0
 800bb52:	9700      	str	r7, [sp, #0]
 800bb54:	4633      	mov	r3, r6
 800bb56:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bb58:	4621      	mov	r1, r4
 800bb5a:	4628      	mov	r0, r5
 800bb5c:	f000 f9d2 	bl	800bf04 <_printf_common>
 800bb60:	3001      	adds	r0, #1
 800bb62:	f040 808d 	bne.w	800bc80 <_printf_float+0x1d0>
 800bb66:	f04f 30ff 	mov.w	r0, #4294967295
 800bb6a:	b00d      	add	sp, #52	@ 0x34
 800bb6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb70:	4642      	mov	r2, r8
 800bb72:	464b      	mov	r3, r9
 800bb74:	4640      	mov	r0, r8
 800bb76:	4649      	mov	r1, r9
 800bb78:	f7f4 ffd8 	bl	8000b2c <__aeabi_dcmpun>
 800bb7c:	b140      	cbz	r0, 800bb90 <_printf_float+0xe0>
 800bb7e:	464b      	mov	r3, r9
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	bfbc      	itt	lt
 800bb84:	232d      	movlt	r3, #45	@ 0x2d
 800bb86:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bb8a:	4a7e      	ldr	r2, [pc, #504]	@ (800bd84 <_printf_float+0x2d4>)
 800bb8c:	4b7e      	ldr	r3, [pc, #504]	@ (800bd88 <_printf_float+0x2d8>)
 800bb8e:	e7d4      	b.n	800bb3a <_printf_float+0x8a>
 800bb90:	6863      	ldr	r3, [r4, #4]
 800bb92:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bb96:	9206      	str	r2, [sp, #24]
 800bb98:	1c5a      	adds	r2, r3, #1
 800bb9a:	d13b      	bne.n	800bc14 <_printf_float+0x164>
 800bb9c:	2306      	movs	r3, #6
 800bb9e:	6063      	str	r3, [r4, #4]
 800bba0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bba4:	2300      	movs	r3, #0
 800bba6:	6022      	str	r2, [r4, #0]
 800bba8:	9303      	str	r3, [sp, #12]
 800bbaa:	ab0a      	add	r3, sp, #40	@ 0x28
 800bbac:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bbb0:	ab09      	add	r3, sp, #36	@ 0x24
 800bbb2:	9300      	str	r3, [sp, #0]
 800bbb4:	6861      	ldr	r1, [r4, #4]
 800bbb6:	ec49 8b10 	vmov	d0, r8, r9
 800bbba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bbbe:	4628      	mov	r0, r5
 800bbc0:	f7ff fed6 	bl	800b970 <__cvt>
 800bbc4:	9b06      	ldr	r3, [sp, #24]
 800bbc6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bbc8:	2b47      	cmp	r3, #71	@ 0x47
 800bbca:	4680      	mov	r8, r0
 800bbcc:	d129      	bne.n	800bc22 <_printf_float+0x172>
 800bbce:	1cc8      	adds	r0, r1, #3
 800bbd0:	db02      	blt.n	800bbd8 <_printf_float+0x128>
 800bbd2:	6863      	ldr	r3, [r4, #4]
 800bbd4:	4299      	cmp	r1, r3
 800bbd6:	dd41      	ble.n	800bc5c <_printf_float+0x1ac>
 800bbd8:	f1aa 0a02 	sub.w	sl, sl, #2
 800bbdc:	fa5f fa8a 	uxtb.w	sl, sl
 800bbe0:	3901      	subs	r1, #1
 800bbe2:	4652      	mov	r2, sl
 800bbe4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bbe8:	9109      	str	r1, [sp, #36]	@ 0x24
 800bbea:	f7ff ff26 	bl	800ba3a <__exponent>
 800bbee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbf0:	1813      	adds	r3, r2, r0
 800bbf2:	2a01      	cmp	r2, #1
 800bbf4:	4681      	mov	r9, r0
 800bbf6:	6123      	str	r3, [r4, #16]
 800bbf8:	dc02      	bgt.n	800bc00 <_printf_float+0x150>
 800bbfa:	6822      	ldr	r2, [r4, #0]
 800bbfc:	07d2      	lsls	r2, r2, #31
 800bbfe:	d501      	bpl.n	800bc04 <_printf_float+0x154>
 800bc00:	3301      	adds	r3, #1
 800bc02:	6123      	str	r3, [r4, #16]
 800bc04:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d0a2      	beq.n	800bb52 <_printf_float+0xa2>
 800bc0c:	232d      	movs	r3, #45	@ 0x2d
 800bc0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc12:	e79e      	b.n	800bb52 <_printf_float+0xa2>
 800bc14:	9a06      	ldr	r2, [sp, #24]
 800bc16:	2a47      	cmp	r2, #71	@ 0x47
 800bc18:	d1c2      	bne.n	800bba0 <_printf_float+0xf0>
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d1c0      	bne.n	800bba0 <_printf_float+0xf0>
 800bc1e:	2301      	movs	r3, #1
 800bc20:	e7bd      	b.n	800bb9e <_printf_float+0xee>
 800bc22:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc26:	d9db      	bls.n	800bbe0 <_printf_float+0x130>
 800bc28:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bc2c:	d118      	bne.n	800bc60 <_printf_float+0x1b0>
 800bc2e:	2900      	cmp	r1, #0
 800bc30:	6863      	ldr	r3, [r4, #4]
 800bc32:	dd0b      	ble.n	800bc4c <_printf_float+0x19c>
 800bc34:	6121      	str	r1, [r4, #16]
 800bc36:	b913      	cbnz	r3, 800bc3e <_printf_float+0x18e>
 800bc38:	6822      	ldr	r2, [r4, #0]
 800bc3a:	07d0      	lsls	r0, r2, #31
 800bc3c:	d502      	bpl.n	800bc44 <_printf_float+0x194>
 800bc3e:	3301      	adds	r3, #1
 800bc40:	440b      	add	r3, r1
 800bc42:	6123      	str	r3, [r4, #16]
 800bc44:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bc46:	f04f 0900 	mov.w	r9, #0
 800bc4a:	e7db      	b.n	800bc04 <_printf_float+0x154>
 800bc4c:	b913      	cbnz	r3, 800bc54 <_printf_float+0x1a4>
 800bc4e:	6822      	ldr	r2, [r4, #0]
 800bc50:	07d2      	lsls	r2, r2, #31
 800bc52:	d501      	bpl.n	800bc58 <_printf_float+0x1a8>
 800bc54:	3302      	adds	r3, #2
 800bc56:	e7f4      	b.n	800bc42 <_printf_float+0x192>
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e7f2      	b.n	800bc42 <_printf_float+0x192>
 800bc5c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bc60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc62:	4299      	cmp	r1, r3
 800bc64:	db05      	blt.n	800bc72 <_printf_float+0x1c2>
 800bc66:	6823      	ldr	r3, [r4, #0]
 800bc68:	6121      	str	r1, [r4, #16]
 800bc6a:	07d8      	lsls	r0, r3, #31
 800bc6c:	d5ea      	bpl.n	800bc44 <_printf_float+0x194>
 800bc6e:	1c4b      	adds	r3, r1, #1
 800bc70:	e7e7      	b.n	800bc42 <_printf_float+0x192>
 800bc72:	2900      	cmp	r1, #0
 800bc74:	bfd4      	ite	le
 800bc76:	f1c1 0202 	rsble	r2, r1, #2
 800bc7a:	2201      	movgt	r2, #1
 800bc7c:	4413      	add	r3, r2
 800bc7e:	e7e0      	b.n	800bc42 <_printf_float+0x192>
 800bc80:	6823      	ldr	r3, [r4, #0]
 800bc82:	055a      	lsls	r2, r3, #21
 800bc84:	d407      	bmi.n	800bc96 <_printf_float+0x1e6>
 800bc86:	6923      	ldr	r3, [r4, #16]
 800bc88:	4642      	mov	r2, r8
 800bc8a:	4631      	mov	r1, r6
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	47b8      	blx	r7
 800bc90:	3001      	adds	r0, #1
 800bc92:	d12b      	bne.n	800bcec <_printf_float+0x23c>
 800bc94:	e767      	b.n	800bb66 <_printf_float+0xb6>
 800bc96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc9a:	f240 80dd 	bls.w	800be58 <_printf_float+0x3a8>
 800bc9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bca2:	2200      	movs	r2, #0
 800bca4:	2300      	movs	r3, #0
 800bca6:	f7f4 ff0f 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcaa:	2800      	cmp	r0, #0
 800bcac:	d033      	beq.n	800bd16 <_printf_float+0x266>
 800bcae:	4a37      	ldr	r2, [pc, #220]	@ (800bd8c <_printf_float+0x2dc>)
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	4631      	mov	r1, r6
 800bcb4:	4628      	mov	r0, r5
 800bcb6:	47b8      	blx	r7
 800bcb8:	3001      	adds	r0, #1
 800bcba:	f43f af54 	beq.w	800bb66 <_printf_float+0xb6>
 800bcbe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bcc2:	4543      	cmp	r3, r8
 800bcc4:	db02      	blt.n	800bccc <_printf_float+0x21c>
 800bcc6:	6823      	ldr	r3, [r4, #0]
 800bcc8:	07d8      	lsls	r0, r3, #31
 800bcca:	d50f      	bpl.n	800bcec <_printf_float+0x23c>
 800bccc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcd0:	4631      	mov	r1, r6
 800bcd2:	4628      	mov	r0, r5
 800bcd4:	47b8      	blx	r7
 800bcd6:	3001      	adds	r0, #1
 800bcd8:	f43f af45 	beq.w	800bb66 <_printf_float+0xb6>
 800bcdc:	f04f 0900 	mov.w	r9, #0
 800bce0:	f108 38ff 	add.w	r8, r8, #4294967295
 800bce4:	f104 0a1a 	add.w	sl, r4, #26
 800bce8:	45c8      	cmp	r8, r9
 800bcea:	dc09      	bgt.n	800bd00 <_printf_float+0x250>
 800bcec:	6823      	ldr	r3, [r4, #0]
 800bcee:	079b      	lsls	r3, r3, #30
 800bcf0:	f100 8103 	bmi.w	800befa <_printf_float+0x44a>
 800bcf4:	68e0      	ldr	r0, [r4, #12]
 800bcf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bcf8:	4298      	cmp	r0, r3
 800bcfa:	bfb8      	it	lt
 800bcfc:	4618      	movlt	r0, r3
 800bcfe:	e734      	b.n	800bb6a <_printf_float+0xba>
 800bd00:	2301      	movs	r3, #1
 800bd02:	4652      	mov	r2, sl
 800bd04:	4631      	mov	r1, r6
 800bd06:	4628      	mov	r0, r5
 800bd08:	47b8      	blx	r7
 800bd0a:	3001      	adds	r0, #1
 800bd0c:	f43f af2b 	beq.w	800bb66 <_printf_float+0xb6>
 800bd10:	f109 0901 	add.w	r9, r9, #1
 800bd14:	e7e8      	b.n	800bce8 <_printf_float+0x238>
 800bd16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	dc39      	bgt.n	800bd90 <_printf_float+0x2e0>
 800bd1c:	4a1b      	ldr	r2, [pc, #108]	@ (800bd8c <_printf_float+0x2dc>)
 800bd1e:	2301      	movs	r3, #1
 800bd20:	4631      	mov	r1, r6
 800bd22:	4628      	mov	r0, r5
 800bd24:	47b8      	blx	r7
 800bd26:	3001      	adds	r0, #1
 800bd28:	f43f af1d 	beq.w	800bb66 <_printf_float+0xb6>
 800bd2c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bd30:	ea59 0303 	orrs.w	r3, r9, r3
 800bd34:	d102      	bne.n	800bd3c <_printf_float+0x28c>
 800bd36:	6823      	ldr	r3, [r4, #0]
 800bd38:	07d9      	lsls	r1, r3, #31
 800bd3a:	d5d7      	bpl.n	800bcec <_printf_float+0x23c>
 800bd3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd40:	4631      	mov	r1, r6
 800bd42:	4628      	mov	r0, r5
 800bd44:	47b8      	blx	r7
 800bd46:	3001      	adds	r0, #1
 800bd48:	f43f af0d 	beq.w	800bb66 <_printf_float+0xb6>
 800bd4c:	f04f 0a00 	mov.w	sl, #0
 800bd50:	f104 0b1a 	add.w	fp, r4, #26
 800bd54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd56:	425b      	negs	r3, r3
 800bd58:	4553      	cmp	r3, sl
 800bd5a:	dc01      	bgt.n	800bd60 <_printf_float+0x2b0>
 800bd5c:	464b      	mov	r3, r9
 800bd5e:	e793      	b.n	800bc88 <_printf_float+0x1d8>
 800bd60:	2301      	movs	r3, #1
 800bd62:	465a      	mov	r2, fp
 800bd64:	4631      	mov	r1, r6
 800bd66:	4628      	mov	r0, r5
 800bd68:	47b8      	blx	r7
 800bd6a:	3001      	adds	r0, #1
 800bd6c:	f43f aefb 	beq.w	800bb66 <_printf_float+0xb6>
 800bd70:	f10a 0a01 	add.w	sl, sl, #1
 800bd74:	e7ee      	b.n	800bd54 <_printf_float+0x2a4>
 800bd76:	bf00      	nop
 800bd78:	7fefffff 	.word	0x7fefffff
 800bd7c:	0800e1dc 	.word	0x0800e1dc
 800bd80:	0800e1d8 	.word	0x0800e1d8
 800bd84:	0800e1e4 	.word	0x0800e1e4
 800bd88:	0800e1e0 	.word	0x0800e1e0
 800bd8c:	0800e1e8 	.word	0x0800e1e8
 800bd90:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd92:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bd96:	4553      	cmp	r3, sl
 800bd98:	bfa8      	it	ge
 800bd9a:	4653      	movge	r3, sl
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	4699      	mov	r9, r3
 800bda0:	dc36      	bgt.n	800be10 <_printf_float+0x360>
 800bda2:	f04f 0b00 	mov.w	fp, #0
 800bda6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bdaa:	f104 021a 	add.w	r2, r4, #26
 800bdae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bdb0:	9306      	str	r3, [sp, #24]
 800bdb2:	eba3 0309 	sub.w	r3, r3, r9
 800bdb6:	455b      	cmp	r3, fp
 800bdb8:	dc31      	bgt.n	800be1e <_printf_float+0x36e>
 800bdba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdbc:	459a      	cmp	sl, r3
 800bdbe:	dc3a      	bgt.n	800be36 <_printf_float+0x386>
 800bdc0:	6823      	ldr	r3, [r4, #0]
 800bdc2:	07da      	lsls	r2, r3, #31
 800bdc4:	d437      	bmi.n	800be36 <_printf_float+0x386>
 800bdc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdc8:	ebaa 0903 	sub.w	r9, sl, r3
 800bdcc:	9b06      	ldr	r3, [sp, #24]
 800bdce:	ebaa 0303 	sub.w	r3, sl, r3
 800bdd2:	4599      	cmp	r9, r3
 800bdd4:	bfa8      	it	ge
 800bdd6:	4699      	movge	r9, r3
 800bdd8:	f1b9 0f00 	cmp.w	r9, #0
 800bddc:	dc33      	bgt.n	800be46 <_printf_float+0x396>
 800bdde:	f04f 0800 	mov.w	r8, #0
 800bde2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bde6:	f104 0b1a 	add.w	fp, r4, #26
 800bdea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdec:	ebaa 0303 	sub.w	r3, sl, r3
 800bdf0:	eba3 0309 	sub.w	r3, r3, r9
 800bdf4:	4543      	cmp	r3, r8
 800bdf6:	f77f af79 	ble.w	800bcec <_printf_float+0x23c>
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	465a      	mov	r2, fp
 800bdfe:	4631      	mov	r1, r6
 800be00:	4628      	mov	r0, r5
 800be02:	47b8      	blx	r7
 800be04:	3001      	adds	r0, #1
 800be06:	f43f aeae 	beq.w	800bb66 <_printf_float+0xb6>
 800be0a:	f108 0801 	add.w	r8, r8, #1
 800be0e:	e7ec      	b.n	800bdea <_printf_float+0x33a>
 800be10:	4642      	mov	r2, r8
 800be12:	4631      	mov	r1, r6
 800be14:	4628      	mov	r0, r5
 800be16:	47b8      	blx	r7
 800be18:	3001      	adds	r0, #1
 800be1a:	d1c2      	bne.n	800bda2 <_printf_float+0x2f2>
 800be1c:	e6a3      	b.n	800bb66 <_printf_float+0xb6>
 800be1e:	2301      	movs	r3, #1
 800be20:	4631      	mov	r1, r6
 800be22:	4628      	mov	r0, r5
 800be24:	9206      	str	r2, [sp, #24]
 800be26:	47b8      	blx	r7
 800be28:	3001      	adds	r0, #1
 800be2a:	f43f ae9c 	beq.w	800bb66 <_printf_float+0xb6>
 800be2e:	9a06      	ldr	r2, [sp, #24]
 800be30:	f10b 0b01 	add.w	fp, fp, #1
 800be34:	e7bb      	b.n	800bdae <_printf_float+0x2fe>
 800be36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be3a:	4631      	mov	r1, r6
 800be3c:	4628      	mov	r0, r5
 800be3e:	47b8      	blx	r7
 800be40:	3001      	adds	r0, #1
 800be42:	d1c0      	bne.n	800bdc6 <_printf_float+0x316>
 800be44:	e68f      	b.n	800bb66 <_printf_float+0xb6>
 800be46:	9a06      	ldr	r2, [sp, #24]
 800be48:	464b      	mov	r3, r9
 800be4a:	4442      	add	r2, r8
 800be4c:	4631      	mov	r1, r6
 800be4e:	4628      	mov	r0, r5
 800be50:	47b8      	blx	r7
 800be52:	3001      	adds	r0, #1
 800be54:	d1c3      	bne.n	800bdde <_printf_float+0x32e>
 800be56:	e686      	b.n	800bb66 <_printf_float+0xb6>
 800be58:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800be5c:	f1ba 0f01 	cmp.w	sl, #1
 800be60:	dc01      	bgt.n	800be66 <_printf_float+0x3b6>
 800be62:	07db      	lsls	r3, r3, #31
 800be64:	d536      	bpl.n	800bed4 <_printf_float+0x424>
 800be66:	2301      	movs	r3, #1
 800be68:	4642      	mov	r2, r8
 800be6a:	4631      	mov	r1, r6
 800be6c:	4628      	mov	r0, r5
 800be6e:	47b8      	blx	r7
 800be70:	3001      	adds	r0, #1
 800be72:	f43f ae78 	beq.w	800bb66 <_printf_float+0xb6>
 800be76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be7a:	4631      	mov	r1, r6
 800be7c:	4628      	mov	r0, r5
 800be7e:	47b8      	blx	r7
 800be80:	3001      	adds	r0, #1
 800be82:	f43f ae70 	beq.w	800bb66 <_printf_float+0xb6>
 800be86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800be8a:	2200      	movs	r2, #0
 800be8c:	2300      	movs	r3, #0
 800be8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be92:	f7f4 fe19 	bl	8000ac8 <__aeabi_dcmpeq>
 800be96:	b9c0      	cbnz	r0, 800beca <_printf_float+0x41a>
 800be98:	4653      	mov	r3, sl
 800be9a:	f108 0201 	add.w	r2, r8, #1
 800be9e:	4631      	mov	r1, r6
 800bea0:	4628      	mov	r0, r5
 800bea2:	47b8      	blx	r7
 800bea4:	3001      	adds	r0, #1
 800bea6:	d10c      	bne.n	800bec2 <_printf_float+0x412>
 800bea8:	e65d      	b.n	800bb66 <_printf_float+0xb6>
 800beaa:	2301      	movs	r3, #1
 800beac:	465a      	mov	r2, fp
 800beae:	4631      	mov	r1, r6
 800beb0:	4628      	mov	r0, r5
 800beb2:	47b8      	blx	r7
 800beb4:	3001      	adds	r0, #1
 800beb6:	f43f ae56 	beq.w	800bb66 <_printf_float+0xb6>
 800beba:	f108 0801 	add.w	r8, r8, #1
 800bebe:	45d0      	cmp	r8, sl
 800bec0:	dbf3      	blt.n	800beaa <_printf_float+0x3fa>
 800bec2:	464b      	mov	r3, r9
 800bec4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bec8:	e6df      	b.n	800bc8a <_printf_float+0x1da>
 800beca:	f04f 0800 	mov.w	r8, #0
 800bece:	f104 0b1a 	add.w	fp, r4, #26
 800bed2:	e7f4      	b.n	800bebe <_printf_float+0x40e>
 800bed4:	2301      	movs	r3, #1
 800bed6:	4642      	mov	r2, r8
 800bed8:	e7e1      	b.n	800be9e <_printf_float+0x3ee>
 800beda:	2301      	movs	r3, #1
 800bedc:	464a      	mov	r2, r9
 800bede:	4631      	mov	r1, r6
 800bee0:	4628      	mov	r0, r5
 800bee2:	47b8      	blx	r7
 800bee4:	3001      	adds	r0, #1
 800bee6:	f43f ae3e 	beq.w	800bb66 <_printf_float+0xb6>
 800beea:	f108 0801 	add.w	r8, r8, #1
 800beee:	68e3      	ldr	r3, [r4, #12]
 800bef0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bef2:	1a5b      	subs	r3, r3, r1
 800bef4:	4543      	cmp	r3, r8
 800bef6:	dcf0      	bgt.n	800beda <_printf_float+0x42a>
 800bef8:	e6fc      	b.n	800bcf4 <_printf_float+0x244>
 800befa:	f04f 0800 	mov.w	r8, #0
 800befe:	f104 0919 	add.w	r9, r4, #25
 800bf02:	e7f4      	b.n	800beee <_printf_float+0x43e>

0800bf04 <_printf_common>:
 800bf04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf08:	4616      	mov	r6, r2
 800bf0a:	4698      	mov	r8, r3
 800bf0c:	688a      	ldr	r2, [r1, #8]
 800bf0e:	690b      	ldr	r3, [r1, #16]
 800bf10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bf14:	4293      	cmp	r3, r2
 800bf16:	bfb8      	it	lt
 800bf18:	4613      	movlt	r3, r2
 800bf1a:	6033      	str	r3, [r6, #0]
 800bf1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bf20:	4607      	mov	r7, r0
 800bf22:	460c      	mov	r4, r1
 800bf24:	b10a      	cbz	r2, 800bf2a <_printf_common+0x26>
 800bf26:	3301      	adds	r3, #1
 800bf28:	6033      	str	r3, [r6, #0]
 800bf2a:	6823      	ldr	r3, [r4, #0]
 800bf2c:	0699      	lsls	r1, r3, #26
 800bf2e:	bf42      	ittt	mi
 800bf30:	6833      	ldrmi	r3, [r6, #0]
 800bf32:	3302      	addmi	r3, #2
 800bf34:	6033      	strmi	r3, [r6, #0]
 800bf36:	6825      	ldr	r5, [r4, #0]
 800bf38:	f015 0506 	ands.w	r5, r5, #6
 800bf3c:	d106      	bne.n	800bf4c <_printf_common+0x48>
 800bf3e:	f104 0a19 	add.w	sl, r4, #25
 800bf42:	68e3      	ldr	r3, [r4, #12]
 800bf44:	6832      	ldr	r2, [r6, #0]
 800bf46:	1a9b      	subs	r3, r3, r2
 800bf48:	42ab      	cmp	r3, r5
 800bf4a:	dc26      	bgt.n	800bf9a <_printf_common+0x96>
 800bf4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bf50:	6822      	ldr	r2, [r4, #0]
 800bf52:	3b00      	subs	r3, #0
 800bf54:	bf18      	it	ne
 800bf56:	2301      	movne	r3, #1
 800bf58:	0692      	lsls	r2, r2, #26
 800bf5a:	d42b      	bmi.n	800bfb4 <_printf_common+0xb0>
 800bf5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bf60:	4641      	mov	r1, r8
 800bf62:	4638      	mov	r0, r7
 800bf64:	47c8      	blx	r9
 800bf66:	3001      	adds	r0, #1
 800bf68:	d01e      	beq.n	800bfa8 <_printf_common+0xa4>
 800bf6a:	6823      	ldr	r3, [r4, #0]
 800bf6c:	6922      	ldr	r2, [r4, #16]
 800bf6e:	f003 0306 	and.w	r3, r3, #6
 800bf72:	2b04      	cmp	r3, #4
 800bf74:	bf02      	ittt	eq
 800bf76:	68e5      	ldreq	r5, [r4, #12]
 800bf78:	6833      	ldreq	r3, [r6, #0]
 800bf7a:	1aed      	subeq	r5, r5, r3
 800bf7c:	68a3      	ldr	r3, [r4, #8]
 800bf7e:	bf0c      	ite	eq
 800bf80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf84:	2500      	movne	r5, #0
 800bf86:	4293      	cmp	r3, r2
 800bf88:	bfc4      	itt	gt
 800bf8a:	1a9b      	subgt	r3, r3, r2
 800bf8c:	18ed      	addgt	r5, r5, r3
 800bf8e:	2600      	movs	r6, #0
 800bf90:	341a      	adds	r4, #26
 800bf92:	42b5      	cmp	r5, r6
 800bf94:	d11a      	bne.n	800bfcc <_printf_common+0xc8>
 800bf96:	2000      	movs	r0, #0
 800bf98:	e008      	b.n	800bfac <_printf_common+0xa8>
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	4652      	mov	r2, sl
 800bf9e:	4641      	mov	r1, r8
 800bfa0:	4638      	mov	r0, r7
 800bfa2:	47c8      	blx	r9
 800bfa4:	3001      	adds	r0, #1
 800bfa6:	d103      	bne.n	800bfb0 <_printf_common+0xac>
 800bfa8:	f04f 30ff 	mov.w	r0, #4294967295
 800bfac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfb0:	3501      	adds	r5, #1
 800bfb2:	e7c6      	b.n	800bf42 <_printf_common+0x3e>
 800bfb4:	18e1      	adds	r1, r4, r3
 800bfb6:	1c5a      	adds	r2, r3, #1
 800bfb8:	2030      	movs	r0, #48	@ 0x30
 800bfba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bfbe:	4422      	add	r2, r4
 800bfc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bfc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bfc8:	3302      	adds	r3, #2
 800bfca:	e7c7      	b.n	800bf5c <_printf_common+0x58>
 800bfcc:	2301      	movs	r3, #1
 800bfce:	4622      	mov	r2, r4
 800bfd0:	4641      	mov	r1, r8
 800bfd2:	4638      	mov	r0, r7
 800bfd4:	47c8      	blx	r9
 800bfd6:	3001      	adds	r0, #1
 800bfd8:	d0e6      	beq.n	800bfa8 <_printf_common+0xa4>
 800bfda:	3601      	adds	r6, #1
 800bfdc:	e7d9      	b.n	800bf92 <_printf_common+0x8e>
	...

0800bfe0 <_printf_i>:
 800bfe0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bfe4:	7e0f      	ldrb	r7, [r1, #24]
 800bfe6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bfe8:	2f78      	cmp	r7, #120	@ 0x78
 800bfea:	4691      	mov	r9, r2
 800bfec:	4680      	mov	r8, r0
 800bfee:	460c      	mov	r4, r1
 800bff0:	469a      	mov	sl, r3
 800bff2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bff6:	d807      	bhi.n	800c008 <_printf_i+0x28>
 800bff8:	2f62      	cmp	r7, #98	@ 0x62
 800bffa:	d80a      	bhi.n	800c012 <_printf_i+0x32>
 800bffc:	2f00      	cmp	r7, #0
 800bffe:	f000 80d1 	beq.w	800c1a4 <_printf_i+0x1c4>
 800c002:	2f58      	cmp	r7, #88	@ 0x58
 800c004:	f000 80b8 	beq.w	800c178 <_printf_i+0x198>
 800c008:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c00c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c010:	e03a      	b.n	800c088 <_printf_i+0xa8>
 800c012:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c016:	2b15      	cmp	r3, #21
 800c018:	d8f6      	bhi.n	800c008 <_printf_i+0x28>
 800c01a:	a101      	add	r1, pc, #4	@ (adr r1, 800c020 <_printf_i+0x40>)
 800c01c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c020:	0800c079 	.word	0x0800c079
 800c024:	0800c08d 	.word	0x0800c08d
 800c028:	0800c009 	.word	0x0800c009
 800c02c:	0800c009 	.word	0x0800c009
 800c030:	0800c009 	.word	0x0800c009
 800c034:	0800c009 	.word	0x0800c009
 800c038:	0800c08d 	.word	0x0800c08d
 800c03c:	0800c009 	.word	0x0800c009
 800c040:	0800c009 	.word	0x0800c009
 800c044:	0800c009 	.word	0x0800c009
 800c048:	0800c009 	.word	0x0800c009
 800c04c:	0800c18b 	.word	0x0800c18b
 800c050:	0800c0b7 	.word	0x0800c0b7
 800c054:	0800c145 	.word	0x0800c145
 800c058:	0800c009 	.word	0x0800c009
 800c05c:	0800c009 	.word	0x0800c009
 800c060:	0800c1ad 	.word	0x0800c1ad
 800c064:	0800c009 	.word	0x0800c009
 800c068:	0800c0b7 	.word	0x0800c0b7
 800c06c:	0800c009 	.word	0x0800c009
 800c070:	0800c009 	.word	0x0800c009
 800c074:	0800c14d 	.word	0x0800c14d
 800c078:	6833      	ldr	r3, [r6, #0]
 800c07a:	1d1a      	adds	r2, r3, #4
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	6032      	str	r2, [r6, #0]
 800c080:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c084:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c088:	2301      	movs	r3, #1
 800c08a:	e09c      	b.n	800c1c6 <_printf_i+0x1e6>
 800c08c:	6833      	ldr	r3, [r6, #0]
 800c08e:	6820      	ldr	r0, [r4, #0]
 800c090:	1d19      	adds	r1, r3, #4
 800c092:	6031      	str	r1, [r6, #0]
 800c094:	0606      	lsls	r6, r0, #24
 800c096:	d501      	bpl.n	800c09c <_printf_i+0xbc>
 800c098:	681d      	ldr	r5, [r3, #0]
 800c09a:	e003      	b.n	800c0a4 <_printf_i+0xc4>
 800c09c:	0645      	lsls	r5, r0, #25
 800c09e:	d5fb      	bpl.n	800c098 <_printf_i+0xb8>
 800c0a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c0a4:	2d00      	cmp	r5, #0
 800c0a6:	da03      	bge.n	800c0b0 <_printf_i+0xd0>
 800c0a8:	232d      	movs	r3, #45	@ 0x2d
 800c0aa:	426d      	negs	r5, r5
 800c0ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0b0:	4858      	ldr	r0, [pc, #352]	@ (800c214 <_printf_i+0x234>)
 800c0b2:	230a      	movs	r3, #10
 800c0b4:	e011      	b.n	800c0da <_printf_i+0xfa>
 800c0b6:	6821      	ldr	r1, [r4, #0]
 800c0b8:	6833      	ldr	r3, [r6, #0]
 800c0ba:	0608      	lsls	r0, r1, #24
 800c0bc:	f853 5b04 	ldr.w	r5, [r3], #4
 800c0c0:	d402      	bmi.n	800c0c8 <_printf_i+0xe8>
 800c0c2:	0649      	lsls	r1, r1, #25
 800c0c4:	bf48      	it	mi
 800c0c6:	b2ad      	uxthmi	r5, r5
 800c0c8:	2f6f      	cmp	r7, #111	@ 0x6f
 800c0ca:	4852      	ldr	r0, [pc, #328]	@ (800c214 <_printf_i+0x234>)
 800c0cc:	6033      	str	r3, [r6, #0]
 800c0ce:	bf14      	ite	ne
 800c0d0:	230a      	movne	r3, #10
 800c0d2:	2308      	moveq	r3, #8
 800c0d4:	2100      	movs	r1, #0
 800c0d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c0da:	6866      	ldr	r6, [r4, #4]
 800c0dc:	60a6      	str	r6, [r4, #8]
 800c0de:	2e00      	cmp	r6, #0
 800c0e0:	db05      	blt.n	800c0ee <_printf_i+0x10e>
 800c0e2:	6821      	ldr	r1, [r4, #0]
 800c0e4:	432e      	orrs	r6, r5
 800c0e6:	f021 0104 	bic.w	r1, r1, #4
 800c0ea:	6021      	str	r1, [r4, #0]
 800c0ec:	d04b      	beq.n	800c186 <_printf_i+0x1a6>
 800c0ee:	4616      	mov	r6, r2
 800c0f0:	fbb5 f1f3 	udiv	r1, r5, r3
 800c0f4:	fb03 5711 	mls	r7, r3, r1, r5
 800c0f8:	5dc7      	ldrb	r7, [r0, r7]
 800c0fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c0fe:	462f      	mov	r7, r5
 800c100:	42bb      	cmp	r3, r7
 800c102:	460d      	mov	r5, r1
 800c104:	d9f4      	bls.n	800c0f0 <_printf_i+0x110>
 800c106:	2b08      	cmp	r3, #8
 800c108:	d10b      	bne.n	800c122 <_printf_i+0x142>
 800c10a:	6823      	ldr	r3, [r4, #0]
 800c10c:	07df      	lsls	r7, r3, #31
 800c10e:	d508      	bpl.n	800c122 <_printf_i+0x142>
 800c110:	6923      	ldr	r3, [r4, #16]
 800c112:	6861      	ldr	r1, [r4, #4]
 800c114:	4299      	cmp	r1, r3
 800c116:	bfde      	ittt	le
 800c118:	2330      	movle	r3, #48	@ 0x30
 800c11a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c11e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c122:	1b92      	subs	r2, r2, r6
 800c124:	6122      	str	r2, [r4, #16]
 800c126:	f8cd a000 	str.w	sl, [sp]
 800c12a:	464b      	mov	r3, r9
 800c12c:	aa03      	add	r2, sp, #12
 800c12e:	4621      	mov	r1, r4
 800c130:	4640      	mov	r0, r8
 800c132:	f7ff fee7 	bl	800bf04 <_printf_common>
 800c136:	3001      	adds	r0, #1
 800c138:	d14a      	bne.n	800c1d0 <_printf_i+0x1f0>
 800c13a:	f04f 30ff 	mov.w	r0, #4294967295
 800c13e:	b004      	add	sp, #16
 800c140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c144:	6823      	ldr	r3, [r4, #0]
 800c146:	f043 0320 	orr.w	r3, r3, #32
 800c14a:	6023      	str	r3, [r4, #0]
 800c14c:	4832      	ldr	r0, [pc, #200]	@ (800c218 <_printf_i+0x238>)
 800c14e:	2778      	movs	r7, #120	@ 0x78
 800c150:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c154:	6823      	ldr	r3, [r4, #0]
 800c156:	6831      	ldr	r1, [r6, #0]
 800c158:	061f      	lsls	r7, r3, #24
 800c15a:	f851 5b04 	ldr.w	r5, [r1], #4
 800c15e:	d402      	bmi.n	800c166 <_printf_i+0x186>
 800c160:	065f      	lsls	r7, r3, #25
 800c162:	bf48      	it	mi
 800c164:	b2ad      	uxthmi	r5, r5
 800c166:	6031      	str	r1, [r6, #0]
 800c168:	07d9      	lsls	r1, r3, #31
 800c16a:	bf44      	itt	mi
 800c16c:	f043 0320 	orrmi.w	r3, r3, #32
 800c170:	6023      	strmi	r3, [r4, #0]
 800c172:	b11d      	cbz	r5, 800c17c <_printf_i+0x19c>
 800c174:	2310      	movs	r3, #16
 800c176:	e7ad      	b.n	800c0d4 <_printf_i+0xf4>
 800c178:	4826      	ldr	r0, [pc, #152]	@ (800c214 <_printf_i+0x234>)
 800c17a:	e7e9      	b.n	800c150 <_printf_i+0x170>
 800c17c:	6823      	ldr	r3, [r4, #0]
 800c17e:	f023 0320 	bic.w	r3, r3, #32
 800c182:	6023      	str	r3, [r4, #0]
 800c184:	e7f6      	b.n	800c174 <_printf_i+0x194>
 800c186:	4616      	mov	r6, r2
 800c188:	e7bd      	b.n	800c106 <_printf_i+0x126>
 800c18a:	6833      	ldr	r3, [r6, #0]
 800c18c:	6825      	ldr	r5, [r4, #0]
 800c18e:	6961      	ldr	r1, [r4, #20]
 800c190:	1d18      	adds	r0, r3, #4
 800c192:	6030      	str	r0, [r6, #0]
 800c194:	062e      	lsls	r6, r5, #24
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	d501      	bpl.n	800c19e <_printf_i+0x1be>
 800c19a:	6019      	str	r1, [r3, #0]
 800c19c:	e002      	b.n	800c1a4 <_printf_i+0x1c4>
 800c19e:	0668      	lsls	r0, r5, #25
 800c1a0:	d5fb      	bpl.n	800c19a <_printf_i+0x1ba>
 800c1a2:	8019      	strh	r1, [r3, #0]
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	6123      	str	r3, [r4, #16]
 800c1a8:	4616      	mov	r6, r2
 800c1aa:	e7bc      	b.n	800c126 <_printf_i+0x146>
 800c1ac:	6833      	ldr	r3, [r6, #0]
 800c1ae:	1d1a      	adds	r2, r3, #4
 800c1b0:	6032      	str	r2, [r6, #0]
 800c1b2:	681e      	ldr	r6, [r3, #0]
 800c1b4:	6862      	ldr	r2, [r4, #4]
 800c1b6:	2100      	movs	r1, #0
 800c1b8:	4630      	mov	r0, r6
 800c1ba:	f7f4 f809 	bl	80001d0 <memchr>
 800c1be:	b108      	cbz	r0, 800c1c4 <_printf_i+0x1e4>
 800c1c0:	1b80      	subs	r0, r0, r6
 800c1c2:	6060      	str	r0, [r4, #4]
 800c1c4:	6863      	ldr	r3, [r4, #4]
 800c1c6:	6123      	str	r3, [r4, #16]
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c1ce:	e7aa      	b.n	800c126 <_printf_i+0x146>
 800c1d0:	6923      	ldr	r3, [r4, #16]
 800c1d2:	4632      	mov	r2, r6
 800c1d4:	4649      	mov	r1, r9
 800c1d6:	4640      	mov	r0, r8
 800c1d8:	47d0      	blx	sl
 800c1da:	3001      	adds	r0, #1
 800c1dc:	d0ad      	beq.n	800c13a <_printf_i+0x15a>
 800c1de:	6823      	ldr	r3, [r4, #0]
 800c1e0:	079b      	lsls	r3, r3, #30
 800c1e2:	d413      	bmi.n	800c20c <_printf_i+0x22c>
 800c1e4:	68e0      	ldr	r0, [r4, #12]
 800c1e6:	9b03      	ldr	r3, [sp, #12]
 800c1e8:	4298      	cmp	r0, r3
 800c1ea:	bfb8      	it	lt
 800c1ec:	4618      	movlt	r0, r3
 800c1ee:	e7a6      	b.n	800c13e <_printf_i+0x15e>
 800c1f0:	2301      	movs	r3, #1
 800c1f2:	4632      	mov	r2, r6
 800c1f4:	4649      	mov	r1, r9
 800c1f6:	4640      	mov	r0, r8
 800c1f8:	47d0      	blx	sl
 800c1fa:	3001      	adds	r0, #1
 800c1fc:	d09d      	beq.n	800c13a <_printf_i+0x15a>
 800c1fe:	3501      	adds	r5, #1
 800c200:	68e3      	ldr	r3, [r4, #12]
 800c202:	9903      	ldr	r1, [sp, #12]
 800c204:	1a5b      	subs	r3, r3, r1
 800c206:	42ab      	cmp	r3, r5
 800c208:	dcf2      	bgt.n	800c1f0 <_printf_i+0x210>
 800c20a:	e7eb      	b.n	800c1e4 <_printf_i+0x204>
 800c20c:	2500      	movs	r5, #0
 800c20e:	f104 0619 	add.w	r6, r4, #25
 800c212:	e7f5      	b.n	800c200 <_printf_i+0x220>
 800c214:	0800e1ea 	.word	0x0800e1ea
 800c218:	0800e1fb 	.word	0x0800e1fb

0800c21c <std>:
 800c21c:	2300      	movs	r3, #0
 800c21e:	b510      	push	{r4, lr}
 800c220:	4604      	mov	r4, r0
 800c222:	e9c0 3300 	strd	r3, r3, [r0]
 800c226:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c22a:	6083      	str	r3, [r0, #8]
 800c22c:	8181      	strh	r1, [r0, #12]
 800c22e:	6643      	str	r3, [r0, #100]	@ 0x64
 800c230:	81c2      	strh	r2, [r0, #14]
 800c232:	6183      	str	r3, [r0, #24]
 800c234:	4619      	mov	r1, r3
 800c236:	2208      	movs	r2, #8
 800c238:	305c      	adds	r0, #92	@ 0x5c
 800c23a:	f000 f906 	bl	800c44a <memset>
 800c23e:	4b0d      	ldr	r3, [pc, #52]	@ (800c274 <std+0x58>)
 800c240:	6263      	str	r3, [r4, #36]	@ 0x24
 800c242:	4b0d      	ldr	r3, [pc, #52]	@ (800c278 <std+0x5c>)
 800c244:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c246:	4b0d      	ldr	r3, [pc, #52]	@ (800c27c <std+0x60>)
 800c248:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c24a:	4b0d      	ldr	r3, [pc, #52]	@ (800c280 <std+0x64>)
 800c24c:	6323      	str	r3, [r4, #48]	@ 0x30
 800c24e:	4b0d      	ldr	r3, [pc, #52]	@ (800c284 <std+0x68>)
 800c250:	6224      	str	r4, [r4, #32]
 800c252:	429c      	cmp	r4, r3
 800c254:	d006      	beq.n	800c264 <std+0x48>
 800c256:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c25a:	4294      	cmp	r4, r2
 800c25c:	d002      	beq.n	800c264 <std+0x48>
 800c25e:	33d0      	adds	r3, #208	@ 0xd0
 800c260:	429c      	cmp	r4, r3
 800c262:	d105      	bne.n	800c270 <std+0x54>
 800c264:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c26c:	f000 b97a 	b.w	800c564 <__retarget_lock_init_recursive>
 800c270:	bd10      	pop	{r4, pc}
 800c272:	bf00      	nop
 800c274:	0800c3c5 	.word	0x0800c3c5
 800c278:	0800c3e7 	.word	0x0800c3e7
 800c27c:	0800c41f 	.word	0x0800c41f
 800c280:	0800c443 	.word	0x0800c443
 800c284:	200020c0 	.word	0x200020c0

0800c288 <stdio_exit_handler>:
 800c288:	4a02      	ldr	r2, [pc, #8]	@ (800c294 <stdio_exit_handler+0xc>)
 800c28a:	4903      	ldr	r1, [pc, #12]	@ (800c298 <stdio_exit_handler+0x10>)
 800c28c:	4803      	ldr	r0, [pc, #12]	@ (800c29c <stdio_exit_handler+0x14>)
 800c28e:	f000 b87b 	b.w	800c388 <_fwalk_sglue>
 800c292:	bf00      	nop
 800c294:	200000fc 	.word	0x200000fc
 800c298:	0800dd3d 	.word	0x0800dd3d
 800c29c:	2000010c 	.word	0x2000010c

0800c2a0 <cleanup_stdio>:
 800c2a0:	6841      	ldr	r1, [r0, #4]
 800c2a2:	4b0c      	ldr	r3, [pc, #48]	@ (800c2d4 <cleanup_stdio+0x34>)
 800c2a4:	4299      	cmp	r1, r3
 800c2a6:	b510      	push	{r4, lr}
 800c2a8:	4604      	mov	r4, r0
 800c2aa:	d001      	beq.n	800c2b0 <cleanup_stdio+0x10>
 800c2ac:	f001 fd46 	bl	800dd3c <_fflush_r>
 800c2b0:	68a1      	ldr	r1, [r4, #8]
 800c2b2:	4b09      	ldr	r3, [pc, #36]	@ (800c2d8 <cleanup_stdio+0x38>)
 800c2b4:	4299      	cmp	r1, r3
 800c2b6:	d002      	beq.n	800c2be <cleanup_stdio+0x1e>
 800c2b8:	4620      	mov	r0, r4
 800c2ba:	f001 fd3f 	bl	800dd3c <_fflush_r>
 800c2be:	68e1      	ldr	r1, [r4, #12]
 800c2c0:	4b06      	ldr	r3, [pc, #24]	@ (800c2dc <cleanup_stdio+0x3c>)
 800c2c2:	4299      	cmp	r1, r3
 800c2c4:	d004      	beq.n	800c2d0 <cleanup_stdio+0x30>
 800c2c6:	4620      	mov	r0, r4
 800c2c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2cc:	f001 bd36 	b.w	800dd3c <_fflush_r>
 800c2d0:	bd10      	pop	{r4, pc}
 800c2d2:	bf00      	nop
 800c2d4:	200020c0 	.word	0x200020c0
 800c2d8:	20002128 	.word	0x20002128
 800c2dc:	20002190 	.word	0x20002190

0800c2e0 <global_stdio_init.part.0>:
 800c2e0:	b510      	push	{r4, lr}
 800c2e2:	4b0b      	ldr	r3, [pc, #44]	@ (800c310 <global_stdio_init.part.0+0x30>)
 800c2e4:	4c0b      	ldr	r4, [pc, #44]	@ (800c314 <global_stdio_init.part.0+0x34>)
 800c2e6:	4a0c      	ldr	r2, [pc, #48]	@ (800c318 <global_stdio_init.part.0+0x38>)
 800c2e8:	601a      	str	r2, [r3, #0]
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	2104      	movs	r1, #4
 800c2f0:	f7ff ff94 	bl	800c21c <std>
 800c2f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c2f8:	2201      	movs	r2, #1
 800c2fa:	2109      	movs	r1, #9
 800c2fc:	f7ff ff8e 	bl	800c21c <std>
 800c300:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c304:	2202      	movs	r2, #2
 800c306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c30a:	2112      	movs	r1, #18
 800c30c:	f7ff bf86 	b.w	800c21c <std>
 800c310:	200021f8 	.word	0x200021f8
 800c314:	200020c0 	.word	0x200020c0
 800c318:	0800c289 	.word	0x0800c289

0800c31c <__sfp_lock_acquire>:
 800c31c:	4801      	ldr	r0, [pc, #4]	@ (800c324 <__sfp_lock_acquire+0x8>)
 800c31e:	f000 b922 	b.w	800c566 <__retarget_lock_acquire_recursive>
 800c322:	bf00      	nop
 800c324:	20002201 	.word	0x20002201

0800c328 <__sfp_lock_release>:
 800c328:	4801      	ldr	r0, [pc, #4]	@ (800c330 <__sfp_lock_release+0x8>)
 800c32a:	f000 b91d 	b.w	800c568 <__retarget_lock_release_recursive>
 800c32e:	bf00      	nop
 800c330:	20002201 	.word	0x20002201

0800c334 <__sinit>:
 800c334:	b510      	push	{r4, lr}
 800c336:	4604      	mov	r4, r0
 800c338:	f7ff fff0 	bl	800c31c <__sfp_lock_acquire>
 800c33c:	6a23      	ldr	r3, [r4, #32]
 800c33e:	b11b      	cbz	r3, 800c348 <__sinit+0x14>
 800c340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c344:	f7ff bff0 	b.w	800c328 <__sfp_lock_release>
 800c348:	4b04      	ldr	r3, [pc, #16]	@ (800c35c <__sinit+0x28>)
 800c34a:	6223      	str	r3, [r4, #32]
 800c34c:	4b04      	ldr	r3, [pc, #16]	@ (800c360 <__sinit+0x2c>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d1f5      	bne.n	800c340 <__sinit+0xc>
 800c354:	f7ff ffc4 	bl	800c2e0 <global_stdio_init.part.0>
 800c358:	e7f2      	b.n	800c340 <__sinit+0xc>
 800c35a:	bf00      	nop
 800c35c:	0800c2a1 	.word	0x0800c2a1
 800c360:	200021f8 	.word	0x200021f8

0800c364 <fiprintf>:
 800c364:	b40e      	push	{r1, r2, r3}
 800c366:	b503      	push	{r0, r1, lr}
 800c368:	4601      	mov	r1, r0
 800c36a:	ab03      	add	r3, sp, #12
 800c36c:	4805      	ldr	r0, [pc, #20]	@ (800c384 <fiprintf+0x20>)
 800c36e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c372:	6800      	ldr	r0, [r0, #0]
 800c374:	9301      	str	r3, [sp, #4]
 800c376:	f001 fb45 	bl	800da04 <_vfiprintf_r>
 800c37a:	b002      	add	sp, #8
 800c37c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c380:	b003      	add	sp, #12
 800c382:	4770      	bx	lr
 800c384:	20000108 	.word	0x20000108

0800c388 <_fwalk_sglue>:
 800c388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c38c:	4607      	mov	r7, r0
 800c38e:	4688      	mov	r8, r1
 800c390:	4614      	mov	r4, r2
 800c392:	2600      	movs	r6, #0
 800c394:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c398:	f1b9 0901 	subs.w	r9, r9, #1
 800c39c:	d505      	bpl.n	800c3aa <_fwalk_sglue+0x22>
 800c39e:	6824      	ldr	r4, [r4, #0]
 800c3a0:	2c00      	cmp	r4, #0
 800c3a2:	d1f7      	bne.n	800c394 <_fwalk_sglue+0xc>
 800c3a4:	4630      	mov	r0, r6
 800c3a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3aa:	89ab      	ldrh	r3, [r5, #12]
 800c3ac:	2b01      	cmp	r3, #1
 800c3ae:	d907      	bls.n	800c3c0 <_fwalk_sglue+0x38>
 800c3b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c3b4:	3301      	adds	r3, #1
 800c3b6:	d003      	beq.n	800c3c0 <_fwalk_sglue+0x38>
 800c3b8:	4629      	mov	r1, r5
 800c3ba:	4638      	mov	r0, r7
 800c3bc:	47c0      	blx	r8
 800c3be:	4306      	orrs	r6, r0
 800c3c0:	3568      	adds	r5, #104	@ 0x68
 800c3c2:	e7e9      	b.n	800c398 <_fwalk_sglue+0x10>

0800c3c4 <__sread>:
 800c3c4:	b510      	push	{r4, lr}
 800c3c6:	460c      	mov	r4, r1
 800c3c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3cc:	f000 f86c 	bl	800c4a8 <_read_r>
 800c3d0:	2800      	cmp	r0, #0
 800c3d2:	bfab      	itete	ge
 800c3d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c3d6:	89a3      	ldrhlt	r3, [r4, #12]
 800c3d8:	181b      	addge	r3, r3, r0
 800c3da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c3de:	bfac      	ite	ge
 800c3e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c3e2:	81a3      	strhlt	r3, [r4, #12]
 800c3e4:	bd10      	pop	{r4, pc}

0800c3e6 <__swrite>:
 800c3e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3ea:	461f      	mov	r7, r3
 800c3ec:	898b      	ldrh	r3, [r1, #12]
 800c3ee:	05db      	lsls	r3, r3, #23
 800c3f0:	4605      	mov	r5, r0
 800c3f2:	460c      	mov	r4, r1
 800c3f4:	4616      	mov	r6, r2
 800c3f6:	d505      	bpl.n	800c404 <__swrite+0x1e>
 800c3f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3fc:	2302      	movs	r3, #2
 800c3fe:	2200      	movs	r2, #0
 800c400:	f000 f840 	bl	800c484 <_lseek_r>
 800c404:	89a3      	ldrh	r3, [r4, #12]
 800c406:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c40a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c40e:	81a3      	strh	r3, [r4, #12]
 800c410:	4632      	mov	r2, r6
 800c412:	463b      	mov	r3, r7
 800c414:	4628      	mov	r0, r5
 800c416:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c41a:	f000 b867 	b.w	800c4ec <_write_r>

0800c41e <__sseek>:
 800c41e:	b510      	push	{r4, lr}
 800c420:	460c      	mov	r4, r1
 800c422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c426:	f000 f82d 	bl	800c484 <_lseek_r>
 800c42a:	1c43      	adds	r3, r0, #1
 800c42c:	89a3      	ldrh	r3, [r4, #12]
 800c42e:	bf15      	itete	ne
 800c430:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c432:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c436:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c43a:	81a3      	strheq	r3, [r4, #12]
 800c43c:	bf18      	it	ne
 800c43e:	81a3      	strhne	r3, [r4, #12]
 800c440:	bd10      	pop	{r4, pc}

0800c442 <__sclose>:
 800c442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c446:	f000 b80d 	b.w	800c464 <_close_r>

0800c44a <memset>:
 800c44a:	4402      	add	r2, r0
 800c44c:	4603      	mov	r3, r0
 800c44e:	4293      	cmp	r3, r2
 800c450:	d100      	bne.n	800c454 <memset+0xa>
 800c452:	4770      	bx	lr
 800c454:	f803 1b01 	strb.w	r1, [r3], #1
 800c458:	e7f9      	b.n	800c44e <memset+0x4>
	...

0800c45c <_localeconv_r>:
 800c45c:	4800      	ldr	r0, [pc, #0]	@ (800c460 <_localeconv_r+0x4>)
 800c45e:	4770      	bx	lr
 800c460:	20000248 	.word	0x20000248

0800c464 <_close_r>:
 800c464:	b538      	push	{r3, r4, r5, lr}
 800c466:	4d06      	ldr	r5, [pc, #24]	@ (800c480 <_close_r+0x1c>)
 800c468:	2300      	movs	r3, #0
 800c46a:	4604      	mov	r4, r0
 800c46c:	4608      	mov	r0, r1
 800c46e:	602b      	str	r3, [r5, #0]
 800c470:	f7f7 fc5c 	bl	8003d2c <_close>
 800c474:	1c43      	adds	r3, r0, #1
 800c476:	d102      	bne.n	800c47e <_close_r+0x1a>
 800c478:	682b      	ldr	r3, [r5, #0]
 800c47a:	b103      	cbz	r3, 800c47e <_close_r+0x1a>
 800c47c:	6023      	str	r3, [r4, #0]
 800c47e:	bd38      	pop	{r3, r4, r5, pc}
 800c480:	200021fc 	.word	0x200021fc

0800c484 <_lseek_r>:
 800c484:	b538      	push	{r3, r4, r5, lr}
 800c486:	4d07      	ldr	r5, [pc, #28]	@ (800c4a4 <_lseek_r+0x20>)
 800c488:	4604      	mov	r4, r0
 800c48a:	4608      	mov	r0, r1
 800c48c:	4611      	mov	r1, r2
 800c48e:	2200      	movs	r2, #0
 800c490:	602a      	str	r2, [r5, #0]
 800c492:	461a      	mov	r2, r3
 800c494:	f7f7 fc71 	bl	8003d7a <_lseek>
 800c498:	1c43      	adds	r3, r0, #1
 800c49a:	d102      	bne.n	800c4a2 <_lseek_r+0x1e>
 800c49c:	682b      	ldr	r3, [r5, #0]
 800c49e:	b103      	cbz	r3, 800c4a2 <_lseek_r+0x1e>
 800c4a0:	6023      	str	r3, [r4, #0]
 800c4a2:	bd38      	pop	{r3, r4, r5, pc}
 800c4a4:	200021fc 	.word	0x200021fc

0800c4a8 <_read_r>:
 800c4a8:	b538      	push	{r3, r4, r5, lr}
 800c4aa:	4d07      	ldr	r5, [pc, #28]	@ (800c4c8 <_read_r+0x20>)
 800c4ac:	4604      	mov	r4, r0
 800c4ae:	4608      	mov	r0, r1
 800c4b0:	4611      	mov	r1, r2
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	602a      	str	r2, [r5, #0]
 800c4b6:	461a      	mov	r2, r3
 800c4b8:	f7f7 fc1b 	bl	8003cf2 <_read>
 800c4bc:	1c43      	adds	r3, r0, #1
 800c4be:	d102      	bne.n	800c4c6 <_read_r+0x1e>
 800c4c0:	682b      	ldr	r3, [r5, #0]
 800c4c2:	b103      	cbz	r3, 800c4c6 <_read_r+0x1e>
 800c4c4:	6023      	str	r3, [r4, #0]
 800c4c6:	bd38      	pop	{r3, r4, r5, pc}
 800c4c8:	200021fc 	.word	0x200021fc

0800c4cc <_sbrk_r>:
 800c4cc:	b538      	push	{r3, r4, r5, lr}
 800c4ce:	4d06      	ldr	r5, [pc, #24]	@ (800c4e8 <_sbrk_r+0x1c>)
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	4604      	mov	r4, r0
 800c4d4:	4608      	mov	r0, r1
 800c4d6:	602b      	str	r3, [r5, #0]
 800c4d8:	f7f7 fc5c 	bl	8003d94 <_sbrk>
 800c4dc:	1c43      	adds	r3, r0, #1
 800c4de:	d102      	bne.n	800c4e6 <_sbrk_r+0x1a>
 800c4e0:	682b      	ldr	r3, [r5, #0]
 800c4e2:	b103      	cbz	r3, 800c4e6 <_sbrk_r+0x1a>
 800c4e4:	6023      	str	r3, [r4, #0]
 800c4e6:	bd38      	pop	{r3, r4, r5, pc}
 800c4e8:	200021fc 	.word	0x200021fc

0800c4ec <_write_r>:
 800c4ec:	b538      	push	{r3, r4, r5, lr}
 800c4ee:	4d07      	ldr	r5, [pc, #28]	@ (800c50c <_write_r+0x20>)
 800c4f0:	4604      	mov	r4, r0
 800c4f2:	4608      	mov	r0, r1
 800c4f4:	4611      	mov	r1, r2
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	602a      	str	r2, [r5, #0]
 800c4fa:	461a      	mov	r2, r3
 800c4fc:	f7f6 fb88 	bl	8002c10 <_write>
 800c500:	1c43      	adds	r3, r0, #1
 800c502:	d102      	bne.n	800c50a <_write_r+0x1e>
 800c504:	682b      	ldr	r3, [r5, #0]
 800c506:	b103      	cbz	r3, 800c50a <_write_r+0x1e>
 800c508:	6023      	str	r3, [r4, #0]
 800c50a:	bd38      	pop	{r3, r4, r5, pc}
 800c50c:	200021fc 	.word	0x200021fc

0800c510 <__errno>:
 800c510:	4b01      	ldr	r3, [pc, #4]	@ (800c518 <__errno+0x8>)
 800c512:	6818      	ldr	r0, [r3, #0]
 800c514:	4770      	bx	lr
 800c516:	bf00      	nop
 800c518:	20000108 	.word	0x20000108

0800c51c <__libc_init_array>:
 800c51c:	b570      	push	{r4, r5, r6, lr}
 800c51e:	4d0d      	ldr	r5, [pc, #52]	@ (800c554 <__libc_init_array+0x38>)
 800c520:	4c0d      	ldr	r4, [pc, #52]	@ (800c558 <__libc_init_array+0x3c>)
 800c522:	1b64      	subs	r4, r4, r5
 800c524:	10a4      	asrs	r4, r4, #2
 800c526:	2600      	movs	r6, #0
 800c528:	42a6      	cmp	r6, r4
 800c52a:	d109      	bne.n	800c540 <__libc_init_array+0x24>
 800c52c:	4d0b      	ldr	r5, [pc, #44]	@ (800c55c <__libc_init_array+0x40>)
 800c52e:	4c0c      	ldr	r4, [pc, #48]	@ (800c560 <__libc_init_array+0x44>)
 800c530:	f001 fdca 	bl	800e0c8 <_init>
 800c534:	1b64      	subs	r4, r4, r5
 800c536:	10a4      	asrs	r4, r4, #2
 800c538:	2600      	movs	r6, #0
 800c53a:	42a6      	cmp	r6, r4
 800c53c:	d105      	bne.n	800c54a <__libc_init_array+0x2e>
 800c53e:	bd70      	pop	{r4, r5, r6, pc}
 800c540:	f855 3b04 	ldr.w	r3, [r5], #4
 800c544:	4798      	blx	r3
 800c546:	3601      	adds	r6, #1
 800c548:	e7ee      	b.n	800c528 <__libc_init_array+0xc>
 800c54a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c54e:	4798      	blx	r3
 800c550:	3601      	adds	r6, #1
 800c552:	e7f2      	b.n	800c53a <__libc_init_array+0x1e>
 800c554:	0800e51c 	.word	0x0800e51c
 800c558:	0800e51c 	.word	0x0800e51c
 800c55c:	0800e51c 	.word	0x0800e51c
 800c560:	0800e520 	.word	0x0800e520

0800c564 <__retarget_lock_init_recursive>:
 800c564:	4770      	bx	lr

0800c566 <__retarget_lock_acquire_recursive>:
 800c566:	4770      	bx	lr

0800c568 <__retarget_lock_release_recursive>:
 800c568:	4770      	bx	lr

0800c56a <abort>:
 800c56a:	b508      	push	{r3, lr}
 800c56c:	2006      	movs	r0, #6
 800c56e:	f001 fcc9 	bl	800df04 <raise>
 800c572:	2001      	movs	r0, #1
 800c574:	f7f7 fbb2 	bl	8003cdc <_exit>

0800c578 <quorem>:
 800c578:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c57c:	6903      	ldr	r3, [r0, #16]
 800c57e:	690c      	ldr	r4, [r1, #16]
 800c580:	42a3      	cmp	r3, r4
 800c582:	4607      	mov	r7, r0
 800c584:	db7e      	blt.n	800c684 <quorem+0x10c>
 800c586:	3c01      	subs	r4, #1
 800c588:	f101 0814 	add.w	r8, r1, #20
 800c58c:	00a3      	lsls	r3, r4, #2
 800c58e:	f100 0514 	add.w	r5, r0, #20
 800c592:	9300      	str	r3, [sp, #0]
 800c594:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c598:	9301      	str	r3, [sp, #4]
 800c59a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c59e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c5a2:	3301      	adds	r3, #1
 800c5a4:	429a      	cmp	r2, r3
 800c5a6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c5aa:	fbb2 f6f3 	udiv	r6, r2, r3
 800c5ae:	d32e      	bcc.n	800c60e <quorem+0x96>
 800c5b0:	f04f 0a00 	mov.w	sl, #0
 800c5b4:	46c4      	mov	ip, r8
 800c5b6:	46ae      	mov	lr, r5
 800c5b8:	46d3      	mov	fp, sl
 800c5ba:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c5be:	b298      	uxth	r0, r3
 800c5c0:	fb06 a000 	mla	r0, r6, r0, sl
 800c5c4:	0c02      	lsrs	r2, r0, #16
 800c5c6:	0c1b      	lsrs	r3, r3, #16
 800c5c8:	fb06 2303 	mla	r3, r6, r3, r2
 800c5cc:	f8de 2000 	ldr.w	r2, [lr]
 800c5d0:	b280      	uxth	r0, r0
 800c5d2:	b292      	uxth	r2, r2
 800c5d4:	1a12      	subs	r2, r2, r0
 800c5d6:	445a      	add	r2, fp
 800c5d8:	f8de 0000 	ldr.w	r0, [lr]
 800c5dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c5e0:	b29b      	uxth	r3, r3
 800c5e2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c5e6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c5ea:	b292      	uxth	r2, r2
 800c5ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c5f0:	45e1      	cmp	r9, ip
 800c5f2:	f84e 2b04 	str.w	r2, [lr], #4
 800c5f6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c5fa:	d2de      	bcs.n	800c5ba <quorem+0x42>
 800c5fc:	9b00      	ldr	r3, [sp, #0]
 800c5fe:	58eb      	ldr	r3, [r5, r3]
 800c600:	b92b      	cbnz	r3, 800c60e <quorem+0x96>
 800c602:	9b01      	ldr	r3, [sp, #4]
 800c604:	3b04      	subs	r3, #4
 800c606:	429d      	cmp	r5, r3
 800c608:	461a      	mov	r2, r3
 800c60a:	d32f      	bcc.n	800c66c <quorem+0xf4>
 800c60c:	613c      	str	r4, [r7, #16]
 800c60e:	4638      	mov	r0, r7
 800c610:	f001 f8c6 	bl	800d7a0 <__mcmp>
 800c614:	2800      	cmp	r0, #0
 800c616:	db25      	blt.n	800c664 <quorem+0xec>
 800c618:	4629      	mov	r1, r5
 800c61a:	2000      	movs	r0, #0
 800c61c:	f858 2b04 	ldr.w	r2, [r8], #4
 800c620:	f8d1 c000 	ldr.w	ip, [r1]
 800c624:	fa1f fe82 	uxth.w	lr, r2
 800c628:	fa1f f38c 	uxth.w	r3, ip
 800c62c:	eba3 030e 	sub.w	r3, r3, lr
 800c630:	4403      	add	r3, r0
 800c632:	0c12      	lsrs	r2, r2, #16
 800c634:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c638:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c63c:	b29b      	uxth	r3, r3
 800c63e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c642:	45c1      	cmp	r9, r8
 800c644:	f841 3b04 	str.w	r3, [r1], #4
 800c648:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c64c:	d2e6      	bcs.n	800c61c <quorem+0xa4>
 800c64e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c652:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c656:	b922      	cbnz	r2, 800c662 <quorem+0xea>
 800c658:	3b04      	subs	r3, #4
 800c65a:	429d      	cmp	r5, r3
 800c65c:	461a      	mov	r2, r3
 800c65e:	d30b      	bcc.n	800c678 <quorem+0x100>
 800c660:	613c      	str	r4, [r7, #16]
 800c662:	3601      	adds	r6, #1
 800c664:	4630      	mov	r0, r6
 800c666:	b003      	add	sp, #12
 800c668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c66c:	6812      	ldr	r2, [r2, #0]
 800c66e:	3b04      	subs	r3, #4
 800c670:	2a00      	cmp	r2, #0
 800c672:	d1cb      	bne.n	800c60c <quorem+0x94>
 800c674:	3c01      	subs	r4, #1
 800c676:	e7c6      	b.n	800c606 <quorem+0x8e>
 800c678:	6812      	ldr	r2, [r2, #0]
 800c67a:	3b04      	subs	r3, #4
 800c67c:	2a00      	cmp	r2, #0
 800c67e:	d1ef      	bne.n	800c660 <quorem+0xe8>
 800c680:	3c01      	subs	r4, #1
 800c682:	e7ea      	b.n	800c65a <quorem+0xe2>
 800c684:	2000      	movs	r0, #0
 800c686:	e7ee      	b.n	800c666 <quorem+0xee>

0800c688 <_dtoa_r>:
 800c688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c68c:	69c7      	ldr	r7, [r0, #28]
 800c68e:	b097      	sub	sp, #92	@ 0x5c
 800c690:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c694:	ec55 4b10 	vmov	r4, r5, d0
 800c698:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c69a:	9107      	str	r1, [sp, #28]
 800c69c:	4681      	mov	r9, r0
 800c69e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c6a0:	9311      	str	r3, [sp, #68]	@ 0x44
 800c6a2:	b97f      	cbnz	r7, 800c6c4 <_dtoa_r+0x3c>
 800c6a4:	2010      	movs	r0, #16
 800c6a6:	f7ff f8ad 	bl	800b804 <malloc>
 800c6aa:	4602      	mov	r2, r0
 800c6ac:	f8c9 001c 	str.w	r0, [r9, #28]
 800c6b0:	b920      	cbnz	r0, 800c6bc <_dtoa_r+0x34>
 800c6b2:	4ba9      	ldr	r3, [pc, #676]	@ (800c958 <_dtoa_r+0x2d0>)
 800c6b4:	21ef      	movs	r1, #239	@ 0xef
 800c6b6:	48a9      	ldr	r0, [pc, #676]	@ (800c95c <_dtoa_r+0x2d4>)
 800c6b8:	f7ff f886 	bl	800b7c8 <__assert_func>
 800c6bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c6c0:	6007      	str	r7, [r0, #0]
 800c6c2:	60c7      	str	r7, [r0, #12]
 800c6c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c6c8:	6819      	ldr	r1, [r3, #0]
 800c6ca:	b159      	cbz	r1, 800c6e4 <_dtoa_r+0x5c>
 800c6cc:	685a      	ldr	r2, [r3, #4]
 800c6ce:	604a      	str	r2, [r1, #4]
 800c6d0:	2301      	movs	r3, #1
 800c6d2:	4093      	lsls	r3, r2
 800c6d4:	608b      	str	r3, [r1, #8]
 800c6d6:	4648      	mov	r0, r9
 800c6d8:	f000 fe30 	bl	800d33c <_Bfree>
 800c6dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	601a      	str	r2, [r3, #0]
 800c6e4:	1e2b      	subs	r3, r5, #0
 800c6e6:	bfb9      	ittee	lt
 800c6e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c6ec:	9305      	strlt	r3, [sp, #20]
 800c6ee:	2300      	movge	r3, #0
 800c6f0:	6033      	strge	r3, [r6, #0]
 800c6f2:	9f05      	ldr	r7, [sp, #20]
 800c6f4:	4b9a      	ldr	r3, [pc, #616]	@ (800c960 <_dtoa_r+0x2d8>)
 800c6f6:	bfbc      	itt	lt
 800c6f8:	2201      	movlt	r2, #1
 800c6fa:	6032      	strlt	r2, [r6, #0]
 800c6fc:	43bb      	bics	r3, r7
 800c6fe:	d112      	bne.n	800c726 <_dtoa_r+0x9e>
 800c700:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c702:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c706:	6013      	str	r3, [r2, #0]
 800c708:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c70c:	4323      	orrs	r3, r4
 800c70e:	f000 855a 	beq.w	800d1c6 <_dtoa_r+0xb3e>
 800c712:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c714:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c974 <_dtoa_r+0x2ec>
 800c718:	2b00      	cmp	r3, #0
 800c71a:	f000 855c 	beq.w	800d1d6 <_dtoa_r+0xb4e>
 800c71e:	f10a 0303 	add.w	r3, sl, #3
 800c722:	f000 bd56 	b.w	800d1d2 <_dtoa_r+0xb4a>
 800c726:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c72a:	2200      	movs	r2, #0
 800c72c:	ec51 0b17 	vmov	r0, r1, d7
 800c730:	2300      	movs	r3, #0
 800c732:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c736:	f7f4 f9c7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c73a:	4680      	mov	r8, r0
 800c73c:	b158      	cbz	r0, 800c756 <_dtoa_r+0xce>
 800c73e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c740:	2301      	movs	r3, #1
 800c742:	6013      	str	r3, [r2, #0]
 800c744:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c746:	b113      	cbz	r3, 800c74e <_dtoa_r+0xc6>
 800c748:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c74a:	4b86      	ldr	r3, [pc, #536]	@ (800c964 <_dtoa_r+0x2dc>)
 800c74c:	6013      	str	r3, [r2, #0]
 800c74e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c978 <_dtoa_r+0x2f0>
 800c752:	f000 bd40 	b.w	800d1d6 <_dtoa_r+0xb4e>
 800c756:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c75a:	aa14      	add	r2, sp, #80	@ 0x50
 800c75c:	a915      	add	r1, sp, #84	@ 0x54
 800c75e:	4648      	mov	r0, r9
 800c760:	f001 f8ce 	bl	800d900 <__d2b>
 800c764:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c768:	9002      	str	r0, [sp, #8]
 800c76a:	2e00      	cmp	r6, #0
 800c76c:	d078      	beq.n	800c860 <_dtoa_r+0x1d8>
 800c76e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c770:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c774:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c778:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c77c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c780:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c784:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c788:	4619      	mov	r1, r3
 800c78a:	2200      	movs	r2, #0
 800c78c:	4b76      	ldr	r3, [pc, #472]	@ (800c968 <_dtoa_r+0x2e0>)
 800c78e:	f7f3 fd7b 	bl	8000288 <__aeabi_dsub>
 800c792:	a36b      	add	r3, pc, #428	@ (adr r3, 800c940 <_dtoa_r+0x2b8>)
 800c794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c798:	f7f3 ff2e 	bl	80005f8 <__aeabi_dmul>
 800c79c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c948 <_dtoa_r+0x2c0>)
 800c79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a2:	f7f3 fd73 	bl	800028c <__adddf3>
 800c7a6:	4604      	mov	r4, r0
 800c7a8:	4630      	mov	r0, r6
 800c7aa:	460d      	mov	r5, r1
 800c7ac:	f7f3 feba 	bl	8000524 <__aeabi_i2d>
 800c7b0:	a367      	add	r3, pc, #412	@ (adr r3, 800c950 <_dtoa_r+0x2c8>)
 800c7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b6:	f7f3 ff1f 	bl	80005f8 <__aeabi_dmul>
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	460b      	mov	r3, r1
 800c7be:	4620      	mov	r0, r4
 800c7c0:	4629      	mov	r1, r5
 800c7c2:	f7f3 fd63 	bl	800028c <__adddf3>
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	460d      	mov	r5, r1
 800c7ca:	f7f4 f9c5 	bl	8000b58 <__aeabi_d2iz>
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	4607      	mov	r7, r0
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	4620      	mov	r0, r4
 800c7d6:	4629      	mov	r1, r5
 800c7d8:	f7f4 f980 	bl	8000adc <__aeabi_dcmplt>
 800c7dc:	b140      	cbz	r0, 800c7f0 <_dtoa_r+0x168>
 800c7de:	4638      	mov	r0, r7
 800c7e0:	f7f3 fea0 	bl	8000524 <__aeabi_i2d>
 800c7e4:	4622      	mov	r2, r4
 800c7e6:	462b      	mov	r3, r5
 800c7e8:	f7f4 f96e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7ec:	b900      	cbnz	r0, 800c7f0 <_dtoa_r+0x168>
 800c7ee:	3f01      	subs	r7, #1
 800c7f0:	2f16      	cmp	r7, #22
 800c7f2:	d852      	bhi.n	800c89a <_dtoa_r+0x212>
 800c7f4:	4b5d      	ldr	r3, [pc, #372]	@ (800c96c <_dtoa_r+0x2e4>)
 800c7f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c802:	f7f4 f96b 	bl	8000adc <__aeabi_dcmplt>
 800c806:	2800      	cmp	r0, #0
 800c808:	d049      	beq.n	800c89e <_dtoa_r+0x216>
 800c80a:	3f01      	subs	r7, #1
 800c80c:	2300      	movs	r3, #0
 800c80e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c810:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c812:	1b9b      	subs	r3, r3, r6
 800c814:	1e5a      	subs	r2, r3, #1
 800c816:	bf45      	ittet	mi
 800c818:	f1c3 0301 	rsbmi	r3, r3, #1
 800c81c:	9300      	strmi	r3, [sp, #0]
 800c81e:	2300      	movpl	r3, #0
 800c820:	2300      	movmi	r3, #0
 800c822:	9206      	str	r2, [sp, #24]
 800c824:	bf54      	ite	pl
 800c826:	9300      	strpl	r3, [sp, #0]
 800c828:	9306      	strmi	r3, [sp, #24]
 800c82a:	2f00      	cmp	r7, #0
 800c82c:	db39      	blt.n	800c8a2 <_dtoa_r+0x21a>
 800c82e:	9b06      	ldr	r3, [sp, #24]
 800c830:	970d      	str	r7, [sp, #52]	@ 0x34
 800c832:	443b      	add	r3, r7
 800c834:	9306      	str	r3, [sp, #24]
 800c836:	2300      	movs	r3, #0
 800c838:	9308      	str	r3, [sp, #32]
 800c83a:	9b07      	ldr	r3, [sp, #28]
 800c83c:	2b09      	cmp	r3, #9
 800c83e:	d863      	bhi.n	800c908 <_dtoa_r+0x280>
 800c840:	2b05      	cmp	r3, #5
 800c842:	bfc4      	itt	gt
 800c844:	3b04      	subgt	r3, #4
 800c846:	9307      	strgt	r3, [sp, #28]
 800c848:	9b07      	ldr	r3, [sp, #28]
 800c84a:	f1a3 0302 	sub.w	r3, r3, #2
 800c84e:	bfcc      	ite	gt
 800c850:	2400      	movgt	r4, #0
 800c852:	2401      	movle	r4, #1
 800c854:	2b03      	cmp	r3, #3
 800c856:	d863      	bhi.n	800c920 <_dtoa_r+0x298>
 800c858:	e8df f003 	tbb	[pc, r3]
 800c85c:	2b375452 	.word	0x2b375452
 800c860:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c864:	441e      	add	r6, r3
 800c866:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c86a:	2b20      	cmp	r3, #32
 800c86c:	bfc1      	itttt	gt
 800c86e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c872:	409f      	lslgt	r7, r3
 800c874:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c878:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c87c:	bfd6      	itet	le
 800c87e:	f1c3 0320 	rsble	r3, r3, #32
 800c882:	ea47 0003 	orrgt.w	r0, r7, r3
 800c886:	fa04 f003 	lslle.w	r0, r4, r3
 800c88a:	f7f3 fe3b 	bl	8000504 <__aeabi_ui2d>
 800c88e:	2201      	movs	r2, #1
 800c890:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c894:	3e01      	subs	r6, #1
 800c896:	9212      	str	r2, [sp, #72]	@ 0x48
 800c898:	e776      	b.n	800c788 <_dtoa_r+0x100>
 800c89a:	2301      	movs	r3, #1
 800c89c:	e7b7      	b.n	800c80e <_dtoa_r+0x186>
 800c89e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c8a0:	e7b6      	b.n	800c810 <_dtoa_r+0x188>
 800c8a2:	9b00      	ldr	r3, [sp, #0]
 800c8a4:	1bdb      	subs	r3, r3, r7
 800c8a6:	9300      	str	r3, [sp, #0]
 800c8a8:	427b      	negs	r3, r7
 800c8aa:	9308      	str	r3, [sp, #32]
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	930d      	str	r3, [sp, #52]	@ 0x34
 800c8b0:	e7c3      	b.n	800c83a <_dtoa_r+0x1b2>
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8b8:	eb07 0b03 	add.w	fp, r7, r3
 800c8bc:	f10b 0301 	add.w	r3, fp, #1
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	9303      	str	r3, [sp, #12]
 800c8c4:	bfb8      	it	lt
 800c8c6:	2301      	movlt	r3, #1
 800c8c8:	e006      	b.n	800c8d8 <_dtoa_r+0x250>
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	dd28      	ble.n	800c926 <_dtoa_r+0x29e>
 800c8d4:	469b      	mov	fp, r3
 800c8d6:	9303      	str	r3, [sp, #12]
 800c8d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c8dc:	2100      	movs	r1, #0
 800c8de:	2204      	movs	r2, #4
 800c8e0:	f102 0514 	add.w	r5, r2, #20
 800c8e4:	429d      	cmp	r5, r3
 800c8e6:	d926      	bls.n	800c936 <_dtoa_r+0x2ae>
 800c8e8:	6041      	str	r1, [r0, #4]
 800c8ea:	4648      	mov	r0, r9
 800c8ec:	f000 fce6 	bl	800d2bc <_Balloc>
 800c8f0:	4682      	mov	sl, r0
 800c8f2:	2800      	cmp	r0, #0
 800c8f4:	d142      	bne.n	800c97c <_dtoa_r+0x2f4>
 800c8f6:	4b1e      	ldr	r3, [pc, #120]	@ (800c970 <_dtoa_r+0x2e8>)
 800c8f8:	4602      	mov	r2, r0
 800c8fa:	f240 11af 	movw	r1, #431	@ 0x1af
 800c8fe:	e6da      	b.n	800c6b6 <_dtoa_r+0x2e>
 800c900:	2300      	movs	r3, #0
 800c902:	e7e3      	b.n	800c8cc <_dtoa_r+0x244>
 800c904:	2300      	movs	r3, #0
 800c906:	e7d5      	b.n	800c8b4 <_dtoa_r+0x22c>
 800c908:	2401      	movs	r4, #1
 800c90a:	2300      	movs	r3, #0
 800c90c:	9307      	str	r3, [sp, #28]
 800c90e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c910:	f04f 3bff 	mov.w	fp, #4294967295
 800c914:	2200      	movs	r2, #0
 800c916:	f8cd b00c 	str.w	fp, [sp, #12]
 800c91a:	2312      	movs	r3, #18
 800c91c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c91e:	e7db      	b.n	800c8d8 <_dtoa_r+0x250>
 800c920:	2301      	movs	r3, #1
 800c922:	9309      	str	r3, [sp, #36]	@ 0x24
 800c924:	e7f4      	b.n	800c910 <_dtoa_r+0x288>
 800c926:	f04f 0b01 	mov.w	fp, #1
 800c92a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c92e:	465b      	mov	r3, fp
 800c930:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c934:	e7d0      	b.n	800c8d8 <_dtoa_r+0x250>
 800c936:	3101      	adds	r1, #1
 800c938:	0052      	lsls	r2, r2, #1
 800c93a:	e7d1      	b.n	800c8e0 <_dtoa_r+0x258>
 800c93c:	f3af 8000 	nop.w
 800c940:	636f4361 	.word	0x636f4361
 800c944:	3fd287a7 	.word	0x3fd287a7
 800c948:	8b60c8b3 	.word	0x8b60c8b3
 800c94c:	3fc68a28 	.word	0x3fc68a28
 800c950:	509f79fb 	.word	0x509f79fb
 800c954:	3fd34413 	.word	0x3fd34413
 800c958:	0800e219 	.word	0x0800e219
 800c95c:	0800e230 	.word	0x0800e230
 800c960:	7ff00000 	.word	0x7ff00000
 800c964:	0800e1e9 	.word	0x0800e1e9
 800c968:	3ff80000 	.word	0x3ff80000
 800c96c:	0800e348 	.word	0x0800e348
 800c970:	0800e288 	.word	0x0800e288
 800c974:	0800e215 	.word	0x0800e215
 800c978:	0800e1e8 	.word	0x0800e1e8
 800c97c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c980:	6018      	str	r0, [r3, #0]
 800c982:	9b03      	ldr	r3, [sp, #12]
 800c984:	2b0e      	cmp	r3, #14
 800c986:	f200 80a1 	bhi.w	800cacc <_dtoa_r+0x444>
 800c98a:	2c00      	cmp	r4, #0
 800c98c:	f000 809e 	beq.w	800cacc <_dtoa_r+0x444>
 800c990:	2f00      	cmp	r7, #0
 800c992:	dd33      	ble.n	800c9fc <_dtoa_r+0x374>
 800c994:	4b9c      	ldr	r3, [pc, #624]	@ (800cc08 <_dtoa_r+0x580>)
 800c996:	f007 020f 	and.w	r2, r7, #15
 800c99a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c99e:	ed93 7b00 	vldr	d7, [r3]
 800c9a2:	05f8      	lsls	r0, r7, #23
 800c9a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c9a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c9ac:	d516      	bpl.n	800c9dc <_dtoa_r+0x354>
 800c9ae:	4b97      	ldr	r3, [pc, #604]	@ (800cc0c <_dtoa_r+0x584>)
 800c9b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c9b8:	f7f3 ff48 	bl	800084c <__aeabi_ddiv>
 800c9bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9c0:	f004 040f 	and.w	r4, r4, #15
 800c9c4:	2603      	movs	r6, #3
 800c9c6:	4d91      	ldr	r5, [pc, #580]	@ (800cc0c <_dtoa_r+0x584>)
 800c9c8:	b954      	cbnz	r4, 800c9e0 <_dtoa_r+0x358>
 800c9ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c9ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c9d2:	f7f3 ff3b 	bl	800084c <__aeabi_ddiv>
 800c9d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9da:	e028      	b.n	800ca2e <_dtoa_r+0x3a6>
 800c9dc:	2602      	movs	r6, #2
 800c9de:	e7f2      	b.n	800c9c6 <_dtoa_r+0x33e>
 800c9e0:	07e1      	lsls	r1, r4, #31
 800c9e2:	d508      	bpl.n	800c9f6 <_dtoa_r+0x36e>
 800c9e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c9e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c9ec:	f7f3 fe04 	bl	80005f8 <__aeabi_dmul>
 800c9f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c9f4:	3601      	adds	r6, #1
 800c9f6:	1064      	asrs	r4, r4, #1
 800c9f8:	3508      	adds	r5, #8
 800c9fa:	e7e5      	b.n	800c9c8 <_dtoa_r+0x340>
 800c9fc:	f000 80af 	beq.w	800cb5e <_dtoa_r+0x4d6>
 800ca00:	427c      	negs	r4, r7
 800ca02:	4b81      	ldr	r3, [pc, #516]	@ (800cc08 <_dtoa_r+0x580>)
 800ca04:	4d81      	ldr	r5, [pc, #516]	@ (800cc0c <_dtoa_r+0x584>)
 800ca06:	f004 020f 	and.w	r2, r4, #15
 800ca0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ca16:	f7f3 fdef 	bl	80005f8 <__aeabi_dmul>
 800ca1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca1e:	1124      	asrs	r4, r4, #4
 800ca20:	2300      	movs	r3, #0
 800ca22:	2602      	movs	r6, #2
 800ca24:	2c00      	cmp	r4, #0
 800ca26:	f040 808f 	bne.w	800cb48 <_dtoa_r+0x4c0>
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d1d3      	bne.n	800c9d6 <_dtoa_r+0x34e>
 800ca2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ca30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	f000 8094 	beq.w	800cb62 <_dtoa_r+0x4da>
 800ca3a:	4b75      	ldr	r3, [pc, #468]	@ (800cc10 <_dtoa_r+0x588>)
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	4620      	mov	r0, r4
 800ca40:	4629      	mov	r1, r5
 800ca42:	f7f4 f84b 	bl	8000adc <__aeabi_dcmplt>
 800ca46:	2800      	cmp	r0, #0
 800ca48:	f000 808b 	beq.w	800cb62 <_dtoa_r+0x4da>
 800ca4c:	9b03      	ldr	r3, [sp, #12]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	f000 8087 	beq.w	800cb62 <_dtoa_r+0x4da>
 800ca54:	f1bb 0f00 	cmp.w	fp, #0
 800ca58:	dd34      	ble.n	800cac4 <_dtoa_r+0x43c>
 800ca5a:	4620      	mov	r0, r4
 800ca5c:	4b6d      	ldr	r3, [pc, #436]	@ (800cc14 <_dtoa_r+0x58c>)
 800ca5e:	2200      	movs	r2, #0
 800ca60:	4629      	mov	r1, r5
 800ca62:	f7f3 fdc9 	bl	80005f8 <__aeabi_dmul>
 800ca66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca6a:	f107 38ff 	add.w	r8, r7, #4294967295
 800ca6e:	3601      	adds	r6, #1
 800ca70:	465c      	mov	r4, fp
 800ca72:	4630      	mov	r0, r6
 800ca74:	f7f3 fd56 	bl	8000524 <__aeabi_i2d>
 800ca78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca7c:	f7f3 fdbc 	bl	80005f8 <__aeabi_dmul>
 800ca80:	4b65      	ldr	r3, [pc, #404]	@ (800cc18 <_dtoa_r+0x590>)
 800ca82:	2200      	movs	r2, #0
 800ca84:	f7f3 fc02 	bl	800028c <__adddf3>
 800ca88:	4605      	mov	r5, r0
 800ca8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ca8e:	2c00      	cmp	r4, #0
 800ca90:	d16a      	bne.n	800cb68 <_dtoa_r+0x4e0>
 800ca92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca96:	4b61      	ldr	r3, [pc, #388]	@ (800cc1c <_dtoa_r+0x594>)
 800ca98:	2200      	movs	r2, #0
 800ca9a:	f7f3 fbf5 	bl	8000288 <__aeabi_dsub>
 800ca9e:	4602      	mov	r2, r0
 800caa0:	460b      	mov	r3, r1
 800caa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800caa6:	462a      	mov	r2, r5
 800caa8:	4633      	mov	r3, r6
 800caaa:	f7f4 f835 	bl	8000b18 <__aeabi_dcmpgt>
 800caae:	2800      	cmp	r0, #0
 800cab0:	f040 8298 	bne.w	800cfe4 <_dtoa_r+0x95c>
 800cab4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cab8:	462a      	mov	r2, r5
 800caba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cabe:	f7f4 f80d 	bl	8000adc <__aeabi_dcmplt>
 800cac2:	bb38      	cbnz	r0, 800cb14 <_dtoa_r+0x48c>
 800cac4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cac8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cacc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cace:	2b00      	cmp	r3, #0
 800cad0:	f2c0 8157 	blt.w	800cd82 <_dtoa_r+0x6fa>
 800cad4:	2f0e      	cmp	r7, #14
 800cad6:	f300 8154 	bgt.w	800cd82 <_dtoa_r+0x6fa>
 800cada:	4b4b      	ldr	r3, [pc, #300]	@ (800cc08 <_dtoa_r+0x580>)
 800cadc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cae0:	ed93 7b00 	vldr	d7, [r3]
 800cae4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	ed8d 7b00 	vstr	d7, [sp]
 800caec:	f280 80e5 	bge.w	800ccba <_dtoa_r+0x632>
 800caf0:	9b03      	ldr	r3, [sp, #12]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	f300 80e1 	bgt.w	800ccba <_dtoa_r+0x632>
 800caf8:	d10c      	bne.n	800cb14 <_dtoa_r+0x48c>
 800cafa:	4b48      	ldr	r3, [pc, #288]	@ (800cc1c <_dtoa_r+0x594>)
 800cafc:	2200      	movs	r2, #0
 800cafe:	ec51 0b17 	vmov	r0, r1, d7
 800cb02:	f7f3 fd79 	bl	80005f8 <__aeabi_dmul>
 800cb06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb0a:	f7f3 fffb 	bl	8000b04 <__aeabi_dcmpge>
 800cb0e:	2800      	cmp	r0, #0
 800cb10:	f000 8266 	beq.w	800cfe0 <_dtoa_r+0x958>
 800cb14:	2400      	movs	r4, #0
 800cb16:	4625      	mov	r5, r4
 800cb18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb1a:	4656      	mov	r6, sl
 800cb1c:	ea6f 0803 	mvn.w	r8, r3
 800cb20:	2700      	movs	r7, #0
 800cb22:	4621      	mov	r1, r4
 800cb24:	4648      	mov	r0, r9
 800cb26:	f000 fc09 	bl	800d33c <_Bfree>
 800cb2a:	2d00      	cmp	r5, #0
 800cb2c:	f000 80bd 	beq.w	800ccaa <_dtoa_r+0x622>
 800cb30:	b12f      	cbz	r7, 800cb3e <_dtoa_r+0x4b6>
 800cb32:	42af      	cmp	r7, r5
 800cb34:	d003      	beq.n	800cb3e <_dtoa_r+0x4b6>
 800cb36:	4639      	mov	r1, r7
 800cb38:	4648      	mov	r0, r9
 800cb3a:	f000 fbff 	bl	800d33c <_Bfree>
 800cb3e:	4629      	mov	r1, r5
 800cb40:	4648      	mov	r0, r9
 800cb42:	f000 fbfb 	bl	800d33c <_Bfree>
 800cb46:	e0b0      	b.n	800ccaa <_dtoa_r+0x622>
 800cb48:	07e2      	lsls	r2, r4, #31
 800cb4a:	d505      	bpl.n	800cb58 <_dtoa_r+0x4d0>
 800cb4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb50:	f7f3 fd52 	bl	80005f8 <__aeabi_dmul>
 800cb54:	3601      	adds	r6, #1
 800cb56:	2301      	movs	r3, #1
 800cb58:	1064      	asrs	r4, r4, #1
 800cb5a:	3508      	adds	r5, #8
 800cb5c:	e762      	b.n	800ca24 <_dtoa_r+0x39c>
 800cb5e:	2602      	movs	r6, #2
 800cb60:	e765      	b.n	800ca2e <_dtoa_r+0x3a6>
 800cb62:	9c03      	ldr	r4, [sp, #12]
 800cb64:	46b8      	mov	r8, r7
 800cb66:	e784      	b.n	800ca72 <_dtoa_r+0x3ea>
 800cb68:	4b27      	ldr	r3, [pc, #156]	@ (800cc08 <_dtoa_r+0x580>)
 800cb6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cb74:	4454      	add	r4, sl
 800cb76:	2900      	cmp	r1, #0
 800cb78:	d054      	beq.n	800cc24 <_dtoa_r+0x59c>
 800cb7a:	4929      	ldr	r1, [pc, #164]	@ (800cc20 <_dtoa_r+0x598>)
 800cb7c:	2000      	movs	r0, #0
 800cb7e:	f7f3 fe65 	bl	800084c <__aeabi_ddiv>
 800cb82:	4633      	mov	r3, r6
 800cb84:	462a      	mov	r2, r5
 800cb86:	f7f3 fb7f 	bl	8000288 <__aeabi_dsub>
 800cb8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb8e:	4656      	mov	r6, sl
 800cb90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb94:	f7f3 ffe0 	bl	8000b58 <__aeabi_d2iz>
 800cb98:	4605      	mov	r5, r0
 800cb9a:	f7f3 fcc3 	bl	8000524 <__aeabi_i2d>
 800cb9e:	4602      	mov	r2, r0
 800cba0:	460b      	mov	r3, r1
 800cba2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cba6:	f7f3 fb6f 	bl	8000288 <__aeabi_dsub>
 800cbaa:	3530      	adds	r5, #48	@ 0x30
 800cbac:	4602      	mov	r2, r0
 800cbae:	460b      	mov	r3, r1
 800cbb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cbb4:	f806 5b01 	strb.w	r5, [r6], #1
 800cbb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cbbc:	f7f3 ff8e 	bl	8000adc <__aeabi_dcmplt>
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	d172      	bne.n	800ccaa <_dtoa_r+0x622>
 800cbc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbc8:	4911      	ldr	r1, [pc, #68]	@ (800cc10 <_dtoa_r+0x588>)
 800cbca:	2000      	movs	r0, #0
 800cbcc:	f7f3 fb5c 	bl	8000288 <__aeabi_dsub>
 800cbd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cbd4:	f7f3 ff82 	bl	8000adc <__aeabi_dcmplt>
 800cbd8:	2800      	cmp	r0, #0
 800cbda:	f040 80b4 	bne.w	800cd46 <_dtoa_r+0x6be>
 800cbde:	42a6      	cmp	r6, r4
 800cbe0:	f43f af70 	beq.w	800cac4 <_dtoa_r+0x43c>
 800cbe4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cbe8:	4b0a      	ldr	r3, [pc, #40]	@ (800cc14 <_dtoa_r+0x58c>)
 800cbea:	2200      	movs	r2, #0
 800cbec:	f7f3 fd04 	bl	80005f8 <__aeabi_dmul>
 800cbf0:	4b08      	ldr	r3, [pc, #32]	@ (800cc14 <_dtoa_r+0x58c>)
 800cbf2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbfc:	f7f3 fcfc 	bl	80005f8 <__aeabi_dmul>
 800cc00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc04:	e7c4      	b.n	800cb90 <_dtoa_r+0x508>
 800cc06:	bf00      	nop
 800cc08:	0800e348 	.word	0x0800e348
 800cc0c:	0800e320 	.word	0x0800e320
 800cc10:	3ff00000 	.word	0x3ff00000
 800cc14:	40240000 	.word	0x40240000
 800cc18:	401c0000 	.word	0x401c0000
 800cc1c:	40140000 	.word	0x40140000
 800cc20:	3fe00000 	.word	0x3fe00000
 800cc24:	4631      	mov	r1, r6
 800cc26:	4628      	mov	r0, r5
 800cc28:	f7f3 fce6 	bl	80005f8 <__aeabi_dmul>
 800cc2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc30:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cc32:	4656      	mov	r6, sl
 800cc34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc38:	f7f3 ff8e 	bl	8000b58 <__aeabi_d2iz>
 800cc3c:	4605      	mov	r5, r0
 800cc3e:	f7f3 fc71 	bl	8000524 <__aeabi_i2d>
 800cc42:	4602      	mov	r2, r0
 800cc44:	460b      	mov	r3, r1
 800cc46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc4a:	f7f3 fb1d 	bl	8000288 <__aeabi_dsub>
 800cc4e:	3530      	adds	r5, #48	@ 0x30
 800cc50:	f806 5b01 	strb.w	r5, [r6], #1
 800cc54:	4602      	mov	r2, r0
 800cc56:	460b      	mov	r3, r1
 800cc58:	42a6      	cmp	r6, r4
 800cc5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cc5e:	f04f 0200 	mov.w	r2, #0
 800cc62:	d124      	bne.n	800ccae <_dtoa_r+0x626>
 800cc64:	4baf      	ldr	r3, [pc, #700]	@ (800cf24 <_dtoa_r+0x89c>)
 800cc66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc6a:	f7f3 fb0f 	bl	800028c <__adddf3>
 800cc6e:	4602      	mov	r2, r0
 800cc70:	460b      	mov	r3, r1
 800cc72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc76:	f7f3 ff4f 	bl	8000b18 <__aeabi_dcmpgt>
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d163      	bne.n	800cd46 <_dtoa_r+0x6be>
 800cc7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cc82:	49a8      	ldr	r1, [pc, #672]	@ (800cf24 <_dtoa_r+0x89c>)
 800cc84:	2000      	movs	r0, #0
 800cc86:	f7f3 faff 	bl	8000288 <__aeabi_dsub>
 800cc8a:	4602      	mov	r2, r0
 800cc8c:	460b      	mov	r3, r1
 800cc8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc92:	f7f3 ff23 	bl	8000adc <__aeabi_dcmplt>
 800cc96:	2800      	cmp	r0, #0
 800cc98:	f43f af14 	beq.w	800cac4 <_dtoa_r+0x43c>
 800cc9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cc9e:	1e73      	subs	r3, r6, #1
 800cca0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cca2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cca6:	2b30      	cmp	r3, #48	@ 0x30
 800cca8:	d0f8      	beq.n	800cc9c <_dtoa_r+0x614>
 800ccaa:	4647      	mov	r7, r8
 800ccac:	e03b      	b.n	800cd26 <_dtoa_r+0x69e>
 800ccae:	4b9e      	ldr	r3, [pc, #632]	@ (800cf28 <_dtoa_r+0x8a0>)
 800ccb0:	f7f3 fca2 	bl	80005f8 <__aeabi_dmul>
 800ccb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccb8:	e7bc      	b.n	800cc34 <_dtoa_r+0x5ac>
 800ccba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ccbe:	4656      	mov	r6, sl
 800ccc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccc4:	4620      	mov	r0, r4
 800ccc6:	4629      	mov	r1, r5
 800ccc8:	f7f3 fdc0 	bl	800084c <__aeabi_ddiv>
 800cccc:	f7f3 ff44 	bl	8000b58 <__aeabi_d2iz>
 800ccd0:	4680      	mov	r8, r0
 800ccd2:	f7f3 fc27 	bl	8000524 <__aeabi_i2d>
 800ccd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccda:	f7f3 fc8d 	bl	80005f8 <__aeabi_dmul>
 800ccde:	4602      	mov	r2, r0
 800cce0:	460b      	mov	r3, r1
 800cce2:	4620      	mov	r0, r4
 800cce4:	4629      	mov	r1, r5
 800cce6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ccea:	f7f3 facd 	bl	8000288 <__aeabi_dsub>
 800ccee:	f806 4b01 	strb.w	r4, [r6], #1
 800ccf2:	9d03      	ldr	r5, [sp, #12]
 800ccf4:	eba6 040a 	sub.w	r4, r6, sl
 800ccf8:	42a5      	cmp	r5, r4
 800ccfa:	4602      	mov	r2, r0
 800ccfc:	460b      	mov	r3, r1
 800ccfe:	d133      	bne.n	800cd68 <_dtoa_r+0x6e0>
 800cd00:	f7f3 fac4 	bl	800028c <__adddf3>
 800cd04:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd08:	4604      	mov	r4, r0
 800cd0a:	460d      	mov	r5, r1
 800cd0c:	f7f3 ff04 	bl	8000b18 <__aeabi_dcmpgt>
 800cd10:	b9c0      	cbnz	r0, 800cd44 <_dtoa_r+0x6bc>
 800cd12:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd16:	4620      	mov	r0, r4
 800cd18:	4629      	mov	r1, r5
 800cd1a:	f7f3 fed5 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd1e:	b110      	cbz	r0, 800cd26 <_dtoa_r+0x69e>
 800cd20:	f018 0f01 	tst.w	r8, #1
 800cd24:	d10e      	bne.n	800cd44 <_dtoa_r+0x6bc>
 800cd26:	9902      	ldr	r1, [sp, #8]
 800cd28:	4648      	mov	r0, r9
 800cd2a:	f000 fb07 	bl	800d33c <_Bfree>
 800cd2e:	2300      	movs	r3, #0
 800cd30:	7033      	strb	r3, [r6, #0]
 800cd32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd34:	3701      	adds	r7, #1
 800cd36:	601f      	str	r7, [r3, #0]
 800cd38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	f000 824b 	beq.w	800d1d6 <_dtoa_r+0xb4e>
 800cd40:	601e      	str	r6, [r3, #0]
 800cd42:	e248      	b.n	800d1d6 <_dtoa_r+0xb4e>
 800cd44:	46b8      	mov	r8, r7
 800cd46:	4633      	mov	r3, r6
 800cd48:	461e      	mov	r6, r3
 800cd4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd4e:	2a39      	cmp	r2, #57	@ 0x39
 800cd50:	d106      	bne.n	800cd60 <_dtoa_r+0x6d8>
 800cd52:	459a      	cmp	sl, r3
 800cd54:	d1f8      	bne.n	800cd48 <_dtoa_r+0x6c0>
 800cd56:	2230      	movs	r2, #48	@ 0x30
 800cd58:	f108 0801 	add.w	r8, r8, #1
 800cd5c:	f88a 2000 	strb.w	r2, [sl]
 800cd60:	781a      	ldrb	r2, [r3, #0]
 800cd62:	3201      	adds	r2, #1
 800cd64:	701a      	strb	r2, [r3, #0]
 800cd66:	e7a0      	b.n	800ccaa <_dtoa_r+0x622>
 800cd68:	4b6f      	ldr	r3, [pc, #444]	@ (800cf28 <_dtoa_r+0x8a0>)
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	f7f3 fc44 	bl	80005f8 <__aeabi_dmul>
 800cd70:	2200      	movs	r2, #0
 800cd72:	2300      	movs	r3, #0
 800cd74:	4604      	mov	r4, r0
 800cd76:	460d      	mov	r5, r1
 800cd78:	f7f3 fea6 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd7c:	2800      	cmp	r0, #0
 800cd7e:	d09f      	beq.n	800ccc0 <_dtoa_r+0x638>
 800cd80:	e7d1      	b.n	800cd26 <_dtoa_r+0x69e>
 800cd82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd84:	2a00      	cmp	r2, #0
 800cd86:	f000 80ea 	beq.w	800cf5e <_dtoa_r+0x8d6>
 800cd8a:	9a07      	ldr	r2, [sp, #28]
 800cd8c:	2a01      	cmp	r2, #1
 800cd8e:	f300 80cd 	bgt.w	800cf2c <_dtoa_r+0x8a4>
 800cd92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cd94:	2a00      	cmp	r2, #0
 800cd96:	f000 80c1 	beq.w	800cf1c <_dtoa_r+0x894>
 800cd9a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cd9e:	9c08      	ldr	r4, [sp, #32]
 800cda0:	9e00      	ldr	r6, [sp, #0]
 800cda2:	9a00      	ldr	r2, [sp, #0]
 800cda4:	441a      	add	r2, r3
 800cda6:	9200      	str	r2, [sp, #0]
 800cda8:	9a06      	ldr	r2, [sp, #24]
 800cdaa:	2101      	movs	r1, #1
 800cdac:	441a      	add	r2, r3
 800cdae:	4648      	mov	r0, r9
 800cdb0:	9206      	str	r2, [sp, #24]
 800cdb2:	f000 fb77 	bl	800d4a4 <__i2b>
 800cdb6:	4605      	mov	r5, r0
 800cdb8:	b166      	cbz	r6, 800cdd4 <_dtoa_r+0x74c>
 800cdba:	9b06      	ldr	r3, [sp, #24]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	dd09      	ble.n	800cdd4 <_dtoa_r+0x74c>
 800cdc0:	42b3      	cmp	r3, r6
 800cdc2:	9a00      	ldr	r2, [sp, #0]
 800cdc4:	bfa8      	it	ge
 800cdc6:	4633      	movge	r3, r6
 800cdc8:	1ad2      	subs	r2, r2, r3
 800cdca:	9200      	str	r2, [sp, #0]
 800cdcc:	9a06      	ldr	r2, [sp, #24]
 800cdce:	1af6      	subs	r6, r6, r3
 800cdd0:	1ad3      	subs	r3, r2, r3
 800cdd2:	9306      	str	r3, [sp, #24]
 800cdd4:	9b08      	ldr	r3, [sp, #32]
 800cdd6:	b30b      	cbz	r3, 800ce1c <_dtoa_r+0x794>
 800cdd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	f000 80c6 	beq.w	800cf6c <_dtoa_r+0x8e4>
 800cde0:	2c00      	cmp	r4, #0
 800cde2:	f000 80c0 	beq.w	800cf66 <_dtoa_r+0x8de>
 800cde6:	4629      	mov	r1, r5
 800cde8:	4622      	mov	r2, r4
 800cdea:	4648      	mov	r0, r9
 800cdec:	f000 fc12 	bl	800d614 <__pow5mult>
 800cdf0:	9a02      	ldr	r2, [sp, #8]
 800cdf2:	4601      	mov	r1, r0
 800cdf4:	4605      	mov	r5, r0
 800cdf6:	4648      	mov	r0, r9
 800cdf8:	f000 fb6a 	bl	800d4d0 <__multiply>
 800cdfc:	9902      	ldr	r1, [sp, #8]
 800cdfe:	4680      	mov	r8, r0
 800ce00:	4648      	mov	r0, r9
 800ce02:	f000 fa9b 	bl	800d33c <_Bfree>
 800ce06:	9b08      	ldr	r3, [sp, #32]
 800ce08:	1b1b      	subs	r3, r3, r4
 800ce0a:	9308      	str	r3, [sp, #32]
 800ce0c:	f000 80b1 	beq.w	800cf72 <_dtoa_r+0x8ea>
 800ce10:	9a08      	ldr	r2, [sp, #32]
 800ce12:	4641      	mov	r1, r8
 800ce14:	4648      	mov	r0, r9
 800ce16:	f000 fbfd 	bl	800d614 <__pow5mult>
 800ce1a:	9002      	str	r0, [sp, #8]
 800ce1c:	2101      	movs	r1, #1
 800ce1e:	4648      	mov	r0, r9
 800ce20:	f000 fb40 	bl	800d4a4 <__i2b>
 800ce24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce26:	4604      	mov	r4, r0
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	f000 81d8 	beq.w	800d1de <_dtoa_r+0xb56>
 800ce2e:	461a      	mov	r2, r3
 800ce30:	4601      	mov	r1, r0
 800ce32:	4648      	mov	r0, r9
 800ce34:	f000 fbee 	bl	800d614 <__pow5mult>
 800ce38:	9b07      	ldr	r3, [sp, #28]
 800ce3a:	2b01      	cmp	r3, #1
 800ce3c:	4604      	mov	r4, r0
 800ce3e:	f300 809f 	bgt.w	800cf80 <_dtoa_r+0x8f8>
 800ce42:	9b04      	ldr	r3, [sp, #16]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	f040 8097 	bne.w	800cf78 <_dtoa_r+0x8f0>
 800ce4a:	9b05      	ldr	r3, [sp, #20]
 800ce4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	f040 8093 	bne.w	800cf7c <_dtoa_r+0x8f4>
 800ce56:	9b05      	ldr	r3, [sp, #20]
 800ce58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce5c:	0d1b      	lsrs	r3, r3, #20
 800ce5e:	051b      	lsls	r3, r3, #20
 800ce60:	b133      	cbz	r3, 800ce70 <_dtoa_r+0x7e8>
 800ce62:	9b00      	ldr	r3, [sp, #0]
 800ce64:	3301      	adds	r3, #1
 800ce66:	9300      	str	r3, [sp, #0]
 800ce68:	9b06      	ldr	r3, [sp, #24]
 800ce6a:	3301      	adds	r3, #1
 800ce6c:	9306      	str	r3, [sp, #24]
 800ce6e:	2301      	movs	r3, #1
 800ce70:	9308      	str	r3, [sp, #32]
 800ce72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	f000 81b8 	beq.w	800d1ea <_dtoa_r+0xb62>
 800ce7a:	6923      	ldr	r3, [r4, #16]
 800ce7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ce80:	6918      	ldr	r0, [r3, #16]
 800ce82:	f000 fac3 	bl	800d40c <__hi0bits>
 800ce86:	f1c0 0020 	rsb	r0, r0, #32
 800ce8a:	9b06      	ldr	r3, [sp, #24]
 800ce8c:	4418      	add	r0, r3
 800ce8e:	f010 001f 	ands.w	r0, r0, #31
 800ce92:	f000 8082 	beq.w	800cf9a <_dtoa_r+0x912>
 800ce96:	f1c0 0320 	rsb	r3, r0, #32
 800ce9a:	2b04      	cmp	r3, #4
 800ce9c:	dd73      	ble.n	800cf86 <_dtoa_r+0x8fe>
 800ce9e:	9b00      	ldr	r3, [sp, #0]
 800cea0:	f1c0 001c 	rsb	r0, r0, #28
 800cea4:	4403      	add	r3, r0
 800cea6:	9300      	str	r3, [sp, #0]
 800cea8:	9b06      	ldr	r3, [sp, #24]
 800ceaa:	4403      	add	r3, r0
 800ceac:	4406      	add	r6, r0
 800ceae:	9306      	str	r3, [sp, #24]
 800ceb0:	9b00      	ldr	r3, [sp, #0]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	dd05      	ble.n	800cec2 <_dtoa_r+0x83a>
 800ceb6:	9902      	ldr	r1, [sp, #8]
 800ceb8:	461a      	mov	r2, r3
 800ceba:	4648      	mov	r0, r9
 800cebc:	f000 fc04 	bl	800d6c8 <__lshift>
 800cec0:	9002      	str	r0, [sp, #8]
 800cec2:	9b06      	ldr	r3, [sp, #24]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	dd05      	ble.n	800ced4 <_dtoa_r+0x84c>
 800cec8:	4621      	mov	r1, r4
 800ceca:	461a      	mov	r2, r3
 800cecc:	4648      	mov	r0, r9
 800cece:	f000 fbfb 	bl	800d6c8 <__lshift>
 800ced2:	4604      	mov	r4, r0
 800ced4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d061      	beq.n	800cf9e <_dtoa_r+0x916>
 800ceda:	9802      	ldr	r0, [sp, #8]
 800cedc:	4621      	mov	r1, r4
 800cede:	f000 fc5f 	bl	800d7a0 <__mcmp>
 800cee2:	2800      	cmp	r0, #0
 800cee4:	da5b      	bge.n	800cf9e <_dtoa_r+0x916>
 800cee6:	2300      	movs	r3, #0
 800cee8:	9902      	ldr	r1, [sp, #8]
 800ceea:	220a      	movs	r2, #10
 800ceec:	4648      	mov	r0, r9
 800ceee:	f000 fa47 	bl	800d380 <__multadd>
 800cef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cef4:	9002      	str	r0, [sp, #8]
 800cef6:	f107 38ff 	add.w	r8, r7, #4294967295
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	f000 8177 	beq.w	800d1ee <_dtoa_r+0xb66>
 800cf00:	4629      	mov	r1, r5
 800cf02:	2300      	movs	r3, #0
 800cf04:	220a      	movs	r2, #10
 800cf06:	4648      	mov	r0, r9
 800cf08:	f000 fa3a 	bl	800d380 <__multadd>
 800cf0c:	f1bb 0f00 	cmp.w	fp, #0
 800cf10:	4605      	mov	r5, r0
 800cf12:	dc6f      	bgt.n	800cff4 <_dtoa_r+0x96c>
 800cf14:	9b07      	ldr	r3, [sp, #28]
 800cf16:	2b02      	cmp	r3, #2
 800cf18:	dc49      	bgt.n	800cfae <_dtoa_r+0x926>
 800cf1a:	e06b      	b.n	800cff4 <_dtoa_r+0x96c>
 800cf1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cf1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cf22:	e73c      	b.n	800cd9e <_dtoa_r+0x716>
 800cf24:	3fe00000 	.word	0x3fe00000
 800cf28:	40240000 	.word	0x40240000
 800cf2c:	9b03      	ldr	r3, [sp, #12]
 800cf2e:	1e5c      	subs	r4, r3, #1
 800cf30:	9b08      	ldr	r3, [sp, #32]
 800cf32:	42a3      	cmp	r3, r4
 800cf34:	db09      	blt.n	800cf4a <_dtoa_r+0x8c2>
 800cf36:	1b1c      	subs	r4, r3, r4
 800cf38:	9b03      	ldr	r3, [sp, #12]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	f6bf af30 	bge.w	800cda0 <_dtoa_r+0x718>
 800cf40:	9b00      	ldr	r3, [sp, #0]
 800cf42:	9a03      	ldr	r2, [sp, #12]
 800cf44:	1a9e      	subs	r6, r3, r2
 800cf46:	2300      	movs	r3, #0
 800cf48:	e72b      	b.n	800cda2 <_dtoa_r+0x71a>
 800cf4a:	9b08      	ldr	r3, [sp, #32]
 800cf4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf4e:	9408      	str	r4, [sp, #32]
 800cf50:	1ae3      	subs	r3, r4, r3
 800cf52:	441a      	add	r2, r3
 800cf54:	9e00      	ldr	r6, [sp, #0]
 800cf56:	9b03      	ldr	r3, [sp, #12]
 800cf58:	920d      	str	r2, [sp, #52]	@ 0x34
 800cf5a:	2400      	movs	r4, #0
 800cf5c:	e721      	b.n	800cda2 <_dtoa_r+0x71a>
 800cf5e:	9c08      	ldr	r4, [sp, #32]
 800cf60:	9e00      	ldr	r6, [sp, #0]
 800cf62:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cf64:	e728      	b.n	800cdb8 <_dtoa_r+0x730>
 800cf66:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cf6a:	e751      	b.n	800ce10 <_dtoa_r+0x788>
 800cf6c:	9a08      	ldr	r2, [sp, #32]
 800cf6e:	9902      	ldr	r1, [sp, #8]
 800cf70:	e750      	b.n	800ce14 <_dtoa_r+0x78c>
 800cf72:	f8cd 8008 	str.w	r8, [sp, #8]
 800cf76:	e751      	b.n	800ce1c <_dtoa_r+0x794>
 800cf78:	2300      	movs	r3, #0
 800cf7a:	e779      	b.n	800ce70 <_dtoa_r+0x7e8>
 800cf7c:	9b04      	ldr	r3, [sp, #16]
 800cf7e:	e777      	b.n	800ce70 <_dtoa_r+0x7e8>
 800cf80:	2300      	movs	r3, #0
 800cf82:	9308      	str	r3, [sp, #32]
 800cf84:	e779      	b.n	800ce7a <_dtoa_r+0x7f2>
 800cf86:	d093      	beq.n	800ceb0 <_dtoa_r+0x828>
 800cf88:	9a00      	ldr	r2, [sp, #0]
 800cf8a:	331c      	adds	r3, #28
 800cf8c:	441a      	add	r2, r3
 800cf8e:	9200      	str	r2, [sp, #0]
 800cf90:	9a06      	ldr	r2, [sp, #24]
 800cf92:	441a      	add	r2, r3
 800cf94:	441e      	add	r6, r3
 800cf96:	9206      	str	r2, [sp, #24]
 800cf98:	e78a      	b.n	800ceb0 <_dtoa_r+0x828>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	e7f4      	b.n	800cf88 <_dtoa_r+0x900>
 800cf9e:	9b03      	ldr	r3, [sp, #12]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	46b8      	mov	r8, r7
 800cfa4:	dc20      	bgt.n	800cfe8 <_dtoa_r+0x960>
 800cfa6:	469b      	mov	fp, r3
 800cfa8:	9b07      	ldr	r3, [sp, #28]
 800cfaa:	2b02      	cmp	r3, #2
 800cfac:	dd1e      	ble.n	800cfec <_dtoa_r+0x964>
 800cfae:	f1bb 0f00 	cmp.w	fp, #0
 800cfb2:	f47f adb1 	bne.w	800cb18 <_dtoa_r+0x490>
 800cfb6:	4621      	mov	r1, r4
 800cfb8:	465b      	mov	r3, fp
 800cfba:	2205      	movs	r2, #5
 800cfbc:	4648      	mov	r0, r9
 800cfbe:	f000 f9df 	bl	800d380 <__multadd>
 800cfc2:	4601      	mov	r1, r0
 800cfc4:	4604      	mov	r4, r0
 800cfc6:	9802      	ldr	r0, [sp, #8]
 800cfc8:	f000 fbea 	bl	800d7a0 <__mcmp>
 800cfcc:	2800      	cmp	r0, #0
 800cfce:	f77f ada3 	ble.w	800cb18 <_dtoa_r+0x490>
 800cfd2:	4656      	mov	r6, sl
 800cfd4:	2331      	movs	r3, #49	@ 0x31
 800cfd6:	f806 3b01 	strb.w	r3, [r6], #1
 800cfda:	f108 0801 	add.w	r8, r8, #1
 800cfde:	e59f      	b.n	800cb20 <_dtoa_r+0x498>
 800cfe0:	9c03      	ldr	r4, [sp, #12]
 800cfe2:	46b8      	mov	r8, r7
 800cfe4:	4625      	mov	r5, r4
 800cfe6:	e7f4      	b.n	800cfd2 <_dtoa_r+0x94a>
 800cfe8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cfec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	f000 8101 	beq.w	800d1f6 <_dtoa_r+0xb6e>
 800cff4:	2e00      	cmp	r6, #0
 800cff6:	dd05      	ble.n	800d004 <_dtoa_r+0x97c>
 800cff8:	4629      	mov	r1, r5
 800cffa:	4632      	mov	r2, r6
 800cffc:	4648      	mov	r0, r9
 800cffe:	f000 fb63 	bl	800d6c8 <__lshift>
 800d002:	4605      	mov	r5, r0
 800d004:	9b08      	ldr	r3, [sp, #32]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d05c      	beq.n	800d0c4 <_dtoa_r+0xa3c>
 800d00a:	6869      	ldr	r1, [r5, #4]
 800d00c:	4648      	mov	r0, r9
 800d00e:	f000 f955 	bl	800d2bc <_Balloc>
 800d012:	4606      	mov	r6, r0
 800d014:	b928      	cbnz	r0, 800d022 <_dtoa_r+0x99a>
 800d016:	4b82      	ldr	r3, [pc, #520]	@ (800d220 <_dtoa_r+0xb98>)
 800d018:	4602      	mov	r2, r0
 800d01a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d01e:	f7ff bb4a 	b.w	800c6b6 <_dtoa_r+0x2e>
 800d022:	692a      	ldr	r2, [r5, #16]
 800d024:	3202      	adds	r2, #2
 800d026:	0092      	lsls	r2, r2, #2
 800d028:	f105 010c 	add.w	r1, r5, #12
 800d02c:	300c      	adds	r0, #12
 800d02e:	f000 ff85 	bl	800df3c <memcpy>
 800d032:	2201      	movs	r2, #1
 800d034:	4631      	mov	r1, r6
 800d036:	4648      	mov	r0, r9
 800d038:	f000 fb46 	bl	800d6c8 <__lshift>
 800d03c:	f10a 0301 	add.w	r3, sl, #1
 800d040:	9300      	str	r3, [sp, #0]
 800d042:	eb0a 030b 	add.w	r3, sl, fp
 800d046:	9308      	str	r3, [sp, #32]
 800d048:	9b04      	ldr	r3, [sp, #16]
 800d04a:	f003 0301 	and.w	r3, r3, #1
 800d04e:	462f      	mov	r7, r5
 800d050:	9306      	str	r3, [sp, #24]
 800d052:	4605      	mov	r5, r0
 800d054:	9b00      	ldr	r3, [sp, #0]
 800d056:	9802      	ldr	r0, [sp, #8]
 800d058:	4621      	mov	r1, r4
 800d05a:	f103 3bff 	add.w	fp, r3, #4294967295
 800d05e:	f7ff fa8b 	bl	800c578 <quorem>
 800d062:	4603      	mov	r3, r0
 800d064:	3330      	adds	r3, #48	@ 0x30
 800d066:	9003      	str	r0, [sp, #12]
 800d068:	4639      	mov	r1, r7
 800d06a:	9802      	ldr	r0, [sp, #8]
 800d06c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d06e:	f000 fb97 	bl	800d7a0 <__mcmp>
 800d072:	462a      	mov	r2, r5
 800d074:	9004      	str	r0, [sp, #16]
 800d076:	4621      	mov	r1, r4
 800d078:	4648      	mov	r0, r9
 800d07a:	f000 fbad 	bl	800d7d8 <__mdiff>
 800d07e:	68c2      	ldr	r2, [r0, #12]
 800d080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d082:	4606      	mov	r6, r0
 800d084:	bb02      	cbnz	r2, 800d0c8 <_dtoa_r+0xa40>
 800d086:	4601      	mov	r1, r0
 800d088:	9802      	ldr	r0, [sp, #8]
 800d08a:	f000 fb89 	bl	800d7a0 <__mcmp>
 800d08e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d090:	4602      	mov	r2, r0
 800d092:	4631      	mov	r1, r6
 800d094:	4648      	mov	r0, r9
 800d096:	920c      	str	r2, [sp, #48]	@ 0x30
 800d098:	9309      	str	r3, [sp, #36]	@ 0x24
 800d09a:	f000 f94f 	bl	800d33c <_Bfree>
 800d09e:	9b07      	ldr	r3, [sp, #28]
 800d0a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d0a2:	9e00      	ldr	r6, [sp, #0]
 800d0a4:	ea42 0103 	orr.w	r1, r2, r3
 800d0a8:	9b06      	ldr	r3, [sp, #24]
 800d0aa:	4319      	orrs	r1, r3
 800d0ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0ae:	d10d      	bne.n	800d0cc <_dtoa_r+0xa44>
 800d0b0:	2b39      	cmp	r3, #57	@ 0x39
 800d0b2:	d027      	beq.n	800d104 <_dtoa_r+0xa7c>
 800d0b4:	9a04      	ldr	r2, [sp, #16]
 800d0b6:	2a00      	cmp	r2, #0
 800d0b8:	dd01      	ble.n	800d0be <_dtoa_r+0xa36>
 800d0ba:	9b03      	ldr	r3, [sp, #12]
 800d0bc:	3331      	adds	r3, #49	@ 0x31
 800d0be:	f88b 3000 	strb.w	r3, [fp]
 800d0c2:	e52e      	b.n	800cb22 <_dtoa_r+0x49a>
 800d0c4:	4628      	mov	r0, r5
 800d0c6:	e7b9      	b.n	800d03c <_dtoa_r+0x9b4>
 800d0c8:	2201      	movs	r2, #1
 800d0ca:	e7e2      	b.n	800d092 <_dtoa_r+0xa0a>
 800d0cc:	9904      	ldr	r1, [sp, #16]
 800d0ce:	2900      	cmp	r1, #0
 800d0d0:	db04      	blt.n	800d0dc <_dtoa_r+0xa54>
 800d0d2:	9807      	ldr	r0, [sp, #28]
 800d0d4:	4301      	orrs	r1, r0
 800d0d6:	9806      	ldr	r0, [sp, #24]
 800d0d8:	4301      	orrs	r1, r0
 800d0da:	d120      	bne.n	800d11e <_dtoa_r+0xa96>
 800d0dc:	2a00      	cmp	r2, #0
 800d0de:	ddee      	ble.n	800d0be <_dtoa_r+0xa36>
 800d0e0:	9902      	ldr	r1, [sp, #8]
 800d0e2:	9300      	str	r3, [sp, #0]
 800d0e4:	2201      	movs	r2, #1
 800d0e6:	4648      	mov	r0, r9
 800d0e8:	f000 faee 	bl	800d6c8 <__lshift>
 800d0ec:	4621      	mov	r1, r4
 800d0ee:	9002      	str	r0, [sp, #8]
 800d0f0:	f000 fb56 	bl	800d7a0 <__mcmp>
 800d0f4:	2800      	cmp	r0, #0
 800d0f6:	9b00      	ldr	r3, [sp, #0]
 800d0f8:	dc02      	bgt.n	800d100 <_dtoa_r+0xa78>
 800d0fa:	d1e0      	bne.n	800d0be <_dtoa_r+0xa36>
 800d0fc:	07da      	lsls	r2, r3, #31
 800d0fe:	d5de      	bpl.n	800d0be <_dtoa_r+0xa36>
 800d100:	2b39      	cmp	r3, #57	@ 0x39
 800d102:	d1da      	bne.n	800d0ba <_dtoa_r+0xa32>
 800d104:	2339      	movs	r3, #57	@ 0x39
 800d106:	f88b 3000 	strb.w	r3, [fp]
 800d10a:	4633      	mov	r3, r6
 800d10c:	461e      	mov	r6, r3
 800d10e:	3b01      	subs	r3, #1
 800d110:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d114:	2a39      	cmp	r2, #57	@ 0x39
 800d116:	d04e      	beq.n	800d1b6 <_dtoa_r+0xb2e>
 800d118:	3201      	adds	r2, #1
 800d11a:	701a      	strb	r2, [r3, #0]
 800d11c:	e501      	b.n	800cb22 <_dtoa_r+0x49a>
 800d11e:	2a00      	cmp	r2, #0
 800d120:	dd03      	ble.n	800d12a <_dtoa_r+0xaa2>
 800d122:	2b39      	cmp	r3, #57	@ 0x39
 800d124:	d0ee      	beq.n	800d104 <_dtoa_r+0xa7c>
 800d126:	3301      	adds	r3, #1
 800d128:	e7c9      	b.n	800d0be <_dtoa_r+0xa36>
 800d12a:	9a00      	ldr	r2, [sp, #0]
 800d12c:	9908      	ldr	r1, [sp, #32]
 800d12e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d132:	428a      	cmp	r2, r1
 800d134:	d028      	beq.n	800d188 <_dtoa_r+0xb00>
 800d136:	9902      	ldr	r1, [sp, #8]
 800d138:	2300      	movs	r3, #0
 800d13a:	220a      	movs	r2, #10
 800d13c:	4648      	mov	r0, r9
 800d13e:	f000 f91f 	bl	800d380 <__multadd>
 800d142:	42af      	cmp	r7, r5
 800d144:	9002      	str	r0, [sp, #8]
 800d146:	f04f 0300 	mov.w	r3, #0
 800d14a:	f04f 020a 	mov.w	r2, #10
 800d14e:	4639      	mov	r1, r7
 800d150:	4648      	mov	r0, r9
 800d152:	d107      	bne.n	800d164 <_dtoa_r+0xadc>
 800d154:	f000 f914 	bl	800d380 <__multadd>
 800d158:	4607      	mov	r7, r0
 800d15a:	4605      	mov	r5, r0
 800d15c:	9b00      	ldr	r3, [sp, #0]
 800d15e:	3301      	adds	r3, #1
 800d160:	9300      	str	r3, [sp, #0]
 800d162:	e777      	b.n	800d054 <_dtoa_r+0x9cc>
 800d164:	f000 f90c 	bl	800d380 <__multadd>
 800d168:	4629      	mov	r1, r5
 800d16a:	4607      	mov	r7, r0
 800d16c:	2300      	movs	r3, #0
 800d16e:	220a      	movs	r2, #10
 800d170:	4648      	mov	r0, r9
 800d172:	f000 f905 	bl	800d380 <__multadd>
 800d176:	4605      	mov	r5, r0
 800d178:	e7f0      	b.n	800d15c <_dtoa_r+0xad4>
 800d17a:	f1bb 0f00 	cmp.w	fp, #0
 800d17e:	bfcc      	ite	gt
 800d180:	465e      	movgt	r6, fp
 800d182:	2601      	movle	r6, #1
 800d184:	4456      	add	r6, sl
 800d186:	2700      	movs	r7, #0
 800d188:	9902      	ldr	r1, [sp, #8]
 800d18a:	9300      	str	r3, [sp, #0]
 800d18c:	2201      	movs	r2, #1
 800d18e:	4648      	mov	r0, r9
 800d190:	f000 fa9a 	bl	800d6c8 <__lshift>
 800d194:	4621      	mov	r1, r4
 800d196:	9002      	str	r0, [sp, #8]
 800d198:	f000 fb02 	bl	800d7a0 <__mcmp>
 800d19c:	2800      	cmp	r0, #0
 800d19e:	dcb4      	bgt.n	800d10a <_dtoa_r+0xa82>
 800d1a0:	d102      	bne.n	800d1a8 <_dtoa_r+0xb20>
 800d1a2:	9b00      	ldr	r3, [sp, #0]
 800d1a4:	07db      	lsls	r3, r3, #31
 800d1a6:	d4b0      	bmi.n	800d10a <_dtoa_r+0xa82>
 800d1a8:	4633      	mov	r3, r6
 800d1aa:	461e      	mov	r6, r3
 800d1ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d1b0:	2a30      	cmp	r2, #48	@ 0x30
 800d1b2:	d0fa      	beq.n	800d1aa <_dtoa_r+0xb22>
 800d1b4:	e4b5      	b.n	800cb22 <_dtoa_r+0x49a>
 800d1b6:	459a      	cmp	sl, r3
 800d1b8:	d1a8      	bne.n	800d10c <_dtoa_r+0xa84>
 800d1ba:	2331      	movs	r3, #49	@ 0x31
 800d1bc:	f108 0801 	add.w	r8, r8, #1
 800d1c0:	f88a 3000 	strb.w	r3, [sl]
 800d1c4:	e4ad      	b.n	800cb22 <_dtoa_r+0x49a>
 800d1c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d1c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d224 <_dtoa_r+0xb9c>
 800d1cc:	b11b      	cbz	r3, 800d1d6 <_dtoa_r+0xb4e>
 800d1ce:	f10a 0308 	add.w	r3, sl, #8
 800d1d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d1d4:	6013      	str	r3, [r2, #0]
 800d1d6:	4650      	mov	r0, sl
 800d1d8:	b017      	add	sp, #92	@ 0x5c
 800d1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1de:	9b07      	ldr	r3, [sp, #28]
 800d1e0:	2b01      	cmp	r3, #1
 800d1e2:	f77f ae2e 	ble.w	800ce42 <_dtoa_r+0x7ba>
 800d1e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1e8:	9308      	str	r3, [sp, #32]
 800d1ea:	2001      	movs	r0, #1
 800d1ec:	e64d      	b.n	800ce8a <_dtoa_r+0x802>
 800d1ee:	f1bb 0f00 	cmp.w	fp, #0
 800d1f2:	f77f aed9 	ble.w	800cfa8 <_dtoa_r+0x920>
 800d1f6:	4656      	mov	r6, sl
 800d1f8:	9802      	ldr	r0, [sp, #8]
 800d1fa:	4621      	mov	r1, r4
 800d1fc:	f7ff f9bc 	bl	800c578 <quorem>
 800d200:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d204:	f806 3b01 	strb.w	r3, [r6], #1
 800d208:	eba6 020a 	sub.w	r2, r6, sl
 800d20c:	4593      	cmp	fp, r2
 800d20e:	ddb4      	ble.n	800d17a <_dtoa_r+0xaf2>
 800d210:	9902      	ldr	r1, [sp, #8]
 800d212:	2300      	movs	r3, #0
 800d214:	220a      	movs	r2, #10
 800d216:	4648      	mov	r0, r9
 800d218:	f000 f8b2 	bl	800d380 <__multadd>
 800d21c:	9002      	str	r0, [sp, #8]
 800d21e:	e7eb      	b.n	800d1f8 <_dtoa_r+0xb70>
 800d220:	0800e288 	.word	0x0800e288
 800d224:	0800e20c 	.word	0x0800e20c

0800d228 <_free_r>:
 800d228:	b538      	push	{r3, r4, r5, lr}
 800d22a:	4605      	mov	r5, r0
 800d22c:	2900      	cmp	r1, #0
 800d22e:	d041      	beq.n	800d2b4 <_free_r+0x8c>
 800d230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d234:	1f0c      	subs	r4, r1, #4
 800d236:	2b00      	cmp	r3, #0
 800d238:	bfb8      	it	lt
 800d23a:	18e4      	addlt	r4, r4, r3
 800d23c:	f7fe fb8c 	bl	800b958 <__malloc_lock>
 800d240:	4a1d      	ldr	r2, [pc, #116]	@ (800d2b8 <_free_r+0x90>)
 800d242:	6813      	ldr	r3, [r2, #0]
 800d244:	b933      	cbnz	r3, 800d254 <_free_r+0x2c>
 800d246:	6063      	str	r3, [r4, #4]
 800d248:	6014      	str	r4, [r2, #0]
 800d24a:	4628      	mov	r0, r5
 800d24c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d250:	f7fe bb88 	b.w	800b964 <__malloc_unlock>
 800d254:	42a3      	cmp	r3, r4
 800d256:	d908      	bls.n	800d26a <_free_r+0x42>
 800d258:	6820      	ldr	r0, [r4, #0]
 800d25a:	1821      	adds	r1, r4, r0
 800d25c:	428b      	cmp	r3, r1
 800d25e:	bf01      	itttt	eq
 800d260:	6819      	ldreq	r1, [r3, #0]
 800d262:	685b      	ldreq	r3, [r3, #4]
 800d264:	1809      	addeq	r1, r1, r0
 800d266:	6021      	streq	r1, [r4, #0]
 800d268:	e7ed      	b.n	800d246 <_free_r+0x1e>
 800d26a:	461a      	mov	r2, r3
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	b10b      	cbz	r3, 800d274 <_free_r+0x4c>
 800d270:	42a3      	cmp	r3, r4
 800d272:	d9fa      	bls.n	800d26a <_free_r+0x42>
 800d274:	6811      	ldr	r1, [r2, #0]
 800d276:	1850      	adds	r0, r2, r1
 800d278:	42a0      	cmp	r0, r4
 800d27a:	d10b      	bne.n	800d294 <_free_r+0x6c>
 800d27c:	6820      	ldr	r0, [r4, #0]
 800d27e:	4401      	add	r1, r0
 800d280:	1850      	adds	r0, r2, r1
 800d282:	4283      	cmp	r3, r0
 800d284:	6011      	str	r1, [r2, #0]
 800d286:	d1e0      	bne.n	800d24a <_free_r+0x22>
 800d288:	6818      	ldr	r0, [r3, #0]
 800d28a:	685b      	ldr	r3, [r3, #4]
 800d28c:	6053      	str	r3, [r2, #4]
 800d28e:	4408      	add	r0, r1
 800d290:	6010      	str	r0, [r2, #0]
 800d292:	e7da      	b.n	800d24a <_free_r+0x22>
 800d294:	d902      	bls.n	800d29c <_free_r+0x74>
 800d296:	230c      	movs	r3, #12
 800d298:	602b      	str	r3, [r5, #0]
 800d29a:	e7d6      	b.n	800d24a <_free_r+0x22>
 800d29c:	6820      	ldr	r0, [r4, #0]
 800d29e:	1821      	adds	r1, r4, r0
 800d2a0:	428b      	cmp	r3, r1
 800d2a2:	bf04      	itt	eq
 800d2a4:	6819      	ldreq	r1, [r3, #0]
 800d2a6:	685b      	ldreq	r3, [r3, #4]
 800d2a8:	6063      	str	r3, [r4, #4]
 800d2aa:	bf04      	itt	eq
 800d2ac:	1809      	addeq	r1, r1, r0
 800d2ae:	6021      	streq	r1, [r4, #0]
 800d2b0:	6054      	str	r4, [r2, #4]
 800d2b2:	e7ca      	b.n	800d24a <_free_r+0x22>
 800d2b4:	bd38      	pop	{r3, r4, r5, pc}
 800d2b6:	bf00      	nop
 800d2b8:	200020bc 	.word	0x200020bc

0800d2bc <_Balloc>:
 800d2bc:	b570      	push	{r4, r5, r6, lr}
 800d2be:	69c6      	ldr	r6, [r0, #28]
 800d2c0:	4604      	mov	r4, r0
 800d2c2:	460d      	mov	r5, r1
 800d2c4:	b976      	cbnz	r6, 800d2e4 <_Balloc+0x28>
 800d2c6:	2010      	movs	r0, #16
 800d2c8:	f7fe fa9c 	bl	800b804 <malloc>
 800d2cc:	4602      	mov	r2, r0
 800d2ce:	61e0      	str	r0, [r4, #28]
 800d2d0:	b920      	cbnz	r0, 800d2dc <_Balloc+0x20>
 800d2d2:	4b18      	ldr	r3, [pc, #96]	@ (800d334 <_Balloc+0x78>)
 800d2d4:	4818      	ldr	r0, [pc, #96]	@ (800d338 <_Balloc+0x7c>)
 800d2d6:	216b      	movs	r1, #107	@ 0x6b
 800d2d8:	f7fe fa76 	bl	800b7c8 <__assert_func>
 800d2dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2e0:	6006      	str	r6, [r0, #0]
 800d2e2:	60c6      	str	r6, [r0, #12]
 800d2e4:	69e6      	ldr	r6, [r4, #28]
 800d2e6:	68f3      	ldr	r3, [r6, #12]
 800d2e8:	b183      	cbz	r3, 800d30c <_Balloc+0x50>
 800d2ea:	69e3      	ldr	r3, [r4, #28]
 800d2ec:	68db      	ldr	r3, [r3, #12]
 800d2ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d2f2:	b9b8      	cbnz	r0, 800d324 <_Balloc+0x68>
 800d2f4:	2101      	movs	r1, #1
 800d2f6:	fa01 f605 	lsl.w	r6, r1, r5
 800d2fa:	1d72      	adds	r2, r6, #5
 800d2fc:	0092      	lsls	r2, r2, #2
 800d2fe:	4620      	mov	r0, r4
 800d300:	f000 fe2a 	bl	800df58 <_calloc_r>
 800d304:	b160      	cbz	r0, 800d320 <_Balloc+0x64>
 800d306:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d30a:	e00e      	b.n	800d32a <_Balloc+0x6e>
 800d30c:	2221      	movs	r2, #33	@ 0x21
 800d30e:	2104      	movs	r1, #4
 800d310:	4620      	mov	r0, r4
 800d312:	f000 fe21 	bl	800df58 <_calloc_r>
 800d316:	69e3      	ldr	r3, [r4, #28]
 800d318:	60f0      	str	r0, [r6, #12]
 800d31a:	68db      	ldr	r3, [r3, #12]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d1e4      	bne.n	800d2ea <_Balloc+0x2e>
 800d320:	2000      	movs	r0, #0
 800d322:	bd70      	pop	{r4, r5, r6, pc}
 800d324:	6802      	ldr	r2, [r0, #0]
 800d326:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d32a:	2300      	movs	r3, #0
 800d32c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d330:	e7f7      	b.n	800d322 <_Balloc+0x66>
 800d332:	bf00      	nop
 800d334:	0800e219 	.word	0x0800e219
 800d338:	0800e299 	.word	0x0800e299

0800d33c <_Bfree>:
 800d33c:	b570      	push	{r4, r5, r6, lr}
 800d33e:	69c6      	ldr	r6, [r0, #28]
 800d340:	4605      	mov	r5, r0
 800d342:	460c      	mov	r4, r1
 800d344:	b976      	cbnz	r6, 800d364 <_Bfree+0x28>
 800d346:	2010      	movs	r0, #16
 800d348:	f7fe fa5c 	bl	800b804 <malloc>
 800d34c:	4602      	mov	r2, r0
 800d34e:	61e8      	str	r0, [r5, #28]
 800d350:	b920      	cbnz	r0, 800d35c <_Bfree+0x20>
 800d352:	4b09      	ldr	r3, [pc, #36]	@ (800d378 <_Bfree+0x3c>)
 800d354:	4809      	ldr	r0, [pc, #36]	@ (800d37c <_Bfree+0x40>)
 800d356:	218f      	movs	r1, #143	@ 0x8f
 800d358:	f7fe fa36 	bl	800b7c8 <__assert_func>
 800d35c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d360:	6006      	str	r6, [r0, #0]
 800d362:	60c6      	str	r6, [r0, #12]
 800d364:	b13c      	cbz	r4, 800d376 <_Bfree+0x3a>
 800d366:	69eb      	ldr	r3, [r5, #28]
 800d368:	6862      	ldr	r2, [r4, #4]
 800d36a:	68db      	ldr	r3, [r3, #12]
 800d36c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d370:	6021      	str	r1, [r4, #0]
 800d372:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d376:	bd70      	pop	{r4, r5, r6, pc}
 800d378:	0800e219 	.word	0x0800e219
 800d37c:	0800e299 	.word	0x0800e299

0800d380 <__multadd>:
 800d380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d384:	690d      	ldr	r5, [r1, #16]
 800d386:	4607      	mov	r7, r0
 800d388:	460c      	mov	r4, r1
 800d38a:	461e      	mov	r6, r3
 800d38c:	f101 0c14 	add.w	ip, r1, #20
 800d390:	2000      	movs	r0, #0
 800d392:	f8dc 3000 	ldr.w	r3, [ip]
 800d396:	b299      	uxth	r1, r3
 800d398:	fb02 6101 	mla	r1, r2, r1, r6
 800d39c:	0c1e      	lsrs	r6, r3, #16
 800d39e:	0c0b      	lsrs	r3, r1, #16
 800d3a0:	fb02 3306 	mla	r3, r2, r6, r3
 800d3a4:	b289      	uxth	r1, r1
 800d3a6:	3001      	adds	r0, #1
 800d3a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d3ac:	4285      	cmp	r5, r0
 800d3ae:	f84c 1b04 	str.w	r1, [ip], #4
 800d3b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d3b6:	dcec      	bgt.n	800d392 <__multadd+0x12>
 800d3b8:	b30e      	cbz	r6, 800d3fe <__multadd+0x7e>
 800d3ba:	68a3      	ldr	r3, [r4, #8]
 800d3bc:	42ab      	cmp	r3, r5
 800d3be:	dc19      	bgt.n	800d3f4 <__multadd+0x74>
 800d3c0:	6861      	ldr	r1, [r4, #4]
 800d3c2:	4638      	mov	r0, r7
 800d3c4:	3101      	adds	r1, #1
 800d3c6:	f7ff ff79 	bl	800d2bc <_Balloc>
 800d3ca:	4680      	mov	r8, r0
 800d3cc:	b928      	cbnz	r0, 800d3da <__multadd+0x5a>
 800d3ce:	4602      	mov	r2, r0
 800d3d0:	4b0c      	ldr	r3, [pc, #48]	@ (800d404 <__multadd+0x84>)
 800d3d2:	480d      	ldr	r0, [pc, #52]	@ (800d408 <__multadd+0x88>)
 800d3d4:	21ba      	movs	r1, #186	@ 0xba
 800d3d6:	f7fe f9f7 	bl	800b7c8 <__assert_func>
 800d3da:	6922      	ldr	r2, [r4, #16]
 800d3dc:	3202      	adds	r2, #2
 800d3de:	f104 010c 	add.w	r1, r4, #12
 800d3e2:	0092      	lsls	r2, r2, #2
 800d3e4:	300c      	adds	r0, #12
 800d3e6:	f000 fda9 	bl	800df3c <memcpy>
 800d3ea:	4621      	mov	r1, r4
 800d3ec:	4638      	mov	r0, r7
 800d3ee:	f7ff ffa5 	bl	800d33c <_Bfree>
 800d3f2:	4644      	mov	r4, r8
 800d3f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d3f8:	3501      	adds	r5, #1
 800d3fa:	615e      	str	r6, [r3, #20]
 800d3fc:	6125      	str	r5, [r4, #16]
 800d3fe:	4620      	mov	r0, r4
 800d400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d404:	0800e288 	.word	0x0800e288
 800d408:	0800e299 	.word	0x0800e299

0800d40c <__hi0bits>:
 800d40c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d410:	4603      	mov	r3, r0
 800d412:	bf36      	itet	cc
 800d414:	0403      	lslcc	r3, r0, #16
 800d416:	2000      	movcs	r0, #0
 800d418:	2010      	movcc	r0, #16
 800d41a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d41e:	bf3c      	itt	cc
 800d420:	021b      	lslcc	r3, r3, #8
 800d422:	3008      	addcc	r0, #8
 800d424:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d428:	bf3c      	itt	cc
 800d42a:	011b      	lslcc	r3, r3, #4
 800d42c:	3004      	addcc	r0, #4
 800d42e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d432:	bf3c      	itt	cc
 800d434:	009b      	lslcc	r3, r3, #2
 800d436:	3002      	addcc	r0, #2
 800d438:	2b00      	cmp	r3, #0
 800d43a:	db05      	blt.n	800d448 <__hi0bits+0x3c>
 800d43c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d440:	f100 0001 	add.w	r0, r0, #1
 800d444:	bf08      	it	eq
 800d446:	2020      	moveq	r0, #32
 800d448:	4770      	bx	lr

0800d44a <__lo0bits>:
 800d44a:	6803      	ldr	r3, [r0, #0]
 800d44c:	4602      	mov	r2, r0
 800d44e:	f013 0007 	ands.w	r0, r3, #7
 800d452:	d00b      	beq.n	800d46c <__lo0bits+0x22>
 800d454:	07d9      	lsls	r1, r3, #31
 800d456:	d421      	bmi.n	800d49c <__lo0bits+0x52>
 800d458:	0798      	lsls	r0, r3, #30
 800d45a:	bf49      	itett	mi
 800d45c:	085b      	lsrmi	r3, r3, #1
 800d45e:	089b      	lsrpl	r3, r3, #2
 800d460:	2001      	movmi	r0, #1
 800d462:	6013      	strmi	r3, [r2, #0]
 800d464:	bf5c      	itt	pl
 800d466:	6013      	strpl	r3, [r2, #0]
 800d468:	2002      	movpl	r0, #2
 800d46a:	4770      	bx	lr
 800d46c:	b299      	uxth	r1, r3
 800d46e:	b909      	cbnz	r1, 800d474 <__lo0bits+0x2a>
 800d470:	0c1b      	lsrs	r3, r3, #16
 800d472:	2010      	movs	r0, #16
 800d474:	b2d9      	uxtb	r1, r3
 800d476:	b909      	cbnz	r1, 800d47c <__lo0bits+0x32>
 800d478:	3008      	adds	r0, #8
 800d47a:	0a1b      	lsrs	r3, r3, #8
 800d47c:	0719      	lsls	r1, r3, #28
 800d47e:	bf04      	itt	eq
 800d480:	091b      	lsreq	r3, r3, #4
 800d482:	3004      	addeq	r0, #4
 800d484:	0799      	lsls	r1, r3, #30
 800d486:	bf04      	itt	eq
 800d488:	089b      	lsreq	r3, r3, #2
 800d48a:	3002      	addeq	r0, #2
 800d48c:	07d9      	lsls	r1, r3, #31
 800d48e:	d403      	bmi.n	800d498 <__lo0bits+0x4e>
 800d490:	085b      	lsrs	r3, r3, #1
 800d492:	f100 0001 	add.w	r0, r0, #1
 800d496:	d003      	beq.n	800d4a0 <__lo0bits+0x56>
 800d498:	6013      	str	r3, [r2, #0]
 800d49a:	4770      	bx	lr
 800d49c:	2000      	movs	r0, #0
 800d49e:	4770      	bx	lr
 800d4a0:	2020      	movs	r0, #32
 800d4a2:	4770      	bx	lr

0800d4a4 <__i2b>:
 800d4a4:	b510      	push	{r4, lr}
 800d4a6:	460c      	mov	r4, r1
 800d4a8:	2101      	movs	r1, #1
 800d4aa:	f7ff ff07 	bl	800d2bc <_Balloc>
 800d4ae:	4602      	mov	r2, r0
 800d4b0:	b928      	cbnz	r0, 800d4be <__i2b+0x1a>
 800d4b2:	4b05      	ldr	r3, [pc, #20]	@ (800d4c8 <__i2b+0x24>)
 800d4b4:	4805      	ldr	r0, [pc, #20]	@ (800d4cc <__i2b+0x28>)
 800d4b6:	f240 1145 	movw	r1, #325	@ 0x145
 800d4ba:	f7fe f985 	bl	800b7c8 <__assert_func>
 800d4be:	2301      	movs	r3, #1
 800d4c0:	6144      	str	r4, [r0, #20]
 800d4c2:	6103      	str	r3, [r0, #16]
 800d4c4:	bd10      	pop	{r4, pc}
 800d4c6:	bf00      	nop
 800d4c8:	0800e288 	.word	0x0800e288
 800d4cc:	0800e299 	.word	0x0800e299

0800d4d0 <__multiply>:
 800d4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4d4:	4617      	mov	r7, r2
 800d4d6:	690a      	ldr	r2, [r1, #16]
 800d4d8:	693b      	ldr	r3, [r7, #16]
 800d4da:	429a      	cmp	r2, r3
 800d4dc:	bfa8      	it	ge
 800d4de:	463b      	movge	r3, r7
 800d4e0:	4689      	mov	r9, r1
 800d4e2:	bfa4      	itt	ge
 800d4e4:	460f      	movge	r7, r1
 800d4e6:	4699      	movge	r9, r3
 800d4e8:	693d      	ldr	r5, [r7, #16]
 800d4ea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	6879      	ldr	r1, [r7, #4]
 800d4f2:	eb05 060a 	add.w	r6, r5, sl
 800d4f6:	42b3      	cmp	r3, r6
 800d4f8:	b085      	sub	sp, #20
 800d4fa:	bfb8      	it	lt
 800d4fc:	3101      	addlt	r1, #1
 800d4fe:	f7ff fedd 	bl	800d2bc <_Balloc>
 800d502:	b930      	cbnz	r0, 800d512 <__multiply+0x42>
 800d504:	4602      	mov	r2, r0
 800d506:	4b41      	ldr	r3, [pc, #260]	@ (800d60c <__multiply+0x13c>)
 800d508:	4841      	ldr	r0, [pc, #260]	@ (800d610 <__multiply+0x140>)
 800d50a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d50e:	f7fe f95b 	bl	800b7c8 <__assert_func>
 800d512:	f100 0414 	add.w	r4, r0, #20
 800d516:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d51a:	4623      	mov	r3, r4
 800d51c:	2200      	movs	r2, #0
 800d51e:	4573      	cmp	r3, lr
 800d520:	d320      	bcc.n	800d564 <__multiply+0x94>
 800d522:	f107 0814 	add.w	r8, r7, #20
 800d526:	f109 0114 	add.w	r1, r9, #20
 800d52a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d52e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d532:	9302      	str	r3, [sp, #8]
 800d534:	1beb      	subs	r3, r5, r7
 800d536:	3b15      	subs	r3, #21
 800d538:	f023 0303 	bic.w	r3, r3, #3
 800d53c:	3304      	adds	r3, #4
 800d53e:	3715      	adds	r7, #21
 800d540:	42bd      	cmp	r5, r7
 800d542:	bf38      	it	cc
 800d544:	2304      	movcc	r3, #4
 800d546:	9301      	str	r3, [sp, #4]
 800d548:	9b02      	ldr	r3, [sp, #8]
 800d54a:	9103      	str	r1, [sp, #12]
 800d54c:	428b      	cmp	r3, r1
 800d54e:	d80c      	bhi.n	800d56a <__multiply+0x9a>
 800d550:	2e00      	cmp	r6, #0
 800d552:	dd03      	ble.n	800d55c <__multiply+0x8c>
 800d554:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d055      	beq.n	800d608 <__multiply+0x138>
 800d55c:	6106      	str	r6, [r0, #16]
 800d55e:	b005      	add	sp, #20
 800d560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d564:	f843 2b04 	str.w	r2, [r3], #4
 800d568:	e7d9      	b.n	800d51e <__multiply+0x4e>
 800d56a:	f8b1 a000 	ldrh.w	sl, [r1]
 800d56e:	f1ba 0f00 	cmp.w	sl, #0
 800d572:	d01f      	beq.n	800d5b4 <__multiply+0xe4>
 800d574:	46c4      	mov	ip, r8
 800d576:	46a1      	mov	r9, r4
 800d578:	2700      	movs	r7, #0
 800d57a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d57e:	f8d9 3000 	ldr.w	r3, [r9]
 800d582:	fa1f fb82 	uxth.w	fp, r2
 800d586:	b29b      	uxth	r3, r3
 800d588:	fb0a 330b 	mla	r3, sl, fp, r3
 800d58c:	443b      	add	r3, r7
 800d58e:	f8d9 7000 	ldr.w	r7, [r9]
 800d592:	0c12      	lsrs	r2, r2, #16
 800d594:	0c3f      	lsrs	r7, r7, #16
 800d596:	fb0a 7202 	mla	r2, sl, r2, r7
 800d59a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d59e:	b29b      	uxth	r3, r3
 800d5a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5a4:	4565      	cmp	r5, ip
 800d5a6:	f849 3b04 	str.w	r3, [r9], #4
 800d5aa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d5ae:	d8e4      	bhi.n	800d57a <__multiply+0xaa>
 800d5b0:	9b01      	ldr	r3, [sp, #4]
 800d5b2:	50e7      	str	r7, [r4, r3]
 800d5b4:	9b03      	ldr	r3, [sp, #12]
 800d5b6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d5ba:	3104      	adds	r1, #4
 800d5bc:	f1b9 0f00 	cmp.w	r9, #0
 800d5c0:	d020      	beq.n	800d604 <__multiply+0x134>
 800d5c2:	6823      	ldr	r3, [r4, #0]
 800d5c4:	4647      	mov	r7, r8
 800d5c6:	46a4      	mov	ip, r4
 800d5c8:	f04f 0a00 	mov.w	sl, #0
 800d5cc:	f8b7 b000 	ldrh.w	fp, [r7]
 800d5d0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d5d4:	fb09 220b 	mla	r2, r9, fp, r2
 800d5d8:	4452      	add	r2, sl
 800d5da:	b29b      	uxth	r3, r3
 800d5dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5e0:	f84c 3b04 	str.w	r3, [ip], #4
 800d5e4:	f857 3b04 	ldr.w	r3, [r7], #4
 800d5e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d5ec:	f8bc 3000 	ldrh.w	r3, [ip]
 800d5f0:	fb09 330a 	mla	r3, r9, sl, r3
 800d5f4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d5f8:	42bd      	cmp	r5, r7
 800d5fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d5fe:	d8e5      	bhi.n	800d5cc <__multiply+0xfc>
 800d600:	9a01      	ldr	r2, [sp, #4]
 800d602:	50a3      	str	r3, [r4, r2]
 800d604:	3404      	adds	r4, #4
 800d606:	e79f      	b.n	800d548 <__multiply+0x78>
 800d608:	3e01      	subs	r6, #1
 800d60a:	e7a1      	b.n	800d550 <__multiply+0x80>
 800d60c:	0800e288 	.word	0x0800e288
 800d610:	0800e299 	.word	0x0800e299

0800d614 <__pow5mult>:
 800d614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d618:	4615      	mov	r5, r2
 800d61a:	f012 0203 	ands.w	r2, r2, #3
 800d61e:	4607      	mov	r7, r0
 800d620:	460e      	mov	r6, r1
 800d622:	d007      	beq.n	800d634 <__pow5mult+0x20>
 800d624:	4c25      	ldr	r4, [pc, #148]	@ (800d6bc <__pow5mult+0xa8>)
 800d626:	3a01      	subs	r2, #1
 800d628:	2300      	movs	r3, #0
 800d62a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d62e:	f7ff fea7 	bl	800d380 <__multadd>
 800d632:	4606      	mov	r6, r0
 800d634:	10ad      	asrs	r5, r5, #2
 800d636:	d03d      	beq.n	800d6b4 <__pow5mult+0xa0>
 800d638:	69fc      	ldr	r4, [r7, #28]
 800d63a:	b97c      	cbnz	r4, 800d65c <__pow5mult+0x48>
 800d63c:	2010      	movs	r0, #16
 800d63e:	f7fe f8e1 	bl	800b804 <malloc>
 800d642:	4602      	mov	r2, r0
 800d644:	61f8      	str	r0, [r7, #28]
 800d646:	b928      	cbnz	r0, 800d654 <__pow5mult+0x40>
 800d648:	4b1d      	ldr	r3, [pc, #116]	@ (800d6c0 <__pow5mult+0xac>)
 800d64a:	481e      	ldr	r0, [pc, #120]	@ (800d6c4 <__pow5mult+0xb0>)
 800d64c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d650:	f7fe f8ba 	bl	800b7c8 <__assert_func>
 800d654:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d658:	6004      	str	r4, [r0, #0]
 800d65a:	60c4      	str	r4, [r0, #12]
 800d65c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d660:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d664:	b94c      	cbnz	r4, 800d67a <__pow5mult+0x66>
 800d666:	f240 2171 	movw	r1, #625	@ 0x271
 800d66a:	4638      	mov	r0, r7
 800d66c:	f7ff ff1a 	bl	800d4a4 <__i2b>
 800d670:	2300      	movs	r3, #0
 800d672:	f8c8 0008 	str.w	r0, [r8, #8]
 800d676:	4604      	mov	r4, r0
 800d678:	6003      	str	r3, [r0, #0]
 800d67a:	f04f 0900 	mov.w	r9, #0
 800d67e:	07eb      	lsls	r3, r5, #31
 800d680:	d50a      	bpl.n	800d698 <__pow5mult+0x84>
 800d682:	4631      	mov	r1, r6
 800d684:	4622      	mov	r2, r4
 800d686:	4638      	mov	r0, r7
 800d688:	f7ff ff22 	bl	800d4d0 <__multiply>
 800d68c:	4631      	mov	r1, r6
 800d68e:	4680      	mov	r8, r0
 800d690:	4638      	mov	r0, r7
 800d692:	f7ff fe53 	bl	800d33c <_Bfree>
 800d696:	4646      	mov	r6, r8
 800d698:	106d      	asrs	r5, r5, #1
 800d69a:	d00b      	beq.n	800d6b4 <__pow5mult+0xa0>
 800d69c:	6820      	ldr	r0, [r4, #0]
 800d69e:	b938      	cbnz	r0, 800d6b0 <__pow5mult+0x9c>
 800d6a0:	4622      	mov	r2, r4
 800d6a2:	4621      	mov	r1, r4
 800d6a4:	4638      	mov	r0, r7
 800d6a6:	f7ff ff13 	bl	800d4d0 <__multiply>
 800d6aa:	6020      	str	r0, [r4, #0]
 800d6ac:	f8c0 9000 	str.w	r9, [r0]
 800d6b0:	4604      	mov	r4, r0
 800d6b2:	e7e4      	b.n	800d67e <__pow5mult+0x6a>
 800d6b4:	4630      	mov	r0, r6
 800d6b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6ba:	bf00      	nop
 800d6bc:	0800e310 	.word	0x0800e310
 800d6c0:	0800e219 	.word	0x0800e219
 800d6c4:	0800e299 	.word	0x0800e299

0800d6c8 <__lshift>:
 800d6c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6cc:	460c      	mov	r4, r1
 800d6ce:	6849      	ldr	r1, [r1, #4]
 800d6d0:	6923      	ldr	r3, [r4, #16]
 800d6d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d6d6:	68a3      	ldr	r3, [r4, #8]
 800d6d8:	4607      	mov	r7, r0
 800d6da:	4691      	mov	r9, r2
 800d6dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d6e0:	f108 0601 	add.w	r6, r8, #1
 800d6e4:	42b3      	cmp	r3, r6
 800d6e6:	db0b      	blt.n	800d700 <__lshift+0x38>
 800d6e8:	4638      	mov	r0, r7
 800d6ea:	f7ff fde7 	bl	800d2bc <_Balloc>
 800d6ee:	4605      	mov	r5, r0
 800d6f0:	b948      	cbnz	r0, 800d706 <__lshift+0x3e>
 800d6f2:	4602      	mov	r2, r0
 800d6f4:	4b28      	ldr	r3, [pc, #160]	@ (800d798 <__lshift+0xd0>)
 800d6f6:	4829      	ldr	r0, [pc, #164]	@ (800d79c <__lshift+0xd4>)
 800d6f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d6fc:	f7fe f864 	bl	800b7c8 <__assert_func>
 800d700:	3101      	adds	r1, #1
 800d702:	005b      	lsls	r3, r3, #1
 800d704:	e7ee      	b.n	800d6e4 <__lshift+0x1c>
 800d706:	2300      	movs	r3, #0
 800d708:	f100 0114 	add.w	r1, r0, #20
 800d70c:	f100 0210 	add.w	r2, r0, #16
 800d710:	4618      	mov	r0, r3
 800d712:	4553      	cmp	r3, sl
 800d714:	db33      	blt.n	800d77e <__lshift+0xb6>
 800d716:	6920      	ldr	r0, [r4, #16]
 800d718:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d71c:	f104 0314 	add.w	r3, r4, #20
 800d720:	f019 091f 	ands.w	r9, r9, #31
 800d724:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d728:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d72c:	d02b      	beq.n	800d786 <__lshift+0xbe>
 800d72e:	f1c9 0e20 	rsb	lr, r9, #32
 800d732:	468a      	mov	sl, r1
 800d734:	2200      	movs	r2, #0
 800d736:	6818      	ldr	r0, [r3, #0]
 800d738:	fa00 f009 	lsl.w	r0, r0, r9
 800d73c:	4310      	orrs	r0, r2
 800d73e:	f84a 0b04 	str.w	r0, [sl], #4
 800d742:	f853 2b04 	ldr.w	r2, [r3], #4
 800d746:	459c      	cmp	ip, r3
 800d748:	fa22 f20e 	lsr.w	r2, r2, lr
 800d74c:	d8f3      	bhi.n	800d736 <__lshift+0x6e>
 800d74e:	ebac 0304 	sub.w	r3, ip, r4
 800d752:	3b15      	subs	r3, #21
 800d754:	f023 0303 	bic.w	r3, r3, #3
 800d758:	3304      	adds	r3, #4
 800d75a:	f104 0015 	add.w	r0, r4, #21
 800d75e:	4560      	cmp	r0, ip
 800d760:	bf88      	it	hi
 800d762:	2304      	movhi	r3, #4
 800d764:	50ca      	str	r2, [r1, r3]
 800d766:	b10a      	cbz	r2, 800d76c <__lshift+0xa4>
 800d768:	f108 0602 	add.w	r6, r8, #2
 800d76c:	3e01      	subs	r6, #1
 800d76e:	4638      	mov	r0, r7
 800d770:	612e      	str	r6, [r5, #16]
 800d772:	4621      	mov	r1, r4
 800d774:	f7ff fde2 	bl	800d33c <_Bfree>
 800d778:	4628      	mov	r0, r5
 800d77a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d77e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d782:	3301      	adds	r3, #1
 800d784:	e7c5      	b.n	800d712 <__lshift+0x4a>
 800d786:	3904      	subs	r1, #4
 800d788:	f853 2b04 	ldr.w	r2, [r3], #4
 800d78c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d790:	459c      	cmp	ip, r3
 800d792:	d8f9      	bhi.n	800d788 <__lshift+0xc0>
 800d794:	e7ea      	b.n	800d76c <__lshift+0xa4>
 800d796:	bf00      	nop
 800d798:	0800e288 	.word	0x0800e288
 800d79c:	0800e299 	.word	0x0800e299

0800d7a0 <__mcmp>:
 800d7a0:	690a      	ldr	r2, [r1, #16]
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	6900      	ldr	r0, [r0, #16]
 800d7a6:	1a80      	subs	r0, r0, r2
 800d7a8:	b530      	push	{r4, r5, lr}
 800d7aa:	d10e      	bne.n	800d7ca <__mcmp+0x2a>
 800d7ac:	3314      	adds	r3, #20
 800d7ae:	3114      	adds	r1, #20
 800d7b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d7b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d7b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d7bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d7c0:	4295      	cmp	r5, r2
 800d7c2:	d003      	beq.n	800d7cc <__mcmp+0x2c>
 800d7c4:	d205      	bcs.n	800d7d2 <__mcmp+0x32>
 800d7c6:	f04f 30ff 	mov.w	r0, #4294967295
 800d7ca:	bd30      	pop	{r4, r5, pc}
 800d7cc:	42a3      	cmp	r3, r4
 800d7ce:	d3f3      	bcc.n	800d7b8 <__mcmp+0x18>
 800d7d0:	e7fb      	b.n	800d7ca <__mcmp+0x2a>
 800d7d2:	2001      	movs	r0, #1
 800d7d4:	e7f9      	b.n	800d7ca <__mcmp+0x2a>
	...

0800d7d8 <__mdiff>:
 800d7d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7dc:	4689      	mov	r9, r1
 800d7de:	4606      	mov	r6, r0
 800d7e0:	4611      	mov	r1, r2
 800d7e2:	4648      	mov	r0, r9
 800d7e4:	4614      	mov	r4, r2
 800d7e6:	f7ff ffdb 	bl	800d7a0 <__mcmp>
 800d7ea:	1e05      	subs	r5, r0, #0
 800d7ec:	d112      	bne.n	800d814 <__mdiff+0x3c>
 800d7ee:	4629      	mov	r1, r5
 800d7f0:	4630      	mov	r0, r6
 800d7f2:	f7ff fd63 	bl	800d2bc <_Balloc>
 800d7f6:	4602      	mov	r2, r0
 800d7f8:	b928      	cbnz	r0, 800d806 <__mdiff+0x2e>
 800d7fa:	4b3f      	ldr	r3, [pc, #252]	@ (800d8f8 <__mdiff+0x120>)
 800d7fc:	f240 2137 	movw	r1, #567	@ 0x237
 800d800:	483e      	ldr	r0, [pc, #248]	@ (800d8fc <__mdiff+0x124>)
 800d802:	f7fd ffe1 	bl	800b7c8 <__assert_func>
 800d806:	2301      	movs	r3, #1
 800d808:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d80c:	4610      	mov	r0, r2
 800d80e:	b003      	add	sp, #12
 800d810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d814:	bfbc      	itt	lt
 800d816:	464b      	movlt	r3, r9
 800d818:	46a1      	movlt	r9, r4
 800d81a:	4630      	mov	r0, r6
 800d81c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d820:	bfba      	itte	lt
 800d822:	461c      	movlt	r4, r3
 800d824:	2501      	movlt	r5, #1
 800d826:	2500      	movge	r5, #0
 800d828:	f7ff fd48 	bl	800d2bc <_Balloc>
 800d82c:	4602      	mov	r2, r0
 800d82e:	b918      	cbnz	r0, 800d838 <__mdiff+0x60>
 800d830:	4b31      	ldr	r3, [pc, #196]	@ (800d8f8 <__mdiff+0x120>)
 800d832:	f240 2145 	movw	r1, #581	@ 0x245
 800d836:	e7e3      	b.n	800d800 <__mdiff+0x28>
 800d838:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d83c:	6926      	ldr	r6, [r4, #16]
 800d83e:	60c5      	str	r5, [r0, #12]
 800d840:	f109 0310 	add.w	r3, r9, #16
 800d844:	f109 0514 	add.w	r5, r9, #20
 800d848:	f104 0e14 	add.w	lr, r4, #20
 800d84c:	f100 0b14 	add.w	fp, r0, #20
 800d850:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d854:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d858:	9301      	str	r3, [sp, #4]
 800d85a:	46d9      	mov	r9, fp
 800d85c:	f04f 0c00 	mov.w	ip, #0
 800d860:	9b01      	ldr	r3, [sp, #4]
 800d862:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d866:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d86a:	9301      	str	r3, [sp, #4]
 800d86c:	fa1f f38a 	uxth.w	r3, sl
 800d870:	4619      	mov	r1, r3
 800d872:	b283      	uxth	r3, r0
 800d874:	1acb      	subs	r3, r1, r3
 800d876:	0c00      	lsrs	r0, r0, #16
 800d878:	4463      	add	r3, ip
 800d87a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d87e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d882:	b29b      	uxth	r3, r3
 800d884:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d888:	4576      	cmp	r6, lr
 800d88a:	f849 3b04 	str.w	r3, [r9], #4
 800d88e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d892:	d8e5      	bhi.n	800d860 <__mdiff+0x88>
 800d894:	1b33      	subs	r3, r6, r4
 800d896:	3b15      	subs	r3, #21
 800d898:	f023 0303 	bic.w	r3, r3, #3
 800d89c:	3415      	adds	r4, #21
 800d89e:	3304      	adds	r3, #4
 800d8a0:	42a6      	cmp	r6, r4
 800d8a2:	bf38      	it	cc
 800d8a4:	2304      	movcc	r3, #4
 800d8a6:	441d      	add	r5, r3
 800d8a8:	445b      	add	r3, fp
 800d8aa:	461e      	mov	r6, r3
 800d8ac:	462c      	mov	r4, r5
 800d8ae:	4544      	cmp	r4, r8
 800d8b0:	d30e      	bcc.n	800d8d0 <__mdiff+0xf8>
 800d8b2:	f108 0103 	add.w	r1, r8, #3
 800d8b6:	1b49      	subs	r1, r1, r5
 800d8b8:	f021 0103 	bic.w	r1, r1, #3
 800d8bc:	3d03      	subs	r5, #3
 800d8be:	45a8      	cmp	r8, r5
 800d8c0:	bf38      	it	cc
 800d8c2:	2100      	movcc	r1, #0
 800d8c4:	440b      	add	r3, r1
 800d8c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d8ca:	b191      	cbz	r1, 800d8f2 <__mdiff+0x11a>
 800d8cc:	6117      	str	r7, [r2, #16]
 800d8ce:	e79d      	b.n	800d80c <__mdiff+0x34>
 800d8d0:	f854 1b04 	ldr.w	r1, [r4], #4
 800d8d4:	46e6      	mov	lr, ip
 800d8d6:	0c08      	lsrs	r0, r1, #16
 800d8d8:	fa1c fc81 	uxtah	ip, ip, r1
 800d8dc:	4471      	add	r1, lr
 800d8de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d8e2:	b289      	uxth	r1, r1
 800d8e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d8e8:	f846 1b04 	str.w	r1, [r6], #4
 800d8ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d8f0:	e7dd      	b.n	800d8ae <__mdiff+0xd6>
 800d8f2:	3f01      	subs	r7, #1
 800d8f4:	e7e7      	b.n	800d8c6 <__mdiff+0xee>
 800d8f6:	bf00      	nop
 800d8f8:	0800e288 	.word	0x0800e288
 800d8fc:	0800e299 	.word	0x0800e299

0800d900 <__d2b>:
 800d900:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d904:	460f      	mov	r7, r1
 800d906:	2101      	movs	r1, #1
 800d908:	ec59 8b10 	vmov	r8, r9, d0
 800d90c:	4616      	mov	r6, r2
 800d90e:	f7ff fcd5 	bl	800d2bc <_Balloc>
 800d912:	4604      	mov	r4, r0
 800d914:	b930      	cbnz	r0, 800d924 <__d2b+0x24>
 800d916:	4602      	mov	r2, r0
 800d918:	4b23      	ldr	r3, [pc, #140]	@ (800d9a8 <__d2b+0xa8>)
 800d91a:	4824      	ldr	r0, [pc, #144]	@ (800d9ac <__d2b+0xac>)
 800d91c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d920:	f7fd ff52 	bl	800b7c8 <__assert_func>
 800d924:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d928:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d92c:	b10d      	cbz	r5, 800d932 <__d2b+0x32>
 800d92e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d932:	9301      	str	r3, [sp, #4]
 800d934:	f1b8 0300 	subs.w	r3, r8, #0
 800d938:	d023      	beq.n	800d982 <__d2b+0x82>
 800d93a:	4668      	mov	r0, sp
 800d93c:	9300      	str	r3, [sp, #0]
 800d93e:	f7ff fd84 	bl	800d44a <__lo0bits>
 800d942:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d946:	b1d0      	cbz	r0, 800d97e <__d2b+0x7e>
 800d948:	f1c0 0320 	rsb	r3, r0, #32
 800d94c:	fa02 f303 	lsl.w	r3, r2, r3
 800d950:	430b      	orrs	r3, r1
 800d952:	40c2      	lsrs	r2, r0
 800d954:	6163      	str	r3, [r4, #20]
 800d956:	9201      	str	r2, [sp, #4]
 800d958:	9b01      	ldr	r3, [sp, #4]
 800d95a:	61a3      	str	r3, [r4, #24]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	bf0c      	ite	eq
 800d960:	2201      	moveq	r2, #1
 800d962:	2202      	movne	r2, #2
 800d964:	6122      	str	r2, [r4, #16]
 800d966:	b1a5      	cbz	r5, 800d992 <__d2b+0x92>
 800d968:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d96c:	4405      	add	r5, r0
 800d96e:	603d      	str	r5, [r7, #0]
 800d970:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d974:	6030      	str	r0, [r6, #0]
 800d976:	4620      	mov	r0, r4
 800d978:	b003      	add	sp, #12
 800d97a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d97e:	6161      	str	r1, [r4, #20]
 800d980:	e7ea      	b.n	800d958 <__d2b+0x58>
 800d982:	a801      	add	r0, sp, #4
 800d984:	f7ff fd61 	bl	800d44a <__lo0bits>
 800d988:	9b01      	ldr	r3, [sp, #4]
 800d98a:	6163      	str	r3, [r4, #20]
 800d98c:	3020      	adds	r0, #32
 800d98e:	2201      	movs	r2, #1
 800d990:	e7e8      	b.n	800d964 <__d2b+0x64>
 800d992:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d996:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d99a:	6038      	str	r0, [r7, #0]
 800d99c:	6918      	ldr	r0, [r3, #16]
 800d99e:	f7ff fd35 	bl	800d40c <__hi0bits>
 800d9a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d9a6:	e7e5      	b.n	800d974 <__d2b+0x74>
 800d9a8:	0800e288 	.word	0x0800e288
 800d9ac:	0800e299 	.word	0x0800e299

0800d9b0 <__sfputc_r>:
 800d9b0:	6893      	ldr	r3, [r2, #8]
 800d9b2:	3b01      	subs	r3, #1
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	b410      	push	{r4}
 800d9b8:	6093      	str	r3, [r2, #8]
 800d9ba:	da08      	bge.n	800d9ce <__sfputc_r+0x1e>
 800d9bc:	6994      	ldr	r4, [r2, #24]
 800d9be:	42a3      	cmp	r3, r4
 800d9c0:	db01      	blt.n	800d9c6 <__sfputc_r+0x16>
 800d9c2:	290a      	cmp	r1, #10
 800d9c4:	d103      	bne.n	800d9ce <__sfputc_r+0x1e>
 800d9c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9ca:	f000 b9df 	b.w	800dd8c <__swbuf_r>
 800d9ce:	6813      	ldr	r3, [r2, #0]
 800d9d0:	1c58      	adds	r0, r3, #1
 800d9d2:	6010      	str	r0, [r2, #0]
 800d9d4:	7019      	strb	r1, [r3, #0]
 800d9d6:	4608      	mov	r0, r1
 800d9d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9dc:	4770      	bx	lr

0800d9de <__sfputs_r>:
 800d9de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9e0:	4606      	mov	r6, r0
 800d9e2:	460f      	mov	r7, r1
 800d9e4:	4614      	mov	r4, r2
 800d9e6:	18d5      	adds	r5, r2, r3
 800d9e8:	42ac      	cmp	r4, r5
 800d9ea:	d101      	bne.n	800d9f0 <__sfputs_r+0x12>
 800d9ec:	2000      	movs	r0, #0
 800d9ee:	e007      	b.n	800da00 <__sfputs_r+0x22>
 800d9f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9f4:	463a      	mov	r2, r7
 800d9f6:	4630      	mov	r0, r6
 800d9f8:	f7ff ffda 	bl	800d9b0 <__sfputc_r>
 800d9fc:	1c43      	adds	r3, r0, #1
 800d9fe:	d1f3      	bne.n	800d9e8 <__sfputs_r+0xa>
 800da00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800da04 <_vfiprintf_r>:
 800da04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da08:	460d      	mov	r5, r1
 800da0a:	b09d      	sub	sp, #116	@ 0x74
 800da0c:	4614      	mov	r4, r2
 800da0e:	4698      	mov	r8, r3
 800da10:	4606      	mov	r6, r0
 800da12:	b118      	cbz	r0, 800da1c <_vfiprintf_r+0x18>
 800da14:	6a03      	ldr	r3, [r0, #32]
 800da16:	b90b      	cbnz	r3, 800da1c <_vfiprintf_r+0x18>
 800da18:	f7fe fc8c 	bl	800c334 <__sinit>
 800da1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da1e:	07d9      	lsls	r1, r3, #31
 800da20:	d405      	bmi.n	800da2e <_vfiprintf_r+0x2a>
 800da22:	89ab      	ldrh	r3, [r5, #12]
 800da24:	059a      	lsls	r2, r3, #22
 800da26:	d402      	bmi.n	800da2e <_vfiprintf_r+0x2a>
 800da28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da2a:	f7fe fd9c 	bl	800c566 <__retarget_lock_acquire_recursive>
 800da2e:	89ab      	ldrh	r3, [r5, #12]
 800da30:	071b      	lsls	r3, r3, #28
 800da32:	d501      	bpl.n	800da38 <_vfiprintf_r+0x34>
 800da34:	692b      	ldr	r3, [r5, #16]
 800da36:	b99b      	cbnz	r3, 800da60 <_vfiprintf_r+0x5c>
 800da38:	4629      	mov	r1, r5
 800da3a:	4630      	mov	r0, r6
 800da3c:	f000 f9e4 	bl	800de08 <__swsetup_r>
 800da40:	b170      	cbz	r0, 800da60 <_vfiprintf_r+0x5c>
 800da42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da44:	07dc      	lsls	r4, r3, #31
 800da46:	d504      	bpl.n	800da52 <_vfiprintf_r+0x4e>
 800da48:	f04f 30ff 	mov.w	r0, #4294967295
 800da4c:	b01d      	add	sp, #116	@ 0x74
 800da4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da52:	89ab      	ldrh	r3, [r5, #12]
 800da54:	0598      	lsls	r0, r3, #22
 800da56:	d4f7      	bmi.n	800da48 <_vfiprintf_r+0x44>
 800da58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da5a:	f7fe fd85 	bl	800c568 <__retarget_lock_release_recursive>
 800da5e:	e7f3      	b.n	800da48 <_vfiprintf_r+0x44>
 800da60:	2300      	movs	r3, #0
 800da62:	9309      	str	r3, [sp, #36]	@ 0x24
 800da64:	2320      	movs	r3, #32
 800da66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800da6a:	f8cd 800c 	str.w	r8, [sp, #12]
 800da6e:	2330      	movs	r3, #48	@ 0x30
 800da70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dc20 <_vfiprintf_r+0x21c>
 800da74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800da78:	f04f 0901 	mov.w	r9, #1
 800da7c:	4623      	mov	r3, r4
 800da7e:	469a      	mov	sl, r3
 800da80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da84:	b10a      	cbz	r2, 800da8a <_vfiprintf_r+0x86>
 800da86:	2a25      	cmp	r2, #37	@ 0x25
 800da88:	d1f9      	bne.n	800da7e <_vfiprintf_r+0x7a>
 800da8a:	ebba 0b04 	subs.w	fp, sl, r4
 800da8e:	d00b      	beq.n	800daa8 <_vfiprintf_r+0xa4>
 800da90:	465b      	mov	r3, fp
 800da92:	4622      	mov	r2, r4
 800da94:	4629      	mov	r1, r5
 800da96:	4630      	mov	r0, r6
 800da98:	f7ff ffa1 	bl	800d9de <__sfputs_r>
 800da9c:	3001      	adds	r0, #1
 800da9e:	f000 80a7 	beq.w	800dbf0 <_vfiprintf_r+0x1ec>
 800daa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800daa4:	445a      	add	r2, fp
 800daa6:	9209      	str	r2, [sp, #36]	@ 0x24
 800daa8:	f89a 3000 	ldrb.w	r3, [sl]
 800daac:	2b00      	cmp	r3, #0
 800daae:	f000 809f 	beq.w	800dbf0 <_vfiprintf_r+0x1ec>
 800dab2:	2300      	movs	r3, #0
 800dab4:	f04f 32ff 	mov.w	r2, #4294967295
 800dab8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dabc:	f10a 0a01 	add.w	sl, sl, #1
 800dac0:	9304      	str	r3, [sp, #16]
 800dac2:	9307      	str	r3, [sp, #28]
 800dac4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dac8:	931a      	str	r3, [sp, #104]	@ 0x68
 800daca:	4654      	mov	r4, sl
 800dacc:	2205      	movs	r2, #5
 800dace:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dad2:	4853      	ldr	r0, [pc, #332]	@ (800dc20 <_vfiprintf_r+0x21c>)
 800dad4:	f7f2 fb7c 	bl	80001d0 <memchr>
 800dad8:	9a04      	ldr	r2, [sp, #16]
 800dada:	b9d8      	cbnz	r0, 800db14 <_vfiprintf_r+0x110>
 800dadc:	06d1      	lsls	r1, r2, #27
 800dade:	bf44      	itt	mi
 800dae0:	2320      	movmi	r3, #32
 800dae2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dae6:	0713      	lsls	r3, r2, #28
 800dae8:	bf44      	itt	mi
 800daea:	232b      	movmi	r3, #43	@ 0x2b
 800daec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800daf0:	f89a 3000 	ldrb.w	r3, [sl]
 800daf4:	2b2a      	cmp	r3, #42	@ 0x2a
 800daf6:	d015      	beq.n	800db24 <_vfiprintf_r+0x120>
 800daf8:	9a07      	ldr	r2, [sp, #28]
 800dafa:	4654      	mov	r4, sl
 800dafc:	2000      	movs	r0, #0
 800dafe:	f04f 0c0a 	mov.w	ip, #10
 800db02:	4621      	mov	r1, r4
 800db04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db08:	3b30      	subs	r3, #48	@ 0x30
 800db0a:	2b09      	cmp	r3, #9
 800db0c:	d94b      	bls.n	800dba6 <_vfiprintf_r+0x1a2>
 800db0e:	b1b0      	cbz	r0, 800db3e <_vfiprintf_r+0x13a>
 800db10:	9207      	str	r2, [sp, #28]
 800db12:	e014      	b.n	800db3e <_vfiprintf_r+0x13a>
 800db14:	eba0 0308 	sub.w	r3, r0, r8
 800db18:	fa09 f303 	lsl.w	r3, r9, r3
 800db1c:	4313      	orrs	r3, r2
 800db1e:	9304      	str	r3, [sp, #16]
 800db20:	46a2      	mov	sl, r4
 800db22:	e7d2      	b.n	800daca <_vfiprintf_r+0xc6>
 800db24:	9b03      	ldr	r3, [sp, #12]
 800db26:	1d19      	adds	r1, r3, #4
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	9103      	str	r1, [sp, #12]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	bfbb      	ittet	lt
 800db30:	425b      	neglt	r3, r3
 800db32:	f042 0202 	orrlt.w	r2, r2, #2
 800db36:	9307      	strge	r3, [sp, #28]
 800db38:	9307      	strlt	r3, [sp, #28]
 800db3a:	bfb8      	it	lt
 800db3c:	9204      	strlt	r2, [sp, #16]
 800db3e:	7823      	ldrb	r3, [r4, #0]
 800db40:	2b2e      	cmp	r3, #46	@ 0x2e
 800db42:	d10a      	bne.n	800db5a <_vfiprintf_r+0x156>
 800db44:	7863      	ldrb	r3, [r4, #1]
 800db46:	2b2a      	cmp	r3, #42	@ 0x2a
 800db48:	d132      	bne.n	800dbb0 <_vfiprintf_r+0x1ac>
 800db4a:	9b03      	ldr	r3, [sp, #12]
 800db4c:	1d1a      	adds	r2, r3, #4
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	9203      	str	r2, [sp, #12]
 800db52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800db56:	3402      	adds	r4, #2
 800db58:	9305      	str	r3, [sp, #20]
 800db5a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dc30 <_vfiprintf_r+0x22c>
 800db5e:	7821      	ldrb	r1, [r4, #0]
 800db60:	2203      	movs	r2, #3
 800db62:	4650      	mov	r0, sl
 800db64:	f7f2 fb34 	bl	80001d0 <memchr>
 800db68:	b138      	cbz	r0, 800db7a <_vfiprintf_r+0x176>
 800db6a:	9b04      	ldr	r3, [sp, #16]
 800db6c:	eba0 000a 	sub.w	r0, r0, sl
 800db70:	2240      	movs	r2, #64	@ 0x40
 800db72:	4082      	lsls	r2, r0
 800db74:	4313      	orrs	r3, r2
 800db76:	3401      	adds	r4, #1
 800db78:	9304      	str	r3, [sp, #16]
 800db7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db7e:	4829      	ldr	r0, [pc, #164]	@ (800dc24 <_vfiprintf_r+0x220>)
 800db80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800db84:	2206      	movs	r2, #6
 800db86:	f7f2 fb23 	bl	80001d0 <memchr>
 800db8a:	2800      	cmp	r0, #0
 800db8c:	d03f      	beq.n	800dc0e <_vfiprintf_r+0x20a>
 800db8e:	4b26      	ldr	r3, [pc, #152]	@ (800dc28 <_vfiprintf_r+0x224>)
 800db90:	bb1b      	cbnz	r3, 800dbda <_vfiprintf_r+0x1d6>
 800db92:	9b03      	ldr	r3, [sp, #12]
 800db94:	3307      	adds	r3, #7
 800db96:	f023 0307 	bic.w	r3, r3, #7
 800db9a:	3308      	adds	r3, #8
 800db9c:	9303      	str	r3, [sp, #12]
 800db9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dba0:	443b      	add	r3, r7
 800dba2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dba4:	e76a      	b.n	800da7c <_vfiprintf_r+0x78>
 800dba6:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbaa:	460c      	mov	r4, r1
 800dbac:	2001      	movs	r0, #1
 800dbae:	e7a8      	b.n	800db02 <_vfiprintf_r+0xfe>
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	3401      	adds	r4, #1
 800dbb4:	9305      	str	r3, [sp, #20]
 800dbb6:	4619      	mov	r1, r3
 800dbb8:	f04f 0c0a 	mov.w	ip, #10
 800dbbc:	4620      	mov	r0, r4
 800dbbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dbc2:	3a30      	subs	r2, #48	@ 0x30
 800dbc4:	2a09      	cmp	r2, #9
 800dbc6:	d903      	bls.n	800dbd0 <_vfiprintf_r+0x1cc>
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d0c6      	beq.n	800db5a <_vfiprintf_r+0x156>
 800dbcc:	9105      	str	r1, [sp, #20]
 800dbce:	e7c4      	b.n	800db5a <_vfiprintf_r+0x156>
 800dbd0:	fb0c 2101 	mla	r1, ip, r1, r2
 800dbd4:	4604      	mov	r4, r0
 800dbd6:	2301      	movs	r3, #1
 800dbd8:	e7f0      	b.n	800dbbc <_vfiprintf_r+0x1b8>
 800dbda:	ab03      	add	r3, sp, #12
 800dbdc:	9300      	str	r3, [sp, #0]
 800dbde:	462a      	mov	r2, r5
 800dbe0:	4b12      	ldr	r3, [pc, #72]	@ (800dc2c <_vfiprintf_r+0x228>)
 800dbe2:	a904      	add	r1, sp, #16
 800dbe4:	4630      	mov	r0, r6
 800dbe6:	f7fd ff63 	bl	800bab0 <_printf_float>
 800dbea:	4607      	mov	r7, r0
 800dbec:	1c78      	adds	r0, r7, #1
 800dbee:	d1d6      	bne.n	800db9e <_vfiprintf_r+0x19a>
 800dbf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dbf2:	07d9      	lsls	r1, r3, #31
 800dbf4:	d405      	bmi.n	800dc02 <_vfiprintf_r+0x1fe>
 800dbf6:	89ab      	ldrh	r3, [r5, #12]
 800dbf8:	059a      	lsls	r2, r3, #22
 800dbfa:	d402      	bmi.n	800dc02 <_vfiprintf_r+0x1fe>
 800dbfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dbfe:	f7fe fcb3 	bl	800c568 <__retarget_lock_release_recursive>
 800dc02:	89ab      	ldrh	r3, [r5, #12]
 800dc04:	065b      	lsls	r3, r3, #25
 800dc06:	f53f af1f 	bmi.w	800da48 <_vfiprintf_r+0x44>
 800dc0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dc0c:	e71e      	b.n	800da4c <_vfiprintf_r+0x48>
 800dc0e:	ab03      	add	r3, sp, #12
 800dc10:	9300      	str	r3, [sp, #0]
 800dc12:	462a      	mov	r2, r5
 800dc14:	4b05      	ldr	r3, [pc, #20]	@ (800dc2c <_vfiprintf_r+0x228>)
 800dc16:	a904      	add	r1, sp, #16
 800dc18:	4630      	mov	r0, r6
 800dc1a:	f7fe f9e1 	bl	800bfe0 <_printf_i>
 800dc1e:	e7e4      	b.n	800dbea <_vfiprintf_r+0x1e6>
 800dc20:	0800e2f2 	.word	0x0800e2f2
 800dc24:	0800e2fc 	.word	0x0800e2fc
 800dc28:	0800bab1 	.word	0x0800bab1
 800dc2c:	0800d9df 	.word	0x0800d9df
 800dc30:	0800e2f8 	.word	0x0800e2f8

0800dc34 <__sflush_r>:
 800dc34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc3c:	0716      	lsls	r6, r2, #28
 800dc3e:	4605      	mov	r5, r0
 800dc40:	460c      	mov	r4, r1
 800dc42:	d454      	bmi.n	800dcee <__sflush_r+0xba>
 800dc44:	684b      	ldr	r3, [r1, #4]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	dc02      	bgt.n	800dc50 <__sflush_r+0x1c>
 800dc4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	dd48      	ble.n	800dce2 <__sflush_r+0xae>
 800dc50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dc52:	2e00      	cmp	r6, #0
 800dc54:	d045      	beq.n	800dce2 <__sflush_r+0xae>
 800dc56:	2300      	movs	r3, #0
 800dc58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dc5c:	682f      	ldr	r7, [r5, #0]
 800dc5e:	6a21      	ldr	r1, [r4, #32]
 800dc60:	602b      	str	r3, [r5, #0]
 800dc62:	d030      	beq.n	800dcc6 <__sflush_r+0x92>
 800dc64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dc66:	89a3      	ldrh	r3, [r4, #12]
 800dc68:	0759      	lsls	r1, r3, #29
 800dc6a:	d505      	bpl.n	800dc78 <__sflush_r+0x44>
 800dc6c:	6863      	ldr	r3, [r4, #4]
 800dc6e:	1ad2      	subs	r2, r2, r3
 800dc70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dc72:	b10b      	cbz	r3, 800dc78 <__sflush_r+0x44>
 800dc74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dc76:	1ad2      	subs	r2, r2, r3
 800dc78:	2300      	movs	r3, #0
 800dc7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dc7c:	6a21      	ldr	r1, [r4, #32]
 800dc7e:	4628      	mov	r0, r5
 800dc80:	47b0      	blx	r6
 800dc82:	1c43      	adds	r3, r0, #1
 800dc84:	89a3      	ldrh	r3, [r4, #12]
 800dc86:	d106      	bne.n	800dc96 <__sflush_r+0x62>
 800dc88:	6829      	ldr	r1, [r5, #0]
 800dc8a:	291d      	cmp	r1, #29
 800dc8c:	d82b      	bhi.n	800dce6 <__sflush_r+0xb2>
 800dc8e:	4a2a      	ldr	r2, [pc, #168]	@ (800dd38 <__sflush_r+0x104>)
 800dc90:	40ca      	lsrs	r2, r1
 800dc92:	07d6      	lsls	r6, r2, #31
 800dc94:	d527      	bpl.n	800dce6 <__sflush_r+0xb2>
 800dc96:	2200      	movs	r2, #0
 800dc98:	6062      	str	r2, [r4, #4]
 800dc9a:	04d9      	lsls	r1, r3, #19
 800dc9c:	6922      	ldr	r2, [r4, #16]
 800dc9e:	6022      	str	r2, [r4, #0]
 800dca0:	d504      	bpl.n	800dcac <__sflush_r+0x78>
 800dca2:	1c42      	adds	r2, r0, #1
 800dca4:	d101      	bne.n	800dcaa <__sflush_r+0x76>
 800dca6:	682b      	ldr	r3, [r5, #0]
 800dca8:	b903      	cbnz	r3, 800dcac <__sflush_r+0x78>
 800dcaa:	6560      	str	r0, [r4, #84]	@ 0x54
 800dcac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dcae:	602f      	str	r7, [r5, #0]
 800dcb0:	b1b9      	cbz	r1, 800dce2 <__sflush_r+0xae>
 800dcb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dcb6:	4299      	cmp	r1, r3
 800dcb8:	d002      	beq.n	800dcc0 <__sflush_r+0x8c>
 800dcba:	4628      	mov	r0, r5
 800dcbc:	f7ff fab4 	bl	800d228 <_free_r>
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	6363      	str	r3, [r4, #52]	@ 0x34
 800dcc4:	e00d      	b.n	800dce2 <__sflush_r+0xae>
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	4628      	mov	r0, r5
 800dcca:	47b0      	blx	r6
 800dccc:	4602      	mov	r2, r0
 800dcce:	1c50      	adds	r0, r2, #1
 800dcd0:	d1c9      	bne.n	800dc66 <__sflush_r+0x32>
 800dcd2:	682b      	ldr	r3, [r5, #0]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d0c6      	beq.n	800dc66 <__sflush_r+0x32>
 800dcd8:	2b1d      	cmp	r3, #29
 800dcda:	d001      	beq.n	800dce0 <__sflush_r+0xac>
 800dcdc:	2b16      	cmp	r3, #22
 800dcde:	d11e      	bne.n	800dd1e <__sflush_r+0xea>
 800dce0:	602f      	str	r7, [r5, #0]
 800dce2:	2000      	movs	r0, #0
 800dce4:	e022      	b.n	800dd2c <__sflush_r+0xf8>
 800dce6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcea:	b21b      	sxth	r3, r3
 800dcec:	e01b      	b.n	800dd26 <__sflush_r+0xf2>
 800dcee:	690f      	ldr	r7, [r1, #16]
 800dcf0:	2f00      	cmp	r7, #0
 800dcf2:	d0f6      	beq.n	800dce2 <__sflush_r+0xae>
 800dcf4:	0793      	lsls	r3, r2, #30
 800dcf6:	680e      	ldr	r6, [r1, #0]
 800dcf8:	bf08      	it	eq
 800dcfa:	694b      	ldreq	r3, [r1, #20]
 800dcfc:	600f      	str	r7, [r1, #0]
 800dcfe:	bf18      	it	ne
 800dd00:	2300      	movne	r3, #0
 800dd02:	eba6 0807 	sub.w	r8, r6, r7
 800dd06:	608b      	str	r3, [r1, #8]
 800dd08:	f1b8 0f00 	cmp.w	r8, #0
 800dd0c:	dde9      	ble.n	800dce2 <__sflush_r+0xae>
 800dd0e:	6a21      	ldr	r1, [r4, #32]
 800dd10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dd12:	4643      	mov	r3, r8
 800dd14:	463a      	mov	r2, r7
 800dd16:	4628      	mov	r0, r5
 800dd18:	47b0      	blx	r6
 800dd1a:	2800      	cmp	r0, #0
 800dd1c:	dc08      	bgt.n	800dd30 <__sflush_r+0xfc>
 800dd1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd26:	81a3      	strh	r3, [r4, #12]
 800dd28:	f04f 30ff 	mov.w	r0, #4294967295
 800dd2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd30:	4407      	add	r7, r0
 800dd32:	eba8 0800 	sub.w	r8, r8, r0
 800dd36:	e7e7      	b.n	800dd08 <__sflush_r+0xd4>
 800dd38:	20400001 	.word	0x20400001

0800dd3c <_fflush_r>:
 800dd3c:	b538      	push	{r3, r4, r5, lr}
 800dd3e:	690b      	ldr	r3, [r1, #16]
 800dd40:	4605      	mov	r5, r0
 800dd42:	460c      	mov	r4, r1
 800dd44:	b913      	cbnz	r3, 800dd4c <_fflush_r+0x10>
 800dd46:	2500      	movs	r5, #0
 800dd48:	4628      	mov	r0, r5
 800dd4a:	bd38      	pop	{r3, r4, r5, pc}
 800dd4c:	b118      	cbz	r0, 800dd56 <_fflush_r+0x1a>
 800dd4e:	6a03      	ldr	r3, [r0, #32]
 800dd50:	b90b      	cbnz	r3, 800dd56 <_fflush_r+0x1a>
 800dd52:	f7fe faef 	bl	800c334 <__sinit>
 800dd56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d0f3      	beq.n	800dd46 <_fflush_r+0xa>
 800dd5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dd60:	07d0      	lsls	r0, r2, #31
 800dd62:	d404      	bmi.n	800dd6e <_fflush_r+0x32>
 800dd64:	0599      	lsls	r1, r3, #22
 800dd66:	d402      	bmi.n	800dd6e <_fflush_r+0x32>
 800dd68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd6a:	f7fe fbfc 	bl	800c566 <__retarget_lock_acquire_recursive>
 800dd6e:	4628      	mov	r0, r5
 800dd70:	4621      	mov	r1, r4
 800dd72:	f7ff ff5f 	bl	800dc34 <__sflush_r>
 800dd76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dd78:	07da      	lsls	r2, r3, #31
 800dd7a:	4605      	mov	r5, r0
 800dd7c:	d4e4      	bmi.n	800dd48 <_fflush_r+0xc>
 800dd7e:	89a3      	ldrh	r3, [r4, #12]
 800dd80:	059b      	lsls	r3, r3, #22
 800dd82:	d4e1      	bmi.n	800dd48 <_fflush_r+0xc>
 800dd84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd86:	f7fe fbef 	bl	800c568 <__retarget_lock_release_recursive>
 800dd8a:	e7dd      	b.n	800dd48 <_fflush_r+0xc>

0800dd8c <__swbuf_r>:
 800dd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd8e:	460e      	mov	r6, r1
 800dd90:	4614      	mov	r4, r2
 800dd92:	4605      	mov	r5, r0
 800dd94:	b118      	cbz	r0, 800dd9e <__swbuf_r+0x12>
 800dd96:	6a03      	ldr	r3, [r0, #32]
 800dd98:	b90b      	cbnz	r3, 800dd9e <__swbuf_r+0x12>
 800dd9a:	f7fe facb 	bl	800c334 <__sinit>
 800dd9e:	69a3      	ldr	r3, [r4, #24]
 800dda0:	60a3      	str	r3, [r4, #8]
 800dda2:	89a3      	ldrh	r3, [r4, #12]
 800dda4:	071a      	lsls	r2, r3, #28
 800dda6:	d501      	bpl.n	800ddac <__swbuf_r+0x20>
 800dda8:	6923      	ldr	r3, [r4, #16]
 800ddaa:	b943      	cbnz	r3, 800ddbe <__swbuf_r+0x32>
 800ddac:	4621      	mov	r1, r4
 800ddae:	4628      	mov	r0, r5
 800ddb0:	f000 f82a 	bl	800de08 <__swsetup_r>
 800ddb4:	b118      	cbz	r0, 800ddbe <__swbuf_r+0x32>
 800ddb6:	f04f 37ff 	mov.w	r7, #4294967295
 800ddba:	4638      	mov	r0, r7
 800ddbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddbe:	6823      	ldr	r3, [r4, #0]
 800ddc0:	6922      	ldr	r2, [r4, #16]
 800ddc2:	1a98      	subs	r0, r3, r2
 800ddc4:	6963      	ldr	r3, [r4, #20]
 800ddc6:	b2f6      	uxtb	r6, r6
 800ddc8:	4283      	cmp	r3, r0
 800ddca:	4637      	mov	r7, r6
 800ddcc:	dc05      	bgt.n	800ddda <__swbuf_r+0x4e>
 800ddce:	4621      	mov	r1, r4
 800ddd0:	4628      	mov	r0, r5
 800ddd2:	f7ff ffb3 	bl	800dd3c <_fflush_r>
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	d1ed      	bne.n	800ddb6 <__swbuf_r+0x2a>
 800ddda:	68a3      	ldr	r3, [r4, #8]
 800dddc:	3b01      	subs	r3, #1
 800ddde:	60a3      	str	r3, [r4, #8]
 800dde0:	6823      	ldr	r3, [r4, #0]
 800dde2:	1c5a      	adds	r2, r3, #1
 800dde4:	6022      	str	r2, [r4, #0]
 800dde6:	701e      	strb	r6, [r3, #0]
 800dde8:	6962      	ldr	r2, [r4, #20]
 800ddea:	1c43      	adds	r3, r0, #1
 800ddec:	429a      	cmp	r2, r3
 800ddee:	d004      	beq.n	800ddfa <__swbuf_r+0x6e>
 800ddf0:	89a3      	ldrh	r3, [r4, #12]
 800ddf2:	07db      	lsls	r3, r3, #31
 800ddf4:	d5e1      	bpl.n	800ddba <__swbuf_r+0x2e>
 800ddf6:	2e0a      	cmp	r6, #10
 800ddf8:	d1df      	bne.n	800ddba <__swbuf_r+0x2e>
 800ddfa:	4621      	mov	r1, r4
 800ddfc:	4628      	mov	r0, r5
 800ddfe:	f7ff ff9d 	bl	800dd3c <_fflush_r>
 800de02:	2800      	cmp	r0, #0
 800de04:	d0d9      	beq.n	800ddba <__swbuf_r+0x2e>
 800de06:	e7d6      	b.n	800ddb6 <__swbuf_r+0x2a>

0800de08 <__swsetup_r>:
 800de08:	b538      	push	{r3, r4, r5, lr}
 800de0a:	4b29      	ldr	r3, [pc, #164]	@ (800deb0 <__swsetup_r+0xa8>)
 800de0c:	4605      	mov	r5, r0
 800de0e:	6818      	ldr	r0, [r3, #0]
 800de10:	460c      	mov	r4, r1
 800de12:	b118      	cbz	r0, 800de1c <__swsetup_r+0x14>
 800de14:	6a03      	ldr	r3, [r0, #32]
 800de16:	b90b      	cbnz	r3, 800de1c <__swsetup_r+0x14>
 800de18:	f7fe fa8c 	bl	800c334 <__sinit>
 800de1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de20:	0719      	lsls	r1, r3, #28
 800de22:	d422      	bmi.n	800de6a <__swsetup_r+0x62>
 800de24:	06da      	lsls	r2, r3, #27
 800de26:	d407      	bmi.n	800de38 <__swsetup_r+0x30>
 800de28:	2209      	movs	r2, #9
 800de2a:	602a      	str	r2, [r5, #0]
 800de2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de30:	81a3      	strh	r3, [r4, #12]
 800de32:	f04f 30ff 	mov.w	r0, #4294967295
 800de36:	e033      	b.n	800dea0 <__swsetup_r+0x98>
 800de38:	0758      	lsls	r0, r3, #29
 800de3a:	d512      	bpl.n	800de62 <__swsetup_r+0x5a>
 800de3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de3e:	b141      	cbz	r1, 800de52 <__swsetup_r+0x4a>
 800de40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de44:	4299      	cmp	r1, r3
 800de46:	d002      	beq.n	800de4e <__swsetup_r+0x46>
 800de48:	4628      	mov	r0, r5
 800de4a:	f7ff f9ed 	bl	800d228 <_free_r>
 800de4e:	2300      	movs	r3, #0
 800de50:	6363      	str	r3, [r4, #52]	@ 0x34
 800de52:	89a3      	ldrh	r3, [r4, #12]
 800de54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800de58:	81a3      	strh	r3, [r4, #12]
 800de5a:	2300      	movs	r3, #0
 800de5c:	6063      	str	r3, [r4, #4]
 800de5e:	6923      	ldr	r3, [r4, #16]
 800de60:	6023      	str	r3, [r4, #0]
 800de62:	89a3      	ldrh	r3, [r4, #12]
 800de64:	f043 0308 	orr.w	r3, r3, #8
 800de68:	81a3      	strh	r3, [r4, #12]
 800de6a:	6923      	ldr	r3, [r4, #16]
 800de6c:	b94b      	cbnz	r3, 800de82 <__swsetup_r+0x7a>
 800de6e:	89a3      	ldrh	r3, [r4, #12]
 800de70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800de74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de78:	d003      	beq.n	800de82 <__swsetup_r+0x7a>
 800de7a:	4621      	mov	r1, r4
 800de7c:	4628      	mov	r0, r5
 800de7e:	f000 f8c4 	bl	800e00a <__smakebuf_r>
 800de82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de86:	f013 0201 	ands.w	r2, r3, #1
 800de8a:	d00a      	beq.n	800dea2 <__swsetup_r+0x9a>
 800de8c:	2200      	movs	r2, #0
 800de8e:	60a2      	str	r2, [r4, #8]
 800de90:	6962      	ldr	r2, [r4, #20]
 800de92:	4252      	negs	r2, r2
 800de94:	61a2      	str	r2, [r4, #24]
 800de96:	6922      	ldr	r2, [r4, #16]
 800de98:	b942      	cbnz	r2, 800deac <__swsetup_r+0xa4>
 800de9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800de9e:	d1c5      	bne.n	800de2c <__swsetup_r+0x24>
 800dea0:	bd38      	pop	{r3, r4, r5, pc}
 800dea2:	0799      	lsls	r1, r3, #30
 800dea4:	bf58      	it	pl
 800dea6:	6962      	ldrpl	r2, [r4, #20]
 800dea8:	60a2      	str	r2, [r4, #8]
 800deaa:	e7f4      	b.n	800de96 <__swsetup_r+0x8e>
 800deac:	2000      	movs	r0, #0
 800deae:	e7f7      	b.n	800dea0 <__swsetup_r+0x98>
 800deb0:	20000108 	.word	0x20000108

0800deb4 <_raise_r>:
 800deb4:	291f      	cmp	r1, #31
 800deb6:	b538      	push	{r3, r4, r5, lr}
 800deb8:	4605      	mov	r5, r0
 800deba:	460c      	mov	r4, r1
 800debc:	d904      	bls.n	800dec8 <_raise_r+0x14>
 800debe:	2316      	movs	r3, #22
 800dec0:	6003      	str	r3, [r0, #0]
 800dec2:	f04f 30ff 	mov.w	r0, #4294967295
 800dec6:	bd38      	pop	{r3, r4, r5, pc}
 800dec8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800deca:	b112      	cbz	r2, 800ded2 <_raise_r+0x1e>
 800decc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ded0:	b94b      	cbnz	r3, 800dee6 <_raise_r+0x32>
 800ded2:	4628      	mov	r0, r5
 800ded4:	f000 f830 	bl	800df38 <_getpid_r>
 800ded8:	4622      	mov	r2, r4
 800deda:	4601      	mov	r1, r0
 800dedc:	4628      	mov	r0, r5
 800dede:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dee2:	f000 b817 	b.w	800df14 <_kill_r>
 800dee6:	2b01      	cmp	r3, #1
 800dee8:	d00a      	beq.n	800df00 <_raise_r+0x4c>
 800deea:	1c59      	adds	r1, r3, #1
 800deec:	d103      	bne.n	800def6 <_raise_r+0x42>
 800deee:	2316      	movs	r3, #22
 800def0:	6003      	str	r3, [r0, #0]
 800def2:	2001      	movs	r0, #1
 800def4:	e7e7      	b.n	800dec6 <_raise_r+0x12>
 800def6:	2100      	movs	r1, #0
 800def8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800defc:	4620      	mov	r0, r4
 800defe:	4798      	blx	r3
 800df00:	2000      	movs	r0, #0
 800df02:	e7e0      	b.n	800dec6 <_raise_r+0x12>

0800df04 <raise>:
 800df04:	4b02      	ldr	r3, [pc, #8]	@ (800df10 <raise+0xc>)
 800df06:	4601      	mov	r1, r0
 800df08:	6818      	ldr	r0, [r3, #0]
 800df0a:	f7ff bfd3 	b.w	800deb4 <_raise_r>
 800df0e:	bf00      	nop
 800df10:	20000108 	.word	0x20000108

0800df14 <_kill_r>:
 800df14:	b538      	push	{r3, r4, r5, lr}
 800df16:	4d07      	ldr	r5, [pc, #28]	@ (800df34 <_kill_r+0x20>)
 800df18:	2300      	movs	r3, #0
 800df1a:	4604      	mov	r4, r0
 800df1c:	4608      	mov	r0, r1
 800df1e:	4611      	mov	r1, r2
 800df20:	602b      	str	r3, [r5, #0]
 800df22:	f7f5 fecb 	bl	8003cbc <_kill>
 800df26:	1c43      	adds	r3, r0, #1
 800df28:	d102      	bne.n	800df30 <_kill_r+0x1c>
 800df2a:	682b      	ldr	r3, [r5, #0]
 800df2c:	b103      	cbz	r3, 800df30 <_kill_r+0x1c>
 800df2e:	6023      	str	r3, [r4, #0]
 800df30:	bd38      	pop	{r3, r4, r5, pc}
 800df32:	bf00      	nop
 800df34:	200021fc 	.word	0x200021fc

0800df38 <_getpid_r>:
 800df38:	f7f5 beb8 	b.w	8003cac <_getpid>

0800df3c <memcpy>:
 800df3c:	440a      	add	r2, r1
 800df3e:	4291      	cmp	r1, r2
 800df40:	f100 33ff 	add.w	r3, r0, #4294967295
 800df44:	d100      	bne.n	800df48 <memcpy+0xc>
 800df46:	4770      	bx	lr
 800df48:	b510      	push	{r4, lr}
 800df4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df52:	4291      	cmp	r1, r2
 800df54:	d1f9      	bne.n	800df4a <memcpy+0xe>
 800df56:	bd10      	pop	{r4, pc}

0800df58 <_calloc_r>:
 800df58:	b570      	push	{r4, r5, r6, lr}
 800df5a:	fba1 5402 	umull	r5, r4, r1, r2
 800df5e:	b934      	cbnz	r4, 800df6e <_calloc_r+0x16>
 800df60:	4629      	mov	r1, r5
 800df62:	f7fd fc79 	bl	800b858 <_malloc_r>
 800df66:	4606      	mov	r6, r0
 800df68:	b928      	cbnz	r0, 800df76 <_calloc_r+0x1e>
 800df6a:	4630      	mov	r0, r6
 800df6c:	bd70      	pop	{r4, r5, r6, pc}
 800df6e:	220c      	movs	r2, #12
 800df70:	6002      	str	r2, [r0, #0]
 800df72:	2600      	movs	r6, #0
 800df74:	e7f9      	b.n	800df6a <_calloc_r+0x12>
 800df76:	462a      	mov	r2, r5
 800df78:	4621      	mov	r1, r4
 800df7a:	f7fe fa66 	bl	800c44a <memset>
 800df7e:	e7f4      	b.n	800df6a <_calloc_r+0x12>

0800df80 <__ascii_mbtowc>:
 800df80:	b082      	sub	sp, #8
 800df82:	b901      	cbnz	r1, 800df86 <__ascii_mbtowc+0x6>
 800df84:	a901      	add	r1, sp, #4
 800df86:	b142      	cbz	r2, 800df9a <__ascii_mbtowc+0x1a>
 800df88:	b14b      	cbz	r3, 800df9e <__ascii_mbtowc+0x1e>
 800df8a:	7813      	ldrb	r3, [r2, #0]
 800df8c:	600b      	str	r3, [r1, #0]
 800df8e:	7812      	ldrb	r2, [r2, #0]
 800df90:	1e10      	subs	r0, r2, #0
 800df92:	bf18      	it	ne
 800df94:	2001      	movne	r0, #1
 800df96:	b002      	add	sp, #8
 800df98:	4770      	bx	lr
 800df9a:	4610      	mov	r0, r2
 800df9c:	e7fb      	b.n	800df96 <__ascii_mbtowc+0x16>
 800df9e:	f06f 0001 	mvn.w	r0, #1
 800dfa2:	e7f8      	b.n	800df96 <__ascii_mbtowc+0x16>

0800dfa4 <__ascii_wctomb>:
 800dfa4:	4603      	mov	r3, r0
 800dfa6:	4608      	mov	r0, r1
 800dfa8:	b141      	cbz	r1, 800dfbc <__ascii_wctomb+0x18>
 800dfaa:	2aff      	cmp	r2, #255	@ 0xff
 800dfac:	d904      	bls.n	800dfb8 <__ascii_wctomb+0x14>
 800dfae:	228a      	movs	r2, #138	@ 0x8a
 800dfb0:	601a      	str	r2, [r3, #0]
 800dfb2:	f04f 30ff 	mov.w	r0, #4294967295
 800dfb6:	4770      	bx	lr
 800dfb8:	700a      	strb	r2, [r1, #0]
 800dfba:	2001      	movs	r0, #1
 800dfbc:	4770      	bx	lr

0800dfbe <__swhatbuf_r>:
 800dfbe:	b570      	push	{r4, r5, r6, lr}
 800dfc0:	460c      	mov	r4, r1
 800dfc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfc6:	2900      	cmp	r1, #0
 800dfc8:	b096      	sub	sp, #88	@ 0x58
 800dfca:	4615      	mov	r5, r2
 800dfcc:	461e      	mov	r6, r3
 800dfce:	da0d      	bge.n	800dfec <__swhatbuf_r+0x2e>
 800dfd0:	89a3      	ldrh	r3, [r4, #12]
 800dfd2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dfd6:	f04f 0100 	mov.w	r1, #0
 800dfda:	bf14      	ite	ne
 800dfdc:	2340      	movne	r3, #64	@ 0x40
 800dfde:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dfe2:	2000      	movs	r0, #0
 800dfe4:	6031      	str	r1, [r6, #0]
 800dfe6:	602b      	str	r3, [r5, #0]
 800dfe8:	b016      	add	sp, #88	@ 0x58
 800dfea:	bd70      	pop	{r4, r5, r6, pc}
 800dfec:	466a      	mov	r2, sp
 800dfee:	f000 f849 	bl	800e084 <_fstat_r>
 800dff2:	2800      	cmp	r0, #0
 800dff4:	dbec      	blt.n	800dfd0 <__swhatbuf_r+0x12>
 800dff6:	9901      	ldr	r1, [sp, #4]
 800dff8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dffc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e000:	4259      	negs	r1, r3
 800e002:	4159      	adcs	r1, r3
 800e004:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e008:	e7eb      	b.n	800dfe2 <__swhatbuf_r+0x24>

0800e00a <__smakebuf_r>:
 800e00a:	898b      	ldrh	r3, [r1, #12]
 800e00c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e00e:	079d      	lsls	r5, r3, #30
 800e010:	4606      	mov	r6, r0
 800e012:	460c      	mov	r4, r1
 800e014:	d507      	bpl.n	800e026 <__smakebuf_r+0x1c>
 800e016:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e01a:	6023      	str	r3, [r4, #0]
 800e01c:	6123      	str	r3, [r4, #16]
 800e01e:	2301      	movs	r3, #1
 800e020:	6163      	str	r3, [r4, #20]
 800e022:	b003      	add	sp, #12
 800e024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e026:	ab01      	add	r3, sp, #4
 800e028:	466a      	mov	r2, sp
 800e02a:	f7ff ffc8 	bl	800dfbe <__swhatbuf_r>
 800e02e:	9f00      	ldr	r7, [sp, #0]
 800e030:	4605      	mov	r5, r0
 800e032:	4639      	mov	r1, r7
 800e034:	4630      	mov	r0, r6
 800e036:	f7fd fc0f 	bl	800b858 <_malloc_r>
 800e03a:	b948      	cbnz	r0, 800e050 <__smakebuf_r+0x46>
 800e03c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e040:	059a      	lsls	r2, r3, #22
 800e042:	d4ee      	bmi.n	800e022 <__smakebuf_r+0x18>
 800e044:	f023 0303 	bic.w	r3, r3, #3
 800e048:	f043 0302 	orr.w	r3, r3, #2
 800e04c:	81a3      	strh	r3, [r4, #12]
 800e04e:	e7e2      	b.n	800e016 <__smakebuf_r+0xc>
 800e050:	89a3      	ldrh	r3, [r4, #12]
 800e052:	6020      	str	r0, [r4, #0]
 800e054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e058:	81a3      	strh	r3, [r4, #12]
 800e05a:	9b01      	ldr	r3, [sp, #4]
 800e05c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e060:	b15b      	cbz	r3, 800e07a <__smakebuf_r+0x70>
 800e062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e066:	4630      	mov	r0, r6
 800e068:	f000 f81e 	bl	800e0a8 <_isatty_r>
 800e06c:	b128      	cbz	r0, 800e07a <__smakebuf_r+0x70>
 800e06e:	89a3      	ldrh	r3, [r4, #12]
 800e070:	f023 0303 	bic.w	r3, r3, #3
 800e074:	f043 0301 	orr.w	r3, r3, #1
 800e078:	81a3      	strh	r3, [r4, #12]
 800e07a:	89a3      	ldrh	r3, [r4, #12]
 800e07c:	431d      	orrs	r5, r3
 800e07e:	81a5      	strh	r5, [r4, #12]
 800e080:	e7cf      	b.n	800e022 <__smakebuf_r+0x18>
	...

0800e084 <_fstat_r>:
 800e084:	b538      	push	{r3, r4, r5, lr}
 800e086:	4d07      	ldr	r5, [pc, #28]	@ (800e0a4 <_fstat_r+0x20>)
 800e088:	2300      	movs	r3, #0
 800e08a:	4604      	mov	r4, r0
 800e08c:	4608      	mov	r0, r1
 800e08e:	4611      	mov	r1, r2
 800e090:	602b      	str	r3, [r5, #0]
 800e092:	f7f5 fe57 	bl	8003d44 <_fstat>
 800e096:	1c43      	adds	r3, r0, #1
 800e098:	d102      	bne.n	800e0a0 <_fstat_r+0x1c>
 800e09a:	682b      	ldr	r3, [r5, #0]
 800e09c:	b103      	cbz	r3, 800e0a0 <_fstat_r+0x1c>
 800e09e:	6023      	str	r3, [r4, #0]
 800e0a0:	bd38      	pop	{r3, r4, r5, pc}
 800e0a2:	bf00      	nop
 800e0a4:	200021fc 	.word	0x200021fc

0800e0a8 <_isatty_r>:
 800e0a8:	b538      	push	{r3, r4, r5, lr}
 800e0aa:	4d06      	ldr	r5, [pc, #24]	@ (800e0c4 <_isatty_r+0x1c>)
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	4604      	mov	r4, r0
 800e0b0:	4608      	mov	r0, r1
 800e0b2:	602b      	str	r3, [r5, #0]
 800e0b4:	f7f5 fe56 	bl	8003d64 <_isatty>
 800e0b8:	1c43      	adds	r3, r0, #1
 800e0ba:	d102      	bne.n	800e0c2 <_isatty_r+0x1a>
 800e0bc:	682b      	ldr	r3, [r5, #0]
 800e0be:	b103      	cbz	r3, 800e0c2 <_isatty_r+0x1a>
 800e0c0:	6023      	str	r3, [r4, #0]
 800e0c2:	bd38      	pop	{r3, r4, r5, pc}
 800e0c4:	200021fc 	.word	0x200021fc

0800e0c8 <_init>:
 800e0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ca:	bf00      	nop
 800e0cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0ce:	bc08      	pop	{r3}
 800e0d0:	469e      	mov	lr, r3
 800e0d2:	4770      	bx	lr

0800e0d4 <_fini>:
 800e0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0d6:	bf00      	nop
 800e0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0da:	bc08      	pop	{r3}
 800e0dc:	469e      	mov	lr, r3
 800e0de:	4770      	bx	lr
