Info: Generated by version: 24.3.1 build 102
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_emif_io96b_lpddr4_0.ip --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_emif_io96b_lpddr4_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: ed_synth_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: The infinite traffic pattern can be stopped by resetting the Traffic Generator.
Info: ed_synth_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: To reset the EMIF after the infinite traffic pattern has been stopped, the board must be power-cycled.
Info: ed_synth_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: For the infinite Traffic Generator program, run-on-reset is automatically disabled. Traffic will not be run until the explicit run command is given.
Info: ed_synth_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: Configuring this IP for device A5ED065BB32AE6SR0 (Agilex 5). This device has speedgrade 6.
Info: ed_synth_emif_io96b_lpddr4_0: "Transforming system: ed_synth_emif_io96b_lpddr4_0"
Info: ed_synth_emif_io96b_lpddr4_0: "Naming system components in system: ed_synth_emif_io96b_lpddr4_0"
Info: ed_synth_emif_io96b_lpddr4_0: "Processing generation queue"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq"
Info: cal_0: "Generating: cal_0"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q"
Info: jamb: "Generating: jamb"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_jtag_interface"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_avalon_packets_to_master"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a"
Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_reset_controller"
Info: ed_synth_emif_io96b_lpddr4_0: Done "ed_synth_emif_io96b_lpddr4_0" with 15 modules, 162 files
Info: Finished: Create HDL design files for synthesis
