`timescale 1ns / 1ps

module bist(
    input clk_i, // –¢–∞–∫—Ç–æ–≤—ã–π —Å–∏–≥–Ω–∞–ª
    input rst_i, // –§–ª–∞–≥ —Å–±—Ä–æ—Å–∞
    input function_busy_i, // –?–Ω—Ñ–æ—Ä–º–∞—Ü–∏—è –æ –∑–∞–Ω—è—Ç–æ—Å—Ç–∏ —É–ø—Ä–∞–≤–ª—è—é—â–µ–≥–æ –±–ª–æ–∫–∞
    input mode_switch_i, // –ü–µ—Ä–µ–∫–ª—é—á–µ–Ω–∏–µ –≤ –¥—Ä—É–≥–æ–π —Ä–µ–∂–∏–º
    
    output reg [0:0] test_mode_o, // –?–Ω—Ñ–æ—Ä–º–∞—Ü–∏—è –æ —Ä–µ–∂–∏–º–µ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è: 0 - –æ–±—ã—á–Ω—ã–π —Ä–µ–∂–∏–º, 1 - —Ä–µ–∂–∏–º —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è
    output reg [7:0] switch_count_o, // –ö–æ–ª–∏—á–µ—Å—Ç–≤–æ –ø–µ—Ä–µ–∫–ª—é—á–µ—Ä–Ω–∏–π –≤ —Ä–µ–∂–∏–º —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è
    output reg step_signal_o // –ó–∞–Ω—è—Ç–æ—Å—Ç—å –ø–ª–∞—Ç—ã –≤ –¥–∞–Ω–Ω—ã–π –º–æ–º–µ–Ω—Ç
);

    localparam TESTS_AMOUNT = 8'd255;
    
    integer test_index = 0;
      
    always@(negedge mode_switch_i)
        if(!test_mode_o) begin
            test_mode_o <= 1;
            switch_count_o <= switch_count_o + 1;
        end else if (!step_signal_o) begin
            test_index <= -1;
            test_mode_o <= 0;
        end
        
    always@(posedge clk_i)
        if(rst_i) begin
            test_mode_o <= 0;
            test_index <= -1;
            switch_count_o <= 0;
        end else if(test_mode_o) begin
            if(!function_busy_i) begin
                if(test_index >= TESTS_AMOUNT - 1) begin
                    test_index <= 1;
                    step_signal_o <= 0;
                end else begin
                    step_signal_o <= 1;
                    test_index <= test_index + 1;
                end
            end        
        end
        
endmodule
