#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  6 18:56:49 2020
# Process ID: 13940
# Current directory: C:/NSCSCC/Project/ICache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7440 C:\NSCSCC\Project\ICache\ICache.xpr
# Log file: C:/NSCSCC/Project/ICache/vivado.log
# Journal file: C:/NSCSCC/Project/ICache\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/NSCSCC/Project/ICache/ICache.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/NSCSCC/Project/ICache/ICache.srcs/sim_1/new/WriteBuffer_sim.v w ]
add_files -fileset sim_1 C:/NSCSCC/Project/ICache/ICache.srcs/sim_1/new/WriteBuffer_sim.v
update_compile_order -fileset sim_1
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\WriteBuffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\DCache_sim_dirty.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\WriteBuffer_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\ICache_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\defines_cache.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\WriteBuffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\DCache_sim_dirty.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\WriteBuffer_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\ICache_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\defines_cache.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\WriteBuffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\DCache_sim_dirty.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\WriteBuffer_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\ICache_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\defines_cache.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\WriteBuffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\DCache_sim_dirty.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\WriteBuffer_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\ICache_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\defines_cache.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\WriteBuffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\DCache_sim_dirty.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\WriteBuffer_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\ICache_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\defines_cache.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\WriteBuffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\DCache_sim_dirty.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\WriteBuffer_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sim_1\new\ICache_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\NSCSCC\Project\ICache\ICache.srcs\sources_1\new\defines_cache.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top ICache_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ICache_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ICache_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/tag_ram/sim/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/bank_ram/sim/bank_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bank_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICache
WARNING: [VRFC 10-3380] identifier 'hit_way0' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:115]
WARNING: [VRFC 10-3380] identifier 'read_success' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/TLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sim_1/new/ICache_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICache_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ICache_sim_behav xil_defaultlib.ICache_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ICache_sim_behav xil_defaultlib.ICache_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 32 for port 'dina' [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:105]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 32 for port 'dina' [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TLB
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bank_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.tag_ram
Compiling module xil_defaultlib.ICache
Compiling module xil_defaultlib.ICache_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ICache_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim/xsim.dir/ICache_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 92.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jul  6 20:50:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 767.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ICache_sim_behav -key {Behavioral:sim_1:Functional:ICache_sim} -tclbatch {ICache_sim.tcl} -view {C:/NSCSCC/Project/ICache/ICache_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/NSCSCC/Project/ICache/ICache_sim_behav.wcfg
WARNING: Simulation object /DCache_sim_dirty/clk was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/rst was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_rreq_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_wreq_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/virtual_addr_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_wdata_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/hit_o was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_data_o was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_data_valid_o was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/read_from_mem was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/current_state was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/next_state was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/hit_way0_reg was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/hit_way1_reg was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dirty was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/func was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/wea_way0 was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/wea_way1 was not found in the design.
source ICache_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Block Memory Generator module ICache_sim.icache1.Bank0_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank1_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank2_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank3_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank4_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank5_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank6_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank7_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank0_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank1_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank2_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank3_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank4_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank5_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank6_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank7_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.TagV0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.TagV1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
sucess:not hit, addr==0 but not valid
sucess:not hit, send to way0
sucess:hit, directly send data to CPU
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ICache_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 792.266 ; gain = 25.246
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 792.266 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ICache_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ICache_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/tag_ram/sim/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/bank_ram/sim/bank_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bank_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICache
WARNING: [VRFC 10-3380] identifier 'hit_way0' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:115]
WARNING: [VRFC 10-3380] identifier 'read_success' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/TLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sim_1/new/ICache_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICache_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ICache_sim_behav xil_defaultlib.ICache_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ICache_sim_behav xil_defaultlib.ICache_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 32 for port 'dina' [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:105]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 32 for port 'dina' [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TLB
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bank_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.tag_ram
Compiling module xil_defaultlib.ICache
Compiling module xil_defaultlib.ICache_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ICache_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module ICache_sim.icache1.Bank0_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank1_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank2_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank3_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank4_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank5_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank6_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank7_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank0_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank1_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank2_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank3_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank4_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank5_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank6_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank7_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.TagV0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.TagV1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
sucess:not hit, addr==0 but not valid
sucess:not hit, send to way0
sucess:hit, directly send data to CPU
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 792.266 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ICache_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ICache_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/tag_ram/sim/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/bank_ram/sim/bank_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bank_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICache
WARNING: [VRFC 10-3380] identifier 'hit_way0' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:115]
WARNING: [VRFC 10-3380] identifier 'read_success' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/TLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sim_1/new/ICache_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICache_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/NSCSCC/Project/ICache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ICache_sim_behav xil_defaultlib.ICache_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ICache_sim_behav xil_defaultlib.ICache_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 32 for port 'dina' [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:105]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 32 for port 'dina' [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TLB
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bank_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.tag_ram
Compiling module xil_defaultlib.ICache
Compiling module xil_defaultlib.ICache_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ICache_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module ICache_sim.icache1.Bank0_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank1_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank2_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank3_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank4_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank5_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank6_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank7_way0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank0_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank1_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank2_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank3_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank4_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank5_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank6_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.Bank7_way1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.TagV0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ICache_sim.icache1.TagV1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
sucess:not hit, addr==0 but not valid
sucess:not hit, send to way0
sucess:hit, directly send data to CPU
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 792.266 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 21:33:41 2020...
