Analysis & Synthesis report for uniciclo
Sun Feb 05 14:54:54 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Feb 05 14:54:54 2017               ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; uniciclo                                        ;
; Top-level Entity Name              ; uniciclo                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; uniciclo           ; uniciclo           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |uniciclo|data_memory:md        ; C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data_memory.vhd        ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |uniciclo|memory_instruction:mi ; C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/memory_instruction.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 05 14:54:52 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file uniciclo.vhd
    Info (12022): Found design unit 1: uniciclo-rtl
    Info (12023): Found entity 1: uniciclo
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-rtl
    Info (12023): Found entity 1: somador
Info (12021): Found 2 design units, including 1 entities, in source file uniciclo_tb.vhd
    Info (12022): Found design unit 1: uniciclo_tb-uniciclo_arch
    Info (12023): Found entity 1: uniciclo_tb
Info (12021): Found 1 design units, including 0 entities, in source file mips_pkg.vhd
    Info (12022): Found design unit 1: mips_pkg
Info (12021): Found 2 design units, including 1 entities, in source file breg.vhd
    Info (12022): Found design unit 1: breg-rtl
    Info (12023): Found entity 1: breg
Info (12021): Found 2 design units, including 1 entities, in source file breg_ula.vhd
    Info (12022): Found design unit 1: breg_ula-rtl
    Info (12023): Found entity 1: breg_ula
Info (12021): Found 2 design units, including 1 entities, in source file c_ula.vhd
    Info (12022): Found design unit 1: c_ula-rtl
    Info (12023): Found entity 1: c_ula
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-behavioral
    Info (12023): Found entity 1: ula
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-rtl
    Info (12023): Found entity 1: pc
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador_5_bits.vhd
    Info (12022): Found design unit 1: multiplexador_5_bits-rtl
    Info (12023): Found entity 1: multiplexador_5_bits
Info (12021): Found 2 design units, including 1 entities, in source file memory_instruction.vhd
    Info (12022): Found design unit 1: memory_instruction-SYN
    Info (12023): Found entity 1: memory_instruction
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: data_memory-SYN
    Info (12023): Found entity 1: data_memory
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador_32_bits.vhd
    Info (12022): Found design unit 1: multiplexador_32_bits-rtl
    Info (12023): Found entity 1: multiplexador_32_bits
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-rtl
    Info (12023): Found entity 1: control
Info (12127): Elaborating entity "uniciclo" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at uniciclo.vhd(10): used implicit default value for signal "display" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at uniciclo.vhd(33): used implicit default value for signal "RegWrite" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at uniciclo.vhd(33): object "Jump" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uniciclo.vhd(33): object "MemRead" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uniciclo.vhd(33): object "MemtoReg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(122): signal "mem_ins_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(123): signal "mem_ins_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(124): signal "mem_ins_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(125): signal "mem_ins_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(126): signal "address_mem_ins_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(127): signal "mem_ins_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(128): signal "func_16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(129): signal "func_32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(130): signal "func_16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(131): signal "mem_ins_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(131): signal "result_s1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(132): signal "Branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at uniciclo.vhd(132): signal "zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "somador" for hierarchy "somador:s1"
Info (12128): Elaborating entity "memory_instruction" for hierarchy "memory_instruction:mi"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_instruction:mi|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory_instruction:mi|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory_instruction:mi|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instruction.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qd81.tdf
    Info (12023): Found entity 1: altsyncram_qd81
Info (12128): Elaborating entity "altsyncram_qd81" for hierarchy "memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:md"
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_memory:md|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "data_memory:md|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "data_memory:md|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnc1.tdf
    Info (12023): Found entity 1: altsyncram_lnc1
Info (12128): Elaborating entity "altsyncram_lnc1" for hierarchy "data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated"
Error (113012): Address at line 8 exceeds the specified depth (256) in the Memory Initialization File "data.mif" File: C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data.mif Line: 8
Error (113000): Memory Initialization File or Hexadecimal (Intel-Format) File "data.mif" contains illegal syntax at line 8 File: C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data.mif Line: 8
Critical Warning (127002): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File data.mif -- setting all initial values to 0
Error (12152): Can't elaborate user hierarchy "data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated" File: c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 20 warnings
    Error: Peak virtual memory: 360 megabytes
    Error: Processing ended: Sun Feb 05 14:54:54 2017
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


