/*
 * Tiny Code Generator for QEMU
 *
 * Copyright (c) 2008 Fabrice Bellard
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */
#include "qemu/osdep.h"
#include "qemu/host-utils.h"
#include "cpu.h"
#include "exec/helper-proto.h"
#include "exec/cpu_ldst.h"
#include "exec/exec-all.h"
#include "exec/tb-lookup.h"
#include "disas/disas.h"
#include "exec/log.h"
#include <stdio.h>  // rhf

/* 32-bit helpers */

int32_t HELPER(div_i32)(int32_t arg1, int32_t arg2)
{
    return arg1 / arg2;
}

int32_t HELPER(rem_i32)(int32_t arg1, int32_t arg2)
{
    return arg1 % arg2;
}

uint32_t HELPER(divu_i32)(uint32_t arg1, uint32_t arg2)
{
    return arg1 / arg2;
}

uint32_t HELPER(remu_i32)(uint32_t arg1, uint32_t arg2)
{
    return arg1 % arg2;
}

/* 64-bit helpers */

uint64_t HELPER(shl_i64)(uint64_t arg1, uint64_t arg2)
{
    return arg1 << arg2;
}

uint64_t HELPER(shr_i64)(uint64_t arg1, uint64_t arg2)
{
    return arg1 >> arg2;
}

int64_t HELPER(sar_i64)(int64_t arg1, int64_t arg2)
{
    return arg1 >> arg2;
}

int64_t HELPER(div_i64)(int64_t arg1, int64_t arg2)
{
    return arg1 / arg2;
}

int64_t HELPER(rem_i64)(int64_t arg1, int64_t arg2)
{
    return arg1 % arg2;
}

uint64_t HELPER(divu_i64)(uint64_t arg1, uint64_t arg2)
{
    return arg1 / arg2;
}

uint64_t HELPER(remu_i64)(uint64_t arg1, uint64_t arg2)
{
    return arg1 % arg2;
}

uint64_t HELPER(muluh_i64)(uint64_t arg1, uint64_t arg2)
{
    uint64_t l, h;
    mulu64(&l, &h, arg1, arg2);
    return h;
}

int64_t HELPER(mulsh_i64)(int64_t arg1, int64_t arg2)
{
    uint64_t l, h;
    muls64(&l, &h, arg1, arg2);
    return h;
}

uint32_t HELPER(clz_i32)(uint32_t arg, uint32_t zero_val)
{
    return arg ? clz32(arg) : zero_val;
}

uint32_t HELPER(ctz_i32)(uint32_t arg, uint32_t zero_val)
{
    return arg ? ctz32(arg) : zero_val;
}

uint64_t HELPER(clz_i64)(uint64_t arg, uint64_t zero_val)
{
    return arg ? clz64(arg) : zero_val;
}

uint64_t HELPER(ctz_i64)(uint64_t arg, uint64_t zero_val)
{
    return arg ? ctz64(arg) : zero_val;
}

uint32_t HELPER(clrsb_i32)(uint32_t arg)
{
    return clrsb32(arg);
}

uint64_t HELPER(clrsb_i64)(uint64_t arg)
{
    return clrsb64(arg);
}

uint32_t HELPER(ctpop_i32)(uint32_t arg)
{
    return ctpop32(arg);
}

uint64_t HELPER(ctpop_i64)(uint64_t arg)
{
    return ctpop64(arg);
}

void *HELPER(lookup_tb_ptr)(CPUArchState *env)
{
    CPUState *cpu = ENV_GET_CPU(env);
    TranslationBlock *tb;
    target_ulong cs_base, pc;
    uint32_t flags;

    tb = tb_lookup__cpu_state(cpu, &pc, &cs_base, &flags, curr_cflags());
    if (tb == NULL) {
        return tcg_ctx->code_gen_epilogue;
    }
    qemu_log_mask_and_addr(CPU_LOG_EXEC, pc,
                           "Chain %d: %p ["
                           TARGET_FMT_lx "/" TARGET_FMT_lx "/%#x] %s\n",
                           cpu->cpu_index, tb->tc.ptr, cs_base, pc, flags,
                           lookup_symbol(pc));
    return tb->tc.ptr;
}

void HELPER(exit_atomic)(CPUArchState *env)
{
    cpu_loop_exit_atomic(ENV_GET_CPU(env), GETPC());
}

/////////////////////////////////////////////////
//                   QASAN
/////////////////////////////////////////////////

#include "qasan-qemu.h"

// options
int qasan_max_call_stack = 16; // QASAN_MAX_CALL_STACK
int qasan_symbolize = 1; // QASAN_SYMBOLIZE

#ifndef CONFIG_USER_ONLY

__thread CPUState* qasan_cpu;
#define g2h(x) \
  ({ \
    void *_a; \
    if (!qasan_addr_to_host(qasan_cpu, (x), &_a)) {\
      /* fprintf(stderr, "QASan error: virtual address translation for %p failed!\n", (x)); */ \
      return 0;\
    } \
    _a; \
  })

// h2g must not be defined
// #define h2g(x) (x)

#endif

int qasan_addr_to_host(CPUState* cpu, target_ulong addr, void** host_addr);

int __qasan_debug;
__thread int qasan_disabled;

__thread struct shadow_stack qasan_shadow_stack;

#ifdef ASAN_GIOVESE

#include "../../asan-giovese/interval-tree/rbtree.c"
#include "../../asan-giovese/asan-giovese-inl.h"

#include <sys/types.h>
#include <sys/syscall.h>

void asan_giovese_populate_context(struct call_context* ctx, target_ulong pc) {

  ctx->size = MIN(qasan_shadow_stack.size, qasan_max_call_stack -1) +1;
  ctx->addresses = calloc(sizeof(void*), ctx->size);
  
#ifdef __NR_gettid
  ctx->tid = (uint32_t)syscall(__NR_gettid);
#else
  pthread_id_np_t tid;
  pthread_t self = pthread_self();
  pthread_getunique_np(&self, &tid);
  ctx->tid = (uint32_t)tid;
#endif

  ctx->addresses[0] = pc;
  
  if (qasan_shadow_stack.size <= 0) return; //can be negative when pop does not find nothing
  
  int i, j = 1;
  for (i = qasan_shadow_stack.first->index -1; i >= 0 && j < qasan_max_call_stack; --i)
    ctx->addresses[j++] = qasan_shadow_stack.first->buf[i];

  struct shadow_stack_block* b = qasan_shadow_stack.first->next;
  while (b && j < qasan_max_call_stack) {
  
    for (i = SHADOW_BK_SIZE-1; i >= 0; --i)
      ctx->addresses[j++] = b->buf[i];
  
  }

}

#ifdef CONFIG_USER_ONLY

static void addr2line_cmd(char* lib, uintptr_t off, char** function, char** line) {
  
  if (!qasan_symbolize) goto addr2line_cmd_skip;
  
  FILE *fp;

  size_t cmd_siz = 128 + strlen(lib);
  char* cmd = malloc(cmd_siz);
  snprintf(cmd, cmd_siz, "addr2line -f -e '%s' 0x%lx", lib, off);

  fp = popen(cmd, "r");
  free(cmd);
  
  if (fp == NULL) goto addr2line_cmd_skip;

  *function = malloc(PATH_MAX + 32);
  
  if (!fgets(*function, PATH_MAX + 32, fp) || !strncmp(*function, "??", 2)) {

    free(*function);
    *function = NULL;

  } else {

    size_t l = strlen(*function);
    if (l && (*function)[l-1] == '\n')
      (*function)[l-1] = 0;
      
  }
  
  *line = malloc(PATH_MAX + 32);
  
  if (!fgets(*line, PATH_MAX + 32, fp) || !strncmp(*line, "??:", 3) ||
      !strncmp(*line, ":?", 2)) {

    free(*line);
    *line = NULL;

  } else {

    size_t l = strlen(*line);
    if (l && (*line)[l-1] == '\n')
      (*line)[l-1] = 0;
      
  }
  
  pclose(fp);
  
  return;

addr2line_cmd_skip:
  *line = NULL;
  *function = NULL;
  
}

char* asan_giovese_printaddr(target_ulong guest_addr) {

  FILE *fp;
  char *line = NULL;
  size_t len = 0;
  ssize_t read;

  fp = fopen("/proc/self/maps", "r");
  if (fp == NULL)
      return NULL;
  
  uint64_t img_min = 0, img_max = 0;
  char img_path[512] = {0};

  while ((read = getline(&line, &len, fp)) != -1) {
  
    int fields, dev_maj, dev_min, inode;
    uint64_t min, max, offset;
    char flag_r, flag_w, flag_x, flag_p;
    char path[512] = "";
    fields = sscanf(line, "%"PRIx64"-%"PRIx64" %c%c%c%c %"PRIx64" %x:%x %d"
                    " %512s", &min, &max, &flag_r, &flag_w, &flag_x,
                    &flag_p, &offset, &dev_maj, &dev_min, &inode, path);

    if ((fields < 10) || (fields > 11))
        continue;

    if (h2g_valid(min)) {

      int flags = page_get_flags(h2g(min));
      max = h2g_valid(max - 1) ? max : (uintptr_t)g2h(GUEST_ADDR_MAX) + 1;
      if (page_check_range(h2g(min), max - min, flags) == -1)
          continue;
      
      if (img_min && !strcmp(img_path, path)) {
        img_max = max;
      } else {
        img_min = min;
        img_max = max;
        strncpy(img_path, path, 512);
      }

      if (guest_addr >= h2g(min) && guest_addr < h2g(max - 1) + 1) {
      
        uintptr_t off = guest_addr - h2g(img_min);
      
        char* s;
        char * function = NULL;
        char * codeline = NULL;
        if (strlen(path)) {
          addr2line_cmd(path, off, &function, &codeline);
          if (!function)
            addr2line_cmd(path, guest_addr, &function, &codeline);
        }

        if (function) {
        
          if (codeline) {
          
            size_t l = strlen(function) + strlen(codeline) + 32;
            s = malloc(l);
            snprintf(s, l, " in %s %s", function, codeline);
            free(codeline);
            
          } else {

            size_t l = strlen(function) + strlen(path) + 32;
            s = malloc(l);
            snprintf(s, l, " in %s (%s+0x%lx)", function, path,
                     off);

          }
          
          free(function);
        
        } else {

          size_t l = strlen(path) + 32;
          s = malloc(l);
          snprintf(s, l, " (%s+0x%lx)", path, off);

        }

        free(line);
        fclose(fp);
        return s;
        
      }

    }

  }

  free(line);
  fclose(fp);

  return NULL;

}
#else
char* asan_giovese_printaddr(TARGET_ULONG guest_addr) {

  return NULL;

}
#endif

#endif

void HELPER(qasan_shadow_stack_push)(target_ulong ptr) {

#if defined(TARGET_ARM)
  ptr &= ~1;
#endif

  if (unlikely(!qasan_shadow_stack.first)) {
    
    qasan_shadow_stack.first = malloc(sizeof(struct shadow_stack_block));
    qasan_shadow_stack.first->index = 0;
    qasan_shadow_stack.size = 0; // may be negative due to last pop
    qasan_shadow_stack.first->next = NULL;

  }
    
  qasan_shadow_stack.first->buf[qasan_shadow_stack.first->index++] = ptr;
  qasan_shadow_stack.size++;

  if (qasan_shadow_stack.first->index >= SHADOW_BK_SIZE) {

      struct shadow_stack_block* ns = malloc(sizeof(struct shadow_stack_block));
      ns->next = qasan_shadow_stack.first;
      ns->index = 0;
      qasan_shadow_stack.first = ns;
  }

}

void HELPER(qasan_shadow_stack_pop)(target_ulong ptr) {

#if defined(TARGET_ARM)
  ptr &= ~1;
#endif

  struct shadow_stack_block* cur_bk = qasan_shadow_stack.first;
  if (unlikely(cur_bk == NULL)) return;

  if (cur_bk->index == 0) {

    struct shadow_stack_block* ns = cur_bk->next;
    if (!ns) return;
    if (ns->buf[ns->index -1] != ptr) return;

    free(cur_bk);
    qasan_shadow_stack.first = ns;
    ns->index--;

  } else if (cur_bk->buf[cur_bk->index -1] == ptr) {
    
    cur_bk->index--;

  } else return;

  qasan_shadow_stack.size--;

  /*
  do {
      
      cur_bk->index--;
      qasan_shadow_stack.size--;
      
      if (cur_bk->index < 0) {
          
          struct shadow_stack_block* ns = cur_bk->next;
          free(cur_bk);
          cur_bk = ns;
          if (!cur_bk) break;
          cur_bk->index--;
      }
  
  } while(cur_bk->buf[cur_bk->index] != ptr);
  
  qasan_shadow_stack.first = cur_bk;
  */

}

target_long qasan_actions_dispatcher(void *cpu_env,
                                     target_long action, target_long arg1,
                                     target_long arg2, target_long arg3) {

    CPUArchState *env = cpu_env;
#ifndef CONFIG_USER_ONLY
    qasan_cpu = ENV_GET_CPU(env);
#endif

    switch(action) {
#ifdef ASAN_GIOVESE
        case QASAN_ACTION_CHECK_LOAD:
        // fprintf(stderr, "CHECK LOAD: %p [%p] %ld\n", arg1, g2h(arg1), arg2);
        if (asan_giovese_guest_loadN(arg1, arg2)) {
          asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, arg1, arg2, PC_GET(env), BP_GET(env), SP_GET(env));
        }
        break;
        
        case QASAN_ACTION_CHECK_STORE:
        // fprintf(stderr, "CHECK STORE: %p [%p] %ld\n", arg1, g2h(arg1), arg2);
        if (asan_giovese_guest_storeN(arg1, arg2)) {
          asan_giovese_report_and_crash(ACCESS_TYPE_STORE, arg1, arg2, PC_GET(env), BP_GET(env), SP_GET(env));
        }
        break;
        
        case QASAN_ACTION_POISON:
        // fprintf(stderr, "POISON: %p [%p] %ld %x\n", arg1, g2h(arg1), arg2, arg3);
        asan_giovese_poison_guest_region(arg1, arg2, arg3);
        break;
        
        case QASAN_ACTION_USER_POISON:
        //fprintf(stderr, "USER POISON: %p [%p] %ld\n", arg1, g2h(arg1), arg2);
        asan_giovese_user_poison_guest_region(arg1, arg2);
        break;
        
        case QASAN_ACTION_UNPOISON:
        //fprintf(stderr, "UNPOISON: %p [%p] %ld\n", arg1, g2h(arg1), arg2);
        asan_giovese_unpoison_guest_region(arg1, arg2);
        break;
        
        case QASAN_ACTION_IS_POISON:
        return asan_giovese_guest_loadN(arg1, arg2);
        
        case QASAN_ACTION_ALLOC: {
          //fprintf(stderr, "ALLOC: %p - %p\n", arg1, arg2);
          struct call_context* ctx = calloc(sizeof(struct call_context), 1);
          asan_giovese_populate_context(ctx, PC_GET(env));
          asan_giovese_alloc_insert(arg1, arg2, ctx);
          break;
        }
        
        case QASAN_ACTION_DEALLOC: {
          //fprintf(stderr, "DEALLOC: %p\n", arg1);
          struct chunk_info* ckinfo = asan_giovese_alloc_search(arg1);
          if (ckinfo) {
            if (ckinfo->start != arg1)
              asan_giovese_badfree(arg1, PC_GET(env));
            ckinfo->free_ctx = calloc(sizeof(struct call_context), 1);
            asan_giovese_populate_context(ckinfo->free_ctx, PC_GET(env));
          } else {
            asan_giovese_badfree(arg1, PC_GET(env));
          }
          break;
        }
#else
        case QASAN_ACTION_CHECK_LOAD:
        __asan_loadN(g2h(arg1), arg2);
        break;
        
        case QASAN_ACTION_CHECK_STORE:
        __asan_storeN(g2h(arg1), arg2);
        break;
        
        case QASAN_ACTION_POISON:
        __asan_poison_memory_region(g2h(arg1), arg2);
        break;
        
        case QASAN_ACTION_USER_POISON:
        __asan_poison_memory_region(g2h(arg1), arg2);
        break;
        
        case QASAN_ACTION_UNPOISON:
        __asan_unpoison_memory_region(g2h(arg1), arg2);
        break;
        
        case QASAN_ACTION_IS_POISON:
        return __asan_region_is_poisoned(g2h(arg1), arg2) != NULL;
        
        case QASAN_ACTION_ALLOC:
          break;
        
        case QASAN_ACTION_DEALLOC:
          break;
#endif

        case QASAN_ACTION_ENABLE:
        qasan_disabled = 0;
        break;
        
        case QASAN_ACTION_DISABLE:
        qasan_disabled = 1;
        break;

        case QASAN_ACTION_SWAP_STATE: {
          int r = qasan_disabled;
          qasan_disabled = arg1;
          return r;
        }

        default:
        fprintf(stderr, "Invalid QASAN action %ld\n", action);
        abort();
    }

    return 0;
}

void* HELPER(qasan_fake_instr)(CPUArchState *env, void* action, void* arg1,
                               void* arg2, void* arg3) {

  return (void*)qasan_actions_dispatcher(env,
                                         (target_long)action, (target_long)arg1,
                                         (target_long)arg2, (target_long)arg3);

}

#ifndef CONFIG_USER_ONLY

//----------------------------------
// Full system helpers for TLB walk
//----------------------------------

/* Macro to call the above, with local variables from the use context.  */
#define VICTIM_TLB_HIT(TY, ADDR) \
  victim_tlb_hit(env, mmu_idx, index, offsetof(CPUTLBEntry, TY), \
                 (ADDR) & TARGET_PAGE_MASK)

bool victim_tlb_hit(CPUArchState *env, size_t mmu_idx, size_t index,
                           size_t elt_ofs, target_ulong page);

void qasan_page_loadN(CPUArchState *env, target_ulong addr, size_t size, uintptr_t mmu_idx)
{
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;
    
    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_loadN((void*)haddr, size)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, size, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_loadN((void*)haddr, size);
#endif
}

void qasan_page_storeN(CPUArchState *env, target_ulong addr, size_t size, uintptr_t mmu_idx)
{
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;
    
    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_storeN((void*)haddr, size)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, size, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_storeN((void*)haddr, size);
#endif
}

void HELPER(qasan_load1)(CPUArchState *env, target_ulong addr, uint32_t idx)
{
    if (qasan_disabled) return;
    
    uintptr_t mmu_idx = idx;
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;

    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_load1((void*)haddr)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, 1, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_load1((void*)haddr);
#endif
}

void HELPER(qasan_load2)(CPUArchState *env, target_ulong addr, uint32_t idx)
{
    if (qasan_disabled) return;
    
    uintptr_t mmu_idx = idx;
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;

    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    /* Handle slow unaligned access (it spans two pages or IO).  */
    if (unlikely((addr & ~TARGET_PAGE_MASK) + 2 - 1
                    >= TARGET_PAGE_SIZE)) {
        target_ulong addr1, addr2;

        addr1 = addr & ~(2 - 1);
        addr2 = addr1 + 2;
        
        size_t span = addr2 - addr;
        haddr = addr + entry->addend;
        
        // tlb already processed for first half
#ifdef ASAN_GIOVESE
        if (asan_giovese_loadN((void*)haddr, span)) {
          qasan_cpu = ENV_GET_CPU(env);
          asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, span, PC_GET(env), BP_GET(env), SP_GET(env));
        }
#else
        __asan_loadN((void*)haddr, span);
#endif
        
        qasan_page_loadN(env, addr2, 2 - span, mmu_idx);
        return;
    }

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_load2((void*)haddr)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, 2, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_load2((void*)haddr);
#endif
}

void HELPER(qasan_load4)(CPUArchState *env, target_ulong addr, uint32_t idx)
{
    if (qasan_disabled) return;

    uintptr_t mmu_idx = idx;
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;
    
    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    /* Handle slow unaligned access (it spans two pages or IO).  */
    if (unlikely((addr & ~TARGET_PAGE_MASK) + 4 - 1
                    >= TARGET_PAGE_SIZE)) {
        target_ulong addr1, addr2;

        addr1 = addr & ~(4 - 1);
        addr2 = addr1 + 4;
        
        size_t span = addr2 - addr;
        haddr = addr + entry->addend;
        
        // tlb already processed for first half
#ifdef ASAN_GIOVESE
        if (asan_giovese_loadN((void*)haddr, span)) {
          qasan_cpu = ENV_GET_CPU(env);
          asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, span, PC_GET(env), BP_GET(env), SP_GET(env));
        }
#else
        __asan_loadN((void*)haddr, span);
#endif
        
        qasan_page_loadN(env, addr2, 4 - span, mmu_idx);
        return;
    }

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_load4((void*)haddr)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, 4, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_load4((void*)haddr);
#endif
}

void HELPER(qasan_load8)(CPUArchState *env, target_ulong addr, uint32_t idx)
{
    if (qasan_disabled) return;

    uintptr_t mmu_idx = idx;
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;

    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    /* Handle slow unaligned access (it spans two pages or IO).  */
    if (unlikely((addr & ~TARGET_PAGE_MASK) + 8 - 1
                    >= TARGET_PAGE_SIZE)) {
        target_ulong addr1, addr2;

        addr1 = addr & ~(8 - 1);
        addr2 = addr1 + 8;
        
        size_t span = addr2 - addr;
        haddr = addr + entry->addend;
        
        // tlb already processed for first half
#ifdef ASAN_GIOVESE
        if (asan_giovese_loadN((void*)haddr, span)) {
          qasan_cpu = ENV_GET_CPU(env);
          asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, span, PC_GET(env), BP_GET(env), SP_GET(env));
        }
#else
        __asan_loadN((void*)haddr, span);
#endif
        
        qasan_page_loadN(env, addr2, 8 - span, mmu_idx);
        return;
    }

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_load8((void*)haddr)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, 8, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_load8((void*)haddr);
#endif
}

void HELPER(qasan_store1)(CPUArchState *env, target_ulong addr, uint32_t idx)
{
    if (qasan_disabled) return;
    
    uintptr_t mmu_idx = idx;
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;

    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_store1((void*)haddr)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, 1, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_store1((void*)haddr);
#endif
}

void HELPER(qasan_store2)(CPUArchState *env, target_ulong addr, uint32_t idx)
{
    if (qasan_disabled) return;
    
    uintptr_t mmu_idx = idx;
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;

    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    /* Handle slow unaligned access (it spans two pages or IO).  */
    if (unlikely((addr & ~TARGET_PAGE_MASK) + 2 - 1
                    >= TARGET_PAGE_SIZE)) {
        target_ulong addr1, addr2;

        addr1 = addr & ~(2 - 1);
        addr2 = addr1 + 2;
        
        size_t span = addr2 - addr;
        haddr = addr + entry->addend;
        
        // tlb already processed for first half
#ifdef ASAN_GIOVESE
        if (asan_giovese_storeN((void*)haddr, span)) {
          qasan_cpu = ENV_GET_CPU(env);
          asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, span, PC_GET(env), BP_GET(env), SP_GET(env));
        }
#else
        __asan_storeN((void*)haddr, span);
#endif
        
        qasan_page_storeN(env, addr2, 2 - span, mmu_idx);
        return;
    }

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_store2((void*)haddr)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, 2, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_store2((void*)haddr);
#endif
}

void HELPER(qasan_store4)(CPUArchState *env, target_ulong addr, uint32_t idx)
{
    if (qasan_disabled) return;
    
    uintptr_t mmu_idx = idx;
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;

    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    /* Handle slow unaligned access (it spans two pages or IO).  */
    if (unlikely((addr & ~TARGET_PAGE_MASK) + 4 - 1
                    >= TARGET_PAGE_SIZE)) {
        target_ulong addr1, addr2;

        addr1 = addr & ~(4 - 1);
        addr2 = addr1 + 4;
        
        size_t span = addr2 - addr;
        haddr = addr + entry->addend;
        
        // tlb already processed for first half
#ifdef ASAN_GIOVESE
        if (asan_giovese_storeN((void*)haddr, span)) {
          qasan_cpu = ENV_GET_CPU(env);
          asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, span, PC_GET(env), BP_GET(env), SP_GET(env));
        }
#else
        __asan_storeN((void*)haddr, span);
#endif
        
        qasan_page_storeN(env, addr2, 4 - span, mmu_idx);
        return;
    }

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_store4((void*)haddr)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, 4, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_store4((void*)haddr);
#endif
}

void HELPER(qasan_store8)(CPUArchState *env, target_ulong addr, uint32_t idx)
{
    if (qasan_disabled) return;
    
    uintptr_t mmu_idx = idx;
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, addr);
    target_ulong tlb_addr = entry->addr_read;
    uintptr_t haddr;

    /* It is in the TLB, the check is after the real access */
    if (!tlb_hit(tlb_addr, addr)) return;

    /* Handle an IO access.  */
    if (unlikely(tlb_addr & ~TARGET_PAGE_MASK))
        return;

    /* Handle slow unaligned access (it spans two pages or IO).  */
    if (unlikely((addr & ~TARGET_PAGE_MASK) + 8 - 1
                    >= TARGET_PAGE_SIZE)) {
        target_ulong addr1, addr2;

        addr1 = addr & ~(8 - 1);
        addr2 = addr1 + 8;
        
        size_t span = addr2 - addr;
        haddr = addr + entry->addend;
        
        // tlb already processed for first half
#ifdef ASAN_GIOVESE
        if (asan_giovese_storeN((void*)haddr, span)) {
          qasan_cpu = ENV_GET_CPU(env);
          asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, span, PC_GET(env), BP_GET(env), SP_GET(env));
        }
#else
        __asan_storeN((void*)haddr, span);
#endif
        
        qasan_page_storeN(env, addr2, 8 - span, mmu_idx);
        return;
    }

    haddr = addr + entry->addend;
    
#ifdef ASAN_GIOVESE
    if (asan_giovese_store8((void*)haddr)) {
      qasan_cpu = ENV_GET_CPU(env);
      asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, 8, PC_GET(env), BP_GET(env), SP_GET(env));
    }
#else
    __asan_store8((void*)haddr);
#endif
}

#else

//----------------------------------
// Usermode helpers
//----------------------------------

void HELPER(qasan_load1)(CPUArchState *env, target_ulong addr, uint64_t val) {

  if (qasan_disabled) return;
  
  void* ptr = (void*)g2h(addr);

#ifdef ASAN_GIOVESE
  if (asan_giovese_load1(ptr)) {
    asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, 1, PC_GET(env), BP_GET(env), SP_GET(env));
  }
#else
  __asan_load1(ptr);
#endif

}

void HELPER(qasan_load2)(CPUArchState *env, target_ulong addr, uint64_t val) {

  if (qasan_disabled) return;

  void* ptr = (void*)g2h(addr);

#ifdef ASAN_GIOVESE
  if (asan_giovese_load2(ptr)) {
    asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, 2, PC_GET(env), BP_GET(env), SP_GET(env));
  }
#else
  __asan_load2(ptr);
#endif

}

void HELPER(qasan_load4)(CPUArchState *env, target_ulong addr, uint64_t val) {

  if (qasan_disabled) return;
  
  void* ptr = (void*)g2h(addr);

#ifdef ASAN_GIOVESE
  if (asan_giovese_load4(ptr)) {
    asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, 4, PC_GET(env), BP_GET(env), SP_GET(env));
  }
#else
  __asan_load4(ptr);
#endif

}

void HELPER(qasan_load8)(CPUArchState *env, target_ulong addr, uint64_t val) {

  if (qasan_disabled) return;
  
  void* ptr = (void*)g2h(addr);

#ifdef ASAN_GIOVESE
  if (asan_giovese_load8(ptr)) {
    asan_giovese_report_and_crash(ACCESS_TYPE_LOAD, addr, 8, PC_GET(env), BP_GET(env), SP_GET(env));
  }
#else
  __asan_load8(ptr);
#endif

}

void HELPER(qasan_store1)(CPUArchState *env, target_ulong addr, uint64_t val) {

  if (qasan_disabled) return;
  
  void* ptr = (void*)g2h(addr);

#ifdef ASAN_GIOVESE
  if (asan_giovese_store1(ptr)) {
    fprintf(stderr, "over-write i64 %016llx to address %016llx\n", val, addr);
    asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, 1, PC_GET(env), BP_GET(env), SP_GET(env));
  }
#else
  __asan_store1(ptr);
#endif

}

void HELPER(qasan_store2)(CPUArchState *env, target_ulong addr, uint64_t val) {

  if (qasan_disabled) return;
  
  void* ptr = (void*)g2h(addr);
  
#ifdef ASAN_GIOVESE
  if (asan_giovese_store2(ptr)) {
    fprintf(stderr, "over-write i64 %016llx to address %016llx\n", val, addr);
    asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, 2, PC_GET(env), BP_GET(env), SP_GET(env));
  }
#else
  __asan_store2(ptr);
#endif

}

void HELPER(qasan_store4)(CPUArchState *env, target_ulong addr, uint64_t val) {

  if (qasan_disabled) return;
  
  void* ptr = (void*)g2h(addr);

#ifdef ASAN_GIOVESE
  if (asan_giovese_store4(ptr)) {
    fprintf(stderr, "over-write i64 %016llx to address %016llx\n", val, addr);
    asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, 4, PC_GET(env), BP_GET(env), SP_GET(env));
  }
#else
  __asan_store4(ptr);
#endif

}

void HELPER(qasan_store8)(CPUArchState *env, target_ulong addr, uint64_t val) {

  if (qasan_disabled) return;

  void* ptr = (void*)g2h(addr);

#ifdef ASAN_GIOVESE
  if (asan_giovese_store8(ptr)) {
    fprintf(stderr, "over-write i64 %016llx to address %016llx\n", val, addr);
    asan_giovese_report_and_crash(ACCESS_TYPE_STORE, addr, 8, PC_GET(env), BP_GET(env), SP_GET(env));
  }
#else
  __asan_store8(ptr);
#endif

}

#endif

void HELPER(rhf_print_val)(target_ulong addr, uint64_t val) {
  fprintf(stderr, "storing i64 %016llx to address %016llx\n", val, addr);
}
