vendor_name = ModelSim
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/ADC_ip_com.qsys
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/SEG7_LUT.v
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_2M.v
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/adc_ip_com.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control.sdc
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_reset_controller.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/chsel_code_converter_sw_to_hw.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
source_file = 1, c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/scfifo_ds61.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_dpfifo_3o41.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_fefifo_c6e.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/cntr_337.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_sll.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_rlh.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_0ie.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_t3c.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_u3c.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_8sl.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_akh.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_uee.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_6nl.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_5nh.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_kke.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_ltl.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_nlh.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_ohe.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_3vl.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_grg.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_brg.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_7vl.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_9nh.tdf
source_file = 1, C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_ske.tdf
design_name = adc_ver2
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0] , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1] , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2] , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3] , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3, adc_ver2, 1
instance = comp, \SEG7_LUT_ch|WideOr5~1 , SEG7_LUT_ch|WideOr5~1, adc_ver2, 1
instance = comp, \cur_adc_ch[4]~0 , cur_adc_ch[4]~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0 , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0, adc_ver2, 1
instance = comp, \cur_adc_ch[3]~feeder , cur_adc_ch[3]~feeder, adc_ver2, 1
instance = comp, \cur_adc_ch[4]~feeder , cur_adc_ch[4]~feeder, adc_ver2, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, adc_ver2, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, adc_ver2, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, adc_ver2, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, adc_ver2, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, adc_ver2, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, adc_ver2, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, adc_ver2, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, adc_ver2, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, adc_ver2, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, adc_ver2, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, adc_ver2, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, adc_ver2, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, adc_ver2, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, adc_ver2, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, adc_ver2, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, adc_ver2, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, adc_ver2, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, adc_ver2, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, adc_ver2, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, adc_ver2, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, adc_ver2, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, adc_ver2, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, adc_ver2, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, adc_ver2, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, adc_ver2, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, adc_ver2, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, adc_ver2, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, adc_ver2, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, adc_ver2, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, adc_ver2, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, adc_ver2, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, adc_ver2, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, adc_ver2, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, adc_ver2, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, adc_ver2, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, adc_ver2, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, adc_ver2, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, adc_ver2, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, adc_ver2, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, adc_ver2, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, adc_ver2, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, adc_ver2, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, adc_ver2, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, adc_ver2, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, adc_ver2, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, adc_ver2, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, adc_ver2, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, adc_ver2, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, adc_ver2, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, adc_ver2, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, adc_ver2, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, adc_ver2, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, adc_ver2, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, adc_ver2, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, adc_ver2, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, adc_ver2, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, adc_ver2, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, adc_ver2, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, adc_ver2, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, adc_ver2, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, adc_ver2, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, adc_ver2, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, adc_ver2, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, adc_ver2, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, adc_ver2, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, adc_ver2, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, adc_ver2, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, adc_ver2, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, adc_ver2, 1
instance = comp, \VGA_HS~output , VGA_HS~output, adc_ver2, 1
instance = comp, \VGA_VS~output , VGA_VS~output, adc_ver2, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, adc_ver2, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, adc_ver2, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, adc_ver2, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, adc_ver2, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, adc_ver2, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, adc_ver2, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, adc_ver2, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, adc_ver2, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, adc_ver2, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, adc_ver2, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, adc_ver2, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, adc_ver2, 1
instance = comp, \CLK_I2C_SCL~output , CLK_I2C_SCL~output, adc_ver2, 1
instance = comp, \GSENSOR_SCLK~output , GSENSOR_SCLK~output, adc_ver2, 1
instance = comp, \GSENSOR_CS_N~output , GSENSOR_CS_N~output, adc_ver2, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, adc_ver2, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, adc_ver2, 1
instance = comp, \CLK_I2C_SDA~output , CLK_I2C_SDA~output, adc_ver2, 1
instance = comp, \GSENSOR_SDO~output , GSENSOR_SDO~output, adc_ver2, 1
instance = comp, \GSENSOR_SDI~output , GSENSOR_SDI~output, adc_ver2, 1
instance = comp, \GPIO[0]~output , GPIO[0]~output, adc_ver2, 1
instance = comp, \GPIO[1]~output , GPIO[1]~output, adc_ver2, 1
instance = comp, \GPIO[3]~output , GPIO[3]~output, adc_ver2, 1
instance = comp, \GPIO[4]~output , GPIO[4]~output, adc_ver2, 1
instance = comp, \GPIO[5]~output , GPIO[5]~output, adc_ver2, 1
instance = comp, \GPIO[6]~output , GPIO[6]~output, adc_ver2, 1
instance = comp, \GPIO[7]~output , GPIO[7]~output, adc_ver2, 1
instance = comp, \GPIO[8]~output , GPIO[8]~output, adc_ver2, 1
instance = comp, \GPIO[9]~output , GPIO[9]~output, adc_ver2, 1
instance = comp, \GPIO[10]~output , GPIO[10]~output, adc_ver2, 1
instance = comp, \GPIO[11]~output , GPIO[11]~output, adc_ver2, 1
instance = comp, \GPIO[12]~output , GPIO[12]~output, adc_ver2, 1
instance = comp, \GPIO[13]~output , GPIO[13]~output, adc_ver2, 1
instance = comp, \GPIO[14]~output , GPIO[14]~output, adc_ver2, 1
instance = comp, \GPIO[15]~output , GPIO[15]~output, adc_ver2, 1
instance = comp, \GPIO[16]~output , GPIO[16]~output, adc_ver2, 1
instance = comp, \GPIO[17]~output , GPIO[17]~output, adc_ver2, 1
instance = comp, \GPIO[18]~output , GPIO[18]~output, adc_ver2, 1
instance = comp, \GPIO[19]~output , GPIO[19]~output, adc_ver2, 1
instance = comp, \GPIO[20]~output , GPIO[20]~output, adc_ver2, 1
instance = comp, \GPIO[21]~output , GPIO[21]~output, adc_ver2, 1
instance = comp, \GPIO[22]~output , GPIO[22]~output, adc_ver2, 1
instance = comp, \GPIO[23]~output , GPIO[23]~output, adc_ver2, 1
instance = comp, \GPIO[24]~output , GPIO[24]~output, adc_ver2, 1
instance = comp, \GPIO[25]~output , GPIO[25]~output, adc_ver2, 1
instance = comp, \GPIO[26]~output , GPIO[26]~output, adc_ver2, 1
instance = comp, \GPIO[27]~output , GPIO[27]~output, adc_ver2, 1
instance = comp, \GPIO[28]~output , GPIO[28]~output, adc_ver2, 1
instance = comp, \GPIO[29]~output , GPIO[29]~output, adc_ver2, 1
instance = comp, \GPIO[30]~output , GPIO[30]~output, adc_ver2, 1
instance = comp, \GPIO[31]~output , GPIO[31]~output, adc_ver2, 1
instance = comp, \GPIO[32]~output , GPIO[32]~output, adc_ver2, 1
instance = comp, \GPIO[33]~output , GPIO[33]~output, adc_ver2, 1
instance = comp, \GPIO[34]~output , GPIO[34]~output, adc_ver2, 1
instance = comp, \GPIO[35]~output , GPIO[35]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, adc_ver2, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, adc_ver2, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, adc_ver2, 1
instance = comp, \GPIO[2]~output , GPIO[2]~output, adc_ver2, 1
instance = comp, \~ALTERA_TDO~~obuf , ~ALTERA_TDO~~obuf, adc_ver2, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, adc_ver2, 1
instance = comp, \u0|altpll_0|sd1|pll7 , u0|altpll_0|sd1|pll7, adc_ver2, 1
instance = comp, \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl , u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~feeder , u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~feeder, adc_ver2, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, adc_ver2, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], adc_ver2, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, adc_ver2, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], adc_ver2, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, adc_ver2, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly , u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~feeder , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr16~0 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr16~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0 , u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd , u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell , u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell, adc_ver2, 1
instance = comp, \~GND , ~GND, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~1 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr13, adc_ver2, 1
instance = comp, \SW[0]~input , SW[0]~input, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[0], adc_ver2, 1
instance = comp, \SW[1]~input , SW[1]~input, adc_ver2, 1
instance = comp, \SW[2]~input , SW[2]~input, adc_ver2, 1
instance = comp, \Add0~1 , Add0~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[3] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[3], adc_ver2, 1
instance = comp, \Add0~0 , Add0~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[2] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[2], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[1], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[4] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[4], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance , u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder , u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly , u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|soc~feeder , u0|modular_adc_0|control_internal|u_control_fsm|soc~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|soc , u0|modular_adc_0|control_internal|u_control_fsm|soc, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~feeder , u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 , u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] , u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1 , u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp , u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|pend~feeder , u0|modular_adc_0|control_internal|u_control_fsm|pend~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|pend , u0|modular_adc_0|control_internal|u_control_fsm|pend, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0 , u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid , u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 , u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2], adc_ver2, 1
instance = comp, \adc_sample_data[2]~feeder , adc_sample_data[2]~feeder, adc_ver2, 1
instance = comp, \adc_sample_data[2] , adc_sample_data[2], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3], adc_ver2, 1
instance = comp, \adc_sample_data[3]~feeder , adc_sample_data[3]~feeder, adc_ver2, 1
instance = comp, \adc_sample_data[3] , adc_sample_data[3], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4], adc_ver2, 1
instance = comp, \adc_sample_data[4] , adc_sample_data[4], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5], adc_ver2, 1
instance = comp, \adc_sample_data[5] , adc_sample_data[5], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6], adc_ver2, 1
instance = comp, \adc_sample_data[6] , adc_sample_data[6], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7], adc_ver2, 1
instance = comp, \adc_sample_data[7] , adc_sample_data[7], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8], adc_ver2, 1
instance = comp, \adc_sample_data[8] , adc_sample_data[8], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9], adc_ver2, 1
instance = comp, \adc_sample_data[9] , adc_sample_data[9], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10], adc_ver2, 1
instance = comp, \adc_sample_data[10] , adc_sample_data[10], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11], adc_ver2, 1
instance = comp, \adc_sample_data[11]~feeder , adc_sample_data[11]~feeder, adc_ver2, 1
instance = comp, \adc_sample_data[11] , adc_sample_data[11], adc_ver2, 1
instance = comp, \Mult0|mult_core|_~1 , Mult0|mult_core|_~1, adc_ver2, 1
instance = comp, \Mult0|mult_core|_~0 , Mult0|mult_core|_~0, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[2][15]~0 , Mult0|mult_core|romout[2][15]~0, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[2][14]~1 , Mult0|mult_core|romout[2][14]~1, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[2][13]~2 , Mult0|mult_core|romout[2][13]~2, adc_ver2, 1
instance = comp, \Mult0|mult_core|_~3 , Mult0|mult_core|_~3, adc_ver2, 1
instance = comp, \Mult0|mult_core|_~2 , Mult0|mult_core|_~2, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[1][15]~3 , Mult0|mult_core|romout[1][15]~3, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[1][14]~4 , Mult0|mult_core|romout[1][14]~4, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[1][13]~5 , Mult0|mult_core|romout[1][13]~5, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[1][12]~6 , Mult0|mult_core|romout[1][12]~6, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1], adc_ver2, 1
instance = comp, \adc_sample_data[1]~feeder , adc_sample_data[1]~feeder, adc_ver2, 1
instance = comp, \adc_sample_data[1] , adc_sample_data[1], adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[0][16]~7 , Mult0|mult_core|romout[0][16]~7, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0], adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0, adc_ver2, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0], adc_ver2, 1
instance = comp, \adc_sample_data[0]~feeder , adc_sample_data[0]~feeder, adc_ver2, 1
instance = comp, \adc_sample_data[0] , adc_sample_data[0], adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[0][15]~8 , Mult0|mult_core|romout[0][15]~8, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[1][11] , Mult0|mult_core|romout[1][11], adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[0][14]~10 , Mult0|mult_core|romout[0][14]~10, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[1][10]~9 , Mult0|mult_core|romout[1][10]~9, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[0][13]~12 , Mult0|mult_core|romout[0][13]~12, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[1][9]~11 , Mult0|mult_core|romout[1][9]~11, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[0][12]~14 , Mult0|mult_core|romout[0][12]~14, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[1][8]~13 , Mult0|mult_core|romout[1][8]~13, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[0][11]~15 , Mult0|mult_core|romout[0][11]~15, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[0][10]~16 , Mult0|mult_core|romout[0][10]~16, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[0][9]~17 , Mult0|mult_core|romout[0][9]~17, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[0][8]~18 , Mult0|mult_core|romout[0][8]~18, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[2][12]~19 , Mult0|mult_core|romout[2][12]~19, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[2][11]~20 , Mult0|mult_core|romout[2][11]~20, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[2][10]~21 , Mult0|mult_core|romout[2][10]~21, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[2][9]~22 , Mult0|mult_core|romout[2][9]~22, adc_ver2, 1
instance = comp, \Mult0|mult_core|romout[2][8]~23 , Mult0|mult_core|romout[2][8]~23, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24, adc_ver2, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~0 , Div0|auto_generated|divider|divider|op_2~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~2 , Div0|auto_generated|divider|divider|op_2~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~4 , Div0|auto_generated|divider|divider|op_2~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~6 , Div0|auto_generated|divider|divider|op_2~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~8 , Div0|auto_generated|divider|divider|op_2~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~10 , Div0|auto_generated|divider|divider|op_2~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~12 , Div0|auto_generated|divider|divider|op_2~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~14 , Div0|auto_generated|divider|divider|op_2~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~16 , Div0|auto_generated|divider|divider|op_2~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~18 , Div0|auto_generated|divider|divider|op_2~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~20 , Div0|auto_generated|divider|divider|op_2~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~22 , Div0|auto_generated|divider|divider|op_2~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~24 , Div0|auto_generated|divider|divider|op_2~24, adc_ver2, 1
instance = comp, \mV[13]~0 , mV[13]~0, adc_ver2, 1
instance = comp, \mV[13] , mV[13], adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[154]~315 , Div0|auto_generated|divider|divider|StageOut[154]~315, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[154]~314 , Div0|auto_generated|divider|divider|StageOut[154]~314, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[153]~316 , Div0|auto_generated|divider|divider|StageOut[153]~316, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[153]~317 , Div0|auto_generated|divider|divider|StageOut[153]~317, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[152]~318 , Div0|auto_generated|divider|divider|StageOut[152]~318, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[152]~319 , Div0|auto_generated|divider|divider|StageOut[152]~319, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[151]~321 , Div0|auto_generated|divider|divider|StageOut[151]~321, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[151]~320 , Div0|auto_generated|divider|divider|StageOut[151]~320, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[150]~323 , Div0|auto_generated|divider|divider|StageOut[150]~323, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[150]~322 , Div0|auto_generated|divider|divider|StageOut[150]~322, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[149]~325 , Div0|auto_generated|divider|divider|StageOut[149]~325, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[149]~324 , Div0|auto_generated|divider|divider|StageOut[149]~324, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[148]~327 , Div0|auto_generated|divider|divider|StageOut[148]~327, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[148]~326 , Div0|auto_generated|divider|divider|StageOut[148]~326, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[147]~328 , Div0|auto_generated|divider|divider|StageOut[147]~328, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[147]~329 , Div0|auto_generated|divider|divider|StageOut[147]~329, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[146]~331 , Div0|auto_generated|divider|divider|StageOut[146]~331, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[146]~330 , Div0|auto_generated|divider|divider|StageOut[146]~330, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[145]~332 , Div0|auto_generated|divider|divider|StageOut[145]~332, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[145]~333 , Div0|auto_generated|divider|divider|StageOut[145]~333, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[144]~334 , Div0|auto_generated|divider|divider|StageOut[144]~334, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[144]~335 , Div0|auto_generated|divider|divider|StageOut[144]~335, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[143]~336 , Div0|auto_generated|divider|divider|StageOut[143]~336, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[143]~337 , Div0|auto_generated|divider|divider|StageOut[143]~337, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~0 , Div0|auto_generated|divider|divider|op_3~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~2 , Div0|auto_generated|divider|divider|op_3~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~4 , Div0|auto_generated|divider|divider|op_3~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~6 , Div0|auto_generated|divider|divider|op_3~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~8 , Div0|auto_generated|divider|divider|op_3~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~10 , Div0|auto_generated|divider|divider|op_3~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~12 , Div0|auto_generated|divider|divider|op_3~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~14 , Div0|auto_generated|divider|divider|op_3~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~16 , Div0|auto_generated|divider|divider|op_3~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~18 , Div0|auto_generated|divider|divider|op_3~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~20 , Div0|auto_generated|divider|divider|op_3~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~22 , Div0|auto_generated|divider|divider|op_3~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~25 , Div0|auto_generated|divider|divider|op_3~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~26 , Div0|auto_generated|divider|divider|op_3~26, adc_ver2, 1
instance = comp, \mV[12]~1 , mV[12]~1, adc_ver2, 1
instance = comp, \mV[12] , mV[12], adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[167]~540 , Div0|auto_generated|divider|divider|StageOut[167]~540, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[167]~338 , Div0|auto_generated|divider|divider|StageOut[167]~338, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[166]~339 , Div0|auto_generated|divider|divider|StageOut[166]~339, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[166]~541 , Div0|auto_generated|divider|divider|StageOut[166]~541, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[165]~542 , Div0|auto_generated|divider|divider|StageOut[165]~542, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[165]~340 , Div0|auto_generated|divider|divider|StageOut[165]~340, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[164]~341 , Div0|auto_generated|divider|divider|StageOut[164]~341, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[164]~543 , Div0|auto_generated|divider|divider|StageOut[164]~543, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[163]~544 , Div0|auto_generated|divider|divider|StageOut[163]~544, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[163]~342 , Div0|auto_generated|divider|divider|StageOut[163]~342, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[162]~343 , Div0|auto_generated|divider|divider|StageOut[162]~343, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[162]~545 , Div0|auto_generated|divider|divider|StageOut[162]~545, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[161]~344 , Div0|auto_generated|divider|divider|StageOut[161]~344, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[161]~546 , Div0|auto_generated|divider|divider|StageOut[161]~546, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[160]~547 , Div0|auto_generated|divider|divider|StageOut[160]~547, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[160]~345 , Div0|auto_generated|divider|divider|StageOut[160]~345, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[159]~548 , Div0|auto_generated|divider|divider|StageOut[159]~548, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[159]~346 , Div0|auto_generated|divider|divider|StageOut[159]~346, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[158]~347 , Div0|auto_generated|divider|divider|StageOut[158]~347, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[158]~549 , Div0|auto_generated|divider|divider|StageOut[158]~549, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[157]~550 , Div0|auto_generated|divider|divider|StageOut[157]~550, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[157]~348 , Div0|auto_generated|divider|divider|StageOut[157]~348, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[156]~349 , Div0|auto_generated|divider|divider|StageOut[156]~349, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[156]~350 , Div0|auto_generated|divider|divider|StageOut[156]~350, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~0 , Div0|auto_generated|divider|divider|op_4~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~2 , Div0|auto_generated|divider|divider|op_4~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~4 , Div0|auto_generated|divider|divider|op_4~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~6 , Div0|auto_generated|divider|divider|op_4~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~8 , Div0|auto_generated|divider|divider|op_4~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~10 , Div0|auto_generated|divider|divider|op_4~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~12 , Div0|auto_generated|divider|divider|op_4~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~14 , Div0|auto_generated|divider|divider|op_4~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~16 , Div0|auto_generated|divider|divider|op_4~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~18 , Div0|auto_generated|divider|divider|op_4~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~20 , Div0|auto_generated|divider|divider|op_4~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~22 , Div0|auto_generated|divider|divider|op_4~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~25 , Div0|auto_generated|divider|divider|op_4~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~26 , Div0|auto_generated|divider|divider|op_4~26, adc_ver2, 1
instance = comp, \mV[11]~2 , mV[11]~2, adc_ver2, 1
instance = comp, \mV[11]~feeder , mV[11]~feeder, adc_ver2, 1
instance = comp, \mV[11] , mV[11], adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[180]~459 , Div0|auto_generated|divider|divider|StageOut[180]~459, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[180]~351 , Div0|auto_generated|divider|divider|StageOut[180]~351, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[179]~460 , Div0|auto_generated|divider|divider|StageOut[179]~460, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[179]~352 , Div0|auto_generated|divider|divider|StageOut[179]~352, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[178]~353 , Div0|auto_generated|divider|divider|StageOut[178]~353, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[178]~461 , Div0|auto_generated|divider|divider|StageOut[178]~461, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[177]~354 , Div0|auto_generated|divider|divider|StageOut[177]~354, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[177]~462 , Div0|auto_generated|divider|divider|StageOut[177]~462, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[176]~463 , Div0|auto_generated|divider|divider|StageOut[176]~463, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[176]~355 , Div0|auto_generated|divider|divider|StageOut[176]~355, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[175]~356 , Div0|auto_generated|divider|divider|StageOut[175]~356, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[175]~464 , Div0|auto_generated|divider|divider|StageOut[175]~464, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[174]~357 , Div0|auto_generated|divider|divider|StageOut[174]~357, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[174]~465 , Div0|auto_generated|divider|divider|StageOut[174]~465, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[173]~466 , Div0|auto_generated|divider|divider|StageOut[173]~466, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[173]~358 , Div0|auto_generated|divider|divider|StageOut[173]~358, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[172]~359 , Div0|auto_generated|divider|divider|StageOut[172]~359, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[172]~467 , Div0|auto_generated|divider|divider|StageOut[172]~467, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[171]~468 , Div0|auto_generated|divider|divider|StageOut[171]~468, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[171]~360 , Div0|auto_generated|divider|divider|StageOut[171]~360, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[170]~551 , Div0|auto_generated|divider|divider|StageOut[170]~551, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[170]~361 , Div0|auto_generated|divider|divider|StageOut[170]~361, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[169]~363 , Div0|auto_generated|divider|divider|StageOut[169]~363, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[169]~362 , Div0|auto_generated|divider|divider|StageOut[169]~362, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~0 , Div0|auto_generated|divider|divider|op_5~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~2 , Div0|auto_generated|divider|divider|op_5~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~4 , Div0|auto_generated|divider|divider|op_5~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~6 , Div0|auto_generated|divider|divider|op_5~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~8 , Div0|auto_generated|divider|divider|op_5~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~10 , Div0|auto_generated|divider|divider|op_5~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~12 , Div0|auto_generated|divider|divider|op_5~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~14 , Div0|auto_generated|divider|divider|op_5~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~16 , Div0|auto_generated|divider|divider|op_5~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~18 , Div0|auto_generated|divider|divider|op_5~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~20 , Div0|auto_generated|divider|divider|op_5~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~22 , Div0|auto_generated|divider|divider|op_5~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~25 , Div0|auto_generated|divider|divider|op_5~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~26 , Div0|auto_generated|divider|divider|op_5~26, adc_ver2, 1
instance = comp, \mV[10]~3 , mV[10]~3, adc_ver2, 1
instance = comp, \mV[10] , mV[10], adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[193]~469 , Div0|auto_generated|divider|divider|StageOut[193]~469, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[193]~364 , Div0|auto_generated|divider|divider|StageOut[193]~364, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[192]~365 , Div0|auto_generated|divider|divider|StageOut[192]~365, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[192]~470 , Div0|auto_generated|divider|divider|StageOut[192]~470, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[191]~366 , Div0|auto_generated|divider|divider|StageOut[191]~366, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[191]~471 , Div0|auto_generated|divider|divider|StageOut[191]~471, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[190]~472 , Div0|auto_generated|divider|divider|StageOut[190]~472, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[190]~367 , Div0|auto_generated|divider|divider|StageOut[190]~367, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[189]~368 , Div0|auto_generated|divider|divider|StageOut[189]~368, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[189]~473 , Div0|auto_generated|divider|divider|StageOut[189]~473, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[188]~369 , Div0|auto_generated|divider|divider|StageOut[188]~369, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[188]~474 , Div0|auto_generated|divider|divider|StageOut[188]~474, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[187]~370 , Div0|auto_generated|divider|divider|StageOut[187]~370, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[187]~475 , Div0|auto_generated|divider|divider|StageOut[187]~475, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[186]~476 , Div0|auto_generated|divider|divider|StageOut[186]~476, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[186]~371 , Div0|auto_generated|divider|divider|StageOut[186]~371, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[185]~372 , Div0|auto_generated|divider|divider|StageOut[185]~372, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[185]~477 , Div0|auto_generated|divider|divider|StageOut[185]~477, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[184]~478 , Div0|auto_generated|divider|divider|StageOut[184]~478, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[184]~373 , Div0|auto_generated|divider|divider|StageOut[184]~373, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[183]~552 , Div0|auto_generated|divider|divider|StageOut[183]~552, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[183]~374 , Div0|auto_generated|divider|divider|StageOut[183]~374, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[182]~376 , Div0|auto_generated|divider|divider|StageOut[182]~376, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[182]~375 , Div0|auto_generated|divider|divider|StageOut[182]~375, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~0 , Div0|auto_generated|divider|divider|op_6~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~2 , Div0|auto_generated|divider|divider|op_6~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~4 , Div0|auto_generated|divider|divider|op_6~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~6 , Div0|auto_generated|divider|divider|op_6~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~8 , Div0|auto_generated|divider|divider|op_6~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~10 , Div0|auto_generated|divider|divider|op_6~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~12 , Div0|auto_generated|divider|divider|op_6~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~14 , Div0|auto_generated|divider|divider|op_6~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~16 , Div0|auto_generated|divider|divider|op_6~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~18 , Div0|auto_generated|divider|divider|op_6~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~20 , Div0|auto_generated|divider|divider|op_6~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~22 , Div0|auto_generated|divider|divider|op_6~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~25 , Div0|auto_generated|divider|divider|op_6~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~26 , Div0|auto_generated|divider|divider|op_6~26, adc_ver2, 1
instance = comp, \mV[9]~4 , mV[9]~4, adc_ver2, 1
instance = comp, \mV[9] , mV[9], adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[53]~137 , Mod1|auto_generated|divider|divider|StageOut[53]~137, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[53]~136 , Mod1|auto_generated|divider|divider|StageOut[53]~136, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[52]~139 , Mod1|auto_generated|divider|divider|StageOut[52]~139, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[52]~138 , Mod1|auto_generated|divider|divider|StageOut[52]~138, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[51]~141 , Mod1|auto_generated|divider|divider|StageOut[51]~141, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[51]~140 , Mod1|auto_generated|divider|divider|StageOut[51]~140, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[50]~142 , Mod1|auto_generated|divider|divider|StageOut[50]~142, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[50]~143 , Mod1|auto_generated|divider|divider|StageOut[50]~143, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[206]~479 , Div0|auto_generated|divider|divider|StageOut[206]~479, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[206]~377 , Div0|auto_generated|divider|divider|StageOut[206]~377, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[205]~480 , Div0|auto_generated|divider|divider|StageOut[205]~480, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[205]~378 , Div0|auto_generated|divider|divider|StageOut[205]~378, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[204]~379 , Div0|auto_generated|divider|divider|StageOut[204]~379, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[204]~481 , Div0|auto_generated|divider|divider|StageOut[204]~481, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[203]~482 , Div0|auto_generated|divider|divider|StageOut[203]~482, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[203]~380 , Div0|auto_generated|divider|divider|StageOut[203]~380, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[202]~381 , Div0|auto_generated|divider|divider|StageOut[202]~381, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[202]~483 , Div0|auto_generated|divider|divider|StageOut[202]~483, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[201]~484 , Div0|auto_generated|divider|divider|StageOut[201]~484, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[201]~382 , Div0|auto_generated|divider|divider|StageOut[201]~382, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[200]~485 , Div0|auto_generated|divider|divider|StageOut[200]~485, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[200]~383 , Div0|auto_generated|divider|divider|StageOut[200]~383, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[199]~486 , Div0|auto_generated|divider|divider|StageOut[199]~486, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[199]~384 , Div0|auto_generated|divider|divider|StageOut[199]~384, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[198]~385 , Div0|auto_generated|divider|divider|StageOut[198]~385, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[198]~487 , Div0|auto_generated|divider|divider|StageOut[198]~487, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[197]~488 , Div0|auto_generated|divider|divider|StageOut[197]~488, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[197]~386 , Div0|auto_generated|divider|divider|StageOut[197]~386, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[196]~553 , Div0|auto_generated|divider|divider|StageOut[196]~553, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[196]~387 , Div0|auto_generated|divider|divider|StageOut[196]~387, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[195]~389 , Div0|auto_generated|divider|divider|StageOut[195]~389, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[195]~388 , Div0|auto_generated|divider|divider|StageOut[195]~388, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~0 , Div0|auto_generated|divider|divider|op_7~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~2 , Div0|auto_generated|divider|divider|op_7~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~4 , Div0|auto_generated|divider|divider|op_7~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~6 , Div0|auto_generated|divider|divider|op_7~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~8 , Div0|auto_generated|divider|divider|op_7~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~10 , Div0|auto_generated|divider|divider|op_7~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~12 , Div0|auto_generated|divider|divider|op_7~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~14 , Div0|auto_generated|divider|divider|op_7~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~16 , Div0|auto_generated|divider|divider|op_7~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~18 , Div0|auto_generated|divider|divider|op_7~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~20 , Div0|auto_generated|divider|divider|op_7~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~22 , Div0|auto_generated|divider|divider|op_7~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~25 , Div0|auto_generated|divider|divider|op_7~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~26 , Div0|auto_generated|divider|divider|op_7~26, adc_ver2, 1
instance = comp, \mV[8]~5 , mV[8]~5, adc_ver2, 1
instance = comp, \mV[8] , mV[8], adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[49]~144 , Mod1|auto_generated|divider|divider|StageOut[49]~144, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[49]~145 , Mod1|auto_generated|divider|divider|StageOut[49]~145, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[54]~135 , Mod1|auto_generated|divider|divider|StageOut[54]~135, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[54]~134 , Mod1|auto_generated|divider|divider|StageOut[54]~134, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[62]~146 , Mod1|auto_generated|divider|divider|StageOut[62]~146, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[62]~233 , Mod1|auto_generated|divider|divider|StageOut[62]~233, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[61]~234 , Mod1|auto_generated|divider|divider|StageOut[61]~234, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[61]~147 , Mod1|auto_generated|divider|divider|StageOut[61]~147, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[60]~235 , Mod1|auto_generated|divider|divider|StageOut[60]~235, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[60]~148 , Mod1|auto_generated|divider|divider|StageOut[60]~148, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[59]~149 , Mod1|auto_generated|divider|divider|StageOut[59]~149, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[59]~236 , Mod1|auto_generated|divider|divider|StageOut[59]~236, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[58]~150 , Mod1|auto_generated|divider|divider|StageOut[58]~150, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[58]~151 , Mod1|auto_generated|divider|divider|StageOut[58]~151, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[219]~489 , Div0|auto_generated|divider|divider|StageOut[219]~489, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[219]~390 , Div0|auto_generated|divider|divider|StageOut[219]~390, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[218]~391 , Div0|auto_generated|divider|divider|StageOut[218]~391, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[218]~490 , Div0|auto_generated|divider|divider|StageOut[218]~490, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[217]~392 , Div0|auto_generated|divider|divider|StageOut[217]~392, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[217]~491 , Div0|auto_generated|divider|divider|StageOut[217]~491, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[216]~393 , Div0|auto_generated|divider|divider|StageOut[216]~393, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[216]~492 , Div0|auto_generated|divider|divider|StageOut[216]~492, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[215]~394 , Div0|auto_generated|divider|divider|StageOut[215]~394, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[215]~493 , Div0|auto_generated|divider|divider|StageOut[215]~493, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[214]~494 , Div0|auto_generated|divider|divider|StageOut[214]~494, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[214]~395 , Div0|auto_generated|divider|divider|StageOut[214]~395, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[213]~396 , Div0|auto_generated|divider|divider|StageOut[213]~396, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[213]~495 , Div0|auto_generated|divider|divider|StageOut[213]~495, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[212]~496 , Div0|auto_generated|divider|divider|StageOut[212]~496, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[212]~397 , Div0|auto_generated|divider|divider|StageOut[212]~397, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[211]~497 , Div0|auto_generated|divider|divider|StageOut[211]~497, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[211]~398 , Div0|auto_generated|divider|divider|StageOut[211]~398, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[210]~498 , Div0|auto_generated|divider|divider|StageOut[210]~498, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[210]~399 , Div0|auto_generated|divider|divider|StageOut[210]~399, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[209]~554 , Div0|auto_generated|divider|divider|StageOut[209]~554, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[209]~400 , Div0|auto_generated|divider|divider|StageOut[209]~400, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[208]~402 , Div0|auto_generated|divider|divider|StageOut[208]~402, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[208]~401 , Div0|auto_generated|divider|divider|StageOut[208]~401, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~0 , Div0|auto_generated|divider|divider|op_8~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~2 , Div0|auto_generated|divider|divider|op_8~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~4 , Div0|auto_generated|divider|divider|op_8~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~6 , Div0|auto_generated|divider|divider|op_8~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~8 , Div0|auto_generated|divider|divider|op_8~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~10 , Div0|auto_generated|divider|divider|op_8~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~12 , Div0|auto_generated|divider|divider|op_8~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~14 , Div0|auto_generated|divider|divider|op_8~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~16 , Div0|auto_generated|divider|divider|op_8~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~18 , Div0|auto_generated|divider|divider|op_8~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~20 , Div0|auto_generated|divider|divider|op_8~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~22 , Div0|auto_generated|divider|divider|op_8~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~25 , Div0|auto_generated|divider|divider|op_8~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~26 , Div0|auto_generated|divider|divider|op_8~26, adc_ver2, 1
instance = comp, \mV[7]~6 , mV[7]~6, adc_ver2, 1
instance = comp, \mV[7] , mV[7], adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[48]~154 , Mod1|auto_generated|divider|divider|StageOut[48]~154, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[48]~153 , Mod1|auto_generated|divider|divider|StageOut[48]~153, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[57]~155 , Mod1|auto_generated|divider|divider|StageOut[57]~155, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[57]~152 , Mod1|auto_generated|divider|divider|StageOut[57]~152, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[70]~156 , Mod1|auto_generated|divider|divider|StageOut[70]~156, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[70]~210 , Mod1|auto_generated|divider|divider|StageOut[70]~210, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[69]~211 , Mod1|auto_generated|divider|divider|StageOut[69]~211, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[69]~157 , Mod1|auto_generated|divider|divider|StageOut[69]~157, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[68]~158 , Mod1|auto_generated|divider|divider|StageOut[68]~158, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[68]~212 , Mod1|auto_generated|divider|divider|StageOut[68]~212, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[67]~159 , Mod1|auto_generated|divider|divider|StageOut[67]~159, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[67]~237 , Mod1|auto_generated|divider|divider|StageOut[67]~237, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[66]~238 , Mod1|auto_generated|divider|divider|StageOut[66]~238, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[66]~160 , Mod1|auto_generated|divider|divider|StageOut[66]~160, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[232]~499 , Div0|auto_generated|divider|divider|StageOut[232]~499, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[232]~403 , Div0|auto_generated|divider|divider|StageOut[232]~403, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[231]~500 , Div0|auto_generated|divider|divider|StageOut[231]~500, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[231]~404 , Div0|auto_generated|divider|divider|StageOut[231]~404, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[230]~501 , Div0|auto_generated|divider|divider|StageOut[230]~501, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[230]~405 , Div0|auto_generated|divider|divider|StageOut[230]~405, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[229]~502 , Div0|auto_generated|divider|divider|StageOut[229]~502, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[229]~406 , Div0|auto_generated|divider|divider|StageOut[229]~406, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[228]~503 , Div0|auto_generated|divider|divider|StageOut[228]~503, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[228]~407 , Div0|auto_generated|divider|divider|StageOut[228]~407, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[227]~408 , Div0|auto_generated|divider|divider|StageOut[227]~408, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[227]~504 , Div0|auto_generated|divider|divider|StageOut[227]~504, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[226]~505 , Div0|auto_generated|divider|divider|StageOut[226]~505, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[226]~409 , Div0|auto_generated|divider|divider|StageOut[226]~409, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[225]~410 , Div0|auto_generated|divider|divider|StageOut[225]~410, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[225]~506 , Div0|auto_generated|divider|divider|StageOut[225]~506, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[224]~411 , Div0|auto_generated|divider|divider|StageOut[224]~411, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[224]~507 , Div0|auto_generated|divider|divider|StageOut[224]~507, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[223]~508 , Div0|auto_generated|divider|divider|StageOut[223]~508, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[223]~412 , Div0|auto_generated|divider|divider|StageOut[223]~412, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[222]~555 , Div0|auto_generated|divider|divider|StageOut[222]~555, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[222]~413 , Div0|auto_generated|divider|divider|StageOut[222]~413, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[221]~415 , Div0|auto_generated|divider|divider|StageOut[221]~415, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[221]~414 , Div0|auto_generated|divider|divider|StageOut[221]~414, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~0 , Div0|auto_generated|divider|divider|op_9~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~2 , Div0|auto_generated|divider|divider|op_9~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~4 , Div0|auto_generated|divider|divider|op_9~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~6 , Div0|auto_generated|divider|divider|op_9~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~8 , Div0|auto_generated|divider|divider|op_9~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~10 , Div0|auto_generated|divider|divider|op_9~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~12 , Div0|auto_generated|divider|divider|op_9~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~14 , Div0|auto_generated|divider|divider|op_9~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~16 , Div0|auto_generated|divider|divider|op_9~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~18 , Div0|auto_generated|divider|divider|op_9~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~20 , Div0|auto_generated|divider|divider|op_9~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~22 , Div0|auto_generated|divider|divider|op_9~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~25 , Div0|auto_generated|divider|divider|op_9~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_9~26 , Div0|auto_generated|divider|divider|op_9~26, adc_ver2, 1
instance = comp, \mV[6]~7 , mV[6]~7, adc_ver2, 1
instance = comp, \mV[6] , mV[6], adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[65]~161 , Mod1|auto_generated|divider|divider|StageOut[65]~161, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[56]~163 , Mod1|auto_generated|divider|divider|StageOut[56]~163, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[56]~162 , Mod1|auto_generated|divider|divider|StageOut[56]~162, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~14, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[65]~164 , Mod1|auto_generated|divider|divider|StageOut[65]~164, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[78]~213 , Mod1|auto_generated|divider|divider|StageOut[78]~213, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[78]~165 , Mod1|auto_generated|divider|divider|StageOut[78]~165, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[77]~166 , Mod1|auto_generated|divider|divider|StageOut[77]~166, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[77]~214 , Mod1|auto_generated|divider|divider|StageOut[77]~214, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[76]~167 , Mod1|auto_generated|divider|divider|StageOut[76]~167, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[76]~215 , Mod1|auto_generated|divider|divider|StageOut[76]~215, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[75]~216 , Mod1|auto_generated|divider|divider|StageOut[75]~216, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[75]~168 , Mod1|auto_generated|divider|divider|StageOut[75]~168, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[74]~239 , Mod1|auto_generated|divider|divider|StageOut[74]~239, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[74]~169 , Mod1|auto_generated|divider|divider|StageOut[74]~169, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[245]~509 , Div0|auto_generated|divider|divider|StageOut[245]~509, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[245]~416 , Div0|auto_generated|divider|divider|StageOut[245]~416, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[244]~417 , Div0|auto_generated|divider|divider|StageOut[244]~417, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[244]~510 , Div0|auto_generated|divider|divider|StageOut[244]~510, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[243]~511 , Div0|auto_generated|divider|divider|StageOut[243]~511, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[243]~418 , Div0|auto_generated|divider|divider|StageOut[243]~418, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[242]~419 , Div0|auto_generated|divider|divider|StageOut[242]~419, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[242]~512 , Div0|auto_generated|divider|divider|StageOut[242]~512, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[241]~513 , Div0|auto_generated|divider|divider|StageOut[241]~513, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[241]~420 , Div0|auto_generated|divider|divider|StageOut[241]~420, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[240]~514 , Div0|auto_generated|divider|divider|StageOut[240]~514, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[240]~421 , Div0|auto_generated|divider|divider|StageOut[240]~421, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[239]~422 , Div0|auto_generated|divider|divider|StageOut[239]~422, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[239]~515 , Div0|auto_generated|divider|divider|StageOut[239]~515, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[238]~423 , Div0|auto_generated|divider|divider|StageOut[238]~423, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[238]~516 , Div0|auto_generated|divider|divider|StageOut[238]~516, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[237]~424 , Div0|auto_generated|divider|divider|StageOut[237]~424, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[237]~517 , Div0|auto_generated|divider|divider|StageOut[237]~517, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[236]~518 , Div0|auto_generated|divider|divider|StageOut[236]~518, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[236]~425 , Div0|auto_generated|divider|divider|StageOut[236]~425, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[235]~556 , Div0|auto_generated|divider|divider|StageOut[235]~556, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[235]~426 , Div0|auto_generated|divider|divider|StageOut[235]~426, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[234]~428 , Div0|auto_generated|divider|divider|StageOut[234]~428, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[234]~427 , Div0|auto_generated|divider|divider|StageOut[234]~427, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~0 , Div0|auto_generated|divider|divider|op_10~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~2 , Div0|auto_generated|divider|divider|op_10~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~4 , Div0|auto_generated|divider|divider|op_10~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~6 , Div0|auto_generated|divider|divider|op_10~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~8 , Div0|auto_generated|divider|divider|op_10~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~10 , Div0|auto_generated|divider|divider|op_10~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~12 , Div0|auto_generated|divider|divider|op_10~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~14 , Div0|auto_generated|divider|divider|op_10~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~16 , Div0|auto_generated|divider|divider|op_10~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~18 , Div0|auto_generated|divider|divider|op_10~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~20 , Div0|auto_generated|divider|divider|op_10~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~22 , Div0|auto_generated|divider|divider|op_10~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~25 , Div0|auto_generated|divider|divider|op_10~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_10~26 , Div0|auto_generated|divider|divider|op_10~26, adc_ver2, 1
instance = comp, \mV[5]~8 , mV[5]~8, adc_ver2, 1
instance = comp, \mV[5] , mV[5], adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[73]~170 , Mod1|auto_generated|divider|divider|StageOut[73]~170, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[64]~172 , Mod1|auto_generated|divider|divider|StageOut[64]~172, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[64]~171 , Mod1|auto_generated|divider|divider|StageOut[64]~171, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~14, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[73]~173 , Mod1|auto_generated|divider|divider|StageOut[73]~173, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8 , Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11 , Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12 , Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[86]~217 , Mod1|auto_generated|divider|divider|StageOut[86]~217, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[86]~174 , Mod1|auto_generated|divider|divider|StageOut[86]~174, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[85]~218 , Mod1|auto_generated|divider|divider|StageOut[85]~218, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[85]~175 , Mod1|auto_generated|divider|divider|StageOut[85]~175, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[84]~176 , Mod1|auto_generated|divider|divider|StageOut[84]~176, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[84]~219 , Mod1|auto_generated|divider|divider|StageOut[84]~219, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[83]~177 , Mod1|auto_generated|divider|divider|StageOut[83]~177, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[83]~220 , Mod1|auto_generated|divider|divider|StageOut[83]~220, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[82]~178 , Mod1|auto_generated|divider|divider|StageOut[82]~178, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[82]~240 , Mod1|auto_generated|divider|divider|StageOut[82]~240, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[258]~519 , Div0|auto_generated|divider|divider|StageOut[258]~519, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[258]~429 , Div0|auto_generated|divider|divider|StageOut[258]~429, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[257]~520 , Div0|auto_generated|divider|divider|StageOut[257]~520, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[257]~430 , Div0|auto_generated|divider|divider|StageOut[257]~430, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[256]~521 , Div0|auto_generated|divider|divider|StageOut[256]~521, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[256]~431 , Div0|auto_generated|divider|divider|StageOut[256]~431, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[255]~522 , Div0|auto_generated|divider|divider|StageOut[255]~522, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[255]~432 , Div0|auto_generated|divider|divider|StageOut[255]~432, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[254]~433 , Div0|auto_generated|divider|divider|StageOut[254]~433, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[254]~523 , Div0|auto_generated|divider|divider|StageOut[254]~523, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[253]~434 , Div0|auto_generated|divider|divider|StageOut[253]~434, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[253]~524 , Div0|auto_generated|divider|divider|StageOut[253]~524, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[252]~525 , Div0|auto_generated|divider|divider|StageOut[252]~525, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[252]~435 , Div0|auto_generated|divider|divider|StageOut[252]~435, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[251]~526 , Div0|auto_generated|divider|divider|StageOut[251]~526, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[251]~436 , Div0|auto_generated|divider|divider|StageOut[251]~436, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[250]~527 , Div0|auto_generated|divider|divider|StageOut[250]~527, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[250]~437 , Div0|auto_generated|divider|divider|StageOut[250]~437, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[249]~528 , Div0|auto_generated|divider|divider|StageOut[249]~528, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[249]~438 , Div0|auto_generated|divider|divider|StageOut[249]~438, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[248]~439 , Div0|auto_generated|divider|divider|StageOut[248]~439, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[248]~557 , Div0|auto_generated|divider|divider|StageOut[248]~557, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[247]~441 , Div0|auto_generated|divider|divider|StageOut[247]~441, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[247]~440 , Div0|auto_generated|divider|divider|StageOut[247]~440, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~0 , Div0|auto_generated|divider|divider|op_12~0, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~2 , Div0|auto_generated|divider|divider|op_12~2, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~4 , Div0|auto_generated|divider|divider|op_12~4, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~6 , Div0|auto_generated|divider|divider|op_12~6, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~8 , Div0|auto_generated|divider|divider|op_12~8, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~10 , Div0|auto_generated|divider|divider|op_12~10, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~12 , Div0|auto_generated|divider|divider|op_12~12, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~14 , Div0|auto_generated|divider|divider|op_12~14, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~16 , Div0|auto_generated|divider|divider|op_12~16, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~18 , Div0|auto_generated|divider|divider|op_12~18, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~20 , Div0|auto_generated|divider|divider|op_12~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~22 , Div0|auto_generated|divider|divider|op_12~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~25 , Div0|auto_generated|divider|divider|op_12~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_12~26 , Div0|auto_generated|divider|divider|op_12~26, adc_ver2, 1
instance = comp, \mV[4]~9 , mV[4]~9, adc_ver2, 1
instance = comp, \mV[4] , mV[4], adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[81]~179 , Mod1|auto_generated|divider|divider|StageOut[81]~179, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[72]~181 , Mod1|auto_generated|divider|divider|StageOut[72]~181, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[72]~180 , Mod1|auto_generated|divider|divider|StageOut[72]~180, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~14 , Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~14, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[81]~182 , Mod1|auto_generated|divider|divider|StageOut[81]~182, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0 , Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2 , Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4 , Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6 , Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8 , Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11 , Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12 , Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[94]~221 , Mod1|auto_generated|divider|divider|StageOut[94]~221, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[94]~183 , Mod1|auto_generated|divider|divider|StageOut[94]~183, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[93]~222 , Mod1|auto_generated|divider|divider|StageOut[93]~222, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[93]~184 , Mod1|auto_generated|divider|divider|StageOut[93]~184, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[92]~185 , Mod1|auto_generated|divider|divider|StageOut[92]~185, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[92]~223 , Mod1|auto_generated|divider|divider|StageOut[92]~223, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[91]~186 , Mod1|auto_generated|divider|divider|StageOut[91]~186, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[91]~224 , Mod1|auto_generated|divider|divider|StageOut[91]~224, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[90]~187 , Mod1|auto_generated|divider|divider|StageOut[90]~187, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[90]~241 , Mod1|auto_generated|divider|divider|StageOut[90]~241, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[271]~529 , Div0|auto_generated|divider|divider|StageOut[271]~529, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[271]~442 , Div0|auto_generated|divider|divider|StageOut[271]~442, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[270]~443 , Div0|auto_generated|divider|divider|StageOut[270]~443, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[270]~530 , Div0|auto_generated|divider|divider|StageOut[270]~530, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[269]~531 , Div0|auto_generated|divider|divider|StageOut[269]~531, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[269]~444 , Div0|auto_generated|divider|divider|StageOut[269]~444, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[268]~532 , Div0|auto_generated|divider|divider|StageOut[268]~532, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[268]~445 , Div0|auto_generated|divider|divider|StageOut[268]~445, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[267]~533 , Div0|auto_generated|divider|divider|StageOut[267]~533, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[267]~446 , Div0|auto_generated|divider|divider|StageOut[267]~446, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[266]~534 , Div0|auto_generated|divider|divider|StageOut[266]~534, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[266]~447 , Div0|auto_generated|divider|divider|StageOut[266]~447, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[265]~448 , Div0|auto_generated|divider|divider|StageOut[265]~448, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[265]~535 , Div0|auto_generated|divider|divider|StageOut[265]~535, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[264]~536 , Div0|auto_generated|divider|divider|StageOut[264]~536, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[264]~449 , Div0|auto_generated|divider|divider|StageOut[264]~449, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[263]~537 , Div0|auto_generated|divider|divider|StageOut[263]~537, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[263]~450 , Div0|auto_generated|divider|divider|StageOut[263]~450, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[262]~538 , Div0|auto_generated|divider|divider|StageOut[262]~538, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[262]~451 , Div0|auto_generated|divider|divider|StageOut[262]~451, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[261]~558 , Div0|auto_generated|divider|divider|StageOut[261]~558, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[261]~452 , Div0|auto_generated|divider|divider|StageOut[261]~452, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[260]~453 , Div0|auto_generated|divider|divider|StageOut[260]~453, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[260]~454 , Div0|auto_generated|divider|divider|StageOut[260]~454, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~1 , Div0|auto_generated|divider|divider|op_13~1, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~3 , Div0|auto_generated|divider|divider|op_13~3, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~5 , Div0|auto_generated|divider|divider|op_13~5, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~7 , Div0|auto_generated|divider|divider|op_13~7, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~9 , Div0|auto_generated|divider|divider|op_13~9, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~11 , Div0|auto_generated|divider|divider|op_13~11, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~13 , Div0|auto_generated|divider|divider|op_13~13, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~15 , Div0|auto_generated|divider|divider|op_13~15, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~17 , Div0|auto_generated|divider|divider|op_13~17, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~19 , Div0|auto_generated|divider|divider|op_13~19, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~20 , Div0|auto_generated|divider|divider|op_13~20, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~22 , Div0|auto_generated|divider|divider|op_13~22, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~25 , Div0|auto_generated|divider|divider|op_13~25, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_13~26 , Div0|auto_generated|divider|divider|op_13~26, adc_ver2, 1
instance = comp, \mV[3]~10 , mV[3]~10, adc_ver2, 1
instance = comp, \mV[3] , mV[3], adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[89]~188 , Mod1|auto_generated|divider|divider|StageOut[89]~188, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[80]~190 , Mod1|auto_generated|divider|divider|StageOut[80]~190, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[80]~189 , Mod1|auto_generated|divider|divider|StageOut[80]~189, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~14 , Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~14, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[89]~191 , Mod1|auto_generated|divider|divider|StageOut[89]~191, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0 , Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2 , Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4 , Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6 , Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8 , Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11 , Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12 , Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[101]~226 , Mod1|auto_generated|divider|divider|StageOut[101]~226, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[102]~225 , Mod1|auto_generated|divider|divider|StageOut[102]~225, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[102]~192 , Mod1|auto_generated|divider|divider|StageOut[102]~192, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[101]~193 , Mod1|auto_generated|divider|divider|StageOut[101]~193, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[100]~227 , Mod1|auto_generated|divider|divider|StageOut[100]~227, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[100]~194 , Mod1|auto_generated|divider|divider|StageOut[100]~194, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[99]~228 , Mod1|auto_generated|divider|divider|StageOut[99]~228, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[99]~195 , Mod1|auto_generated|divider|divider|StageOut[99]~195, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[98]~242 , Mod1|auto_generated|divider|divider|StageOut[98]~242, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[98]~196 , Mod1|auto_generated|divider|divider|StageOut[98]~196, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[284]~539 , Div0|auto_generated|divider|divider|StageOut[284]~539, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[284]~455 , Div0|auto_generated|divider|divider|StageOut[284]~455, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_14~1 , Div0|auto_generated|divider|divider|op_14~1, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_14~2 , Div0|auto_generated|divider|divider|op_14~2, adc_ver2, 1
instance = comp, \mV[2]~11 , mV[2]~11, adc_ver2, 1
instance = comp, \mV[2] , mV[2], adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[97]~197 , Mod1|auto_generated|divider|divider|StageOut[97]~197, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[88]~199 , Mod1|auto_generated|divider|divider|StageOut[88]~199, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[88]~198 , Mod1|auto_generated|divider|divider|StageOut[88]~198, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~14 , Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~14, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[97]~200 , Mod1|auto_generated|divider|divider|StageOut[97]~200, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0 , Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2 , Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4 , Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6 , Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8 , Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11 , Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12 , Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[110]~229 , Mod1|auto_generated|divider|divider|StageOut[110]~229, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[110]~201 , Mod1|auto_generated|divider|divider|StageOut[110]~201, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[109]~230 , Mod1|auto_generated|divider|divider|StageOut[109]~230, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[109]~202 , Mod1|auto_generated|divider|divider|StageOut[109]~202, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[108]~231 , Mod1|auto_generated|divider|divider|StageOut[108]~231, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[108]~203 , Mod1|auto_generated|divider|divider|StageOut[108]~203, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6, adc_ver2, 1
instance = comp, \digit1[3]~13 , digit1[3]~13, adc_ver2, 1
instance = comp, \digit1[3] , digit1[3], adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[17]~43 , Div3|auto_generated|divider|divider|StageOut[17]~43, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[18]~42 , Div3|auto_generated|divider|divider|StageOut[18]~42, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[18]~30 , Div3|auto_generated|divider|divider|StageOut[18]~30, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[17]~31 , Div3|auto_generated|divider|divider|StageOut[17]~31, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[16]~44 , Div3|auto_generated|divider|divider|StageOut[16]~44, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[16]~32 , Div3|auto_generated|divider|divider|StageOut[16]~32, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[107]~232 , Mod1|auto_generated|divider|divider|StageOut[107]~232, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[15]~45 , Div3|auto_generated|divider|divider|StageOut[15]~45, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[107]~204 , Mod1|auto_generated|divider|divider|StageOut[107]~204, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8 , Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[15]~33 , Div3|auto_generated|divider|divider|StageOut[15]~33, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[23]~46 , Div3|auto_generated|divider|divider|StageOut[23]~46, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[23]~34 , Div3|auto_generated|divider|divider|StageOut[23]~34, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[22]~47 , Div3|auto_generated|divider|divider|StageOut[22]~47, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[22]~35 , Div3|auto_generated|divider|divider|StageOut[22]~35, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[21]~36 , Div3|auto_generated|divider|divider|StageOut[21]~36, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[21]~48 , Div3|auto_generated|divider|divider|StageOut[21]~48, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[106]~205 , Mod1|auto_generated|divider|divider|StageOut[106]~205, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[106]~243 , Mod1|auto_generated|divider|divider|StageOut[106]~243, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10 , Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[20]~37 , Div3|auto_generated|divider|divider|StageOut[20]~37, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[20]~49 , Div3|auto_generated|divider|divider|StageOut[20]~49, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8, adc_ver2, 1
instance = comp, \digit1[1]~11 , digit1[1]~11, adc_ver2, 1
instance = comp, \digit1[1] , digit1[1], adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[28]~38 , Div3|auto_generated|divider|divider|StageOut[28]~38, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[28]~50 , Div3|auto_generated|divider|divider|StageOut[28]~50, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[27]~39 , Div3|auto_generated|divider|divider|StageOut[27]~39, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[27]~51 , Div3|auto_generated|divider|divider|StageOut[27]~51, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[26]~52 , Div3|auto_generated|divider|divider|StageOut[26]~52, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[26]~40 , Div3|auto_generated|divider|divider|StageOut[26]~40, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[283]~456 , Div0|auto_generated|divider|divider|StageOut[283]~456, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[297]~457 , Div0|auto_generated|divider|divider|StageOut[297]~457, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[297]~458 , Div0|auto_generated|divider|divider|StageOut[297]~458, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_15~1 , Div0|auto_generated|divider|divider|op_15~1, adc_ver2, 1
instance = comp, \Div0|auto_generated|divider|divider|op_15~2 , Div0|auto_generated|divider|divider|op_15~2, adc_ver2, 1
instance = comp, \mV[1]~12 , mV[1]~12, adc_ver2, 1
instance = comp, \mV[1] , mV[1], adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[96]~208 , Mod1|auto_generated|divider|divider|StageOut[96]~208, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[96]~207 , Mod1|auto_generated|divider|divider|StageOut[96]~207, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~14 , Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~14, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[105]~209 , Mod1|auto_generated|divider|divider|StageOut[105]~209, adc_ver2, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[105]~206 , Mod1|auto_generated|divider|divider|StageOut[105]~206, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10 , Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[25]~41 , Div3|auto_generated|divider|divider|StageOut[25]~41, adc_ver2, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[25]~53 , Div3|auto_generated|divider|divider|StageOut[25]~53, adc_ver2, 1
instance = comp, \digit1[0]~2 , digit1[0]~2, adc_ver2, 1
instance = comp, \digit1[0]~4 , digit1[0]~4, adc_ver2, 1
instance = comp, \digit1[0]~6 , digit1[0]~6, adc_ver2, 1
instance = comp, \digit1[0]~8 , digit1[0]~8, adc_ver2, 1
instance = comp, \digit1[0]~9 , digit1[0]~9, adc_ver2, 1
instance = comp, \digit1[0] , digit1[0], adc_ver2, 1
instance = comp, \digit1[2]~12 , digit1[2]~12, adc_ver2, 1
instance = comp, \digit1[2] , digit1[2], adc_ver2, 1
instance = comp, \SEG7_LUT_v_3|WideOr6~0 , SEG7_LUT_v_3|WideOr6~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_3|WideOr5~0 , SEG7_LUT_v_3|WideOr5~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_3|WideOr4~0 , SEG7_LUT_v_3|WideOr4~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_3|WideOr3~0 , SEG7_LUT_v_3|WideOr3~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_3|WideOr2~0 , SEG7_LUT_v_3|WideOr2~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_3|WideOr1~0 , SEG7_LUT_v_3|WideOr1~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_3|WideOr0~0 , SEG7_LUT_v_3|WideOr0~0, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[108]~126 , Mod0|auto_generated|divider|divider|StageOut[108]~126, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[108]~127 , Mod0|auto_generated|divider|divider|StageOut[108]~127, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[107]~129 , Mod0|auto_generated|divider|divider|StageOut[107]~129, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[107]~128 , Mod0|auto_generated|divider|divider|StageOut[107]~128, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[106]~130 , Mod0|auto_generated|divider|divider|StageOut[106]~130, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[106]~131 , Mod0|auto_generated|divider|divider|StageOut[106]~131, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[105]~132 , Mod0|auto_generated|divider|divider|StageOut[105]~132, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[105]~133 , Mod0|auto_generated|divider|divider|StageOut[105]~133, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[104]~134 , Mod0|auto_generated|divider|divider|StageOut[104]~134, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[104]~135 , Mod0|auto_generated|divider|divider|StageOut[104]~135, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[103]~136 , Mod0|auto_generated|divider|divider|StageOut[103]~136, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[103]~137 , Mod0|auto_generated|divider|divider|StageOut[103]~137, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[102]~139 , Mod0|auto_generated|divider|divider|StageOut[102]~139, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[102]~138 , Mod0|auto_generated|divider|divider|StageOut[102]~138, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[101]~141 , Mod0|auto_generated|divider|divider|StageOut[101]~141, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[101]~140 , Mod0|auto_generated|divider|divider|StageOut[101]~140, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[117]~211 , Mod0|auto_generated|divider|divider|StageOut[117]~211, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[119]~209 , Mod0|auto_generated|divider|divider|StageOut[119]~209, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[119]~142 , Mod0|auto_generated|divider|divider|StageOut[119]~142, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[118]~210 , Mod0|auto_generated|divider|divider|StageOut[118]~210, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[118]~143 , Mod0|auto_generated|divider|divider|StageOut[118]~143, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[117]~144 , Mod0|auto_generated|divider|divider|StageOut[117]~144, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[116]~212 , Mod0|auto_generated|divider|divider|StageOut[116]~212, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[116]~145 , Mod0|auto_generated|divider|divider|StageOut[116]~145, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[115]~146 , Mod0|auto_generated|divider|divider|StageOut[115]~146, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[115]~213 , Mod0|auto_generated|divider|divider|StageOut[115]~213, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[114]~147 , Mod0|auto_generated|divider|divider|StageOut[114]~147, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[114]~214 , Mod0|auto_generated|divider|divider|StageOut[114]~214, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[113]~149 , Mod0|auto_generated|divider|divider|StageOut[113]~149, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[113]~148 , Mod0|auto_generated|divider|divider|StageOut[113]~148, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[112]~150 , Mod0|auto_generated|divider|divider|StageOut[112]~150, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[100]~152 , Mod0|auto_generated|divider|divider|StageOut[100]~152, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[100]~151 , Mod0|auto_generated|divider|divider|StageOut[100]~151, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[112]~153 , Mod0|auto_generated|divider|divider|StageOut[112]~153, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[129]~191 , Mod0|auto_generated|divider|divider|StageOut[129]~191, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[129]~155 , Mod0|auto_generated|divider|divider|StageOut[129]~155, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[128]~156 , Mod0|auto_generated|divider|divider|StageOut[128]~156, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[128]~192 , Mod0|auto_generated|divider|divider|StageOut[128]~192, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[127]~157 , Mod0|auto_generated|divider|divider|StageOut[127]~157, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[127]~193 , Mod0|auto_generated|divider|divider|StageOut[127]~193, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[126]~194 , Mod0|auto_generated|divider|divider|StageOut[126]~194, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[126]~158 , Mod0|auto_generated|divider|divider|StageOut[126]~158, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[125]~215 , Mod0|auto_generated|divider|divider|StageOut[125]~215, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[125]~159 , Mod0|auto_generated|divider|divider|StageOut[125]~159, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[124]~216 , Mod0|auto_generated|divider|divider|StageOut[124]~216, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[124]~160 , Mod0|auto_generated|divider|divider|StageOut[124]~160, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[99]~163 , Mod0|auto_generated|divider|divider|StageOut[99]~163, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[99]~162 , Mod0|auto_generated|divider|divider|StageOut[99]~162, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[111]~164 , Mod0|auto_generated|divider|divider|StageOut[111]~164, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[111]~161 , Mod0|auto_generated|divider|divider|StageOut[111]~161, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[123]~165 , Mod0|auto_generated|divider|divider|StageOut[123]~165, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[123]~217 , Mod0|auto_generated|divider|divider|StageOut[123]~217, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[130]~190 , Mod0|auto_generated|divider|divider|StageOut[130]~190, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[130]~154 , Mod0|auto_generated|divider|divider|StageOut[130]~154, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[141]~166 , Mod0|auto_generated|divider|divider|StageOut[141]~166, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[141]~195 , Mod0|auto_generated|divider|divider|StageOut[141]~195, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[140]~196 , Mod0|auto_generated|divider|divider|StageOut[140]~196, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[140]~167 , Mod0|auto_generated|divider|divider|StageOut[140]~167, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[139]~197 , Mod0|auto_generated|divider|divider|StageOut[139]~197, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[139]~168 , Mod0|auto_generated|divider|divider|StageOut[139]~168, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[138]~169 , Mod0|auto_generated|divider|divider|StageOut[138]~169, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[138]~198 , Mod0|auto_generated|divider|divider|StageOut[138]~198, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[137]~199 , Mod0|auto_generated|divider|divider|StageOut[137]~199, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[137]~170 , Mod0|auto_generated|divider|divider|StageOut[137]~170, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[136]~200 , Mod0|auto_generated|divider|divider|StageOut[136]~200, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[136]~171 , Mod0|auto_generated|divider|divider|StageOut[136]~171, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[135]~201 , Mod0|auto_generated|divider|divider|StageOut[135]~201, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[135]~172 , Mod0|auto_generated|divider|divider|StageOut[135]~172, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[110]~175 , Mod0|auto_generated|divider|divider|StageOut[110]~175, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[110]~174 , Mod0|auto_generated|divider|divider|StageOut[110]~174, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[122]~176 , Mod0|auto_generated|divider|divider|StageOut[122]~176, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[122]~173 , Mod0|auto_generated|divider|divider|StageOut[122]~173, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[134]~177 , Mod0|auto_generated|divider|divider|StageOut[134]~177, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[134]~218 , Mod0|auto_generated|divider|divider|StageOut[134]~218, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~15 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~15, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[152]~202 , Mod0|auto_generated|divider|divider|StageOut[152]~202, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[152]~178 , Mod0|auto_generated|divider|divider|StageOut[152]~178, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[151]~203 , Mod0|auto_generated|divider|divider|StageOut[151]~203, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[151]~179 , Mod0|auto_generated|divider|divider|StageOut[151]~179, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[150]~180 , Mod0|auto_generated|divider|divider|StageOut[150]~180, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[150]~204 , Mod0|auto_generated|divider|divider|StageOut[150]~204, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[149]~181 , Mod0|auto_generated|divider|divider|StageOut[149]~181, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[149]~205 , Mod0|auto_generated|divider|divider|StageOut[149]~205, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[148]~182 , Mod0|auto_generated|divider|divider|StageOut[148]~182, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[148]~206 , Mod0|auto_generated|divider|divider|StageOut[148]~206, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[54]~60 , Div2|auto_generated|divider|divider|StageOut[54]~60, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[54]~40 , Div2|auto_generated|divider|divider|StageOut[54]~40, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[53]~41 , Div2|auto_generated|divider|divider|StageOut[53]~41, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[53]~61 , Div2|auto_generated|divider|divider|StageOut[53]~61, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[52]~42 , Div2|auto_generated|divider|divider|StageOut[52]~42, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[52]~62 , Div2|auto_generated|divider|divider|StageOut[52]~62, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[51]~63 , Div2|auto_generated|divider|divider|StageOut[51]~63, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[51]~43 , Div2|auto_generated|divider|divider|StageOut[51]~43, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[50]~64 , Div2|auto_generated|divider|divider|StageOut[50]~64, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[50]~44 , Div2|auto_generated|divider|divider|StageOut[50]~44, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[147]~207 , Mod0|auto_generated|divider|divider|StageOut[147]~207, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[147]~183 , Mod0|auto_generated|divider|divider|StageOut[147]~183, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~12 , Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~12, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[49]~45 , Div2|auto_generated|divider|divider|StageOut[49]~45, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[49]~65 , Div2|auto_generated|divider|divider|StageOut[49]~65, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12, adc_ver2, 1
instance = comp, \digit2[2]~16 , digit2[2]~16, adc_ver2, 1
instance = comp, \digit2[2] , digit2[2], adc_ver2, 1
instance = comp, \digit2[3]~17 , digit2[3]~17, adc_ver2, 1
instance = comp, \digit2[3] , digit2[3], adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[62]~66 , Div2|auto_generated|divider|divider|StageOut[62]~66, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[62]~46 , Div2|auto_generated|divider|divider|StageOut[62]~46, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[61]~67 , Div2|auto_generated|divider|divider|StageOut[61]~67, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[61]~47 , Div2|auto_generated|divider|divider|StageOut[61]~47, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[60]~68 , Div2|auto_generated|divider|divider|StageOut[60]~68, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[60]~48 , Div2|auto_generated|divider|divider|StageOut[60]~48, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[59]~69 , Div2|auto_generated|divider|divider|StageOut[59]~69, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[59]~49 , Div2|auto_generated|divider|divider|StageOut[59]~49, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[58]~50 , Div2|auto_generated|divider|divider|StageOut[58]~50, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[58]~70 , Div2|auto_generated|divider|divider|StageOut[58]~70, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[146]~184 , Mod0|auto_generated|divider|divider|StageOut[146]~184, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[146]~208 , Mod0|auto_generated|divider|divider|StageOut[146]~208, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~14 , Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~14, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[48]~51 , Div2|auto_generated|divider|divider|StageOut[48]~51, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[48]~71 , Div2|auto_generated|divider|divider|StageOut[48]~71, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[57]~52 , Div2|auto_generated|divider|divider|StageOut[57]~52, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[57]~72 , Div2|auto_generated|divider|divider|StageOut[57]~72, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[70]~53 , Div2|auto_generated|divider|divider|StageOut[70]~53, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[70]~73 , Div2|auto_generated|divider|divider|StageOut[70]~73, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[69]~74 , Div2|auto_generated|divider|divider|StageOut[69]~74, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[69]~54 , Div2|auto_generated|divider|divider|StageOut[69]~54, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[68]~55 , Div2|auto_generated|divider|divider|StageOut[68]~55, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[68]~75 , Div2|auto_generated|divider|divider|StageOut[68]~75, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[67]~76 , Div2|auto_generated|divider|divider|StageOut[67]~76, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[67]~56 , Div2|auto_generated|divider|divider|StageOut[67]~56, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[66]~77 , Div2|auto_generated|divider|divider|StageOut[66]~77, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[66]~57 , Div2|auto_generated|divider|divider|StageOut[66]~57, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[121]~187 , Mod0|auto_generated|divider|divider|StageOut[121]~187, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[121]~186 , Mod0|auto_generated|divider|divider|StageOut[121]~186, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[133]~188 , Mod0|auto_generated|divider|divider|StageOut[133]~188, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[133]~185 , Mod0|auto_generated|divider|divider|StageOut[133]~185, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[145]~219 , Mod0|auto_generated|divider|divider|StageOut[145]~219, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[56]~78 , Div2|auto_generated|divider|divider|StageOut[56]~78, adc_ver2, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[145]~189 , Mod0|auto_generated|divider|divider|StageOut[145]~189, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~16 , Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~16, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[65]~79 , Div2|auto_generated|divider|divider|StageOut[65]~79, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[56]~58 , Div2|auto_generated|divider|divider|StageOut[56]~58, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14, adc_ver2, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[65]~59 , Div2|auto_generated|divider|divider|StageOut[65]~59, adc_ver2, 1
instance = comp, \digit2[0]~2 , digit2[0]~2, adc_ver2, 1
instance = comp, \digit2[0]~4 , digit2[0]~4, adc_ver2, 1
instance = comp, \digit2[0]~6 , digit2[0]~6, adc_ver2, 1
instance = comp, \digit2[0]~8 , digit2[0]~8, adc_ver2, 1
instance = comp, \digit2[0]~10 , digit2[0]~10, adc_ver2, 1
instance = comp, \digit2[0]~12 , digit2[0]~12, adc_ver2, 1
instance = comp, \digit2[0]~13 , digit2[0]~13, adc_ver2, 1
instance = comp, \digit2[0] , digit2[0], adc_ver2, 1
instance = comp, \digit2[1]~15 , digit2[1]~15, adc_ver2, 1
instance = comp, \digit2[1] , digit2[1], adc_ver2, 1
instance = comp, \SEG7_LUT_v_2|WideOr6~0 , SEG7_LUT_v_2|WideOr6~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_2|WideOr5~0 , SEG7_LUT_v_2|WideOr5~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_2|WideOr4~0 , SEG7_LUT_v_2|WideOr4~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_2|WideOr3~0 , SEG7_LUT_v_2|WideOr3~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_2|WideOr2~0 , SEG7_LUT_v_2|WideOr2~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_2|WideOr1~0 , SEG7_LUT_v_2|WideOr1~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v_2|WideOr0~0 , SEG7_LUT_v_2|WideOr0~0, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~0 , Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~0, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~2 , Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~2, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~4 , Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~4, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~6 , Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~6, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~8 , Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~8, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~10 , Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~10, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~12 , Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~12, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~14, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[108]~105 , Div1|auto_generated|divider|divider|StageOut[108]~105, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[108]~104 , Div1|auto_generated|divider|divider|StageOut[108]~104, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[107]~107 , Div1|auto_generated|divider|divider|StageOut[107]~107, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[107]~106 , Div1|auto_generated|divider|divider|StageOut[107]~106, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[106]~108 , Div1|auto_generated|divider|divider|StageOut[106]~108, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[106]~109 , Div1|auto_generated|divider|divider|StageOut[106]~109, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[105]~111 , Div1|auto_generated|divider|divider|StageOut[105]~111, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[105]~110 , Div1|auto_generated|divider|divider|StageOut[105]~110, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[104]~113 , Div1|auto_generated|divider|divider|StageOut[104]~113, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[104]~112 , Div1|auto_generated|divider|divider|StageOut[104]~112, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[103]~114 , Div1|auto_generated|divider|divider|StageOut[103]~114, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[103]~115 , Div1|auto_generated|divider|divider|StageOut[103]~115, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[102]~117 , Div1|auto_generated|divider|divider|StageOut[102]~117, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[102]~116 , Div1|auto_generated|divider|divider|StageOut[102]~116, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[101]~118 , Div1|auto_generated|divider|divider|StageOut[101]~118, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[101]~119 , Div1|auto_generated|divider|divider|StageOut[101]~119, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~0 , Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~0, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~2 , Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~2, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~4 , Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~4, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~6 , Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~6, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~8 , Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~8, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~10 , Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~10, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~12 , Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~12, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~15 , Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~15, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~16 , Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~16, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[119]~120 , Div1|auto_generated|divider|divider|StageOut[119]~120, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[119]~168 , Div1|auto_generated|divider|divider|StageOut[119]~168, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[118]~169 , Div1|auto_generated|divider|divider|StageOut[118]~169, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[118]~121 , Div1|auto_generated|divider|divider|StageOut[118]~121, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[117]~170 , Div1|auto_generated|divider|divider|StageOut[117]~170, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[117]~122 , Div1|auto_generated|divider|divider|StageOut[117]~122, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[116]~123 , Div1|auto_generated|divider|divider|StageOut[116]~123, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[116]~171 , Div1|auto_generated|divider|divider|StageOut[116]~171, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[115]~172 , Div1|auto_generated|divider|divider|StageOut[115]~172, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[115]~124 , Div1|auto_generated|divider|divider|StageOut[115]~124, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[114]~125 , Div1|auto_generated|divider|divider|StageOut[114]~125, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[114]~173 , Div1|auto_generated|divider|divider|StageOut[114]~173, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[113]~127 , Div1|auto_generated|divider|divider|StageOut[113]~127, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[113]~126 , Div1|auto_generated|divider|divider|StageOut[113]~126, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[100]~130 , Div1|auto_generated|divider|divider|StageOut[100]~130, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[100]~129 , Div1|auto_generated|divider|divider|StageOut[100]~129, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18 , Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[112]~131 , Div1|auto_generated|divider|divider|StageOut[112]~131, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[112]~128 , Div1|auto_generated|divider|divider|StageOut[112]~128, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~0 , Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~0, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~2 , Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~2, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~4 , Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~4, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~6 , Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~6, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~8 , Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~8, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~10 , Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~10, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~12 , Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~12, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~15 , Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~15, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~16 , Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~16, adc_ver2, 1
instance = comp, \digit3[2]~20 , digit3[2]~20, adc_ver2, 1
instance = comp, \digit3[2] , digit3[2], adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[130]~132 , Div1|auto_generated|divider|divider|StageOut[130]~132, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[130]~156 , Div1|auto_generated|divider|divider|StageOut[130]~156, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[129]~133 , Div1|auto_generated|divider|divider|StageOut[129]~133, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[129]~157 , Div1|auto_generated|divider|divider|StageOut[129]~157, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[128]~134 , Div1|auto_generated|divider|divider|StageOut[128]~134, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[128]~158 , Div1|auto_generated|divider|divider|StageOut[128]~158, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[127]~159 , Div1|auto_generated|divider|divider|StageOut[127]~159, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[127]~135 , Div1|auto_generated|divider|divider|StageOut[127]~135, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[126]~160 , Div1|auto_generated|divider|divider|StageOut[126]~160, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[126]~136 , Div1|auto_generated|divider|divider|StageOut[126]~136, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[125]~174 , Div1|auto_generated|divider|divider|StageOut[125]~174, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[125]~137 , Div1|auto_generated|divider|divider|StageOut[125]~137, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[124]~175 , Div1|auto_generated|divider|divider|StageOut[124]~175, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[124]~138 , Div1|auto_generated|divider|divider|StageOut[124]~138, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[99]~140 , Div1|auto_generated|divider|divider|StageOut[99]~140, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[99]~141 , Div1|auto_generated|divider|divider|StageOut[99]~141, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~20 , Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~20, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[111]~142 , Div1|auto_generated|divider|divider|StageOut[111]~142, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[111]~139 , Div1|auto_generated|divider|divider|StageOut[111]~139, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18 , Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[123]~143 , Div1|auto_generated|divider|divider|StageOut[123]~143, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[123]~176 , Div1|auto_generated|divider|divider|StageOut[123]~176, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~0 , Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~0, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~2 , Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~2, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~4 , Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~4, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~6 , Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~6, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~8 , Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~8, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~10 , Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~10, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~12 , Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~12, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~15 , Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~15, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~16 , Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~16, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[141]~161 , Div1|auto_generated|divider|divider|StageOut[141]~161, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[141]~144 , Div1|auto_generated|divider|divider|StageOut[141]~144, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[140]~145 , Div1|auto_generated|divider|divider|StageOut[140]~145, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[140]~162 , Div1|auto_generated|divider|divider|StageOut[140]~162, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[139]~146 , Div1|auto_generated|divider|divider|StageOut[139]~146, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[139]~163 , Div1|auto_generated|divider|divider|StageOut[139]~163, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[138]~164 , Div1|auto_generated|divider|divider|StageOut[138]~164, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[138]~147 , Div1|auto_generated|divider|divider|StageOut[138]~147, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[137]~165 , Div1|auto_generated|divider|divider|StageOut[137]~165, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[137]~148 , Div1|auto_generated|divider|divider|StageOut[137]~148, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[136]~149 , Div1|auto_generated|divider|divider|StageOut[136]~149, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[136]~166 , Div1|auto_generated|divider|divider|StageOut[136]~166, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[135]~167 , Div1|auto_generated|divider|divider|StageOut[135]~167, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[135]~150 , Div1|auto_generated|divider|divider|StageOut[135]~150, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[110]~153 , Div1|auto_generated|divider|divider|StageOut[110]~153, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[110]~152 , Div1|auto_generated|divider|divider|StageOut[110]~152, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~20 , Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~20, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[134]~177 , Div1|auto_generated|divider|divider|StageOut[134]~177, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[122]~154 , Div1|auto_generated|divider|divider|StageOut[122]~154, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[122]~151 , Div1|auto_generated|divider|divider|StageOut[122]~151, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18 , Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18, adc_ver2, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[134]~155 , Div1|auto_generated|divider|divider|StageOut[134]~155, adc_ver2, 1
instance = comp, \digit3[0]~2 , digit3[0]~2, adc_ver2, 1
instance = comp, \digit3[0]~4 , digit3[0]~4, adc_ver2, 1
instance = comp, \digit3[0]~6 , digit3[0]~6, adc_ver2, 1
instance = comp, \digit3[0]~8 , digit3[0]~8, adc_ver2, 1
instance = comp, \digit3[0]~10 , digit3[0]~10, adc_ver2, 1
instance = comp, \digit3[0]~12 , digit3[0]~12, adc_ver2, 1
instance = comp, \digit3[0]~14 , digit3[0]~14, adc_ver2, 1
instance = comp, \digit3[0]~16 , digit3[0]~16, adc_ver2, 1
instance = comp, \digit3[0]~17 , digit3[0]~17, adc_ver2, 1
instance = comp, \digit3[0] , digit3[0], adc_ver2, 1
instance = comp, \digit3[3]~21 , digit3[3]~21, adc_ver2, 1
instance = comp, \digit3[3] , digit3[3], adc_ver2, 1
instance = comp, \digit3[1]~19 , digit3[1]~19, adc_ver2, 1
instance = comp, \digit3[1] , digit3[1], adc_ver2, 1
instance = comp, \SEG7_LUT_v|WideOr6~0 , SEG7_LUT_v|WideOr6~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v|WideOr5~0 , SEG7_LUT_v|WideOr5~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v|WideOr4~0 , SEG7_LUT_v|WideOr4~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v|WideOr3~0 , SEG7_LUT_v|WideOr3~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v|WideOr2~0 , SEG7_LUT_v|WideOr2~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v|WideOr1~0 , SEG7_LUT_v|WideOr1~0, adc_ver2, 1
instance = comp, \SEG7_LUT_v|WideOr0~0 , SEG7_LUT_v|WideOr0~0, adc_ver2, 1
instance = comp, \SEG7_LUT_ch|WideOr6~0 , SEG7_LUT_ch|WideOr6~0, adc_ver2, 1
instance = comp, \SEG7_LUT_ch|WideOr5~0 , SEG7_LUT_ch|WideOr5~0, adc_ver2, 1
instance = comp, \SEG7_LUT_ch|Decoder0~0 , SEG7_LUT_ch|Decoder0~0, adc_ver2, 1
instance = comp, \SEG7_LUT_ch|WideOr3~0 , SEG7_LUT_ch|WideOr3~0, adc_ver2, 1
instance = comp, \SEG7_LUT_ch|WideOr2~0 , SEG7_LUT_ch|WideOr2~0, adc_ver2, 1
instance = comp, \SEG7_LUT_ch|WideOr1~0 , SEG7_LUT_ch|WideOr1~0, adc_ver2, 1
instance = comp, \SEG7_LUT_ch|WideOr0~0 , SEG7_LUT_ch|WideOr0~0, adc_ver2, 1
instance = comp, \cur_adc_ch[0] , cur_adc_ch[0], adc_ver2, 1
instance = comp, \cur_adc_ch[1] , cur_adc_ch[1], adc_ver2, 1
instance = comp, \cur_adc_ch[2] , cur_adc_ch[2], adc_ver2, 1
instance = comp, \cur_adc_ch[3] , cur_adc_ch[3], adc_ver2, 1
instance = comp, \cur_adc_ch[4] , cur_adc_ch[4], adc_ver2, 1
instance = comp, \ADC_CLK_10~input , ADC_CLK_10~input, adc_ver2, 1
instance = comp, \MAX10_CLK2_50~input , MAX10_CLK2_50~input, adc_ver2, 1
instance = comp, \KEY[0]~input , KEY[0]~input, adc_ver2, 1
instance = comp, \KEY[1]~input , KEY[1]~input, adc_ver2, 1
instance = comp, \SW[3]~input , SW[3]~input, adc_ver2, 1
instance = comp, \SW[4]~input , SW[4]~input, adc_ver2, 1
instance = comp, \SW[5]~input , SW[5]~input, adc_ver2, 1
instance = comp, \SW[6]~input , SW[6]~input, adc_ver2, 1
instance = comp, \SW[7]~input , SW[7]~input, adc_ver2, 1
instance = comp, \SW[8]~input , SW[8]~input, adc_ver2, 1
instance = comp, \SW[9]~input , SW[9]~input, adc_ver2, 1
instance = comp, \GSENSOR_INT[1]~input , GSENSOR_INT[1]~input, adc_ver2, 1
instance = comp, \GSENSOR_INT[2]~input , GSENSOR_INT[2]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, adc_ver2, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, adc_ver2, 1
instance = comp, \CLK_I2C_SDA~input , CLK_I2C_SDA~input, adc_ver2, 1
instance = comp, \GSENSOR_SDO~input , GSENSOR_SDO~input, adc_ver2, 1
instance = comp, \GSENSOR_SDI~input , GSENSOR_SDI~input, adc_ver2, 1
instance = comp, \GPIO[0]~input , GPIO[0]~input, adc_ver2, 1
instance = comp, \GPIO[1]~input , GPIO[1]~input, adc_ver2, 1
instance = comp, \GPIO[3]~input , GPIO[3]~input, adc_ver2, 1
instance = comp, \GPIO[4]~input , GPIO[4]~input, adc_ver2, 1
instance = comp, \GPIO[5]~input , GPIO[5]~input, adc_ver2, 1
instance = comp, \GPIO[6]~input , GPIO[6]~input, adc_ver2, 1
instance = comp, \GPIO[7]~input , GPIO[7]~input, adc_ver2, 1
instance = comp, \GPIO[8]~input , GPIO[8]~input, adc_ver2, 1
instance = comp, \GPIO[9]~input , GPIO[9]~input, adc_ver2, 1
instance = comp, \GPIO[10]~input , GPIO[10]~input, adc_ver2, 1
instance = comp, \GPIO[11]~input , GPIO[11]~input, adc_ver2, 1
instance = comp, \GPIO[12]~input , GPIO[12]~input, adc_ver2, 1
instance = comp, \GPIO[13]~input , GPIO[13]~input, adc_ver2, 1
instance = comp, \GPIO[14]~input , GPIO[14]~input, adc_ver2, 1
instance = comp, \GPIO[15]~input , GPIO[15]~input, adc_ver2, 1
instance = comp, \GPIO[16]~input , GPIO[16]~input, adc_ver2, 1
instance = comp, \GPIO[17]~input , GPIO[17]~input, adc_ver2, 1
instance = comp, \GPIO[18]~input , GPIO[18]~input, adc_ver2, 1
instance = comp, \GPIO[19]~input , GPIO[19]~input, adc_ver2, 1
instance = comp, \GPIO[20]~input , GPIO[20]~input, adc_ver2, 1
instance = comp, \GPIO[21]~input , GPIO[21]~input, adc_ver2, 1
instance = comp, \GPIO[22]~input , GPIO[22]~input, adc_ver2, 1
instance = comp, \GPIO[23]~input , GPIO[23]~input, adc_ver2, 1
instance = comp, \GPIO[24]~input , GPIO[24]~input, adc_ver2, 1
instance = comp, \GPIO[25]~input , GPIO[25]~input, adc_ver2, 1
instance = comp, \GPIO[26]~input , GPIO[26]~input, adc_ver2, 1
instance = comp, \GPIO[27]~input , GPIO[27]~input, adc_ver2, 1
instance = comp, \GPIO[28]~input , GPIO[28]~input, adc_ver2, 1
instance = comp, \GPIO[29]~input , GPIO[29]~input, adc_ver2, 1
instance = comp, \GPIO[30]~input , GPIO[30]~input, adc_ver2, 1
instance = comp, \GPIO[31]~input , GPIO[31]~input, adc_ver2, 1
instance = comp, \GPIO[32]~input , GPIO[32]~input, adc_ver2, 1
instance = comp, \GPIO[33]~input , GPIO[33]~input, adc_ver2, 1
instance = comp, \GPIO[34]~input , GPIO[34]~input, adc_ver2, 1
instance = comp, \GPIO[35]~input , GPIO[35]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, adc_ver2, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, adc_ver2, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, adc_ver2, 1
instance = comp, \GPIO[2]~input , GPIO[2]~input, adc_ver2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, adc_ver2, 1
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC1IN1~~ibuf , ~ALTERA_ADC1IN1~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC2IN1~~ibuf , ~ALTERA_ADC2IN1~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC1IN2~~ibuf , ~ALTERA_ADC1IN2~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC2IN8~~ibuf , ~ALTERA_ADC2IN8~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC1IN3~~ibuf , ~ALTERA_ADC1IN3~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC2IN3~~ibuf , ~ALTERA_ADC2IN3~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC1IN4~~ibuf , ~ALTERA_ADC1IN4~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC2IN4~~ibuf , ~ALTERA_ADC2IN4~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC1IN5~~ibuf , ~ALTERA_ADC1IN5~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC2IN5~~ibuf , ~ALTERA_ADC2IN5~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC1IN6~~ibuf , ~ALTERA_ADC1IN6~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC2IN6~~ibuf , ~ALTERA_ADC2IN6~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC1IN7~~ibuf , ~ALTERA_ADC1IN7~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC2IN7~~ibuf , ~ALTERA_ADC2IN7~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC1IN8~~ibuf , ~ALTERA_ADC1IN8~~ibuf, adc_ver2, 1
instance = comp, \~ALTERA_ADC2IN2~~ibuf , ~ALTERA_ADC2IN2~~ibuf, adc_ver2, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, adc_ver2, 1
