OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1660.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 2262 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 2262.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 76.
[INFO CTS-0024]  Normalized sink region: [(4.54462, 2.15414), (33.3198, 32.3468)].
[INFO CTS-0025]     Width:  28.7752.
[INFO CTS-0026]     Height: 30.1927.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 38
    Sub-region size: 28.7752 X 15.0963
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 19
    Sub-region size: 14.3876 X 15.0963
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 14.3876 X 7.5482
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 61 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 4 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 76.
[INFO CTS-0018]     Created 85 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 85 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:3, 9:2, 11:2, 12:1, 15:1, 27:1, 30:74..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 2262
[INFO CTS-0100]  Leaf buffers 76
[INFO CTS-0101]  Average sink wire length 375.55 um
[INFO CTS-0102]  Path depth 3 - 3

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.29

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_19102_/CK ^
   0.16
_21036_/CK ^
   0.18      0.00      -0.02


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.47    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_5__f_clk/A (BUF_X4)
     8   45.83    0.03    0.05    0.12 ^ clkbuf_3_5__f_clk/Z (BUF_X4)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.12 ^ clkbuf_leaf_25_clk/A (BUF_X4)
    30   38.77    0.02    0.05    0.16 ^ clkbuf_leaf_25_clk/Z (BUF_X4)
                                         clknet_leaf_25_clk (net)
                  0.02    0.00    0.16 ^ _19103_/CK (DFF_X1)
     1    1.70    0.01    0.07    0.24 ^ _19103_/QN (DFF_X1)
                                         dynamic_node_top.proc_input.NIB.head_ptr_next[0] (net)
                  0.01    0.00    0.24 ^ _18393_/A1 (NAND2_X1)
     1    1.52    0.01    0.01    0.25 v _18393_/ZN (NAND2_X1)
                                         _03545_ (net)
                  0.01    0.00    0.25 v _18395_/B1 (AOI21_X1)
     1    1.36    0.02    0.02    0.27 ^ _18395_/ZN (AOI21_X1)
                                         _00097_ (net)
                  0.02    0.00    0.27 ^ _19103_/D (DFF_X1)
                                  0.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.47    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_5__f_clk/A (BUF_X4)
     8   45.83    0.03    0.05    0.12 ^ clkbuf_3_5__f_clk/Z (BUF_X4)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.12 ^ clkbuf_leaf_25_clk/A (BUF_X4)
    30   38.77    0.02    0.05    0.16 ^ clkbuf_leaf_25_clk/Z (BUF_X4)
                                         clknet_leaf_25_clk (net)
                  0.02    0.00    0.16 ^ _19103_/CK (DFF_X1)
                          0.00    0.16   clock reconvergence pessimism
                          0.01    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.47    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_4__f_clk/A (BUF_X4)
    11   63.09    0.04    0.06    0.13 ^ clkbuf_3_4__f_clk/Z (BUF_X4)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.13 ^ clkbuf_leaf_29_clk/A (BUF_X4)
    30   39.10    0.02    0.05    0.18 ^ clkbuf_leaf_29_clk/Z (BUF_X4)
                                         clknet_leaf_29_clk (net)
                  0.02    0.00    0.18 ^ _19127_/CK (DFF_X2)
    23   60.54    0.07    0.18    0.36 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.36 ^ max_cap773/A (BUF_X16)
    28   80.68    0.01    0.03    0.39 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.40 ^ max_cap772/A (BUF_X16)
    26  109.56    0.01    0.02    0.42 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.04    0.03    0.45 ^ _10807_/A (INV_X32)
    71  319.79    0.01    0.02    0.47 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.09    0.08    0.54 v _13832_/B2 (OAI21_X2)
     6   13.17    0.05    0.09    0.63 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.63 ^ _18944_/B (HA_X1)
     3    4.76    0.04    0.07    0.70 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.70 ^ _10863_/A2 (AND4_X1)
     3    5.81    0.02    0.08    0.78 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.78 ^ _10866_/A3 (AND4_X2)
     5   12.34    0.02    0.07    0.85 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.85 ^ _10867_/A (INV_X1)
     3    4.55    0.01    0.02    0.86 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.86 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    0.93 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    0.93 ^ _10869_/B2 (OAI21_X1)
     2    2.65    0.02    0.03    0.96 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    0.96 v _10934_/B (MUX2_X1)
     2    8.65    0.02    0.08    1.03 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    1.03 v _10935_/B2 (OAI21_X4)
     7   23.10    0.04    0.06    1.09 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    1.09 ^ _11240_/A3 (NAND3_X2)
     3    6.93    0.02    0.03    1.12 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    1.12 v _11241_/A3 (NOR3_X2)
     1    7.42    0.04    0.07    1.19 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.19 ^ _11248_/A1 (NOR3_X4)
     4   18.10    0.02    0.02    1.21 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.21 v _11249_/A (INV_X1)
     2    8.18    0.02    0.03    1.25 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.25 ^ output682/A (BUF_X1)
     1    0.55    0.01    0.02    1.27 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.27 ^ thanksIn_P (out)
                                  1.27   data arrival time

                          6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (propagated)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.47    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_4__f_clk/A (BUF_X4)
    11   63.09    0.04    0.06    0.13 ^ clkbuf_3_4__f_clk/Z (BUF_X4)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.13 ^ clkbuf_leaf_29_clk/A (BUF_X4)
    30   39.10    0.02    0.05    0.18 ^ clkbuf_leaf_29_clk/Z (BUF_X4)
                                         clknet_leaf_29_clk (net)
                  0.02    0.00    0.18 ^ _19127_/CK (DFF_X2)
    23   60.54    0.07    0.18    0.36 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.36 ^ max_cap773/A (BUF_X16)
    28   80.68    0.01    0.03    0.39 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.40 ^ max_cap772/A (BUF_X16)
    26  109.56    0.01    0.02    0.42 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.04    0.03    0.45 ^ _10807_/A (INV_X32)
    71  319.79    0.01    0.02    0.47 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.09    0.08    0.54 v _13832_/B2 (OAI21_X2)
     6   13.17    0.05    0.09    0.63 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.63 ^ _18944_/B (HA_X1)
     3    4.76    0.04    0.07    0.70 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.70 ^ _10863_/A2 (AND4_X1)
     3    5.81    0.02    0.08    0.78 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.78 ^ _10866_/A3 (AND4_X2)
     5   12.34    0.02    0.07    0.85 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.85 ^ _10867_/A (INV_X1)
     3    4.55    0.01    0.02    0.86 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.86 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    0.93 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    0.93 ^ _10869_/B2 (OAI21_X1)
     2    2.65    0.02    0.03    0.96 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    0.96 v _10934_/B (MUX2_X1)
     2    8.65    0.02    0.08    1.03 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    1.03 v _10935_/B2 (OAI21_X4)
     7   23.10    0.04    0.06    1.09 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    1.09 ^ _11240_/A3 (NAND3_X2)
     3    6.93    0.02    0.03    1.12 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    1.12 v _11241_/A3 (NOR3_X2)
     1    7.42    0.04    0.07    1.19 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.19 ^ _11248_/A1 (NOR3_X4)
     4   18.10    0.02    0.02    1.21 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.21 v _11249_/A (INV_X1)
     2    8.18    0.02    0.03    1.25 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.25 ^ output682/A (BUF_X1)
     1    0.55    0.01    0.02    1.27 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.27 ^ thanksIn_P (out)
                                  1.27   data arrival time

                          6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (propagated)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20330_/QN                            120.54  123.74   -3.20 (VIOLATED)
_11061_/ZN                            106.81  109.93   -3.12 (VIOLATED)
_17816_/ZN                             41.50   42.72   -1.22 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.06661175936460495

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3355

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-3.197664499282837

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.54399871826172

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0265

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
1.2695

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
0.2892

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
22.780622

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.56e-03   4.93e-04   1.82e-04   4.23e-03  33.6%
Combinational          4.09e-03   3.96e-03   3.22e-04   8.37e-03  66.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.65e-03   4.45e-03   5.04e-04   1.26e-02 100.0%
                          60.7%      35.3%       4.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 23947 u^2 43% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.29

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_19102_/CK ^
   0.16
_21036_/CK ^
   0.18      0.00      -0.02


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.47    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_5__f_clk/A (BUF_X4)
     8   45.83    0.03    0.05    0.12 ^ clkbuf_3_5__f_clk/Z (BUF_X4)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.12 ^ clkbuf_leaf_25_clk/A (BUF_X4)
    30   38.77    0.02    0.05    0.16 ^ clkbuf_leaf_25_clk/Z (BUF_X4)
                                         clknet_leaf_25_clk (net)
                  0.02    0.00    0.16 ^ _19103_/CK (DFF_X1)
     1    1.70    0.01    0.07    0.24 ^ _19103_/QN (DFF_X1)
                                         dynamic_node_top.proc_input.NIB.head_ptr_next[0] (net)
                  0.01    0.00    0.24 ^ _18393_/A1 (NAND2_X1)
     1    1.52    0.01    0.01    0.25 v _18393_/ZN (NAND2_X1)
                                         _03545_ (net)
                  0.01    0.00    0.25 v _18395_/B1 (AOI21_X1)
     1    1.36    0.02    0.02    0.27 ^ _18395_/ZN (AOI21_X1)
                                         _00097_ (net)
                  0.02    0.00    0.27 ^ _19103_/D (DFF_X1)
                                  0.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.47    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_5__f_clk/A (BUF_X4)
     8   45.83    0.03    0.05    0.12 ^ clkbuf_3_5__f_clk/Z (BUF_X4)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.12 ^ clkbuf_leaf_25_clk/A (BUF_X4)
    30   38.77    0.02    0.05    0.16 ^ clkbuf_leaf_25_clk/Z (BUF_X4)
                                         clknet_leaf_25_clk (net)
                  0.02    0.00    0.16 ^ _19103_/CK (DFF_X1)
                          0.00    0.16   clock reconvergence pessimism
                          0.01    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.47    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_4__f_clk/A (BUF_X4)
    11   63.09    0.04    0.06    0.13 ^ clkbuf_3_4__f_clk/Z (BUF_X4)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.13 ^ clkbuf_leaf_29_clk/A (BUF_X4)
    30   39.10    0.02    0.05    0.18 ^ clkbuf_leaf_29_clk/Z (BUF_X4)
                                         clknet_leaf_29_clk (net)
                  0.02    0.00    0.18 ^ _19127_/CK (DFF_X2)
    23   60.54    0.07    0.18    0.36 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.36 ^ max_cap773/A (BUF_X16)
    28   80.68    0.01    0.03    0.39 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.40 ^ max_cap772/A (BUF_X16)
    26  109.56    0.01    0.02    0.42 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.04    0.03    0.45 ^ _10807_/A (INV_X32)
    71  319.79    0.01    0.02    0.47 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.09    0.08    0.54 v _13832_/B2 (OAI21_X2)
     6   13.17    0.05    0.09    0.63 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.63 ^ _18944_/B (HA_X1)
     3    4.76    0.04    0.07    0.70 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.70 ^ _10863_/A2 (AND4_X1)
     3    5.81    0.02    0.08    0.78 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.78 ^ _10866_/A3 (AND4_X2)
     5   12.34    0.02    0.07    0.85 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.85 ^ _10867_/A (INV_X1)
     3    4.55    0.01    0.02    0.86 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.86 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    0.93 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    0.93 ^ _10869_/B2 (OAI21_X1)
     2    2.65    0.02    0.03    0.96 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    0.96 v _10934_/B (MUX2_X1)
     2    8.65    0.02    0.08    1.03 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    1.03 v _10935_/B2 (OAI21_X4)
     7   23.10    0.04    0.06    1.09 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    1.09 ^ _11240_/A3 (NAND3_X2)
     3    6.93    0.02    0.03    1.12 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    1.12 v _11241_/A3 (NOR3_X2)
     1    7.42    0.04    0.07    1.19 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.19 ^ _11248_/A1 (NOR3_X4)
     4   18.10    0.02    0.02    1.21 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.21 v _11249_/A (INV_X1)
     2    8.18    0.02    0.03    1.25 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.25 ^ output682/A (BUF_X1)
     1    0.55    0.01    0.02    1.27 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.27 ^ thanksIn_P (out)
                                  1.27   data arrival time

                          6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (propagated)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.47    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_4__f_clk/A (BUF_X4)
    11   63.09    0.04    0.06    0.13 ^ clkbuf_3_4__f_clk/Z (BUF_X4)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.13 ^ clkbuf_leaf_29_clk/A (BUF_X4)
    30   39.10    0.02    0.05    0.18 ^ clkbuf_leaf_29_clk/Z (BUF_X4)
                                         clknet_leaf_29_clk (net)
                  0.02    0.00    0.18 ^ _19127_/CK (DFF_X2)
    23   60.54    0.07    0.18    0.36 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.36 ^ max_cap773/A (BUF_X16)
    28   80.68    0.01    0.03    0.39 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.40 ^ max_cap772/A (BUF_X16)
    26  109.56    0.01    0.02    0.42 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.04    0.03    0.45 ^ _10807_/A (INV_X32)
    71  319.79    0.01    0.02    0.47 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.09    0.08    0.54 v _13832_/B2 (OAI21_X2)
     6   13.17    0.05    0.09    0.63 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.63 ^ _18944_/B (HA_X1)
     3    4.76    0.04    0.07    0.70 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.70 ^ _10863_/A2 (AND4_X1)
     3    5.81    0.02    0.08    0.78 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.78 ^ _10866_/A3 (AND4_X2)
     5   12.34    0.02    0.07    0.85 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.85 ^ _10867_/A (INV_X1)
     3    4.55    0.01    0.02    0.86 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.86 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    0.93 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    0.93 ^ _10869_/B2 (OAI21_X1)
     2    2.65    0.02    0.03    0.96 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    0.96 v _10934_/B (MUX2_X1)
     2    8.65    0.02    0.08    1.03 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    1.03 v _10935_/B2 (OAI21_X4)
     7   23.10    0.04    0.06    1.09 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    1.09 ^ _11240_/A3 (NAND3_X2)
     3    6.93    0.02    0.03    1.12 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    1.12 v _11241_/A3 (NOR3_X2)
     1    7.42    0.04    0.07    1.19 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.19 ^ _11248_/A1 (NOR3_X4)
     4   18.10    0.02    0.02    1.21 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.21 v _11249_/A (INV_X1)
     2    8.18    0.02    0.03    1.25 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.25 ^ output682/A (BUF_X1)
     1    0.55    0.01    0.02    1.27 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.27 ^ thanksIn_P (out)
                                  1.27   data arrival time

                          6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (propagated)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20330_/QN                            120.54  123.74   -3.20 (VIOLATED)
_11061_/ZN                            106.81  109.93   -3.12 (VIOLATED)
_17816_/ZN                             41.50   42.72   -1.22 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.06661175936460495

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3355

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-3.197664499282837

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.54399871826172

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0265

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
1.2695

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
0.2892

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
22.780622

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.56e-03   4.93e-04   1.82e-04   4.23e-03  33.6%
Combinational          4.09e-03   3.96e-03   3.22e-04   8.37e-03  66.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.65e-03   4.45e-03   5.04e-04   1.26e-02 100.0%
                          60.7%      35.3%       4.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 23947 u^2 43% utilization.

Placement Analysis
---------------------------------
total displacement        152.1 u
average displacement        0.0 u
max displacement            3.2 u
original HPWL          143059.3 u
legalized HPWL         145491.8 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          145491.8 u
legalized HPWL         145491.8 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.29

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_19806_/CK ^
   0.18
_19098_/CK ^
   0.16      0.00       0.02


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.69    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.69    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_5__f_clk/A (BUF_X4)
     8   45.76    0.03    0.05    0.12 ^ clkbuf_3_5__f_clk/Z (BUF_X4)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.12 ^ clkbuf_leaf_25_clk/A (BUF_X4)
    30   38.87    0.02    0.05    0.16 ^ clkbuf_leaf_25_clk/Z (BUF_X4)
                                         clknet_leaf_25_clk (net)
                  0.02    0.00    0.16 ^ _19103_/CK (DFF_X1)
     1    1.73    0.01    0.07    0.24 ^ _19103_/QN (DFF_X1)
                                         dynamic_node_top.proc_input.NIB.head_ptr_next[0] (net)
                  0.01    0.00    0.24 ^ _18393_/A1 (NAND2_X1)
     1    1.52    0.01    0.01    0.25 v _18393_/ZN (NAND2_X1)
                                         _03545_ (net)
                  0.01    0.00    0.25 v _18395_/B1 (AOI21_X1)
     1    1.36    0.02    0.02    0.27 ^ _18395_/ZN (AOI21_X1)
                                         _00097_ (net)
                  0.02    0.00    0.27 ^ _19103_/D (DFF_X1)
                                  0.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.69    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.69    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_5__f_clk/A (BUF_X4)
     8   45.76    0.03    0.05    0.12 ^ clkbuf_3_5__f_clk/Z (BUF_X4)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.12 ^ clkbuf_leaf_25_clk/A (BUF_X4)
    30   38.87    0.02    0.05    0.16 ^ clkbuf_leaf_25_clk/Z (BUF_X4)
                                         clknet_leaf_25_clk (net)
                  0.02    0.00    0.16 ^ _19103_/CK (DFF_X1)
                          0.00    0.16   clock reconvergence pessimism
                          0.01    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.69    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.69    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_4__f_clk/A (BUF_X4)
    11   61.77    0.04    0.06    0.13 ^ clkbuf_3_4__f_clk/Z (BUF_X4)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.13 ^ clkbuf_leaf_29_clk/A (BUF_X4)
    30   38.82    0.02    0.05    0.18 ^ clkbuf_leaf_29_clk/Z (BUF_X4)
                                         clknet_leaf_29_clk (net)
                  0.02    0.00    0.18 ^ _19127_/CK (DFF_X2)
    23   60.58    0.07    0.18    0.36 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.36 ^ max_cap773/A (BUF_X16)
    28   80.56    0.01    0.03    0.39 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.39 ^ max_cap772/A (BUF_X16)
    26  109.60    0.01    0.02    0.42 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.04    0.03    0.45 ^ _10807_/A (INV_X32)
    71  320.54    0.01    0.02    0.46 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.10    0.08    0.54 v _13832_/B2 (OAI21_X2)
     6   13.20    0.05    0.09    0.63 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.63 ^ _18944_/B (HA_X1)
     3    4.80    0.04    0.07    0.70 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.70 ^ _10863_/A2 (AND4_X1)
     3    5.89    0.02    0.08    0.78 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.78 ^ _10866_/A3 (AND4_X2)
     5   12.33    0.02    0.07    0.85 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.85 ^ _10867_/A (INV_X1)
     3    4.53    0.01    0.02    0.86 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.86 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    0.93 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    0.93 ^ _10869_/B2 (OAI21_X1)
     2    2.65    0.02    0.03    0.95 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    0.95 v _10934_/B (MUX2_X1)
     2    8.65    0.02    0.08    1.03 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    1.03 v _10935_/B2 (OAI21_X4)
     7   23.05    0.04    0.06    1.09 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    1.09 ^ _11240_/A3 (NAND3_X2)
     3    6.93    0.02    0.03    1.12 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    1.12 v _11241_/A3 (NOR3_X2)
     1    7.57    0.04    0.07    1.19 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.19 ^ _11248_/A1 (NOR3_X4)
     4   18.06    0.02    0.02    1.21 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.21 v _11249_/A (INV_X1)
     2    8.21    0.02    0.03    1.25 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.25 ^ output682/A (BUF_X1)
     1    0.56    0.01    0.02    1.27 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.27 ^ thanksIn_P (out)
                                  1.27   data arrival time

                          6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (propagated)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   26.69    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     8   76.69    0.04    0.06    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_4__f_clk/A (BUF_X4)
    11   61.77    0.04    0.06    0.13 ^ clkbuf_3_4__f_clk/Z (BUF_X4)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.13 ^ clkbuf_leaf_29_clk/A (BUF_X4)
    30   38.82    0.02    0.05    0.18 ^ clkbuf_leaf_29_clk/Z (BUF_X4)
                                         clknet_leaf_29_clk (net)
                  0.02    0.00    0.18 ^ _19127_/CK (DFF_X2)
    23   60.58    0.07    0.18    0.36 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.36 ^ max_cap773/A (BUF_X16)
    28   80.56    0.01    0.03    0.39 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.39 ^ max_cap772/A (BUF_X16)
    26  109.60    0.01    0.02    0.42 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.04    0.03    0.45 ^ _10807_/A (INV_X32)
    71  320.54    0.01    0.02    0.46 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.10    0.08    0.54 v _13832_/B2 (OAI21_X2)
     6   13.20    0.05    0.09    0.63 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.63 ^ _18944_/B (HA_X1)
     3    4.80    0.04    0.07    0.70 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.70 ^ _10863_/A2 (AND4_X1)
     3    5.89    0.02    0.08    0.78 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.78 ^ _10866_/A3 (AND4_X2)
     5   12.33    0.02    0.07    0.85 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.85 ^ _10867_/A (INV_X1)
     3    4.53    0.01    0.02    0.86 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.86 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    0.93 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    0.93 ^ _10869_/B2 (OAI21_X1)
     2    2.65    0.02    0.03    0.95 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    0.95 v _10934_/B (MUX2_X1)
     2    8.65    0.02    0.08    1.03 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    1.03 v _10935_/B2 (OAI21_X4)
     7   23.05    0.04    0.06    1.09 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    1.09 ^ _11240_/A3 (NAND3_X2)
     3    6.93    0.02    0.03    1.12 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    1.12 v _11241_/A3 (NOR3_X2)
     1    7.57    0.04    0.07    1.19 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.19 ^ _11248_/A1 (NOR3_X4)
     4   18.06    0.02    0.02    1.21 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.21 v _11249_/A (INV_X1)
     2    8.21    0.02    0.03    1.25 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.25 ^ output682/A (BUF_X1)
     1    0.56    0.01    0.02    1.27 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.27 ^ thanksIn_P (out)
                                  1.27   data arrival time

                          6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (propagated)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20330_/QN                            120.54  123.74   -3.20 (VIOLATED)
_11061_/ZN                            106.81  109.90   -3.09 (VIOLATED)
_17816_/ZN                             41.50   42.86   -1.36 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.06664298474788666

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3357

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-3.197664499282837

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
120.54399871826172

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0265

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.2683

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.2904

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
22.896791

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.56e-03   4.96e-04   1.82e-04   4.23e-03  33.5%
Combinational          4.09e-03   3.98e-03   3.22e-04   8.39e-03  66.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.65e-03   4.47e-03   5.04e-04   1.26e-02 100.0%
                          60.6%      35.4%       4.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 23947 u^2 43% utilization.

Elapsed time: 0:08.51[h:]min:sec. CPU time: user 8.47 sys 0.04 (100%). Peak memory: 185440KB.
