<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file study_001_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Nov 04 15:30:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o study_001_impl1.twr -gui -msgset C:/Users/eidos/GitHub/FPGA_PWM_FSM_Practice/common/db/work/promote.xml study_001_impl1.ncd study_001_impl1.prf 
Design file:     study_001_impl1.ncd
Preference file: study_001_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "w_clk" 9.500000 MHz (43 errors)</FONT></A></LI>
</FONT>            4096 items scored, 43 timing errors detected.
Warning:   1.191MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "sw1_az" 0.100000 MHz (0 errors)</A></LI>            502 items scored, 0 timing errors detected.
Report:   48.042MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "sw2_az" 0.100000 MHz (0 errors)</A></LI>            308 items scored, 0 timing errors detected.
Report:   61.656MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "w_div4_clk" 16.000000 MHz (0 errors)</A></LI>            2469 items scored, 0 timing errors detected.
Report:   39.844MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "w_db_clk" 0.100000 MHz (0 errors)</A></LI>            4 items scored, 0 timing errors detected.
Report:   96.321MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_6' Target='right'>BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_7' Target='right'>BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_8' Target='right'>BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "w_clk" 9.500000 MHz ;
            4096 items scored, 43 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 22.947ns (weighted slack = -734.304ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[1]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              15.215ns  (34.8% logic, 65.2% route), 5 logic levels.

 Constraint Details:

     15.215ns physical path delay u_cg_fsm/SLICE_214 to u_cg_fsm/SLICE_155 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.947ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_214 to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C17C.CLK to      R6C17C.Q1 u_cg_fsm/SLICE_214 (from w_div4_clk)
ROUTE         2     4.036      R6C17C.Q1 to     R11C16A.A1 u_cg_fsm/r_duration_cnt15_1
C1TOFCO_DE  ---     1.795     R11C16A.A1 to    R11C16A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R11C16B.FCI to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C22A.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C22A.D1 to      R5C22A.F1 u_cg_fsm/SLICE_155
ROUTE         1     1.533      R5C22A.F1 to      R5C22A.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   15.215   (34.8% logic, 65.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to     R6C17C.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C22A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 22.947ns (weighted slack = -734.304ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[1]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_cathod_phase  (to w_clk +)

   Delay:              15.215ns  (34.8% logic, 65.2% route), 5 logic levels.

 Constraint Details:

     15.215ns physical path delay u_cg_fsm/SLICE_214 to u_cg_fsm/SLICE_157 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.947ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_214 to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C17C.CLK to      R6C17C.Q1 u_cg_fsm/SLICE_214 (from w_div4_clk)
ROUTE         2     4.036      R6C17C.Q1 to     R11C16A.A1 u_cg_fsm/r_duration_cnt15_1
C1TOFCO_DE  ---     1.795     R11C16A.A1 to    R11C16A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R11C16B.FCI to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C25D.D0 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C25D.D0 to      R5C25D.F0 SLICE_168
ROUTE         1     1.533      R5C25D.F0 to      R5C25C.CE u_cg_fsm/r_cathod_phase_RNO (to w_clk)
                  --------
                   15.215   (34.8% logic, 65.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to     R6C17C.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C25C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 22.847ns (weighted slack = -731.104ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration_cnt[3]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              15.115ns  (34.7% logic, 65.3% route), 4 logic levels.

 Constraint Details:

     15.115ns physical path delay u_cg_fsm/SLICE_23 to u_cg_fsm/SLICE_155 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.847ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_23 to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C16C.CLK to     R12C16C.Q0 u_cg_fsm/SLICE_23 (from w_div4_clk)
ROUTE         3     3.984     R12C16C.Q0 to     R11C16B.A0 u_cg_fsm/r_duration_cnt[3]
C0TOFCO_DE  ---     2.064     R11C16B.A0 to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C22A.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C22A.D1 to      R5C22A.F1 u_cg_fsm/SLICE_155
ROUTE         1     1.533      R5C22A.F1 to      R5C22A.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   15.115   (34.7% logic, 65.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to    R12C16C.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C22A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 22.847ns (weighted slack = -731.104ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration_cnt[3]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_cathod_phase  (to w_clk +)

   Delay:              15.115ns  (34.7% logic, 65.3% route), 4 logic levels.

 Constraint Details:

     15.115ns physical path delay u_cg_fsm/SLICE_23 to u_cg_fsm/SLICE_157 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.847ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_23 to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C16C.CLK to     R12C16C.Q0 u_cg_fsm/SLICE_23 (from w_div4_clk)
ROUTE         3     3.984     R12C16C.Q0 to     R11C16B.A0 u_cg_fsm/r_duration_cnt[3]
C0TOFCO_DE  ---     2.064     R11C16B.A0 to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C25D.D0 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C25D.D0 to      R5C25D.F0 SLICE_168
ROUTE         1     1.533      R5C25D.F0 to      R5C25C.CE u_cg_fsm/r_cathod_phase_RNO (to w_clk)
                  --------
                   15.115   (34.7% logic, 65.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to    R12C16C.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C25C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 22.451ns (weighted slack = -718.432ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[0]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              14.719ns  (35.9% logic, 64.1% route), 5 logic levels.

 Constraint Details:

     14.719ns physical path delay u_cg_fsm/SLICE_214 to u_cg_fsm/SLICE_155 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.451ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_214 to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C17C.CLK to      R6C17C.Q0 u_cg_fsm/SLICE_214 (from w_div4_clk)
ROUTE         2     3.540      R6C17C.Q0 to     R11C16A.C1 u_cg_fsm/r_duration_cnt15_0
C1TOFCO_DE  ---     1.795     R11C16A.C1 to    R11C16A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R11C16B.FCI to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C22A.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C22A.D1 to      R5C22A.F1 u_cg_fsm/SLICE_155
ROUTE         1     1.533      R5C22A.F1 to      R5C22A.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   14.719   (35.9% logic, 64.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to     R6C17C.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C22A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 22.451ns (weighted slack = -718.432ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[0]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_cathod_phase  (to w_clk +)

   Delay:              14.719ns  (35.9% logic, 64.1% route), 5 logic levels.

 Constraint Details:

     14.719ns physical path delay u_cg_fsm/SLICE_214 to u_cg_fsm/SLICE_157 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.451ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_214 to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C17C.CLK to      R6C17C.Q0 u_cg_fsm/SLICE_214 (from w_div4_clk)
ROUTE         2     3.540      R6C17C.Q0 to     R11C16A.C1 u_cg_fsm/r_duration_cnt15_0
C1TOFCO_DE  ---     1.795     R11C16A.C1 to    R11C16A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R11C16B.FCI to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C25D.D0 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C25D.D0 to      R5C25D.F0 SLICE_168
ROUTE         1     1.533      R5C25D.F0 to      R5C25C.CE u_cg_fsm/r_cathod_phase_RNO (to w_clk)
                  --------
                   14.719   (35.9% logic, 64.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to     R6C17C.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C25C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 22.410ns (weighted slack = -717.120ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[3]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              14.678ns  (35.7% logic, 64.3% route), 4 logic levels.

 Constraint Details:

     14.678ns physical path delay u_cg_fsm/SLICE_215 to u_cg_fsm/SLICE_155 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.410ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_215 to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C18D.CLK to      R7C18D.Q1 u_cg_fsm/SLICE_215 (from w_div4_clk)
ROUTE         2     3.547      R7C18D.Q1 to     R11C16B.C0 u_cg_fsm/r_duration_cnt15_3
C0TOFCO_DE  ---     2.064     R11C16B.C0 to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C22A.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C22A.D1 to      R5C22A.F1 u_cg_fsm/SLICE_155
ROUTE         1     1.533      R5C22A.F1 to      R5C22A.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   14.678   (35.7% logic, 64.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to     R7C18D.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C22A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 22.410ns (weighted slack = -717.120ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[3]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_cathod_phase  (to w_clk +)

   Delay:              14.678ns  (35.7% logic, 64.3% route), 4 logic levels.

 Constraint Details:

     14.678ns physical path delay u_cg_fsm/SLICE_215 to u_cg_fsm/SLICE_157 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.410ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_215 to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C18D.CLK to      R7C18D.Q1 u_cg_fsm/SLICE_215 (from w_div4_clk)
ROUTE         2     3.547      R7C18D.Q1 to     R11C16B.C0 u_cg_fsm/r_duration_cnt15_3
C0TOFCO_DE  ---     2.064     R11C16B.C0 to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C25D.D0 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C25D.D0 to      R5C25D.F0 SLICE_168
ROUTE         1     1.533      R5C25D.F0 to      R5C25C.CE u_cg_fsm/r_cathod_phase_RNO (to w_clk)
                  --------
                   14.678   (35.7% logic, 64.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to     R7C18D.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C25C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 22.228ns (weighted slack = -711.296ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration_cnt[1]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              14.496ns  (36.5% logic, 63.5% route), 5 logic levels.

 Constraint Details:

     14.496ns physical path delay u_cg_fsm/SLICE_24 to u_cg_fsm/SLICE_155 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.228ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_24 to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C16B.CLK to     R12C16B.Q0 u_cg_fsm/SLICE_24 (from w_div4_clk)
ROUTE         3     3.317     R12C16B.Q0 to     R11C16A.B1 u_cg_fsm/r_duration_cnt[1]
C1TOFCO_DE  ---     1.795     R11C16A.B1 to    R11C16A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R11C16B.FCI to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C22A.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C22A.D1 to      R5C22A.F1 u_cg_fsm/SLICE_155
ROUTE         1     1.533      R5C22A.F1 to      R5C22A.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   14.496   (36.5% logic, 63.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to    R12C16B.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C22A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 22.228ns (weighted slack = -711.296ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration_cnt[1]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_cathod_phase  (to w_clk +)

   Delay:              14.496ns  (36.5% logic, 63.5% route), 5 logic levels.

 Constraint Details:

     14.496ns physical path delay u_cg_fsm/SLICE_24 to u_cg_fsm/SLICE_157 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.451ns skew and
      0.570ns CE_SET requirement (totaling -7.732ns) by 22.228ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_24 to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C16B.CLK to     R12C16B.Q0 u_cg_fsm/SLICE_24 (from w_div4_clk)
ROUTE         3     3.317     R12C16B.Q0 to     R11C16A.B1 u_cg_fsm/r_duration_cnt[1]
C1TOFCO_DE  ---     1.795     R11C16A.B1 to    R11C16A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R11C16B.FCI to    R11C16B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R11C16C.FCI to     R11C16C.F1 u_cg_fsm/SLICE_10
ROUTE         4     4.358     R11C16C.F1 to      R5C25D.D0 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R5C25D.D0 to      R5C25D.F0 SLICE_168
ROUTE         1     1.533      R5C25D.F0 to      R5C25C.CE u_cg_fsm/r_cathod_phase_RNO (to w_clk)
                  --------
                   14.496   (36.5% logic, 63.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.955     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     9.496      R2C14B.Q0 to    R12C16B.CLK w_div4_clk
                  --------
                   19.262   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     8.811        OSC.OSC to     R5C25C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   1.191MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "sw1_az" 0.100000 MHz ;
            502 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9979.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[7]  (to sw1_az +)

   Delay:              20.383ns  (48.7% logic, 51.3% route), 11 logic levels.

 Constraint Details:

     20.383ns physical path delay SLICE_44 to SLICE_41 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9979.185ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     4.592     R12C19B.Q1 to     R10C19B.B0 sw1_counter[1]
C0TOFCO_DE  ---     2.064     R10C19B.B0 to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C0 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C0 to     R11C19B.F0 u_cg_fsm/SLICE_244
ROUTE         1     3.399     R11C19B.F0 to     R12C19A.C1 sw1_counter_0_sqmuxa
C1TOFCO_DE  ---     1.795     R12C19A.C1 to    R12C19A.FCO SLICE_45
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI sw1_counter
FCITOFCO_D  ---     0.317    R12C19B.FCI to    R12C19B.FCO SLICE_44
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C19C.FCI to    R12C19C.FCO SLICE_43
ROUTE         1     0.000    R12C19C.FCO to    R12C19D.FCI sw1_counter_cry[3]
FCITOFCO_D  ---     0.317    R12C19D.FCI to    R12C19D.FCO SLICE_42
ROUTE         1     0.000    R12C19D.FCO to    R12C20A.FCI sw1_counter_cry[5]
FCITOF1_DE  ---     1.298    R12C20A.FCI to     R12C20A.F1 SLICE_41
ROUTE         1     0.000     R12C20A.F1 to    R12C20A.DI1 sw1_counter_s[7] (to sw1_az)
                  --------
                   20.383   (48.7% logic, 51.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C20A.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9979.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[6]  (to sw1_az +)

   Delay:              20.266ns  (48.4% logic, 51.6% route), 11 logic levels.

 Constraint Details:

     20.266ns physical path delay SLICE_44 to SLICE_41 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9979.302ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     4.592     R12C19B.Q1 to     R10C19B.B0 sw1_counter[1]
C0TOFCO_DE  ---     2.064     R10C19B.B0 to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C0 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C0 to     R11C19B.F0 u_cg_fsm/SLICE_244
ROUTE         1     3.399     R11C19B.F0 to     R12C19A.C1 sw1_counter_0_sqmuxa
C1TOFCO_DE  ---     1.795     R12C19A.C1 to    R12C19A.FCO SLICE_45
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI sw1_counter
FCITOFCO_D  ---     0.317    R12C19B.FCI to    R12C19B.FCO SLICE_44
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C19C.FCI to    R12C19C.FCO SLICE_43
ROUTE         1     0.000    R12C19C.FCO to    R12C19D.FCI sw1_counter_cry[3]
FCITOFCO_D  ---     0.317    R12C19D.FCI to    R12C19D.FCO SLICE_42
ROUTE         1     0.000    R12C19D.FCO to    R12C20A.FCI sw1_counter_cry[5]
FCITOF0_DE  ---     1.181    R12C20A.FCI to     R12C20A.F0 SLICE_41
ROUTE         1     0.000     R12C20A.F0 to    R12C20A.DI0 sw1_counter_s[6] (to sw1_az)
                  --------
                   20.266   (48.4% logic, 51.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C20A.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9979.502ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[5]  (to sw1_az +)

   Delay:              20.066ns  (47.8% logic, 52.2% route), 10 logic levels.

 Constraint Details:

     20.066ns physical path delay SLICE_44 to SLICE_42 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9979.502ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     4.592     R12C19B.Q1 to     R10C19B.B0 sw1_counter[1]
C0TOFCO_DE  ---     2.064     R10C19B.B0 to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C0 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C0 to     R11C19B.F0 u_cg_fsm/SLICE_244
ROUTE         1     3.399     R11C19B.F0 to     R12C19A.C1 sw1_counter_0_sqmuxa
C1TOFCO_DE  ---     1.795     R12C19A.C1 to    R12C19A.FCO SLICE_45
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI sw1_counter
FCITOFCO_D  ---     0.317    R12C19B.FCI to    R12C19B.FCO SLICE_44
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C19C.FCI to    R12C19C.FCO SLICE_43
ROUTE         1     0.000    R12C19C.FCO to    R12C19D.FCI sw1_counter_cry[3]
FCITOF1_DE  ---     1.298    R12C19D.FCI to     R12C19D.F1 SLICE_42
ROUTE         1     0.000     R12C19D.F1 to    R12C19D.DI1 sw1_counter_s[5] (to sw1_az)
                  --------
                   20.066   (47.8% logic, 52.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9979.619ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[4]  (to sw1_az +)

   Delay:              19.949ns  (47.5% logic, 52.5% route), 10 logic levels.

 Constraint Details:

     19.949ns physical path delay SLICE_44 to SLICE_42 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9979.619ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     4.592     R12C19B.Q1 to     R10C19B.B0 sw1_counter[1]
C0TOFCO_DE  ---     2.064     R10C19B.B0 to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C0 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C0 to     R11C19B.F0 u_cg_fsm/SLICE_244
ROUTE         1     3.399     R11C19B.F0 to     R12C19A.C1 sw1_counter_0_sqmuxa
C1TOFCO_DE  ---     1.795     R12C19A.C1 to    R12C19A.FCO SLICE_45
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI sw1_counter
FCITOFCO_D  ---     0.317    R12C19B.FCI to    R12C19B.FCO SLICE_44
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C19C.FCI to    R12C19C.FCO SLICE_43
ROUTE         1     0.000    R12C19C.FCO to    R12C19D.FCI sw1_counter_cry[3]
FCITOF0_DE  ---     1.181    R12C19D.FCI to     R12C19D.F0 SLICE_42
ROUTE         1     0.000     R12C19D.F0 to    R12C19D.DI0 sw1_counter_s[4] (to sw1_az)
                  --------
                   19.949   (47.5% logic, 52.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9979.819ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[3]  (to sw1_az +)

   Delay:              19.749ns  (47.0% logic, 53.0% route), 9 logic levels.

 Constraint Details:

     19.749ns physical path delay SLICE_44 to SLICE_43 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9979.819ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     4.592     R12C19B.Q1 to     R10C19B.B0 sw1_counter[1]
C0TOFCO_DE  ---     2.064     R10C19B.B0 to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C0 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C0 to     R11C19B.F0 u_cg_fsm/SLICE_244
ROUTE         1     3.399     R11C19B.F0 to     R12C19A.C1 sw1_counter_0_sqmuxa
C1TOFCO_DE  ---     1.795     R12C19A.C1 to    R12C19A.FCO SLICE_45
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI sw1_counter
FCITOFCO_D  ---     0.317    R12C19B.FCI to    R12C19B.FCO SLICE_44
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI sw1_counter_cry[1]
FCITOF1_DE  ---     1.298    R12C19C.FCI to     R12C19C.F1 SLICE_43
ROUTE         1     0.000     R12C19C.F1 to    R12C19C.DI1 sw1_counter_s[3] (to sw1_az)
                  --------
                   19.749   (47.0% logic, 53.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19C.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9979.936ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[2]  (to sw1_az +)

   Delay:              19.632ns  (46.7% logic, 53.3% route), 9 logic levels.

 Constraint Details:

     19.632ns physical path delay SLICE_44 to SLICE_43 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9979.936ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     4.592     R12C19B.Q1 to     R10C19B.B0 sw1_counter[1]
C0TOFCO_DE  ---     2.064     R10C19B.B0 to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C0 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C0 to     R11C19B.F0 u_cg_fsm/SLICE_244
ROUTE         1     3.399     R11C19B.F0 to     R12C19A.C1 sw1_counter_0_sqmuxa
C1TOFCO_DE  ---     1.795     R12C19A.C1 to    R12C19A.FCO SLICE_45
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI sw1_counter
FCITOFCO_D  ---     0.317    R12C19B.FCI to    R12C19B.FCO SLICE_44
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI sw1_counter_cry[1]
FCITOF0_DE  ---     1.181    R12C19C.FCI to     R12C19C.F0 SLICE_43
ROUTE         1     0.000     R12C19C.F0 to    R12C19C.DI0 sw1_counter_s[2] (to sw1_az)
                  --------
                   19.632   (46.7% logic, 53.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19C.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9980.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[1]  (to sw1_az +)

   Delay:              19.432ns  (46.1% logic, 53.9% route), 8 logic levels.

 Constraint Details:

     19.432ns physical path delay SLICE_44 to SLICE_44 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9980.136ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     4.592     R12C19B.Q1 to     R10C19B.B0 sw1_counter[1]
C0TOFCO_DE  ---     2.064     R10C19B.B0 to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C0 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C0 to     R11C19B.F0 u_cg_fsm/SLICE_244
ROUTE         1     3.399     R11C19B.F0 to     R12C19A.C1 sw1_counter_0_sqmuxa
C1TOFCO_DE  ---     1.795     R12C19A.C1 to    R12C19A.FCO SLICE_45
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI sw1_counter
FCITOF1_DE  ---     1.298    R12C19B.FCI to     R12C19B.F1 SLICE_44
ROUTE         1     0.000     R12C19B.F1 to    R12C19B.DI1 sw1_counter_s[1] (to sw1_az)
                  --------
                   19.432   (46.1% logic, 53.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9980.156ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[7]  (to sw1_az +)

   Delay:              19.412ns  (49.2% logic, 50.8% route), 9 logic levels.

 Constraint Details:

     19.412ns physical path delay SLICE_44 to SLICE_41 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9980.156ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     4.592     R12C19B.Q1 to     R10C19B.B0 sw1_counter[1]
C0TOFCO_DE  ---     2.064     R10C19B.B0 to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C1 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C1 to     R11C19B.F1 u_cg_fsm/SLICE_244
ROUTE         8     2.793     R11C19B.F1 to     R12C19C.C0 un1_r_ack_mode_transition
C0TOFCO_DE  ---     2.064     R12C19C.C0 to    R12C19C.FCO SLICE_43
ROUTE         1     0.000    R12C19C.FCO to    R12C19D.FCI sw1_counter_cry[3]
FCITOFCO_D  ---     0.317    R12C19D.FCI to    R12C19D.FCO SLICE_42
ROUTE         1     0.000    R12C19D.FCO to    R12C20A.FCI sw1_counter_cry[5]
FCITOF1_DE  ---     1.298    R12C20A.FCI to     R12C20A.F1 SLICE_41
ROUTE         1     0.000     R12C20A.F1 to    R12C20A.DI1 sw1_counter_s[7] (to sw1_az)
                  --------
                   19.412   (49.2% logic, 50.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C20A.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9980.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[0]  (to sw1_az +)

   Delay:              19.315ns  (45.8% logic, 54.2% route), 8 logic levels.

 Constraint Details:

     19.315ns physical path delay SLICE_44 to SLICE_44 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9980.253ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     4.592     R12C19B.Q1 to     R10C19B.B0 sw1_counter[1]
C0TOFCO_DE  ---     2.064     R10C19B.B0 to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C0 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C0 to     R11C19B.F0 u_cg_fsm/SLICE_244
ROUTE         1     3.399     R11C19B.F0 to     R12C19A.C1 sw1_counter_0_sqmuxa
C1TOFCO_DE  ---     1.795     R12C19A.C1 to    R12C19A.FCO SLICE_45
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI sw1_counter
FCITOF0_DE  ---     1.181    R12C19B.FCI to     R12C19B.F0 SLICE_44
ROUTE         1     0.000     R12C19B.F0 to    R12C19B.DI0 sw1_counter_s[0] (to sw1_az)
                  --------
                   19.315   (45.8% logic, 54.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9980.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[0]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[7]  (to sw1_az +)

   Delay:              19.303ns  (51.6% logic, 48.4% route), 12 logic levels.

 Constraint Details:

     19.303ns physical path delay SLICE_44 to SLICE_41 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9980.265ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C19B.CLK to     R12C19B.Q0 SLICE_44 (from sw1_az)
ROUTE         8     3.464     R12C19B.Q0 to     R10C19A.B1 sw1_counter[0]
C1TOFCO_DE  ---     1.795     R10C19A.B1 to    R10C19A.FCO SLICE_40
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI sw1_counter33_cry_0
FCITOFCO_D  ---     0.317    R10C19B.FCI to    R10C19B.FCO SLICE_39
ROUTE         1     0.000    R10C19B.FCO to    R10C19C.FCI sw1_counter33_cry_2
FCITOFCO_D  ---     0.317    R10C19C.FCI to    R10C19C.FCO SLICE_38
ROUTE         1     0.000    R10C19C.FCO to    R10C19D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317    R10C19D.FCI to    R10C19D.FCO SLICE_37
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298    R10C20A.FCI to     R10C20A.F1 SLICE_36
ROUTE         2     2.474     R10C20A.F1 to     R11C19B.C0 sw1_counter33
CTOF_DEL    ---     0.923     R11C19B.C0 to     R11C19B.F0 u_cg_fsm/SLICE_244
ROUTE         1     3.399     R11C19B.F0 to     R12C19A.C1 sw1_counter_0_sqmuxa
C1TOFCO_DE  ---     1.795     R12C19A.C1 to    R12C19A.FCO SLICE_45
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI sw1_counter
FCITOFCO_D  ---     0.317    R12C19B.FCI to    R12C19B.FCO SLICE_44
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C19C.FCI to    R12C19C.FCO SLICE_43
ROUTE         1     0.000    R12C19C.FCO to    R12C19D.FCI sw1_counter_cry[3]
FCITOFCO_D  ---     0.317    R12C19D.FCI to    R12C19D.FCO SLICE_42
ROUTE         1     0.000    R12C19D.FCO to    R12C20A.FCI sw1_counter_cry[5]
FCITOF1_DE  ---     1.298    R12C20A.FCI to     R12C20A.F1 SLICE_41
ROUTE         1     0.000     R12C20A.F1 to    R12C20A.DI1 sw1_counter_s[7] (to sw1_az)
                  --------
                   19.303   (51.6% logic, 48.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to    R12C20A.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

Report:   48.042MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "sw2_az" 0.100000 MHz ;
            308 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9983.781ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[5]  (to sw2_az +)

   Delay:              15.787ns  (41.0% logic, 59.0% route), 6 logic levels.

 Constraint Details:

     15.787ns physical path delay SLICE_49 to SLICE_47 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9983.781ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21B.CLK to     R12C21B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     2.495     R12C21B.Q1 to     R12C20C.B1 sw2_counter[1]
CTOF_DEL    ---     0.923     R12C20C.B1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A0 sw2_counter30
C0TOFCO_DE  ---     2.064     R12C21B.A0 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C21C.FCI to    R12C21C.FCO SLICE_48
ROUTE         1     0.000    R12C21C.FCO to    R12C21D.FCI sw2_counter_cry[3]
FCITOF1_DE  ---     1.298    R12C21D.FCI to     R12C21D.F1 SLICE_47
ROUTE         1     0.000     R12C21D.F1 to    R12C21D.DI1 sw2_counter_s[5] (to sw2_az)
                  --------
                   15.787   (41.0% logic, 59.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21D.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9983.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[2]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[5]  (to sw2_az +)

   Delay:              15.732ns  (41.2% logic, 58.8% route), 6 logic levels.

 Constraint Details:

     15.732ns physical path delay SLICE_48 to SLICE_47 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9983.836ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21C.CLK to     R12C21C.Q0 SLICE_48 (from sw2_az)
ROUTE        18     2.440     R12C21C.Q0 to     R12C20C.A1 sw2_counter[2]
CTOF_DEL    ---     0.923     R12C20C.A1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A0 sw2_counter30
C0TOFCO_DE  ---     2.064     R12C21B.A0 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C21C.FCI to    R12C21C.FCO SLICE_48
ROUTE         1     0.000    R12C21C.FCO to    R12C21D.FCI sw2_counter_cry[3]
FCITOF1_DE  ---     1.298    R12C21D.FCI to     R12C21D.F1 SLICE_47
ROUTE         1     0.000     R12C21D.F1 to    R12C21D.DI1 sw2_counter_s[5] (to sw2_az)
                  --------
                   15.732   (41.2% logic, 58.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21D.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9983.898ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[4]  (to sw2_az +)

   Delay:              15.670ns  (40.6% logic, 59.4% route), 6 logic levels.

 Constraint Details:

     15.670ns physical path delay SLICE_49 to SLICE_47 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9983.898ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21B.CLK to     R12C21B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     2.495     R12C21B.Q1 to     R12C20C.B1 sw2_counter[1]
CTOF_DEL    ---     0.923     R12C20C.B1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A0 sw2_counter30
C0TOFCO_DE  ---     2.064     R12C21B.A0 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C21C.FCI to    R12C21C.FCO SLICE_48
ROUTE         1     0.000    R12C21C.FCO to    R12C21D.FCI sw2_counter_cry[3]
FCITOF0_DE  ---     1.181    R12C21D.FCI to     R12C21D.F0 SLICE_47
ROUTE         1     0.000     R12C21D.F0 to    R12C21D.DI0 sw2_counter_s[4] (to sw2_az)
                  --------
                   15.670   (40.6% logic, 59.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21D.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9983.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[2]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[4]  (to sw2_az +)

   Delay:              15.615ns  (40.7% logic, 59.3% route), 6 logic levels.

 Constraint Details:

     15.615ns physical path delay SLICE_48 to SLICE_47 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9983.953ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21C.CLK to     R12C21C.Q0 SLICE_48 (from sw2_az)
ROUTE        18     2.440     R12C21C.Q0 to     R12C20C.A1 sw2_counter[2]
CTOF_DEL    ---     0.923     R12C20C.A1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A0 sw2_counter30
C0TOFCO_DE  ---     2.064     R12C21B.A0 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C21C.FCI to    R12C21C.FCO SLICE_48
ROUTE         1     0.000    R12C21C.FCO to    R12C21D.FCI sw2_counter_cry[3]
FCITOF0_DE  ---     1.181    R12C21D.FCI to     R12C21D.F0 SLICE_47
ROUTE         1     0.000     R12C21D.F0 to    R12C21D.DI0 sw2_counter_s[4] (to sw2_az)
                  --------
                   15.615   (40.7% logic, 59.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21D.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9984.050ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[5]  (to sw2_az +)

   Delay:              15.518ns  (40.0% logic, 60.0% route), 6 logic levels.

 Constraint Details:

     15.518ns physical path delay SLICE_49 to SLICE_47 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9984.050ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21B.CLK to     R12C21B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     2.495     R12C21B.Q1 to     R12C20C.B1 sw2_counter[1]
CTOF_DEL    ---     0.923     R12C20C.B1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A1 sw2_counter30
C1TOFCO_DE  ---     1.795     R12C21B.A1 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C21C.FCI to    R12C21C.FCO SLICE_48
ROUTE         1     0.000    R12C21C.FCO to    R12C21D.FCI sw2_counter_cry[3]
FCITOF1_DE  ---     1.298    R12C21D.FCI to     R12C21D.F1 SLICE_47
ROUTE         1     0.000     R12C21D.F1 to    R12C21D.DI1 sw2_counter_s[5] (to sw2_az)
                  --------
                   15.518   (40.0% logic, 60.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21D.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9984.098ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[3]  (to sw2_az +)

   Delay:              15.470ns  (39.8% logic, 60.2% route), 5 logic levels.

 Constraint Details:

     15.470ns physical path delay SLICE_49 to SLICE_48 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9984.098ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21B.CLK to     R12C21B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     2.495     R12C21B.Q1 to     R12C20C.B1 sw2_counter[1]
CTOF_DEL    ---     0.923     R12C20C.B1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A0 sw2_counter30
C0TOFCO_DE  ---     2.064     R12C21B.A0 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOF1_DE  ---     1.298    R12C21C.FCI to     R12C21C.F1 SLICE_48
ROUTE         1     0.000     R12C21C.F1 to    R12C21C.DI1 sw2_counter_s[3] (to sw2_az)
                  --------
                   15.470   (39.8% logic, 60.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9984.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[2]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[5]  (to sw2_az +)

   Delay:              15.463ns  (40.2% logic, 59.8% route), 6 logic levels.

 Constraint Details:

     15.463ns physical path delay SLICE_48 to SLICE_47 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9984.105ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21C.CLK to     R12C21C.Q0 SLICE_48 (from sw2_az)
ROUTE        18     2.440     R12C21C.Q0 to     R12C20C.A1 sw2_counter[2]
CTOF_DEL    ---     0.923     R12C20C.A1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A1 sw2_counter30
C1TOFCO_DE  ---     1.795     R12C21B.A1 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C21C.FCI to    R12C21C.FCO SLICE_48
ROUTE         1     0.000    R12C21C.FCO to    R12C21D.FCI sw2_counter_cry[3]
FCITOF1_DE  ---     1.298    R12C21D.FCI to     R12C21D.F1 SLICE_47
ROUTE         1     0.000     R12C21D.F1 to    R12C21D.DI1 sw2_counter_s[5] (to sw2_az)
                  --------
                   15.463   (40.2% logic, 59.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21D.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9984.153ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[2]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[3]  (to sw2_az +)

   Delay:              15.415ns  (40.0% logic, 60.0% route), 5 logic levels.

 Constraint Details:

     15.415ns physical path delay SLICE_48 to SLICE_48 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9984.153ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21C.CLK to     R12C21C.Q0 SLICE_48 (from sw2_az)
ROUTE        18     2.440     R12C21C.Q0 to     R12C20C.A1 sw2_counter[2]
CTOF_DEL    ---     0.923     R12C20C.A1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A0 sw2_counter30
C0TOFCO_DE  ---     2.064     R12C21B.A0 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOF1_DE  ---     1.298    R12C21C.FCI to     R12C21C.F1 SLICE_48
ROUTE         1     0.000     R12C21C.F1 to    R12C21C.DI1 sw2_counter_s[3] (to sw2_az)
                  --------
                   15.415   (40.0% logic, 60.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9984.167ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[4]  (to sw2_az +)

   Delay:              15.401ns  (39.6% logic, 60.4% route), 6 logic levels.

 Constraint Details:

     15.401ns physical path delay SLICE_49 to SLICE_47 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9984.167ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21B.CLK to     R12C21B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     2.495     R12C21B.Q1 to     R12C20C.B1 sw2_counter[1]
CTOF_DEL    ---     0.923     R12C20C.B1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A1 sw2_counter30
C1TOFCO_DE  ---     1.795     R12C21B.A1 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317    R12C21C.FCI to    R12C21C.FCO SLICE_48
ROUTE         1     0.000    R12C21C.FCO to    R12C21D.FCI sw2_counter_cry[3]
FCITOF0_DE  ---     1.181    R12C21D.FCI to     R12C21D.F0 SLICE_47
ROUTE         1     0.000     R12C21D.F0 to    R12C21D.DI0 sw2_counter_s[4] (to sw2_az)
                  --------
                   15.401   (39.6% logic, 60.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21D.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9984.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[2]  (to sw2_az +)

   Delay:              15.353ns  (39.4% logic, 60.6% route), 5 logic levels.

 Constraint Details:

     15.353ns physical path delay SLICE_49 to SLICE_48 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9984.215ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R12C21B.CLK to     R12C21B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     2.495     R12C21B.Q1 to     R12C20C.B1 sw2_counter[1]
CTOF_DEL    ---     0.923     R12C20C.B1 to     R12C20C.F1 SLICE_196
ROUTE         5     3.413     R12C20C.F1 to     R11C21B.A0 sw2_counter30_c3
CTOF_DEL    ---     0.923     R11C21B.A0 to     R11C21B.F0 SLICE_253
ROUTE         8     3.399     R11C21B.F0 to     R12C21B.A0 sw2_counter30
C0TOFCO_DE  ---     2.064     R12C21B.A0 to    R12C21B.FCO SLICE_49
ROUTE         1     0.000    R12C21B.FCO to    R12C21C.FCI sw2_counter_cry[1]
FCITOF0_DE  ---     1.181    R12C21C.FCI to     R12C21C.F0 SLICE_48
ROUTE         1     0.000     R12C21C.F0 to    R12C21C.DI0 sw2_counter_s[2] (to sw2_az)
                  --------
                   15.353   (39.4% logic, 60.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.414       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    4.414   (0.0% logic, 100.0% route), 0 logic levels.

Report:   61.656MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;
            2469 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 37.402ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[2]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              24.666ns  (38.3% logic, 61.7% route), 9 logic levels.

 Constraint Details:

     24.666ns physical path delay u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.402ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16B.CLK to     R11C16B.Q0 u_cg_fsm/SLICE_11 (from w_div4_clk)
ROUTE         2     5.545     R11C16B.Q0 to      R5C24B.B0 u_cg_fsm/r_sync_rate[2]
C0TOFCO_DE  ---     2.064      R5C24B.B0 to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24A.A0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C24A.A0 to     R6C24A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C24B.FCI to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C24D.FCI to     R6C24D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C24D.FCO to     R6C25A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C25A.FCI to      R6C25A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C25A.F0 to     R6C25A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   24.666   (38.3% logic, 61.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16B.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C25A.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[0]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              24.621ns  (38.5% logic, 61.5% route), 10 logic levels.

 Constraint Details:

     24.621ns physical path delay u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.447ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16C.CLK to     R11C16C.Q0 u_cg_fsm/SLICE_10 (from w_div4_clk)
ROUTE         2     5.452     R11C16C.Q0 to      R5C24A.C1 u_cg_fsm/r_sync_rate[0]
C1TOFCO_DE  ---     1.795      R5C24A.C1 to     R5C24A.FCO u_cg_fsm/SLICE_9
ROUTE         1     0.000     R5C24A.FCO to     R5C24B.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R5C24B.FCI to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24A.A0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C24A.A0 to     R6C24A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C24B.FCI to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C24D.FCI to     R6C24D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C24D.FCO to     R6C25A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C25A.FCI to      R6C25A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C25A.F0 to     R6C25A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   24.621   (38.5% logic, 61.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16C.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C25A.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[2]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[6]  (to w_div4_clk +)

   Delay:              24.466ns  (37.8% logic, 62.2% route), 8 logic levels.

 Constraint Details:

     24.466ns physical path delay u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_32 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.602ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16B.CLK to     R11C16B.Q0 u_cg_fsm/SLICE_11 (from w_div4_clk)
ROUTE         2     5.545     R11C16B.Q0 to      R5C24B.B0 u_cg_fsm/r_sync_rate[2]
C0TOFCO_DE  ---     2.064      R5C24B.B0 to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24A.A0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C24A.A0 to     R6C24A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C24B.FCI to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOF1_DE  ---     1.298     R6C24D.FCI to      R6C24D.F1 u_cg_fsm/SLICE_32
ROUTE         1     0.000      R6C24D.F1 to     R6C24D.DI1 u_cg_fsm/r_rate_cnt_s[6] (to w_div4_clk)
                  --------
                   24.466   (37.8% logic, 62.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16B.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C24D.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.647ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[0]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[6]  (to w_div4_clk +)

   Delay:              24.421ns  (38.0% logic, 62.0% route), 9 logic levels.

 Constraint Details:

     24.421ns physical path delay u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_32 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.647ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16C.CLK to     R11C16C.Q0 u_cg_fsm/SLICE_10 (from w_div4_clk)
ROUTE         2     5.452     R11C16C.Q0 to      R5C24A.C1 u_cg_fsm/r_sync_rate[0]
C1TOFCO_DE  ---     1.795      R5C24A.C1 to     R5C24A.FCO u_cg_fsm/SLICE_9
ROUTE         1     0.000     R5C24A.FCO to     R5C24B.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R5C24B.FCI to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24A.A0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C24A.A0 to     R6C24A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C24B.FCI to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOF1_DE  ---     1.298     R6C24D.FCI to      R6C24D.F1 u_cg_fsm/SLICE_32
ROUTE         1     0.000      R6C24D.F1 to     R6C24D.DI1 u_cg_fsm/r_rate_cnt_s[6] (to w_div4_clk)
                  --------
                   24.421   (38.0% logic, 62.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16C.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C24D.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[2]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              24.397ns  (37.6% logic, 62.4% route), 9 logic levels.

 Constraint Details:

     24.397ns physical path delay u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.671ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16B.CLK to     R11C16B.Q0 u_cg_fsm/SLICE_11 (from w_div4_clk)
ROUTE         2     5.545     R11C16B.Q0 to      R5C24B.B0 u_cg_fsm/r_sync_rate[2]
C0TOFCO_DE  ---     2.064      R5C24B.B0 to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24A.A1 u_cg_fsm/r_rate_cnt
C1TOFCO_DE  ---     1.795      R6C24A.A1 to     R6C24A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C24B.FCI to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C24D.FCI to     R6C24D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C24D.FCO to     R6C25A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C25A.FCI to      R6C25A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C25A.F0 to     R6C25A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   24.397   (37.6% logic, 62.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16B.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C25A.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[0]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              24.352ns  (37.8% logic, 62.2% route), 10 logic levels.

 Constraint Details:

     24.352ns physical path delay u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.716ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16C.CLK to     R11C16C.Q0 u_cg_fsm/SLICE_10 (from w_div4_clk)
ROUTE         2     5.452     R11C16C.Q0 to      R5C24A.C1 u_cg_fsm/r_sync_rate[0]
C1TOFCO_DE  ---     1.795      R5C24A.C1 to     R5C24A.FCO u_cg_fsm/SLICE_9
ROUTE         1     0.000     R5C24A.FCO to     R5C24B.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R5C24B.FCI to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24A.A1 u_cg_fsm/r_rate_cnt
C1TOFCO_DE  ---     1.795      R6C24A.A1 to     R6C24A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C24B.FCI to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C24D.FCI to     R6C24D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C24D.FCO to     R6C25A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C25A.FCI to      R6C25A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C25A.F0 to     R6C25A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   24.352   (37.8% logic, 62.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16C.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C25A.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.719ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[2]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              24.349ns  (37.5% logic, 62.5% route), 8 logic levels.

 Constraint Details:

     24.349ns physical path delay u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.719ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16B.CLK to     R11C16B.Q0 u_cg_fsm/SLICE_11 (from w_div4_clk)
ROUTE         2     5.545     R11C16B.Q0 to      R5C24B.B0 u_cg_fsm/r_sync_rate[2]
C0TOFCO_DE  ---     2.064      R5C24B.B0 to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24B.A0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C24B.A0 to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C24D.FCI to     R6C24D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C24D.FCO to     R6C25A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C25A.FCI to      R6C25A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C25A.F0 to     R6C25A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   24.349   (37.5% logic, 62.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16B.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C25A.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.719ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[2]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[5]  (to w_div4_clk +)

   Delay:              24.349ns  (37.5% logic, 62.5% route), 8 logic levels.

 Constraint Details:

     24.349ns physical path delay u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_32 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.719ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16B.CLK to     R11C16B.Q0 u_cg_fsm/SLICE_11 (from w_div4_clk)
ROUTE         2     5.545     R11C16B.Q0 to      R5C24B.B0 u_cg_fsm/r_sync_rate[2]
C0TOFCO_DE  ---     2.064      R5C24B.B0 to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24A.A0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C24A.A0 to     R6C24A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C24B.FCI to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOF0_DE  ---     1.181     R6C24D.FCI to      R6C24D.F0 u_cg_fsm/SLICE_32
ROUTE         1     0.000      R6C24D.F0 to     R6C24D.DI0 u_cg_fsm/r_rate_cnt_s[5] (to w_div4_clk)
                  --------
                   24.349   (37.5% logic, 62.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16B.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C24D.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.764ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[0]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              24.304ns  (37.7% logic, 62.3% route), 9 logic levels.

 Constraint Details:

     24.304ns physical path delay u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.764ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16C.CLK to     R11C16C.Q0 u_cg_fsm/SLICE_10 (from w_div4_clk)
ROUTE         2     5.452     R11C16C.Q0 to      R5C24A.C1 u_cg_fsm/r_sync_rate[0]
C1TOFCO_DE  ---     1.795      R5C24A.C1 to     R5C24A.FCO u_cg_fsm/SLICE_9
ROUTE         1     0.000     R5C24A.FCO to     R5C24B.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R5C24B.FCI to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24B.A0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C24B.A0 to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C24D.FCI to     R6C24D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C24D.FCO to     R6C25A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C25A.FCI to      R6C25A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C25A.F0 to     R6C25A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   24.304   (37.7% logic, 62.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16C.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C25A.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.764ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[0]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[5]  (to w_div4_clk +)

   Delay:              24.304ns  (37.7% logic, 62.3% route), 9 logic levels.

 Constraint Details:

     24.304ns physical path delay u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_32 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 37.764ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_10 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16C.CLK to     R11C16C.Q0 u_cg_fsm/SLICE_10 (from w_div4_clk)
ROUTE         2     5.452     R11C16C.Q0 to      R5C24A.C1 u_cg_fsm/r_sync_rate[0]
C1TOFCO_DE  ---     1.795      R5C24A.C1 to     R5C24A.FCO u_cg_fsm/SLICE_9
ROUTE         1     0.000     R5C24A.FCO to     R5C24B.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R5C24B.FCI to     R5C24B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R5C24B.FCO to     R5C24C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R5C24C.FCI to      R5C24C.F1 u_cg_fsm/SLICE_7
ROUTE         4     5.485      R5C24C.F1 to      R7C21A.D0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R7C21A.D0 to      R7C21A.F0 u_cg_fsm/SLICE_254
ROUTE         9     4.200      R7C21A.F0 to      R6C24A.A0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C24A.A0 to     R6C24A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C24B.FCI to     R6C24B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C24C.FCI to     R6C24C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOF0_DE  ---     1.181     R6C24D.FCI to      R6C24D.F0 u_cg_fsm/SLICE_32
ROUTE         1     0.000      R6C24D.F0 to     R6C24D.DI0 u_cg_fsm/r_rate_cnt_s[5] (to w_div4_clk)
                  --------
                   24.304   (37.7% logic, 62.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to u_cg_fsm/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to    R11C16C.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.496      R2C14B.Q0 to     R6C24D.CLK w_div4_clk
                  --------
                    9.496   (0.0% logic, 100.0% route), 0 logic levels.

Report:   39.844MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "w_db_clk" 0.100000 MHz ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9989.618ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw1_r_pb_inio[0]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw1/r_pb_in[1]  (to w_db_clk +)

   Delay:               7.800ns  (16.4% logic, 83.6% route), 1 logic levels.

 Constraint Details:

      7.800ns physical path delay sw1_pb_MGIOL to SLICE_201 meets
    10000.000ns delay constraint less
      1.780ns skew and
      0.802ns M_SET requirement (totaling 9997.418ns) by 9989.618ns

 Physical Path Details:

      Data path sw1_pb_MGIOL to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281    IOL_B8A.CLK to     IOL_B8A.IN sw1_pb_MGIOL (from w_db_clk)
ROUTE         2     6.519     IOL_B8A.IN to      R5C17C.M0 u_debounce_sw1.r_pb_in[0] (to w_db_clk)
                  --------
                    7.800   (16.4% logic, 83.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_169 to sw1_pb_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.975      R6C12B.Q0 to    IOL_B8A.CLK w_db_clk
                  --------
                    4.975   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_169 to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     3.195      R6C12B.Q0 to     R5C17C.CLK w_db_clk
                  --------
                    3.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9994.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw2_r_pb_inio[0]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw2/r_pb_in[1]  (to w_db_clk +)

   Delay:               4.740ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      4.740ns physical path delay sw2_pb_MGIOL to SLICE_162 meets
    10000.000ns delay constraint less
      0.313ns skew and
      0.802ns M_SET requirement (totaling 9998.885ns) by 9994.145ns

 Physical Path Details:

      Data path sw2_pb_MGIOL to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281    IOL_B6B.CLK to     IOL_B6B.IN sw2_pb_MGIOL (from w_db_clk)
ROUTE         2     3.459     IOL_B6B.IN to      R11C6C.M0 u_debounce_sw2.r_pb_in[0] (to w_db_clk)
                  --------
                    4.740   (27.0% logic, 73.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_169 to sw2_pb_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.011      R6C12B.Q0 to    IOL_B6B.CLK w_db_clk
                  --------
                    4.011   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_169 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     3.698      R6C12B.Q0 to     R11C6C.CLK w_db_clk
                  --------
                    3.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9996.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw2/r_pb_in[1]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw2/r_pb_in[2]  (to w_db_clk +)

   Delay:               2.362ns  (40.4% logic, 59.6% route), 1 logic levels.

 Constraint Details:

      2.362ns physical path delay SLICE_162 to SLICE_162 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.802ns M_SET requirement (totaling 9999.198ns) by 9996.836ns

 Physical Path Details:

      Data path SLICE_162 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R11C6C.CLK to      R11C6C.Q0 SLICE_162 (from w_db_clk)
ROUTE         2     1.407      R11C6C.Q0 to      R11C6C.M1 u_debounce_sw2/r_pb_in[1] (to w_db_clk)
                  --------
                    2.362   (40.4% logic, 59.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_169 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     3.698      R6C12B.Q0 to     R11C6C.CLK w_db_clk
                  --------
                    3.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_169 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     3.698      R6C12B.Q0 to     R11C6C.CLK w_db_clk
                  --------
                    3.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9996.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw1/r_pb_in[1]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw1/r_pb_in[2]  (to w_db_clk +)

   Delay:               2.362ns  (40.4% logic, 59.6% route), 1 logic levels.

 Constraint Details:

      2.362ns physical path delay SLICE_201 to SLICE_201 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.802ns M_SET requirement (totaling 9999.198ns) by 9996.836ns

 Physical Path Details:

      Data path SLICE_201 to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C17C.CLK to      R5C17C.Q0 SLICE_201 (from w_db_clk)
ROUTE         2     1.407      R5C17C.Q0 to      R5C17C.M1 u_debounce_sw1/r_pb_in[1] (to w_db_clk)
                  --------
                    2.362   (40.4% logic, 59.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_169 to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     3.195      R6C12B.Q0 to     R5C17C.CLK w_db_clk
                  --------
                    3.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_169 to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     3.195      R6C12B.Q0 to     R5C17C.CLK w_db_clk
                  --------
                    3.195   (0.0% logic, 100.0% route), 0 logic levels.

Report:   96.321MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 9.500000 MHz ;    |    9.500 MHz|    1.191 MHz|   5 *
                                        |             |             |
FREQUENCY NET "sw1_az" 0.100000 MHz ;   |    0.100 MHz|   48.042 MHz|  11  
                                        |             |             |
FREQUENCY NET "sw2_az" 0.100000 MHz ;   |    0.100 MHz|   61.656 MHz|   6  
                                        |             |             |
FREQUENCY NET "w_div4_clk" 16.000000    |             |             |
MHz ;                                   |   16.000 MHz|   39.844 MHz|   9  
                                        |             |             |
FREQUENCY NET "w_db_clk" 0.100000 MHz ; |    0.100 MHz|   96.321 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
u_cg_fsm/w_duration_tmout_0_data_tmp_i[3|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]">]</a>                                       |       4|      32|     74.42%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_duration_tmout_0_data_tmp[2]">u_cg_fsm/w_duration_tmout_0_data_tmp[2]</a> |       1|      24|     55.81%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/r_anode_phase_RNO">u_cg_fsm/r_anode_phase_RNO</a>              |       1|      18|     41.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/r_cathod_phase_RNO">u_cg_fsm/r_cathod_phase_RNO</a>             |       1|      18|     41.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_duration_tmout_0_data_tmp[0]">u_cg_fsm/w_duration_tmout_0_data_tmp[0]</a> |       1|       8|     18.60%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: w_div64x64_clk_0   Source: u_div64x64_clk/SLICE_172.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: w_div64_clk_0   Source: u_div64_clk/SLICE_171.Q0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: w_div4_clk   Source: SLICE_170.Q0   Loads: 32
   Covered under: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;

   Data transfers from:
   Clock Domain: w_clk   Source: internal_osc.OSC
      Covered under: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;   Transfers: 22

Clock Domain: w_db_clk   Source: SLICE_169.Q0   Loads: 5
   Covered under: FREQUENCY NET "w_db_clk" 0.100000 MHz ;

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 129
   Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;

   Data transfers from:
   Clock Domain: w_div4_clk   Source: SLICE_170.Q0
      Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;   Transfers: 21

   Clock Domain: w_db_clk   Source: SLICE_169.Q0
      Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;   Transfers: 6

   Clock Domain: sw2_az   Source: sw2_a.PAD
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" ;

   Clock Domain: sw1_az   Source: sw1_a.PAD
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" ;

Clock Domain: sw2_az   Source: sw2_a.PAD   Loads: 4
   Covered under: FREQUENCY NET "sw2_az" 0.100000 MHz ;

Clock Domain: sw1_az   Source: sw1_a.PAD   Loads: 7
   Covered under: FREQUENCY NET "sw1_az" 0.100000 MHz ;

   Data transfers from:
   Clock Domain: w_clk   Source: internal_osc.OSC
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" ;

   Clock Domain: sw2_az   Source: sw2_a.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.
      Blocked under: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 43  Score: 26288384
Cumulative negative slack: 26288384

Constraints cover 9175 paths, 7 nets, and 1345 connections (79.77% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Nov 04 15:30:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o study_001_impl1.twr -gui -msgset C:/Users/eidos/GitHub/FPGA_PWM_FSM_Practice/common/db/work/promote.xml study_001_impl1.ncd study_001_impl1.prf 
Design file:     study_001_impl1.ncd
Preference file: study_001_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "w_clk" 9.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "sw1_az" 0.100000 MHz (0 errors)</A></LI>            502 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "sw2_az" 0.100000 MHz (0 errors)</A></LI>            308 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_3' Target='right'><FONT COLOR=red>FREQUENCY NET "w_div4_clk" 16.000000 MHz (38 errors)</FONT></A></LI>
</FONT>            2471 items scored, 38 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "w_db_clk" 0.100000 MHz (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_6' Target='right'>BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_7' Target='right'>BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_8' Target='right'>BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "w_clk" 9.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_trigger_en/r_slave_en[0]  (from w_clk +)
   Destination:    FF         Data in        u_trigger_en/r_slave_en[1]  (to w_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay SLICE_168 to SLICE_168 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.686ns

 Physical Path Details:

      Data path SLICE_168 to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C25D.CLK to      R5C25D.Q0 SLICE_168 (from w_clk)
ROUTE         1     0.362      R5C25D.Q0 to      R5C25D.M1 u_trigger_en/r_slave_en[0] (to w_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R5C25D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R5C25D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_async_ack_mode_transition[0]  (from w_clk +)
   Destination:    FF         Data in        r_async_ack_mode_transition[1]  (to w_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay SLICE_205 to SLICE_205 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.686ns

 Physical Path Details:

      Data path SLICE_205 to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C19D.CLK to      R5C19D.Q0 SLICE_205 (from w_clk)
ROUTE         1     0.362      R5C19D.Q0 to      R5C19D.M1 r_async_ack_mode_transition[0] (to w_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R5C19D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R5C19D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_fsm_trigger/r_slave_en[0]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_fsm_trigger/r_slave_en[1]  (to w_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay u_cg_fsm/SLICE_246 to u_cg_fsm/SLICE_246 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.686ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_246 to u_cg_fsm/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C17B.CLK to      R7C17B.Q0 u_cg_fsm/SLICE_246 (from w_clk)
ROUTE         1     0.362      R7C17B.Q0 to      R7C17B.M1 u_cg_fsm/u_sync_fsm_trigger/r_slave_en[0] (to w_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R7C17B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R7C17B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duration[7]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_duration[7]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_223 to u_cg_fsm/SLICE_238 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_223 to u_cg_fsm/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C17B.CLK to     R10C17B.Q1 SLICE_223 (from w_clk)
ROUTE         2     0.364     R10C17B.Q1 to     R10C17D.M1 r_duration[7] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to    R10C17B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to    R10C17D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duration[6]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_duration[6]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_223 to u_cg_fsm/SLICE_238 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_223 to u_cg_fsm/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C17B.CLK to     R10C17B.Q0 SLICE_223 (from w_clk)
ROUTE         2     0.364     R10C17B.Q0 to     R10C17D.M0 r_duration[6] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to    R10C17B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to    R10C17D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_db_sw1_pb_d[0]  (from w_clk +)
   Destination:    FF         Data in        r_db_sw1_pb_d[1]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_73 to SLICE_73 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C17A.CLK to      R5C17A.Q0 SLICE_73 (from w_clk)
ROUTE         4     0.364      R5C17A.Q0 to      R5C17A.M1 r_db_sw1_pb_d[0] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R5C17A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R5C17A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_db_sw2_pb_d[0]  (from w_clk +)
   Destination:    FF         Data in        r_db_sw2_pb_d[1]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_74 to SLICE_74 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_74 to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R11C6A.CLK to      R11C6A.Q0 SLICE_74 (from w_clk)
ROUTE         2     0.364      R11C6A.Q0 to      R11C6A.M1 r_db_sw2_pb_d[0] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R11C6A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R11C6A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duration[5]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_duration[5]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_78 to u_cg_fsm/SLICE_243 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_78 to u_cg_fsm/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C19B.CLK to      R9C19B.Q1 SLICE_78 (from w_clk)
ROUTE         2     0.364      R9C19B.Q1 to      R9C19C.M1 r_duration[5] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R9C19B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R9C19C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duration[4]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_duration[4]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_78 to u_cg_fsm/SLICE_243 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_78 to u_cg_fsm/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C19B.CLK to      R9C19B.Q0 SLICE_78 (from w_clk)
ROUTE         2     0.364      R9C19B.Q0 to      R9C19C.M0 r_duration[4] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R9C19B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R9C19C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_fsm_trigger/r_slave_en[1]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_fsm_trigger/r_slave_en[2]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay u_cg_fsm/SLICE_246 to u_cg_fsm/SLICE_229 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_246 to u_cg_fsm/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C17B.CLK to      R7C17B.Q1 u_cg_fsm/SLICE_246 (from w_clk)
ROUTE         2     0.364      R7C17B.Q1 to      R7C17D.M0 u_cg_fsm/r_slave_en_2[1] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R7C17B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R7C17D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "sw1_az" 0.100000 MHz ;
            502 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[7]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[7]  (to sw1_az +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_41 to SLICE_41 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C20A.CLK to     R12C20A.Q1 SLICE_41 (from sw1_az)
ROUTE         8     0.370     R12C20A.Q1 to     R12C20A.A1 sw1_counter[7]
CTOF_DEL    ---     0.199     R12C20A.A1 to     R12C20A.F1 SLICE_41
ROUTE         1     0.000     R12C20A.F1 to    R12C20A.DI1 sw1_counter_s[7] (to sw1_az)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C20A.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C20A.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[3]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[3]  (to sw1_az +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_43 to SLICE_43 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C19C.CLK to     R12C19C.Q1 SLICE_43 (from sw1_az)
ROUTE         8     0.370     R12C19C.Q1 to     R12C19C.A1 sw1_counter[3]
CTOF_DEL    ---     0.199     R12C19C.A1 to     R12C19C.F1 SLICE_43
ROUTE         1     0.000     R12C19C.F1 to    R12C19C.DI1 sw1_counter_s[3] (to sw1_az)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[1]  (to sw1_az +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_44 to SLICE_44 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C19B.CLK to     R12C19B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     0.370     R12C19B.Q1 to     R12C19B.A1 sw1_counter[1]
CTOF_DEL    ---     0.199     R12C19B.A1 to     R12C19B.F1 SLICE_44
ROUTE         1     0.000     R12C19B.F1 to    R12C19B.DI1 sw1_counter_s[1] (to sw1_az)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              display_item_num[0]  (from sw1_az +)
   Destination:    FF         Data in        display_item_num[0]  (to sw1_az +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_50 to SLICE_50 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C18D.CLK to     R12C18D.Q0 SLICE_50 (from sw1_az)
ROUTE        13     0.370     R12C18D.Q0 to     R12C18D.A0 CO0
CTOF_DEL    ---     0.199     R12C18D.A0 to     R12C18D.F0 SLICE_50
ROUTE         1     0.000     R12C18D.F0 to    R12C18D.DI0 display_item_num_3[0] (to sw1_az)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C18D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C18D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[5]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[5]  (to sw1_az +)

   Delay:               0.827ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.827ns physical path delay SLICE_42 to SLICE_42 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C19D.CLK to     R12C19D.Q1 SLICE_42 (from sw1_az)
ROUTE         8     0.371     R12C19D.Q1 to     R12C19D.A1 sw1_counter[5]
CTOF_DEL    ---     0.199     R12C19D.A1 to     R12C19D.F1 SLICE_42
ROUTE         1     0.000     R12C19D.F1 to    R12C19D.DI1 sw1_counter_s[5] (to sw1_az)
                  --------
                    0.827   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[4]  (to sw1_az +)

   Delay:               0.827ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.827ns physical path delay SLICE_42 to SLICE_42 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C19D.CLK to     R12C19D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     0.371     R12C19D.Q0 to     R12C19D.A0 sw1_counter[4]
CTOF_DEL    ---     0.199     R12C19D.A0 to     R12C19D.F0 SLICE_42
ROUTE         1     0.000     R12C19D.F0 to    R12C19D.DI0 sw1_counter_s[4] (to sw1_az)
                  --------
                    0.827   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[2]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[2]  (to sw1_az +)

   Delay:               0.827ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.827ns physical path delay SLICE_43 to SLICE_43 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C19C.CLK to     R12C19C.Q0 SLICE_43 (from sw1_az)
ROUTE         7     0.371     R12C19C.Q0 to     R12C19C.A0 sw1_counter[2]
CTOF_DEL    ---     0.199     R12C19C.A0 to     R12C19C.F0 SLICE_43
ROUTE         1     0.000     R12C19C.F0 to    R12C19C.DI0 sw1_counter_s[2] (to sw1_az)
                  --------
                    0.827   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              display_item_num[1]  (from sw1_az +)
   Destination:    FF         Data in        display_item_num[1]  (to sw1_az +)

   Delay:               0.827ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.827ns physical path delay SLICE_51 to SLICE_51 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_51 to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C17D.CLK to     R11C17D.Q0 SLICE_51 (from sw1_az)
ROUTE         5     0.371     R11C17D.Q0 to     R11C17D.A0 display_item_num[1]
CTOF_DEL    ---     0.199     R11C17D.A0 to     R11C17D.F0 SLICE_51
ROUTE         1     0.000     R11C17D.F0 to    R11C17D.DI0 display_item_num_3[1] (to sw1_az)
                  --------
                    0.827   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R11C17D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R11C17D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[6]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[6]  (to sw1_az +)

   Delay:               0.828ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.828ns physical path delay SLICE_41 to SLICE_41 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.860ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C20A.CLK to     R12C20A.Q0 SLICE_41 (from sw1_az)
ROUTE         8     0.372     R12C20A.Q0 to     R12C20A.A0 sw1_counter[6]
CTOF_DEL    ---     0.199     R12C20A.A0 to     R12C20A.F0 SLICE_41
ROUTE         1     0.000     R12C20A.F0 to    R12C20A.DI0 sw1_counter_s[6] (to sw1_az)
                  --------
                    0.828   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C20A.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C20A.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[0]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[0]  (to sw1_az +)

   Delay:               0.828ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.828ns physical path delay SLICE_44 to SLICE_44 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.860ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C19B.CLK to     R12C19B.Q0 SLICE_44 (from sw1_az)
ROUTE         8     0.372     R12C19B.Q0 to     R12C19B.A0 sw1_counter[0]
CTOF_DEL    ---     0.199     R12C19B.A0 to     R12C19B.F0 SLICE_44
ROUTE         1     0.000     R12C19B.F0 to    R12C19B.DI0 sw1_counter_s[0] (to sw1_az)
                  --------
                    0.828   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to    R12C19B.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "sw2_az" 0.100000 MHz ;
            308 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.927ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[6]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[6]  (to sw2_az +)

   Delay:               0.895ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      0.895ns physical path delay SLICE_46 to SLICE_46 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.927ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C22A.CLK to     R12C22A.Q0 SLICE_46 (from sw2_az)
ROUTE         1     0.439     R12C22A.Q0 to     R12C22A.C0 sw2_counter[6]
CTOF_DEL    ---     0.199     R12C22A.C0 to     R12C22A.F0 SLICE_46
ROUTE         1     0.000     R12C22A.F0 to    R12C22A.DI0 sw2_counter_s[6] (to sw2_az)
                  --------
                    0.895   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.699       52.PADDI to    R12C22A.CLK sw2_az
                  --------
                    1.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.699       52.PADDI to    R12C22A.CLK sw2_az
                  --------
                    1.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.930ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[3]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[3]  (to sw2_az +)

   Delay:               0.898ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      0.898ns physical path delay SLICE_48 to SLICE_48 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.930ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C21C.CLK to     R12C21C.Q1 SLICE_48 (from sw2_az)
ROUTE         9     0.442     R12C21C.Q1 to     R12C21C.C1 un1_r_mode_3
CTOF_DEL    ---     0.199     R12C21C.C1 to     R12C21C.F1 SLICE_48
ROUTE         1     0.000     R12C21C.F1 to    R12C21C.DI1 sw2_counter_s[3] (to sw2_az)
                  --------
                    0.898   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.931ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[0]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[0]  (to sw2_az +)

   Delay:               0.899ns  (50.7% logic, 49.3% route), 2 logic levels.

 Constraint Details:

      0.899ns physical path delay SLICE_49 to SLICE_49 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.931ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C21B.CLK to     R12C21B.Q0 SLICE_49 (from sw2_az)
ROUTE        16     0.443     R12C21B.Q0 to     R12C21B.C0 sw2_counter[0]
CTOF_DEL    ---     0.199     R12C21B.C0 to     R12C21B.F0 SLICE_49
ROUTE         1     0.000     R12C21B.F0 to    R12C21B.DI0 sw2_counter_s[0] (to sw2_az)
                  --------
                    0.899   (50.7% logic, 49.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.204ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[6]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[7]  (to sw2_az +)

   Delay:               1.172ns  (62.5% logic, 37.5% route), 2 logic levels.

 Constraint Details:

      1.172ns physical path delay SLICE_46 to SLICE_46 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.204ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C22A.CLK to     R12C22A.Q0 SLICE_46 (from sw2_az)
ROUTE         1     0.439     R12C22A.Q0 to     R12C22A.C0 sw2_counter[6]
CTOF1_DEL   ---     0.476     R12C22A.C0 to     R12C22A.F1 SLICE_46
ROUTE         1     0.000     R12C22A.F1 to    R12C22A.DI1 sw2_counter_s[7] (to sw2_az)
                  --------
                    1.172   (62.5% logic, 37.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.699       52.PADDI to    R12C22A.CLK sw2_az
                  --------
                    1.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.699       52.PADDI to    R12C22A.CLK sw2_az
                  --------
                    1.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[0]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[1]  (to sw2_az +)

   Delay:               1.176ns  (62.3% logic, 37.7% route), 2 logic levels.

 Constraint Details:

      1.176ns physical path delay SLICE_49 to SLICE_49 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.208ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C21B.CLK to     R12C21B.Q0 SLICE_49 (from sw2_az)
ROUTE        16     0.443     R12C21B.Q0 to     R12C21B.C0 sw2_counter[0]
CTOF1_DEL   ---     0.476     R12C21B.C0 to     R12C21B.F1 SLICE_49
ROUTE         1     0.000     R12C21B.F1 to    R12C21B.DI1 sw2_counter_s[1] (to sw2_az)
                  --------
                    1.176   (62.3% logic, 37.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[7]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[7]  (to sw2_az +)

   Delay:               1.246ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      1.246ns physical path delay SLICE_46 to SLICE_46 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.278ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C22A.CLK to     R12C22A.Q1 SLICE_46 (from sw2_az)
ROUTE         4     0.790     R12C22A.Q1 to     R12C22A.C1 sw2_counter[7]
CTOF_DEL    ---     0.199     R12C22A.C1 to     R12C22A.F1 SLICE_46
ROUTE         1     0.000     R12C22A.F1 to    R12C22A.DI1 sw2_counter_s[7] (to sw2_az)
                  --------
                    1.246   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.699       52.PADDI to    R12C22A.CLK sw2_az
                  --------
                    1.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.699       52.PADDI to    R12C22A.CLK sw2_az
                  --------
                    1.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[2]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[2]  (to sw2_az +)

   Delay:               1.250ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      1.250ns physical path delay SLICE_48 to SLICE_48 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.282ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C21C.CLK to     R12C21C.Q0 SLICE_48 (from sw2_az)
ROUTE        18     0.794     R12C21C.Q0 to     R12C21C.C0 sw2_counter[2]
CTOF_DEL    ---     0.199     R12C21C.C0 to     R12C21C.F0 SLICE_48
ROUTE         1     0.000     R12C21C.F0 to    R12C21C.DI0 sw2_counter_s[2] (to sw2_az)
                  --------
                    1.250   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[1]  (to sw2_az +)

   Delay:               1.250ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      1.250ns physical path delay SLICE_49 to SLICE_49 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.282ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C21B.CLK to     R12C21B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     0.794     R12C21B.Q1 to     R12C21B.C1 sw2_counter[1]
CTOF_DEL    ---     0.199     R12C21B.C1 to     R12C21B.F1 SLICE_49
ROUTE         1     0.000     R12C21B.F1 to    R12C21B.DI1 sw2_counter_s[1] (to sw2_az)
                  --------
                    1.250   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21B.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[3]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[6]  (to sw2_az +)

   Delay:               1.531ns  (71.1% logic, 28.9% route), 4 logic levels.

 Constraint Details:

      1.531ns physical path delay SLICE_48 to SLICE_46 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
     -0.273ns skew requirement (totaling 0.241ns) by 1.290ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C21C.CLK to     R12C21C.Q1 SLICE_48 (from sw2_az)
ROUTE         9     0.442     R12C21C.Q1 to     R12C21C.C1 un1_r_mode_3
C1TOFCO_DE  ---     0.476     R12C21C.C1 to    R12C21C.FCO SLICE_48
ROUTE         1     0.000    R12C21C.FCO to    R12C21D.FCI sw2_counter_cry[3]
FCITOFCO_D  ---     0.043    R12C21D.FCI to    R12C21D.FCO SLICE_47
ROUTE         1     0.000    R12C21D.FCO to    R12C22A.FCI sw2_counter_cry[5]
FCITOF0_DE  ---     0.313    R12C22A.FCI to     R12C22A.F0 SLICE_46
ROUTE         1     0.000     R12C22A.F0 to    R12C22A.DI0 sw2_counter_s[6] (to sw2_az)
                  --------
                    1.531   (71.1% logic, 28.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.699       52.PADDI to    R12C22A.CLK sw2_az
                  --------
                    1.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.321ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[3]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[7]  (to sw2_az +)

   Delay:               1.562ns  (71.7% logic, 28.3% route), 4 logic levels.

 Constraint Details:

      1.562ns physical path delay SLICE_48 to SLICE_46 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
     -0.273ns skew requirement (totaling 0.241ns) by 1.321ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C21C.CLK to     R12C21C.Q1 SLICE_48 (from sw2_az)
ROUTE         9     0.442     R12C21C.Q1 to     R12C21C.C1 un1_r_mode_3
C1TOFCO_DE  ---     0.476     R12C21C.C1 to    R12C21C.FCO SLICE_48
ROUTE         1     0.000    R12C21C.FCO to    R12C21D.FCI sw2_counter_cry[3]
FCITOFCO_D  ---     0.043    R12C21D.FCI to    R12C21D.FCO SLICE_47
ROUTE         1     0.000    R12C21D.FCO to    R12C22A.FCI sw2_counter_cry[5]
FCITOF1_DE  ---     0.344    R12C22A.FCI to     R12C22A.F1 SLICE_46
ROUTE         1     0.000     R12C22A.F1 to    R12C22A.DI1 sw2_counter_s[7] (to sw2_az)
                  --------
                    1.562   (71.7% logic, 28.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.426       52.PADDI to    R12C21C.CLK sw2_az
                  --------
                    1.426   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.699       52.PADDI to    R12C22A.CLK sw2_az
                  --------
                    1.699   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;
            2471 items scored, 38 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_anode_phase_en/r_master_en  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_anode_phase_en/r_slave_en[0]  (to w_div4_clk +)

   Delay:               0.626ns  (41.1% logic, 58.9% route), 1 logic levels.

 Constraint Details:

      0.626ns physical path delay u_cg_fsm/SLICE_141 to u_cg_fsm/SLICE_14 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.695ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_141 to u_cg_fsm/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C21D.CLK to      R5C21D.Q0 u_cg_fsm/SLICE_141 (from w_clk)
ROUTE         3     0.369      R5C21D.Q0 to      R5C21B.M0 u_cg_fsm/u_sync_anode_phase_en/r_master_en (to w_div4_clk)
                  --------
                    0.626   (41.1% logic, 58.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R5C21D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to     R5C21B.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.682ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration[4]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_duration[4]  (to w_div4_clk +)

   Delay:               0.639ns  (40.2% logic, 59.8% route), 1 logic levels.

 Constraint Details:

      0.639ns physical path delay u_cg_fsm/SLICE_243 to u_cg_fsm/SLICE_208 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.682ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_243 to u_cg_fsm/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C19C.CLK to      R9C19C.Q0 u_cg_fsm/SLICE_243 (from w_clk)
ROUTE         1     0.382      R9C19C.Q0 to      R9C18C.M0 u_cg_fsm/r_duration[4] (to w_div4_clk)
                  --------
                    0.639   (40.2% logic, 59.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R9C19C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to     R9C18C.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.679ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[0]  (to w_div4_clk +)

   Delay:               0.642ns  (40.0% logic, 60.0% route), 1 logic levels.

 Constraint Details:

      0.642ns physical path delay u_cg_fsm/SLICE_147 to u_cg_fsm/SLICE_255 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.679ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_147 to u_cg_fsm/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C21A.CLK to      R6C21A.Q0 u_cg_fsm/SLICE_147 (from w_clk)
ROUTE         3     0.385      R6C21A.Q0 to      R6C19A.M0 u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en (to w_div4_clk)
                  --------
                    0.642   (40.0% logic, 60.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R6C21A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to     R6C19A.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.427ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate[6]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_rate[6]  (to w_div4_clk +)

   Delay:               0.894ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      0.894ns physical path delay u_cg_fsm/SLICE_222 to u_cg_fsm/SLICE_13 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.427ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_222 to u_cg_fsm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C18A.CLK to      R5C18A.Q0 u_cg_fsm/SLICE_222 (from w_clk)
ROUTE         1     0.637      R5C18A.Q0 to      R5C21C.M0 u_cg_fsm/r_rate[6] (to w_div4_clk)
                  --------
                    0.894   (28.7% logic, 71.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R5C18A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to     R5C21C.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.424ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_cathod_phase_en/r_master_en  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_cathod_phase_en/r_slave_en[0]  (to w_div4_clk +)

   Delay:               0.897ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      0.897ns physical path delay u_cg_fsm/SLICE_143 to u_cg_fsm/SLICE_7 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.424ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_143 to u_cg_fsm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C22C.CLK to      R6C22C.Q0 u_cg_fsm/SLICE_143 (from w_clk)
ROUTE         3     0.640      R6C22C.Q0 to      R5C24C.M0 u_cg_fsm/u_sync_cathod_phase_en/r_master_en (to w_div4_clk)
                  --------
                    0.897   (28.7% logic, 71.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R6C22C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to     R5C24C.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.418ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate[3]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_rate[3]  (to w_div4_clk +)

   Delay:               0.903ns  (28.5% logic, 71.5% route), 1 logic levels.

 Constraint Details:

      0.903ns physical path delay SLICE_227 to u_cg_fsm/SLICE_11 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.418ns

 Physical Path Details:

      Data path SLICE_227 to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C18A.CLK to     R11C18A.Q1 SLICE_227 (from w_clk)
ROUTE         1     0.646     R11C18A.Q1 to     R11C16B.M1 u_cg_fsm/r_rate[3] (to w_div4_clk)
                  --------
                    0.903   (28.5% logic, 71.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to    R11C18A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to    R11C16B.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.418ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration[5]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_duration[5]  (to w_div4_clk +)

   Delay:               0.903ns  (28.5% logic, 71.5% route), 1 logic levels.

 Constraint Details:

      0.903ns physical path delay u_cg_fsm/SLICE_243 to u_cg_fsm/SLICE_208 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.418ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_243 to u_cg_fsm/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C19C.CLK to      R9C19C.Q1 u_cg_fsm/SLICE_243 (from w_clk)
ROUTE         1     0.646      R9C19C.Q1 to      R9C18C.M1 u_cg_fsm/r_duration[5] (to w_div4_clk)
                  --------
                    0.903   (28.5% logic, 71.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R9C19C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to     R9C18C.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.418ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate[1]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_rate[1]  (to w_div4_clk +)

   Delay:               0.903ns  (28.5% logic, 71.5% route), 1 logic levels.

 Constraint Details:

      0.903ns physical path delay u_cg_fsm/SLICE_220 to u_cg_fsm/SLICE_10 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.418ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_220 to u_cg_fsm/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C18C.CLK to     R11C18C.Q1 u_cg_fsm/SLICE_220 (from w_clk)
ROUTE         1     0.646     R11C18C.Q1 to     R11C16C.M1 u_cg_fsm/r_rate[1] (to w_div4_clk)
                  --------
                    0.903   (28.5% logic, 71.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to    R11C18C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to    R11C16C.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate[2]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_rate[2]  (to w_div4_clk +)

   Delay:               1.088ns  (23.6% logic, 76.4% route), 1 logic levels.

 Constraint Details:

      1.088ns physical path delay SLICE_227 to u_cg_fsm/SLICE_11 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.233ns

 Physical Path Details:

      Data path SLICE_227 to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C18A.CLK to     R11C18A.Q0 SLICE_227 (from w_clk)
ROUTE         1     0.831     R11C18A.Q0 to     R11C16B.M0 u_cg_fsm/r_rate[2] (to w_div4_clk)
                  --------
                    1.088   (23.6% logic, 76.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to    R11C18A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to    R11C16B.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate[5]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_rate[5]  (to w_div4_clk +)

   Delay:               1.088ns  (23.6% logic, 76.4% route), 1 logic levels.

 Constraint Details:

      1.088ns physical path delay u_cg_fsm/SLICE_221 to u_cg_fsm/SLICE_15 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.388ns skew requirement (totaling 3.321ns) by 2.233ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_221 to u_cg_fsm/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C20C.CLK to      R7C20C.Q1 u_cg_fsm/SLICE_221 (from w_clk)
ROUTE         1     0.831      R7C20C.Q1 to      R5C21A.M1 u_cg_fsm/r_rate[5] (to w_div4_clk)
                  --------
                    1.088   (23.6% logic, 76.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R7C20C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       129     2.806        OSC.OSC to     R2C14B.CLK w_clk
REG_DEL     ---     0.296     R2C14B.CLK to      R2C14B.Q0 SLICE_170
ROUTE        32     3.092      R2C14B.Q0 to     R5C21A.CLK w_div4_clk
                  --------
                    6.194   (4.8% logic, 95.2% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "w_db_clk" 0.100000 MHz ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw2/r_pb_in[1]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw2/r_pb_in[2]  (to w_db_clk +)

   Delay:               0.624ns  (41.2% logic, 58.8% route), 1 logic levels.

 Constraint Details:

      0.624ns physical path delay SLICE_162 to SLICE_162 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.691ns

 Physical Path Details:

      Data path SLICE_162 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R11C6C.CLK to      R11C6C.Q0 SLICE_162 (from w_db_clk)
ROUTE         2     0.367      R11C6C.Q0 to      R11C6C.M1 u_debounce_sw2/r_pb_in[1] (to w_db_clk)
                  --------
                    0.624   (41.2% logic, 58.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_169 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.255      R6C12B.Q0 to     R11C6C.CLK w_db_clk
                  --------
                    1.255   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_169 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.255      R6C12B.Q0 to     R11C6C.CLK w_db_clk
                  --------
                    1.255   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw1/r_pb_in[1]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw1/r_pb_in[2]  (to w_db_clk +)

   Delay:               0.624ns  (41.2% logic, 58.8% route), 1 logic levels.

 Constraint Details:

      0.624ns physical path delay SLICE_201 to SLICE_201 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.691ns

 Physical Path Details:

      Data path SLICE_201 to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C17C.CLK to      R5C17C.Q0 SLICE_201 (from w_db_clk)
ROUTE         2     0.367      R5C17C.Q0 to      R5C17C.M1 u_debounce_sw1/r_pb_in[1] (to w_db_clk)
                  --------
                    0.624   (41.2% logic, 58.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_169 to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.040      R6C12B.Q0 to     R5C17C.CLK w_db_clk
                  --------
                    1.040   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_169 to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.040      R6C12B.Q0 to     R5C17C.CLK w_db_clk
                  --------
                    1.040   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw2_r_pb_inio[0]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw2/r_pb_in[1]  (to w_db_clk +)

   Delay:               1.404ns  (31.0% logic, 69.0% route), 1 logic levels.

 Constraint Details:

      1.404ns physical path delay sw2_pb_MGIOL to SLICE_162 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.100ns skew requirement (totaling -0.167ns) by 1.571ns

 Physical Path Details:

      Data path sw2_pb_MGIOL to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.435    IOL_B6B.CLK to     IOL_B6B.IN sw2_pb_MGIOL (from w_db_clk)
ROUTE         2     0.969     IOL_B6B.IN to      R11C6C.M0 u_debounce_sw2.r_pb_in[0] (to w_db_clk)
                  --------
                    1.404   (31.0% logic, 69.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_169 to sw2_pb_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.355      R6C12B.Q0 to    IOL_B6B.CLK w_db_clk
                  --------
                    1.355   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_169 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.255      R6C12B.Q0 to     R11C6C.CLK w_db_clk
                  --------
                    1.255   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.109ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw1_r_pb_inio[0]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw1/r_pb_in[1]  (to w_db_clk +)

   Delay:               2.435ns  (17.9% logic, 82.1% route), 1 logic levels.

 Constraint Details:

      2.435ns physical path delay sw1_pb_MGIOL to SLICE_201 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.607ns skew requirement (totaling -0.674ns) by 3.109ns

 Physical Path Details:

      Data path sw1_pb_MGIOL to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.435    IOL_B8A.CLK to     IOL_B8A.IN sw1_pb_MGIOL (from w_db_clk)
ROUTE         2     2.000     IOL_B8A.IN to      R5C17C.M0 u_debounce_sw1.r_pb_in[0] (to w_db_clk)
                  --------
                    2.435   (17.9% logic, 82.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_169 to sw1_pb_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.647      R6C12B.Q0 to    IOL_B8A.CLK w_db_clk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_169 to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.040      R6C12B.Q0 to     R5C17C.CLK w_db_clk
                  --------
                    1.040   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 9.500000 MHz ;    |     0.000 ns|     0.686 ns|   1  
                                        |             |             |
FREQUENCY NET "sw1_az" 0.100000 MHz ;   |     0.000 ns|     0.858 ns|   2  
                                        |             |             |
FREQUENCY NET "sw2_az" 0.100000 MHz ;   |     0.000 ns|     0.927 ns|   2  
                                        |             |             |
FREQUENCY NET "w_div4_clk" 16.000000    |             |             |
MHz ;                                   |     0.000 ns|    -2.695 ns|   1 *
                                        |             |             |
FREQUENCY NET "w_db_clk" 0.100000 MHz ; |     0.000 ns|     0.691 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/r_duration_cnte">u_cg_fsm/r_duration_cnte</a>                |       5|      10|     26.32%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_debug_fsm_led[3]">u_cg_fsm/w_debug_fsm_led[3]</a>             |       4|       5|     13.16%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_debug_fsm_led[5]">u_cg_fsm/w_debug_fsm_led[5]</a>             |       4|       5|     13.16%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: w_div64x64_clk_0   Source: u_div64x64_clk/SLICE_172.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: w_div64_clk_0   Source: u_div64_clk/SLICE_171.Q0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: w_div4_clk   Source: SLICE_170.Q0   Loads: 32
   Covered under: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;

   Data transfers from:
   Clock Domain: w_clk   Source: internal_osc.OSC
      Covered under: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;   Transfers: 22

Clock Domain: w_db_clk   Source: SLICE_169.Q0   Loads: 5
   Covered under: FREQUENCY NET "w_db_clk" 0.100000 MHz ;

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 129
   Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;

   Data transfers from:
   Clock Domain: w_div4_clk   Source: SLICE_170.Q0
      Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;   Transfers: 21

   Clock Domain: w_db_clk   Source: SLICE_169.Q0
      Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;   Transfers: 6

   Clock Domain: sw2_az   Source: sw2_a.PAD
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" ;

   Clock Domain: sw1_az   Source: sw1_a.PAD
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" ;

Clock Domain: sw2_az   Source: sw2_a.PAD   Loads: 4
   Covered under: FREQUENCY NET "sw2_az" 0.100000 MHz ;

Clock Domain: sw1_az   Source: sw1_a.PAD   Loads: 7
   Covered under: FREQUENCY NET "sw1_az" 0.100000 MHz ;

   Data transfers from:
   Clock Domain: w_clk   Source: internal_osc.OSC
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" ;

   Clock Domain: sw2_az   Source: sw2_a.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.
      Blocked under: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 38  Score: 66970
Cumulative negative slack: 66970

Constraints cover 9175 paths, 7 nets, and 1345 connections (79.77% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 43 (setup), 38 (hold)
Score: 26288384 (setup), 66970 (hold)
Cumulative negative slack: 26355354 (26288384+66970)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
