
---------- Begin Simulation Statistics ----------
final_tick                                 3172281000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158856                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886612                       # Number of bytes of host memory used
host_op_rate                                   180123                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.95                       # Real time elapsed on the host
host_tick_rate                               50393529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11338771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003172                       # Number of seconds simulated
sim_ticks                                  3172281000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.888813                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  916355                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               917375                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               957                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1794210                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30324                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30649                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              325                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2233442                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109514                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4685385                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4442802                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               697                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2221351                       # Number of branches committed
system.cpu.commit.bw_lim_events                665189                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           12142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           47453                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10006066                       # Number of instructions committed
system.cpu.commit.committedOps               11344837                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6294149                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.802442                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.677914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3214901     51.08%     51.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1018197     16.18%     67.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       542660      8.62%     75.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       267493      4.25%     80.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       218990      3.48%     83.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        88677      1.41%     85.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       148310      2.36%     87.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       129732      2.06%     89.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       665189     10.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6294149                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109017                       # Number of function calls committed.
system.cpu.commit.int_insts                   9861989                       # Number of committed integer instructions.
system.cpu.commit.loads                       1710889                       # Number of loads committed
system.cpu.commit.membars                       12120                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8314      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7690808     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           60460      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           18890      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18886      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           16638      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22677      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1710889     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1797272     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11344837                       # Class of committed instruction
system.cpu.commit.refs                        3508161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    198825                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11338771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.634456                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.634456                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2836698                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   264                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               915232                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11407282                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1328490                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2066620                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1443                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   975                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 67459                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2233442                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1487378                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4800550                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   785                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10084974                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3406                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.352025                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1498457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1056193                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.589546                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6300710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.815151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.864831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4033278     64.01%     64.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   237022      3.76%     67.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   210527      3.34%     71.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   291489      4.63%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   369804      5.87%     81.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   205895      3.27%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    61235      0.97%     85.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   103581      1.64%     87.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   787879     12.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6300710                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          720                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          720                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage            45                       # number of prefetches that crossed the page
system.cpu.idleCycles                           43853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  814                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2225334                       # Number of branches executed
system.cpu.iew.exec_nop                          6097                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.815360                       # Inst execution rate
system.cpu.iew.exec_refs                      3663232                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1813300                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5374                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1717511                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12185                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               295                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1815234                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11397738                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1849932                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1112                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11517666                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                101394                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1443                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                101250                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           108830                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       133233                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6621                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        17961                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            133                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          698                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            116                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11020262                       # num instructions consuming a value
system.cpu.iew.wb_count                      11379643                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.514353                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5668308                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.793605                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11383174                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13104385                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7580412                       # number of integer regfile writes
system.cpu.ipc                               1.576153                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.576153                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8328      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7708966     66.93%     67.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60466      0.52%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18933      0.16%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18930      0.16%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                16666      0.14%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22722      0.20%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1850200     16.06%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1813570     15.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11518784                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      276271                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.023984                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   60753     21.99%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  73788     26.71%     48.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                141726     51.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11571726                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29192213                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11180584                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11244503                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11379456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11518784                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12185                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           52857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               168                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             43                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        19879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6300710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.828172                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.197649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2911153     46.20%     46.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              633631     10.06%     56.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              699071     11.10%     67.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              586805      9.31%     76.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              515164      8.18%     84.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              394425      6.26%     91.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              326394      5.18%     96.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              137085      2.18%     98.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               96982      1.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6300710                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.815536                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 215001                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             422498                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       199059                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            200127                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             81536                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            42553                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1717511                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1815234                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7855912                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  48481                       # number of misc regfile writes
system.cpu.numCycles                          6344563                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   80756                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12114552                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    104                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1348110                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18395551                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11401569                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12158940                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2120081                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1033507                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1443                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1070756                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    44361                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12984902                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1679564                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              36836                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    257366                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          12188                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           242100                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17013190                       # The number of ROB reads
system.cpu.rob.rob_writes                    22791164                       # The number of ROB writes
system.cpu.timesIdled                             374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   241453                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   99973                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        78296                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6242                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32391                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6242                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            19                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        77285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  77285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2472512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2472512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38652                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38652    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38652                       # Request fanout histogram
system.membus.reqLayer0.occupancy            44496500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          198062250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37016                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           78                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1313                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32394                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32394                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           536                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6940                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           19                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           19                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       117035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                118185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4886400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4925696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            39889                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000025                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  39888    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39889                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           76242499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59010999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            804000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher            4                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1237                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                1225                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher            4                       # number of overall hits
system.l2.overall_hits::total                    1237                       # number of overall hits
system.l2.demand_misses::.cpu.inst                524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38109                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38633                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               524                       # number of overall misses
system.l2.overall_misses::.cpu.data             38109                       # number of overall misses
system.l2.overall_misses::total                 38633                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3471665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3513261000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41596000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3471665000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3513261000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              532                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39334                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39870                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             532                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39334                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39870                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968974                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968974                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79381.679389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91098.296990                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90939.378252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79381.679389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91098.296990                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90939.378252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38633                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36356000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3090575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3126931000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36356000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3090575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3126931000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968974                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69381.679389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81098.296990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80939.378252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69381.679389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81098.296990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80939.378252                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           78                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               78                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           78                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           78                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           32391                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32391                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2905670000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2905670000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89706.091198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89706.091198                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        32391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2581760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2581760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79706.091198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79706.091198                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher            4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41596000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41596000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          532                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            536                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79381.679389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79381.679389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69381.679389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69381.679389                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    565995000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    565995000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6940                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6940                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.823919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98984.784890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98984.784890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    508815000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    508815000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.823919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.823919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88984.784890                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88984.784890                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              19                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       363000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       363000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19105.263158                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19105.263158                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19543.867256                       # Cycle average of tags in use
system.l2.tags.total_refs                       78276                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38649                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.025305                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.544596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       520.664614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     19007.658047                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.145017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.149108                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         38649                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10838                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        26611                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.294868                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    665009                       # Number of tag accesses
system.l2.tags.data_accesses                   665009                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2438976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2472512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33536                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38633                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10571573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         768839835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             779411408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10571573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10571573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10571573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        768839835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            779411408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000657250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38633                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38633                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    768628250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  193165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1492997000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19895.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38645.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35470                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    781.994937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   644.186976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.563030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          150      4.75%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          240      7.59%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          181      5.73%     18.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          161      5.09%     23.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          211      6.68%     29.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          109      3.45%     33.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          150      4.75%     38.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          115      3.64%     41.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1843     58.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3160                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2472512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2472512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       779.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    779.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3171907000                       # Total gap between requests
system.mem_ctrls.avgGap                      82103.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2438976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 10571572.947037164122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 768839834.806563496590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14804250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1478192750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28252.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38788.55                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    91.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11388300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6053025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138501720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     250158480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        929540040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        435385440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1771027005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.281881                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1122972250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    105820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1943488750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11195520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5939175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           137337900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     250158480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        869385090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        486042240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1760058405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.824243                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1254990500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    105820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1811470500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1486664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1486664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1486664                       # number of overall hits
system.cpu.icache.overall_hits::total         1486664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          714                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            714                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          714                       # number of overall misses
system.cpu.icache.overall_misses::total           714                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53699000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53699000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53699000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53699000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1487378                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1487378                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1487378                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1487378                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000480                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000480                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000480                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000480                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75208.683473                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75208.683473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75208.683473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75208.683473                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks           78                       # number of writebacks
system.cpu.icache.writebacks::total                78                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          182                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          532                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          532                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          532                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          536                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42486500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher        56495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42542995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000360                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79861.842105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79861.842105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79861.842105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 14123.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79371.259328                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1486664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1486664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          714                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           714                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53699000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53699000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1487378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1487378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000480                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000480                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75208.683473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75208.683473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          532                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          532                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42486500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42486500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79861.842105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79861.842105                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher        56495                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total        56495                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 14123.750000                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 14123.750000                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.204331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1487200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2774.626866                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.890371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     2.313960                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.442276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.002260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444535                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.001953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2975292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2975292                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3302133                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3302133                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3308233                       # number of overall hits
system.cpu.dcache.overall_hits::total         3308233                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        92117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          92117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        92868                       # number of overall misses
system.cpu.dcache.overall_misses::total         92868                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8375479000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8375479000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8375479000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8375479000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3394250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3394250                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3401101                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3401101                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027139                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027139                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027305                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027305                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90922.185916                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90922.185916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 90186.921222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90186.921222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37016                       # number of writebacks
system.cpu.dcache.writebacks::total             37016                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52769                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52769                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39352                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39352                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3560549500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3560549500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3560905000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3560905000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011593                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011593                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011570                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90488.703365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90488.703365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90488.539337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90488.539337                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38329                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1580719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1580719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2516890000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2516890000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1609094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1609094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 88700.969163                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88700.969163                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    984472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    984472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92918.593676                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92918.593676                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1721414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1721414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        63729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        63729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5858178500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5858178500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91923.276687                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91923.276687                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        34989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        34989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2575679500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2575679500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89620.024356                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89620.024356                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6100                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6100                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          751                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          751                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6851                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6851                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.109619                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.109619                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       355500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       355500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000584                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000584                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       410500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       410500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31576.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31576.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       397500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       397500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30576.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30576.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        12149                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12149                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       172500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.006487                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3371855                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.682286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.006487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          861                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6890097                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6890097                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3172281000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3172281000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
