

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 201217, -- Miss = 138489, rate = 0.6883, -- PendHits = 139, rate = 0.0007-- ResFail = 405, rate = 0.0020
Error Per = 50 || Flushes = 2769 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 200298, -- Miss = 138487, rate = 0.6914, -- PendHits = 98, rate = 0.0005-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2769 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 204358, -- Miss = 146323, rate = 0.7160, -- PendHits = 97, rate = 0.0005-- ResFail = 741, rate = 0.0036
Error Per = 50 || Flushes = 2926 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 198808, -- Miss = 137839, rate = 0.6933, -- PendHits = 84, rate = 0.0004-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2756 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 210812, -- Miss = 160129, rate = 0.7596, -- PendHits = 207, rate = 0.0010-- ResFail = 6416, rate = 0.0304
Error Per = 50 || Flushes = 3202 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 202346, -- Miss = 137925, rate = 0.6816, -- PendHits = 177, rate = 0.0009-- ResFail = 3361, rate = 0.0166
Error Per = 50 || Flushes = 2758 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 216519, -- Miss = 169715, rate = 0.7838, -- PendHits = 270, rate = 0.0012-- ResFail = 119666, rate = 0.5527
Error Per = 50 || Flushes = 3394 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 203161, -- Miss = 138269, rate = 0.6806, -- PendHits = 191, rate = 0.0009-- ResFail = 2024, rate = 0.0100
Error Per = 50 || Flushes = 2765 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 212677, -- Miss = 159131, rate = 0.7482, -- PendHits = 177, rate = 0.0008-- ResFail = 364, rate = 0.0017
Error Per = 50 || Flushes = 3182 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 202446, -- Miss = 139172, rate = 0.6875, -- PendHits = 123, rate = 0.0006-- ResFail = 372, rate = 0.0018
Error Per = 50 || Flushes = 2783 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 206179, -- Miss = 145062, rate = 0.7036, -- PendHits = 104, rate = 0.0005-- ResFail = 76, rate = 0.0004
Error Per = 50 || Flushes = 2901 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 200533, -- Miss = 138736, rate = 0.6918, -- PendHits = 86, rate = 0.0004-- ResFail = 1703, rate = 0.0085
Error Per = 50 || Flushes = 2774 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 202283, -- Miss = 137994, rate = 0.6822, -- PendHits = 144, rate = 0.0007-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2759 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 201084, -- Miss = 136714, rate = 0.6799, -- PendHits = 152, rate = 0.0008-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2734 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 201168, -- Miss = 133934, rate = 0.6658, -- PendHits = 107, rate = 0.0005-- ResFail = 1234, rate = 0.0061
Error Per = 50 || Flushes = 2678 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 199766, -- Miss = 133963, rate = 0.6706, -- PendHits = 121, rate = 0.0006-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2679 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 199818, -- Miss = 133252, rate = 0.6669, -- PendHits = 133, rate = 0.0007-- ResFail = 69, rate = 0.0003
Error Per = 50 || Flushes = 2665 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 199406, -- Miss = 133532, rate = 0.6696, -- PendHits = 91, rate = 0.0005-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2670 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 199533, -- Miss = 133093, rate = 0.6670, -- PendHits = 102, rate = 0.0005-- ResFail = 756, rate = 0.0038
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 198126, -- Miss = 134528, rate = 0.6790, -- PendHits = 112, rate = 0.0006-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2690 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 200643, -- Miss = 133641, rate = 0.6661, -- PendHits = 224, rate = 0.0011-- ResFail = 5022, rate = 0.0250
Error Per = 50 || Flushes = 2672 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 200778, -- Miss = 135633, rate = 0.6755, -- PendHits = 183, rate = 0.0009-- ResFail = 873, rate = 0.0043
Error Per = 50 || Flushes = 2712 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 202379, -- Miss = 134623, rate = 0.6652, -- PendHits = 188, rate = 0.0009-- ResFail = 560, rate = 0.0028
Error Per = 50 || Flushes = 2692 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 199322, -- Miss = 137720, rate = 0.6909, -- PendHits = 151, rate = 0.0008-- ResFail = 161, rate = 0.0008
Error Per = 50 || Flushes = 2754 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a7/spmv_base_L2_50__scPkustk11
Extracting PTX file and ptxas options    1: spmv_base_L2_50__scPkustk11.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a7/spmv_base_L2_50__scPkustk11
self exe links to: /home/pars/Documents/expSetups/a7/spmv_base_L2_50__scPkustk11
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a7/spmv_base_L2_50__scPkustk11
Running md5sum using "md5sum /home/pars/Documents/expSetups/a7/spmv_base_L2_50__scPkustk11 "
self exe links to: /home/pars/Documents/expSetups/a7/spmv_base_L2_50__scPkustk11
Extracting specific PTX file named spmv_base_L2_50__scPkustk11.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55c51ba7b37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_50__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_50__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_50__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/sc-pkustk11.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 87804 |E| 2565054
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (343 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfa3f6b5c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfa3f6b50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfa3f6b48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfa3f6b40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfa3f6b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfa3f6b30..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c51ba7b37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 983960
gpu_sim_insn = 22615424
gpu_ipc =      22.9841
gpu_tot_sim_cycle = 983960
gpu_tot_sim_insn = 22615424
gpu_tot_ipc =      22.9841
gpu_tot_issued_cta = 343
gpu_occupancy = 79.4737% 
gpu_tot_occupancy = 79.4737% 
max_total_param_size = 0
gpu_stall_dramfull = 3908196
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9368
partiton_level_parallism_total  =       4.9368
partiton_level_parallism_util =       6.4037
partiton_level_parallism_util_total  =       6.4037
L2_BW  =     215.6395 GB/Sec
L2_BW_total  =     215.6395 GB/Sec
gpu_total_sim_rate=2923

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 185578, Miss = 152101, Miss_rate = 0.820, Pending_hits = 1385, Reservation_fails = 1220188
	L1D_cache_core[1]: Access = 184481, Miss = 148977, Miss_rate = 0.808, Pending_hits = 1402, Reservation_fails = 948801
	L1D_cache_core[2]: Access = 180132, Miss = 146187, Miss_rate = 0.812, Pending_hits = 1457, Reservation_fails = 951019
	L1D_cache_core[3]: Access = 169393, Miss = 137861, Miss_rate = 0.814, Pending_hits = 1374, Reservation_fails = 809936
	L1D_cache_core[4]: Access = 194047, Miss = 155884, Miss_rate = 0.803, Pending_hits = 1704, Reservation_fails = 1292118
	L1D_cache_core[5]: Access = 185800, Miss = 162483, Miss_rate = 0.875, Pending_hits = 1590, Reservation_fails = 822183
	L1D_cache_core[6]: Access = 197492, Miss = 171047, Miss_rate = 0.866, Pending_hits = 1696, Reservation_fails = 792618
	L1D_cache_core[7]: Access = 191637, Miss = 172072, Miss_rate = 0.898, Pending_hits = 1782, Reservation_fails = 633522
	L1D_cache_core[8]: Access = 181748, Miss = 149675, Miss_rate = 0.824, Pending_hits = 1724, Reservation_fails = 987332
	L1D_cache_core[9]: Access = 201915, Miss = 162339, Miss_rate = 0.804, Pending_hits = 1605, Reservation_fails = 1189771
	L1D_cache_core[10]: Access = 192003, Miss = 158656, Miss_rate = 0.826, Pending_hits = 1407, Reservation_fails = 913912
	L1D_cache_core[11]: Access = 217358, Miss = 182409, Miss_rate = 0.839, Pending_hits = 1786, Reservation_fails = 1198908
	L1D_cache_core[12]: Access = 201241, Miss = 179067, Miss_rate = 0.890, Pending_hits = 1647, Reservation_fails = 1091929
	L1D_cache_core[13]: Access = 187370, Miss = 159545, Miss_rate = 0.851, Pending_hits = 1400, Reservation_fails = 1085102
	L1D_cache_core[14]: Access = 204653, Miss = 169151, Miss_rate = 0.827, Pending_hits = 1658, Reservation_fails = 1361298
	L1D_cache_core[15]: Access = 175476, Miss = 143447, Miss_rate = 0.817, Pending_hits = 1240, Reservation_fails = 1025469
	L1D_cache_core[16]: Access = 198927, Miss = 169113, Miss_rate = 0.850, Pending_hits = 1947, Reservation_fails = 837386
	L1D_cache_core[17]: Access = 184565, Miss = 155530, Miss_rate = 0.843, Pending_hits = 1461, Reservation_fails = 882380
	L1D_cache_core[18]: Access = 193003, Miss = 161253, Miss_rate = 0.835, Pending_hits = 1732, Reservation_fails = 621145
	L1D_cache_core[19]: Access = 176802, Miss = 135460, Miss_rate = 0.766, Pending_hits = 1470, Reservation_fails = 637539
	L1D_cache_core[20]: Access = 198978, Miss = 162761, Miss_rate = 0.818, Pending_hits = 1792, Reservation_fails = 1166482
	L1D_cache_core[21]: Access = 207455, Miss = 166469, Miss_rate = 0.802, Pending_hits = 1865, Reservation_fails = 964785
	L1D_cache_core[22]: Access = 190621, Miss = 166698, Miss_rate = 0.874, Pending_hits = 1532, Reservation_fails = 1000994
	L1D_cache_core[23]: Access = 194179, Miss = 172148, Miss_rate = 0.887, Pending_hits = 1628, Reservation_fails = 1027948
	L1D_cache_core[24]: Access = 220808, Miss = 188883, Miss_rate = 0.855, Pending_hits = 1976, Reservation_fails = 1385645
	L1D_cache_core[25]: Access = 209323, Miss = 177357, Miss_rate = 0.847, Pending_hits = 1760, Reservation_fails = 1028810
	L1D_cache_core[26]: Access = 206838, Miss = 168826, Miss_rate = 0.816, Pending_hits = 1691, Reservation_fails = 1129872
	L1D_cache_core[27]: Access = 192074, Miss = 158856, Miss_rate = 0.827, Pending_hits = 1531, Reservation_fails = 1171393
	L1D_cache_core[28]: Access = 177281, Miss = 152423, Miss_rate = 0.860, Pending_hits = 1460, Reservation_fails = 747532
	L1D_cache_core[29]: Access = 203841, Miss = 170937, Miss_rate = 0.839, Pending_hits = 1799, Reservation_fails = 650298
	L1D_total_cache_accesses = 5805019
	L1D_total_cache_misses = 4857615
	L1D_total_cache_miss_rate = 0.8368
	L1D_total_cache_pending_hits = 48501
	L1D_total_cache_reservation_fails = 29576315
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.168
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 898903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4137508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29576219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 709131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 48501
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5794043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1179306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 28396913
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 96
ctas_completed 343, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1084, 1316, 939, 910, 997, 1055, 1258, 1258, 1090, 1090, 1090, 1090, 1148, 887, 1032, 800, 1142, 968, 997, 1055, 1345, 1229, 1055, 1345, 1113, 1084, 1026, 1258, 1084, 1084, 1287, 997, 
gpgpu_n_tot_thrd_icount = 34406784
gpgpu_n_tot_w_icount = 1075212
gpgpu_n_stall_shd_mem = 12080606
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4846639
gpgpu_n_mem_write_global = 10976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7958574
gpgpu_n_store_insn = 87804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 526848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11779342
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 301264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10124274	W0_Idle:907905	W0_Scoreboard:103523209	W1:0	W2:34481	W3:0	W4:36685	W5:1404	W6:84677	W7:5124	W8:40560	W9:6360	W10:35059	W11:3984	W12:55237	W13:0	W14:40176	W15:0	W16:33357	W17:0	W18:39865	W19:16	W20:47156	W21:1856	W22:37369	W23:6841	W24:41435	W25:8480	W26:59178	W27:5420	W28:34618	W29:567	W30:26275	W31:2925	W32:386107
single_issue_nums: WS0:268049	WS1:267237	WS2:267672	WS3:272254	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38773112 {8:4846639,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 439040 {40:10976,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193865560 {40:4846639,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87808 {8:10976,}
maxmflatency = 9257 
max_icnt2mem_latency = 6027 
maxmrqlatency = 5204 
max_icnt2sh_latency = 264 
averagemflatency = 1218 
avg_icnt2mem_latency = 474 
avg_mrq_latency = 167 
avg_icnt2sh_latency = 5 
mrq_lat_table:463695 	19886 	43260 	89302 	180541 	314733 	546996 	874785 	733140 	90945 	6110 	3167 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	590963 	1107546 	1011598 	1340814 	625124 	181543 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1755639 	566199 	477436 	575812 	801523 	457814 	215335 	7857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3941129 	423642 	222099 	142221 	82741 	35352 	10409 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	179 	175 	348 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        63        62        64        64        13        10        11         9        11        10 
dram[1]:        64        64        64        64        64        64        46        40        64        64         8         9        12         9        10        12 
dram[2]:        64        64        55        53        49        46        42        64        64        64        10        11        10        11        10        11 
dram[3]:        64        64        54        63        64        64        40        64        64        64        11         8        12        11        13        10 
dram[4]:        64        64        62        64        64        64        60        64        64        64        14        12        12        10        12        14 
dram[5]:        64        64        64        64        64        63        60        63        64        64        12         9        10        12        10        12 
dram[6]:        64        64        53        62        48        42        41        40        64        64        10         9         9         9        10        10 
dram[7]:        64        64        53        54        45        44        57        64        64        64        10        10        10        10        10        11 
dram[8]:        64        64        63        64        63        64        61        64        64        64         9        11        10        15        16        15 
dram[9]:        64        64        64        64        64        57        47        64        64        64        10         8        11        15        17        11 
dram[10]:        64        64        51        50        45        62        64        64        64        64        10        10        13        11         9         8 
dram[11]:        64        64        53        54        64        61        41        41        64        64         9        10        10         8        12        10 
maximum service time to same row:
dram[0]:      6708      6744      6725      6746      6750      6727      6884      6833      7067      7260      6858      6899      7342      6818      6800      6649 
dram[1]:      6757      6809      6763      6764      6861      6827      6799      6793      7055      7232      6828      6810      6809      6802      6720      6785 
dram[2]:      6734      6759      6742      6740      6782      6790      6895      7169      7161      7298      6869      6930      6811      6819      6700      6784 
dram[3]:      6689      6747      6700      6856      6910      6909      6791      7065      7099      7332      6876      6886      6791      6792      6646      6646 
dram[4]:      6764      6694      6701      6686      6769      6752      6789      6861      7101      7169      6937      6856      6841      6768      6768      6657 
dram[5]:      6738      6743      6717     12373      8330      6828      6892      6984      7048      7213      6851      6892      6760      6799      6746      6717 
dram[6]:      6740     13170      6695      6849      6775      6750      6777      6778      7118      7303      6873      6961      6894      6744      6842      6748 
dram[7]:      6717      6717      6681      6680      6727      6721      6983      7086      7021      7262      6896      6910      6715      6731      6751      6732 
dram[8]:      6777      6687      6656      6643      6727      6784      6827      6871      7067      7174      6867      6872      6706      6701      6709      6866 
dram[9]:      6777      6762      6722      6749      6822      6746      6785      6980      7088      7166      6846      6929      6732      6737      6734      6778 
dram[10]:      6774      6961      6693      6695      6747      6954      7056      7092      7151      7215      6892      6885      6734      6846      6727      6707 
dram[11]:      6711      6783      6681      6679      6933      6901      6804      6801      7005      7324     10151      6855      6815      6933      6782      6678 
average row accesses per activate:
dram[0]:  1.506505  1.511630  1.510393  1.492938  1.477513  1.458355  1.442758  1.460725  1.448973  1.441543  1.431624  1.433423  1.408779  1.460734  1.441927  1.467506 
dram[1]:  1.529598  1.490726  1.537628  1.500257  1.478713  1.471011  1.497271  1.463821  1.468965  1.462446  1.467713  1.444387  1.446904  1.455606  1.466071  1.464462 
dram[2]:  1.556069  1.521631  1.521002  1.508856  1.501607  1.484733  1.491034  1.471936  1.502258  1.461206  1.488146  1.447876  1.487722  1.446571  1.514643  1.439249 
dram[3]:  1.590544  1.512912  1.565351  1.486293  1.566235  1.500505  1.558416  1.484434  1.565166  1.445063  1.561573  1.439447  1.527443  1.445825  1.554889  1.448395 
dram[4]:  1.624060  1.496693  1.616624  1.479405  1.609350  1.510751  1.598152  1.469324  1.600867  1.450733  1.575265  1.424941  1.556286  1.423881  1.545777  1.423692 
dram[5]:  1.553541  1.496935  1.554153  1.512003  1.572911  1.533735  1.535187  1.455143  1.529458  1.463878  1.509004  1.432214  1.496232  1.440343  1.514299  1.441265 
dram[6]:  1.507612  1.479245  1.527539  1.519128  1.523726  1.493061  1.491116  1.456010  1.475004  1.459137  1.439074  1.447590  1.456012  1.445540  1.456702  1.428667 
dram[7]:  1.505744  1.484050  1.496286  1.485938  1.504529  1.490755  1.460703  1.453814  1.453568  1.441851  1.437586  1.441318  1.432970  1.421152  1.444953  1.447203 
dram[8]:  1.489128  1.478294  1.504243  1.491632  1.485797  1.467289  1.441457  1.442465  1.453351  1.441111  1.428977  1.407264  1.422084  1.414256  1.442483  1.442638 
dram[9]:  1.491004  1.491266  1.494620  1.504955  1.483029  1.477966  1.420992  1.445620  1.450510  1.426276  1.417628  1.420059  1.430540  1.416608  1.439783  1.438772 
dram[10]:  1.480253  1.482614  1.515954  1.500601  1.458282  1.491574  1.416652  1.437287  1.432461  1.425578  1.425095  1.421770  1.434329  1.409857  1.448228  1.448632 
dram[11]:  1.493026  1.497295  1.506592  1.508296  1.466632  1.472884  1.439448  1.459486  1.438633  1.426711  1.422779  1.423782  1.408584  1.430866  1.446482  1.460031 
average row locality = 3366638/2277145 = 1.478447
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18279     18051     17642     17426     17067     16933     16619     16832     16771     16658     16545     16456     16237     16756     16657     17123 
dram[1]:     18821     17907     18291     17513     17489     17186     17264     16856     17287     16968     17202     16711     17057     17212     17549     17168 
dram[2]:     19494     18274     18379     17704     18206     17587     17611     16820     17948     17222     17886     16871     18355     17083     18293     16852 
dram[3]:     20572     18204     19781     17659     19587     17810     19232     16911     19803     17130     19573     16768     19395     17332     19955     17133 
dram[4]:     21355     18085     20659     17475     20743     17971     20223     16796     20682     17012     20351     16932     20349     17301     20481     17074 
dram[5]:     19947     18302     19442     17809     19540     18329     18920     16821     19514     17317     19015     17018     19060     17285     19523     17259 
dram[6]:     18404     18087     18261     17972     18223     17735     17691     16699     17988     17471     17535     17027     17690     16999     18101     17018 
dram[7]:     18333     18128     17510     17631     17590     17399     16786     16606     17304     16977     16763     16746     16940     16607     17046     16773 
dram[8]:     17858     17691     17534     17454     17350     16962     16176     16420     17034     16854     16604     16348     16470     16327     16574     16847 
dram[9]:     17885     17912     17208     17449     16981     16753     15976     16523     16784     16503     16097     16392     16299     16068     16422     16809 
dram[10]:     17787     17977     17278     17466     16693     17155     16098     16429     16511     16454     16158     16272     16367     16302     16530     16975 
dram[11]:     17860     17977     17355     17438     16730     17040     16247     16665     16410     16314     16136     16388     16045     16565     16552     17043 
total dram reads = 3364374
bank skew: 21355/15976 = 1.34
chip skew: 303489/268061 = 1.13
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        44        48        24        16         8        12        64        64 
dram[1]:        64        64        64        64        64        64        64        64        52        44        16         8         8         8        64        64 
dram[2]:        64        64        64        64        64        64        64        64        52        40        12        16         8         4        64        64 
dram[3]:        64        64        64        64        64        64        64        64        48        28        24        12         8         8        64        64 
dram[4]:        64        64        64        64        64        64        64        64        24        32        12         8         4         8        64        64 
dram[5]:        64        64        64        64        64        64        60        60        32        32        24         4         8         8        64        64 
dram[6]:        64        64        64        64        64        64        64        64        40        32        12         4         8         8        64        64 
dram[7]:        64        64        64        64        64        64        60        56        32        32        20        20         8         8        64        64 
dram[8]:        64        64        64        64        64        64        52        56        32        28        20        12         8         8        64        64 
dram[9]:        64        64        64        64        64        64        52        48        40        36        12        16         8         8        64        64 
dram[10]:        64        64        64        64        64        64        60        60        44        40        16        12        12        12        64        64 
dram[11]:        64        64        64        64        64        64        52        56        48        36        16        16        12        12        64        64 
total dram writes = 9056
bank skew: 64/4 = 16.00
chip skew: 792/728 = 1.09
average mf latency per bank:
dram[0]:       2054      1458      2109      1475      2033      1423      1918      1398      1832      1394      1864      1375      1918      1386      1989      1416
dram[1]:       1314      1365      1316      1403      1292      1361      1308      1360      1269      1340      1251      1322      1276      1336      1286      1353
dram[2]:       1674      2023      1709      2187      1652      1989      1578      1922      1590      1882      1586      1872      1601      1934      1667      1974
dram[3]:       2258      1721      2325      1749      2255      1639      2078      1643      2049      1621      2081      1611      2116      1607      2203      1646
dram[4]:       3491      2012      3489      2091      3543      1972      3882      1975      3828      1938      3691      1879      3542      1894      3411      1942
dram[5]:       1300      1431      1334      1488      1313      1410      1302      1418      1295      1409      1259      1362      1263      1367      1268      1388
dram[6]:       2087      1389      2269      1438      2062      1372      1931      1370      1993      1361      1956      1320      1961      1349      2022      1356
dram[7]:       1328      1305      1349      1297      1294      1266      1282      1283      1309      1269      1240      1222      1255      1243      1283      1273
dram[8]:       1850      1666      1883      1655      1810      1615      1727      1535      1717      1537      1701      1522      1739      1540      1806      1598
dram[9]:       2143      1593      2169      1610      2036      1549      1944      1470      1937      1472      1935      1429      1978      1499      2045      1518
dram[10]:       2380      1556      2536      1574      2307      1515      2142      1459      2129      1439      2143      1413      2157      1462      2276      1456
dram[11]:       1682      1853      1692      1944      1631      1803      1603      1707      1548      1691      1537      1667      1576      1723      1613      1756
maximum mf latency per bank:
dram[0]:       6836      5692      6132      4512      5948      4314      5755      3964      5868      4415      5620      3943      5804      4225      6050      6091
dram[1]:       5187      3881      4567      4186      4203      4064      4690      3956      4538      3743      4528      3946      4498      4015      4469      4777
dram[2]:       6904      7272      6963      7443      6916      7689      6621      7079      6372      7109      6585      7400      6511      7076      7007      6914
dram[3]:       7230      7343      9080      6422      7263      5579      7090      5697      7156      5896      7268      5405      6883      6118      7284      5624
dram[4]:       7206      6043      9257      5579      9064      5484      7822      6734      7516      5003      7100      5102      6956      5394      7697      5378
dram[5]:       4230      5010      5493      6090      5186      6692      4165      4861      4425      5326      4307      4990      4490      5004      5830      5347
dram[6]:       7494      4645      7226      5579      7156      4507      6863      4499      7253      4574      6991      4259      7434      4280      7569      4311
dram[7]:       3886      4204      4581      4230      3961      4132      3608      4046      3699      4143      3992      4035      4011      4111      4057      4737
dram[8]:       5563      7745      5646      5417      5665      5311      5258      5317      5570      5360      5408      5190      5599      5383      5784      5453
dram[9]:       6185      5192      6411      5268      6241      4995      6030      5273      6055      5221      6077      5427      6031      5199      6312      5598
dram[10]:       6861      4517      6794      4795      6675      4511      6547      4035      6617      4483      6762      4302      6797      4272      6889      4330
dram[11]:       4880      6309      4738      5433      4347      5437      4797      4997      4632      5255      4363      5332      4367      5350      5839      7232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1982560 n_act=186161 n_pre=186145 n_ref_event=4572360550251980812 n_req=272250 n_rd=272052 n_rd_L2_A=0 n_write=0 n_wr_bk=792 bw_util=0.4325
n_activity=2414427 dram_eff=0.452
bk0: 18279a 586288i bk1: 18051a 600865i bk2: 17642a 657752i bk3: 17426a 663210i bk4: 17067a 678007i bk5: 16933a 680868i bk6: 16619a 732933i bk7: 16832a 731782i bk8: 16771a 734116i bk9: 16658a 718716i bk10: 16545a 719508i bk11: 16456a 718408i bk12: 16237a 707706i bk13: 16756a 706940i bk14: 16657a 673036i bk15: 17123a 641753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316253
Row_Buffer_Locality_read = 0.316458
Row_Buffer_Locality_write = 0.035354
Bank_Level_Parallism = 12.449019
Bank_Level_Parallism_Col = 2.304384
Bank_Level_Parallism_Ready = 1.071482
write_to_read_ratio_blp_rw_average = 0.018352
GrpLevelPara = 2.005762 

BW Util details:
bwutil = 0.432514 
total_CMD = 2523333 
util_bw = 1091376 
Wasted_Col = 1248407 
Wasted_Row = 46998 
Idle = 136552 

BW Util Bottlenecks: 
RCDc_limit = 2405393 
RCDWRc_limit = 1250 
WTRc_limit = 15560 
RTWc_limit = 71048 
CCDLc_limit = 313716 
rwq = 0 
CCDLc_limit_alone = 307815 
WTRc_limit_alone = 14738 
RTWc_limit_alone = 65969 

Commands details: 
total_CMD = 2523333 
n_nop = 1982560 
Read = 272052 
Write = 0 
L2_Alloc = 0 
L2_WB = 792 
n_act = 186161 
n_pre = 186145 
n_ref = 4572360550251980812 
n_req = 272250 
total_req = 272844 

Dual Bus Interface Util: 
issued_total_row = 372306 
issued_total_col = 272844 
Row_Bus_Util =  0.147545 
CoL_Bus_Util = 0.108128 
Either_Row_CoL_Bus_Util = 0.214309 
Issued_on_Two_Bus_Simul_Util = 0.041365 
issued_two_Eff = 0.193014 
queue_avg = 44.578903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.5789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1974639 n_act=188549 n_pre=188533 n_ref_event=729644927842268448 n_req=278675 n_rd=278481 n_rd_L2_A=0 n_write=0 n_wr_bk=776 bw_util=0.4427
n_activity=2426864 dram_eff=0.4603
bk0: 18821a 543719i bk1: 17907a 591929i bk2: 18291a 587393i bk3: 17513a 634966i bk4: 17489a 627982i bk5: 17186a 637556i bk6: 17264a 695207i bk7: 16856a 694981i bk8: 17287a 672746i bk9: 16968a 678071i bk10: 17202a 671144i bk11: 16711a 671314i bk12: 17057a 650558i bk13: 17212a 633774i bk14: 17549a 603121i bk15: 17168a 603337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.323445
Row_Buffer_Locality_read = 0.323638
Row_Buffer_Locality_write = 0.046392
Bank_Level_Parallism = 12.687251
Bank_Level_Parallism_Col = 0.926387
Bank_Level_Parallism_Ready = 1.078338
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.442680 
total_CMD = 2523333 
util_bw = 1117028 
Wasted_Col = 1242349 
Wasted_Row = 42440 
Idle = 121516 

BW Util Bottlenecks: 
RCDc_limit = 2404485 
RCDWRc_limit = 1250 
WTRc_limit = 16094 
RTWc_limit = 69123 
CCDLc_limit = 322959 
rwq = 0 
CCDLc_limit_alone = 317060 
WTRc_limit_alone = 15335 
RTWc_limit_alone = 63983 

Commands details: 
total_CMD = 2523333 
n_nop = 1974639 
Read = 278481 
Write = 0 
L2_Alloc = 0 
L2_WB = 776 
n_act = 188549 
n_pre = 188533 
n_ref = 729644927842268448 
n_req = 278675 
total_req = 279257 

Dual Bus Interface Util: 
issued_total_row = 377082 
issued_total_col = 279257 
Row_Bus_Util =  0.149438 
CoL_Bus_Util = 0.110670 
Either_Row_CoL_Bus_Util = 0.217448 
Issued_on_Two_Bus_Simul_Util = 0.042660 
issued_two_Eff = 0.196184 
queue_avg = 46.273926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.2739
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1965513 n_act=191039 n_pre=191023 n_ref_event=729644927842268448 n_req=284778 n_rd=284585 n_rd_L2_A=0 n_write=0 n_wr_bk=772 bw_util=0.4523
n_activity=2434921 dram_eff=0.4688
bk0: 19494a 491441i bk1: 18274a 550476i bk2: 18379a 566114i bk3: 17704a 592828i bk4: 18206a 580197i bk5: 17587a 593039i bk6: 17611a 648357i bk7: 16820a 686470i bk8: 17948a 641287i bk9: 17222a 641712i bk10: 17886a 610185i bk11: 16871a 647924i bk12: 18355a 559142i bk13: 17083a 610942i bk14: 18293a 540897i bk15: 16852a 608163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.329200
Row_Buffer_Locality_read = 0.329399
Row_Buffer_Locality_write = 0.036269
Bank_Level_Parallism = 12.886295
Bank_Level_Parallism_Col = 0.926387
Bank_Level_Parallism_Ready = 1.080576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.452349 
total_CMD = 2523333 
util_bw = 1141428 
Wasted_Col = 1236696 
Wasted_Row = 35604 
Idle = 109605 

BW Util Bottlenecks: 
RCDc_limit = 2406656 
RCDWRc_limit = 1166 
WTRc_limit = 15374 
RTWc_limit = 100527 
CCDLc_limit = 335261 
rwq = 0 
CCDLc_limit_alone = 327344 
WTRc_limit_alone = 14658 
RTWc_limit_alone = 93326 

Commands details: 
total_CMD = 2523333 
n_nop = 1965513 
Read = 284585 
Write = 0 
L2_Alloc = 0 
L2_WB = 772 
n_act = 191039 
n_pre = 191023 
n_ref = 729644927842268448 
n_req = 284778 
total_req = 285357 

Dual Bus Interface Util: 
issued_total_row = 382062 
issued_total_col = 285357 
Row_Bus_Util =  0.151412 
CoL_Bus_Util = 0.113087 
Either_Row_CoL_Bus_Util = 0.221065 
Issued_on_Two_Bus_Simul_Util = 0.043434 
issued_two_Eff = 0.196477 
queue_avg = 48.413815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4138
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1948555 n_act=195766 n_pre=195750 n_ref_event=7809069458097652490 n_req=297037 n_rd=296845 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.4718
n_activity=2455259 dram_eff=0.4849
bk0: 20572a 390735i bk1: 18204a 475030i bk2: 19781a 432490i bk3: 17659a 540198i bk4: 19587a 463334i bk5: 17810a 539577i bk6: 19232a 520478i bk7: 16911a 630479i bk8: 19803a 464101i bk9: 17130a 575875i bk10: 19573a 486178i bk11: 16768a 599506i bk12: 19395a 452624i bk13: 17332a 534278i bk14: 19955a 398092i bk15: 17133a 521685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.340971
Row_Buffer_Locality_read = 0.341158
Row_Buffer_Locality_write = 0.052083
Bank_Level_Parallism = 13.387137
Bank_Level_Parallism_Col = 0.446439
Bank_Level_Parallism_Ready = 1.092296
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.471778 
total_CMD = 2523333 
util_bw = 1190452 
Wasted_Col = 1225222 
Wasted_Row = 23719 
Idle = 83940 

BW Util Bottlenecks: 
RCDc_limit = 2406164 
RCDWRc_limit = 1104 
WTRc_limit = 15519 
RTWc_limit = 128794 
CCDLc_limit = 355889 
rwq = 0 
CCDLc_limit_alone = 345440 
WTRc_limit_alone = 14728 
RTWc_limit_alone = 119136 

Commands details: 
total_CMD = 2523333 
n_nop = 1948555 
Read = 296845 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 195766 
n_pre = 195750 
n_ref = 7809069458097652490 
n_req = 297037 
total_req = 297613 

Dual Bus Interface Util: 
issued_total_row = 391516 
issued_total_col = 297613 
Row_Bus_Util =  0.155158 
CoL_Bus_Util = 0.117944 
Either_Row_CoL_Bus_Util = 0.227785 
Issued_on_Two_Bus_Simul_Util = 0.045317 
issued_two_Eff = 0.198948 
queue_avg = 53.925846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.9258
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1937263 n_act=198738 n_pre=198722 n_ref_event=7809069458097652490 n_req=303671 n_rd=303489 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.4822
n_activity=2462851 dram_eff=0.4941
bk0: 21355a 302936i bk1: 18085a 443612i bk2: 20659a 344690i bk3: 17475a 526023i bk4: 20743a 359034i bk5: 17971a 512170i bk6: 20223a 418480i bk7: 16796a 596661i bk8: 20682a 385586i bk9: 17012a 553354i bk10: 20351a 407792i bk11: 16932a 555853i bk12: 20349a 364835i bk13: 17301a 505858i bk14: 20481a 318805i bk15: 17074a 518543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.345581
Row_Buffer_Locality_read = 0.345759
Row_Buffer_Locality_write = 0.049451
Bank_Level_Parallism = 13.698333
Bank_Level_Parallism_Col = 0.446439
Bank_Level_Parallism_Ready = 1.092368
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.482246 
total_CMD = 2523333 
util_bw = 1216868 
Wasted_Col = 1219539 
Wasted_Row = 14177 
Idle = 72749 

BW Util Bottlenecks: 
RCDc_limit = 2412915 
RCDWRc_limit = 1033 
WTRc_limit = 14000 
RTWc_limit = 191306 
CCDLc_limit = 372528 
rwq = 0 
CCDLc_limit_alone = 357125 
WTRc_limit_alone = 13323 
RTWc_limit_alone = 176580 

Commands details: 
total_CMD = 2523333 
n_nop = 1937263 
Read = 303489 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 198738 
n_pre = 198722 
n_ref = 7809069458097652490 
n_req = 303671 
total_req = 304217 

Dual Bus Interface Util: 
issued_total_row = 397460 
issued_total_col = 304217 
Row_Bus_Util =  0.157514 
CoL_Bus_Util = 0.120562 
Either_Row_CoL_Bus_Util = 0.232260 
Issued_on_Two_Bus_Simul_Util = 0.045815 
issued_two_Eff = 0.197258 
queue_avg = 59.873421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.8734
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1949353 n_act=196422 n_pre=196406 n_ref_event=2323048663039436895 n_req=295286 n_rd=295101 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.469
n_activity=2456471 dram_eff=0.4817
bk0: 19947a 407968i bk1: 18302a 480577i bk2: 19442a 443491i bk3: 17809a 536543i bk4: 19540a 449641i bk5: 18329a 517692i bk6: 18920a 509287i bk7: 16821a 616250i bk8: 19514a 453607i bk9: 17317a 568857i bk10: 19015a 482642i bk11: 17018a 572212i bk12: 19060a 455181i bk13: 17285a 549254i bk14: 19523a 416618i bk15: 17259a 510201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.334841
Row_Buffer_Locality_read = 0.335031
Row_Buffer_Locality_write = 0.032432
Bank_Level_Parallism = 13.395543
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.086155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.468969 
total_CMD = 2523333 
util_bw = 1183364 
Wasted_Col = 1237929 
Wasted_Row = 20545 
Idle = 81495 

BW Util Bottlenecks: 
RCDc_limit = 2434909 
RCDWRc_limit = 1042 
WTRc_limit = 14469 
RTWc_limit = 141400 
CCDLc_limit = 354454 
rwq = 0 
CCDLc_limit_alone = 343329 
WTRc_limit_alone = 13831 
RTWc_limit_alone = 130913 

Commands details: 
total_CMD = 2523333 
n_nop = 1949353 
Read = 295101 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 196422 
n_pre = 196406 
n_ref = 2323048663039436895 
n_req = 295286 
total_req = 295841 

Dual Bus Interface Util: 
issued_total_row = 392828 
issued_total_col = 295841 
Row_Bus_Util =  0.155678 
CoL_Bus_Util = 0.117242 
Either_Row_CoL_Bus_Util = 0.227469 
Issued_on_Two_Bus_Simul_Util = 0.045451 
issued_two_Eff = 0.199814 
queue_avg = 53.041920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0419
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1966207 n_act=191889 n_pre=191873 n_ref_event=2323048663039436895 n_req=283087 n_rd=282901 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.4496
n_activity=2443049 dram_eff=0.4644
bk0: 18404a 532989i bk1: 18087a 532403i bk2: 18261a 560528i bk3: 17972a 574224i bk4: 18223a 571980i bk5: 17735a 591187i bk6: 17691a 643774i bk7: 16699a 685829i bk8: 17988a 582103i bk9: 17471a 613001i bk10: 17535a 586096i bk11: 17027a 646593i bk12: 17690a 593826i bk13: 16999a 627788i bk14: 18101a 525943i bk15: 17018a 590992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322191
Row_Buffer_Locality_read = 0.322385
Row_Buffer_Locality_write = 0.026882
Bank_Level_Parallism = 12.878695
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.077270
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449635 
total_CMD = 2523333 
util_bw = 1134580 
Wasted_Col = 1255334 
Wasted_Row = 33501 
Idle = 99918 

BW Util Bottlenecks: 
RCDc_limit = 2442402 
RCDWRc_limit = 1216 
WTRc_limit = 15580 
RTWc_limit = 71802 
CCDLc_limit = 330215 
rwq = 0 
CCDLc_limit_alone = 324075 
WTRc_limit_alone = 14835 
RTWc_limit_alone = 66407 

Commands details: 
total_CMD = 2523333 
n_nop = 1966207 
Read = 282901 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 191889 
n_pre = 191873 
n_ref = 2323048663039436895 
n_req = 283087 
total_req = 283645 

Dual Bus Interface Util: 
issued_total_row = 383762 
issued_total_col = 283645 
Row_Bus_Util =  0.152085 
CoL_Bus_Util = 0.112409 
Either_Row_CoL_Bus_Util = 0.220790 
Issued_on_Two_Bus_Simul_Util = 0.043704 
issued_two_Eff = 0.197946 
queue_avg = 47.575161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.5752
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1978013 n_act=188224 n_pre=188208 n_ref_event=2323048663039436895 n_req=275326 n_rd=275139 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.4373
n_activity=2430002 dram_eff=0.4541
bk0: 18333a 582762i bk1: 18128a 574701i bk2: 17510a 652892i bk3: 17631a 633603i bk4: 17590a 643156i bk5: 17399a 656398i bk6: 16786a 720906i bk7: 16606a 734443i bk8: 17304a 669336i bk9: 16977a 679959i bk10: 16763a 705734i bk11: 16746a 688095i bk12: 16940a 657300i bk13: 16607a 675036i bk14: 17046a 641063i bk15: 16773a 647211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316396
Row_Buffer_Locality_read = 0.316589
Row_Buffer_Locality_write = 0.032086
Bank_Level_Parallism = 12.515699
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.073893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.437337 
total_CMD = 2523333 
util_bw = 1103548 
Wasted_Col = 1256510 
Wasted_Row = 45131 
Idle = 118144 

BW Util Bottlenecks: 
RCDc_limit = 2426481 
RCDWRc_limit = 1208 
WTRc_limit = 15820 
RTWc_limit = 62307 
CCDLc_limit = 318964 
rwq = 0 
CCDLc_limit_alone = 313612 
WTRc_limit_alone = 15022 
RTWc_limit_alone = 57753 

Commands details: 
total_CMD = 2523333 
n_nop = 1978013 
Read = 275139 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 188224 
n_pre = 188208 
n_ref = 2323048663039436895 
n_req = 275326 
total_req = 275887 

Dual Bus Interface Util: 
issued_total_row = 376432 
issued_total_col = 275887 
Row_Bus_Util =  0.149180 
CoL_Bus_Util = 0.109334 
Either_Row_CoL_Bus_Util = 0.216111 
Issued_on_Two_Bus_Simul_Util = 0.042404 
issued_two_Eff = 0.196213 
queue_avg = 44.856773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.8568
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1985600 n_act=186240 n_pre=186224 n_ref_event=2323048663039436895 n_req=270685 n_rd=270503 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.43
n_activity=2419463 dram_eff=0.4484
bk0: 17858a 619937i bk1: 17691a 630345i bk2: 17534a 672031i bk3: 17454a 680238i bk4: 17350a 681857i bk5: 16962a 700291i bk6: 16176a 797958i bk7: 16420a 772778i bk8: 17034a 729033i bk9: 16854a 721466i bk10: 16604a 719512i bk11: 16348a 726356i bk12: 16470a 712504i bk13: 16327a 723232i bk14: 16574a 690538i bk15: 16847a 676324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.312005
Row_Buffer_Locality_read = 0.312200
Row_Buffer_Locality_write = 0.021978
Bank_Level_Parallism = 12.298406
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.068184
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.429957 
total_CMD = 2523333 
util_bw = 1084924 
Wasted_Col = 1258590 
Wasted_Row = 47723 
Idle = 132096 

BW Util Bottlenecks: 
RCDc_limit = 2421639 
RCDWRc_limit = 1209 
WTRc_limit = 15279 
RTWc_limit = 74450 
CCDLc_limit = 312121 
rwq = 0 
CCDLc_limit_alone = 306372 
WTRc_limit_alone = 14501 
RTWc_limit_alone = 69479 

Commands details: 
total_CMD = 2523333 
n_nop = 1985600 
Read = 270503 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 186240 
n_pre = 186224 
n_ref = 2323048663039436895 
n_req = 270685 
total_req = 271231 

Dual Bus Interface Util: 
issued_total_row = 372464 
issued_total_col = 271231 
Row_Bus_Util =  0.147608 
CoL_Bus_Util = 0.107489 
Either_Row_CoL_Bus_Util = 0.213104 
Issued_on_Two_Bus_Simul_Util = 0.041993 
issued_two_Eff = 0.197053 
queue_avg = 43.669754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.6698
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1987022 n_act=184572 n_pre=184556 n_ref_event=2323048663039436895 n_req=268244 n_rd=268061 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.4261
n_activity=2415835 dram_eff=0.4451
bk0: 17885a 623696i bk1: 17912a 618386i bk2: 17208a 705365i bk3: 17449a 683529i bk4: 16981a 714357i bk5: 16753a 742083i bk6: 15976a 793524i bk7: 16523a 759245i bk8: 16784a 735260i bk9: 16503a 751153i bk10: 16097a 762888i bk11: 16392a 743995i bk12: 16299a 741292i bk13: 16068a 746240i bk14: 16422a 705957i bk15: 16809a 676029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.311962
Row_Buffer_Locality_read = 0.312160
Row_Buffer_Locality_write = 0.021858
Bank_Level_Parallism = 12.223993
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.069286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.426092 
total_CMD = 2523333 
util_bw = 1075172 
Wasted_Col = 1257112 
Wasted_Row = 53120 
Idle = 137929 

BW Util Bottlenecks: 
RCDc_limit = 2409885 
RCDWRc_limit = 1225 
WTRc_limit = 15319 
RTWc_limit = 58363 
CCDLc_limit = 306535 
rwq = 0 
CCDLc_limit_alone = 301729 
WTRc_limit_alone = 14584 
RTWc_limit_alone = 54292 

Commands details: 
total_CMD = 2523333 
n_nop = 1987022 
Read = 268061 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 184572 
n_pre = 184556 
n_ref = 2323048663039436895 
n_req = 268244 
total_req = 268793 

Dual Bus Interface Util: 
issued_total_row = 369128 
issued_total_col = 268793 
Row_Bus_Util =  0.146286 
CoL_Bus_Util = 0.106523 
Either_Row_CoL_Bus_Util = 0.212541 
Issued_on_Two_Bus_Simul_Util = 0.040268 
issued_two_Eff = 0.189461 
queue_avg = 43.329990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.33
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1987410 n_act=185019 n_pre=185003 n_ref_event=2323048663039436895 n_req=268644 n_rd=268452 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.4268
n_activity=2417814 dram_eff=0.4454
bk0: 17787a 609896i bk1: 17977a 602612i bk2: 17278a 690753i bk3: 17466a 664709i bk4: 16693a 710639i bk5: 17155a 698893i bk6: 16098a 768879i bk7: 16429a 752955i bk8: 16511a 737295i bk9: 16454a 747267i bk10: 16158a 749331i bk11: 16272a 742604i bk12: 16367a 725963i bk13: 16302a 704980i bk14: 16530a 687117i bk15: 16975a 654278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.311323
Row_Buffer_Locality_read = 0.311508
Row_Buffer_Locality_write = 0.052083
Bank_Level_Parallism = 12.320117
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.069926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.426769 
total_CMD = 2523333 
util_bw = 1076880 
Wasted_Col = 1257536 
Wasted_Row = 53046 
Idle = 135871 

BW Util Bottlenecks: 
RCDc_limit = 2413839 
RCDWRc_limit = 1261 
WTRc_limit = 15379 
RTWc_limit = 53870 
CCDLc_limit = 309200 
rwq = 0 
CCDLc_limit_alone = 304729 
WTRc_limit_alone = 14771 
RTWc_limit_alone = 50007 

Commands details: 
total_CMD = 2523333 
n_nop = 1987410 
Read = 268452 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 185019 
n_pre = 185003 
n_ref = 2323048663039436895 
n_req = 268644 
total_req = 269220 

Dual Bus Interface Util: 
issued_total_row = 370022 
issued_total_col = 269220 
Row_Bus_Util =  0.146640 
CoL_Bus_Util = 0.106692 
Either_Row_CoL_Bus_Util = 0.212387 
Issued_on_Two_Bus_Simul_Util = 0.040945 
issued_two_Eff = 0.192787 
queue_avg = 43.875160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.8752
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2523333 n_nop=1989047 n_act=184647 n_pre=184631 n_ref_event=2323048663039436895 n_req=268955 n_rd=268765 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.4273
n_activity=2406701 dram_eff=0.448
bk0: 17860a 626359i bk1: 17977a 611482i bk2: 17355a 700110i bk3: 17438a 691520i bk4: 16730a 718654i bk5: 17040a 699413i bk6: 16247a 775505i bk7: 16665a 761224i bk8: 16410a 765978i bk9: 16314a 760557i bk10: 16136a 769121i bk11: 16388a 736243i bk12: 16045a 739718i bk13: 16565a 706629i bk14: 16552a 702184i bk15: 17043a 658477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.313502
Row_Buffer_Locality_read = 0.313716
Row_Buffer_Locality_write = 0.010526
Bank_Level_Parallism = 12.304111
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.071970
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.427252 
total_CMD = 2523333 
util_bw = 1078100 
Wasted_Col = 1248686 
Wasted_Row = 49628 
Idle = 146919 

BW Util Bottlenecks: 
RCDc_limit = 2398647 
RCDWRc_limit = 1276 
WTRc_limit = 16103 
RTWc_limit = 58613 
CCDLc_limit = 311351 
rwq = 0 
CCDLc_limit_alone = 306375 
WTRc_limit_alone = 15283 
RTWc_limit_alone = 54457 

Commands details: 
total_CMD = 2523333 
n_nop = 1989047 
Read = 268765 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 184647 
n_pre = 184631 
n_ref = 2323048663039436895 
n_req = 268955 
total_req = 269525 

Dual Bus Interface Util: 
issued_total_row = 369278 
issued_total_col = 269525 
Row_Bus_Util =  0.146345 
CoL_Bus_Util = 0.106813 
Either_Row_CoL_Bus_Util = 0.211738 
Issued_on_Two_Bus_Simul_Util = 0.041420 
issued_two_Eff = 0.195620 
queue_avg = 43.654251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.6543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 200927, Miss = 136277, Miss_rate = 0.678, Pending_hits = 148, Reservation_fails = 397
L2_cache_bank[1]: Access = 198969, Miss = 136691, Miss_rate = 0.687, Pending_hits = 89, Reservation_fails = 996
L2_cache_bank[2]: Access = 200591, Miss = 141420, Miss_rate = 0.705, Pending_hits = 87, Reservation_fails = 1584
L2_cache_bank[3]: Access = 198329, Miss = 137977, Miss_rate = 0.696, Pending_hits = 65, Reservation_fails = 807
L2_cache_bank[4]: Access = 205714, Miss = 146628, Miss_rate = 0.713, Pending_hits = 183, Reservation_fails = 4252
L2_cache_bank[5]: Access = 201897, Miss = 138865, Miss_rate = 0.688, Pending_hits = 158, Reservation_fails = 8463
L2_cache_bank[6]: Access = 209769, Miss = 158350, Miss_rate = 0.755, Pending_hits = 195, Reservation_fails = 5192
L2_cache_bank[7]: Access = 202926, Miss = 139403, Miss_rate = 0.687, Pending_hits = 133, Reservation_fails = 1748
L2_cache_bank[8]: Access = 214507, Miss = 165299, Miss_rate = 0.771, Pending_hits = 258, Reservation_fails = 224
L2_cache_bank[9]: Access = 202762, Miss = 139094, Miss_rate = 0.686, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[10]: Access = 208934, Miss = 155417, Miss_rate = 0.744, Pending_hits = 85, Reservation_fails = 2136
L2_cache_bank[11]: Access = 201199, Miss = 140596, Miss_rate = 0.699, Pending_hits = 94, Reservation_fails = 1807
L2_cache_bank[12]: Access = 207441, Miss = 144349, Miss_rate = 0.696, Pending_hits = 179, Reservation_fails = 1282
L2_cache_bank[13]: Access = 202107, Miss = 139460, Miss_rate = 0.690, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[14]: Access = 202023, Miss = 138728, Miss_rate = 0.687, Pending_hits = 104, Reservation_fails = 1369
L2_cache_bank[15]: Access = 200472, Miss = 137323, Miss_rate = 0.685, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[16]: Access = 202257, Miss = 136052, Miss_rate = 0.673, Pending_hits = 152, Reservation_fails = 1754
L2_cache_bank[17]: Access = 199548, Miss = 135359, Miss_rate = 0.678, Pending_hits = 98, Reservation_fails = 1759
L2_cache_bank[18]: Access = 198364, Miss = 134108, Miss_rate = 0.676, Pending_hits = 105, Reservation_fails = 1236
L2_cache_bank[19]: Access = 198277, Miss = 134865, Miss_rate = 0.680, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[20]: Access = 202056, Miss = 133882, Miss_rate = 0.663, Pending_hits = 149, Reservation_fails = 197
L2_cache_bank[21]: Access = 199819, Miss = 135486, Miss_rate = 0.678, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[22]: Access = 200624, Miss = 133795, Miss_rate = 0.667, Pending_hits = 125, Reservation_fails = 3592
L2_cache_bank[23]: Access = 198103, Miss = 135890, Miss_rate = 0.686, Pending_hits = 138, Reservation_fails = 4109
L2_total_cache_accesses = 4857615
L2_total_cache_misses = 3375314
L2_total_cache_miss_rate = 0.6949
L2_total_cache_pending_hits = 3139
L2_total_cache_reservation_fails = 42904
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1479126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2790016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 574358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3139
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4846639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 42904
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=4857615
icnt_total_pkts_simt_to_mem=4857615
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4857615
Req_Network_cycles = 983960
Req_Network_injected_packets_per_cycle =       4.9368 
Req_Network_conflicts_per_cycle =       9.2036
Req_Network_conflicts_per_cycle_util =       9.4696
Req_Bank_Level_Parallism =       5.0795
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      25.3721
Req_Network_out_buffer_full_per_cycle =       0.3379
Req_Network_out_buffer_avg_util =      38.0277

Reply_Network_injected_packets_num = 4857615
Reply_Network_cycles = 983960
Reply_Network_injected_packets_per_cycle =        4.9368
Reply_Network_conflicts_per_cycle =        1.7591
Reply_Network_conflicts_per_cycle_util =       1.8215
Reply_Bank_Level_Parallism =       5.1118
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6215
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1646
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 57 sec (7737 sec)
gpgpu_simulation_rate = 2923 (inst/sec)
gpgpu_simulation_rate = 127 (cycle/sec)
gpgpu_silicon_slowdown = 10748031x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 7732049.5360 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.169041]
Verifying...
	runtime [serial] = 15.466000 ms.
Total element = 87804, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 13428 || total err Element = 13428
	[max error  0.999930, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
