-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sun Nov  3 02:03:39 2024
-- Host        : kk_windows running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top guide -prefix
--               guide_ guide_sim_netlist.vhdl
-- Design      : guide
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guide_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end guide_blk_mem_gen_mux;

architecture STRUCTURE of guide_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guide_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end guide_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of guide_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"237AC22D49E23FDDFFFFFE42BD3EF6236089FFFFA7FFE0CFFF3DF7A3A1C07FFF",
      INITP_01 => X"01914837FDDFFF4D6B7B89922A62E75CFBDFFFAD237AC22D49E23FDDFBDFFFAD",
      INITP_02 => X"5BEFF8000000000000607487FC0F43299F6735F90030C03FFE6DB6ED43FA35A7",
      INITP_03 => X"4AA420000001F8007FFE62044AA420000001F80079FEFBF7BFB5E2C00000785F",
      INITP_04 => X"0884430307A0180000001010208003820FCCF8000800080020007C007FFE6204",
      INITP_05 => X"E02010B20060870200910100005000080800000004E010030004408001000800",
      INITP_06 => X"00922122000001643C8029220840000118044083E02010B20060870200910100",
      INITP_07 => X"000041BBFFC01FF3B63F7F7A02A403FECFFFDF77710211C7200801B33ED25030",
      INITP_08 => X"8F03D9E199003E52002008F5F9FE3FDFF3B3FFE2000041BBF9FE3FDFF3B3FFE2",
      INITP_09 => X"D800110025F000003D0FF1CF808A90200400104021E022B00070002F28D563F0",
      INITP_0A => X"10480198000008410001800010480198F07012000000000183C10007C0C0000C",
      INITP_0B => X"00004002080500402168C1E00080822800040001810806800000084100018000",
      INITP_0C => X"3B403FDFB000125F0000670877A14D56003D1896010400740282400E6C44C007",
      INITP_0D => X"302081CF00037E5B3FCF71CE700003F77FE681F73B403FDFB000125F7FE681F7",
      INITP_0E => X"FFFFFF790C866C58D0100286F939FA333446DD8C100003FF000FB73AAF7AD5F4",
      INITP_0F => X"1C0012E40130018070B9F0401C0012E4013001809FE78915194DC2CA100821F3",
      INIT_00 => X"7BD957DD5CBFFF1F1F3FDEDFBF9FDF7F3F9D7C9D5D5D9E9DBE9DBC7AFC9AFCBB",
      INIT_01 => X"397A19193A191819B9B93A5A3A1AD93B5B3B7B59F636373717D719D9D9D9597B",
      INIT_02 => X"D9DD9FFEF7BC5C5D7E5C9BBA5717FC9B9BDC5C1F9FBF7D1AB979F8D95A9B195B",
      INIT_03 => X"E99BD9A4DDA53C7D5FDDBD7DFC3E5EDD9C7C9CBDBD9D7D9DBD9CBCFC399A5F5F",
      INIT_04 => X"19E8097A39087E09C96819096A195AC97B1A4A18C60607DE24452A3EA8A8BB7A",
      INIT_05 => X"BF3E1EBF5F5ADEFF9E3C9B78FFFF389BBB7BDDBD7CBC58E6C61F9FE95E9E6AD8",
      INIT_06 => X"C7370101D8A4BD3F5F9F5F7C5D5EFC5EDF5FBC9CDCDCBCDD9C7FDF7FFF7FFD7E",
      INIT_07 => X"A65C59E8F7A77B5B667B5A3A9A8538A7DCDCC83D865C073B9C85BB7E9A59C8FC",
      INIT_08 => X"3E5E1D9F583DDDBDDEFE5D1F7F3EFFBFBA7A7BDD7BFC7A797966BBC87969A658",
      INIT_09 => X"C7370101D8A4BD3F5F9F5F7C5D5EFC5EDF5FBC9CDCDCBCDD9C7FDF7FFF7FFD7E",
      INIT_0A => X"A65C59E8F7A77B5B667B5A3A9A8538A7DCDCC83D865C073B9C85BB7E9A59C8FC",
      INIT_0B => X"3E5E1D9F583DDDBDDEFE5D1F7F3EFFBFBA7A7BDD7BFC7A797966BBC87969A658",
      INIT_0C => X"A643D862F8837FBDDD5F1E5B7D7DDB1C9B7CDD3E3DFCDCBB1D5F9E3FBF9FFCFB",
      INIT_0D => X"43B8386579C6BBDCA7187B9B37849848391D66D739A7A59837851B7AC6A5397E",
      INIT_0E => X"3EDFFFFFFBFC7FFEBC9BDF9F9E3D9F3F9F9FFC7BBC9B7A08E79AB7C707996537",
      INIT_0F => X"661CBC225B855C3F3FFEFE3FBEDFFFDC3DDC1D3EFC1C5D3DFFBF1F1FDD5FDF9E",
      INIT_10 => X"A4F93BE75CC6FCBB0758BB9AD9A4D8C61CF82778A6BA241657E6BA1BA578DAFB",
      INIT_11 => X"5F5FBF9FDFFC9B1D1CFB3FFD5C7CFCDF7FBEBBFC1CBBBAC7385879A6DA99C637",
      INIT_12 => X"247DDC225B24FFBEDEFE1F5FBF7EFF3DFBFB5D9E3C1C7D9EDEFE5F1E5F5F3D7E",
      INIT_13 => X"B7C44358370799DAA5B9BAC664B8B8D9A6C737986517A5FA570678FAD94364BA",
      INIT_14 => X"3F1E5E1D7F9F1CFFBEBD9CBB1B1A7E5F7CFB5DDF9E1B587885857885981A2478",
      INIT_15 => X"220182E4424324857C1F1FFFDF7F5EBE9C7FFF9FDDFA1BFE1EDDFEDDFE3F7F7F",
      INIT_16 => X"8422C523434384E5A543A5A584C563C565A66443858444030203E6C563A443C5",
      INIT_17 => X"FF1EDC3D3FFE9F7FDFFF7FBC5D3D1EBF7F1EBF9FB9C563A584438484C5C5A5A5",
      INIT_18 => X"5B3A7ADC3A7C5C3C7D5C9E9EDFBF3D3C9B5E5E5FBFFE1B9DBD1EFE1F5F1F1F3F",
      INIT_19 => X"FA1B78D9B9D9FA98995BDAB91BB91BDADABAFA5C1B3BBADEFADA9DBC9CBD9C3B",
      INIT_1A => X"FF5F1D3D1DFDFD7E9F7F9F3E9F9F3FFF1E3E5FDFBF3BDADA98FAD9B91BB9FADA",
      INIT_1B => X"7D7D7D7D9DDE5C9E7D9E7D7D9E3D3C3F9FFF7F5F1FDE9D5CBEFF5EFFBFDFFFDF",
      INIT_1C => X"5DDB5D9DBABEDB1CFB9EDB5D5DFC7E3D5D3CFB9E3C7DDF5DBEBF5C7D9D7D5D5D",
      INIT_1D => X"FF1F1D3D3E3E3D3D5D7E9F1F7F7F3FFFFE7F9F9D5CBEFC5E7E5D3D3C3CFB5C3C",
      INIT_1E => X"7D7D7D7D9DDE5C9E7D9E7D7D9E3D3C3F9FFF7F5F1FDE9D5CBEFF5EFFBFDFFFDF",
      INIT_1F => X"5DDB5D9DBABEDB1CFB9EDB5D5DFC7E3D5D3CFB9E3C7DDF5DBEBF5C7D9D7D5D5D",
      INIT_20 => X"FF1F1D3D3E3E3D3D5D7E9F1F7F7F3FFFFE7F9F9D5CBEFC5E7E5D3D3C3CFB5C3C",
      INIT_21 => X"5C3C5F7D5DDFDE3C7DDE7D5C3B7C7CDE9C1EBF9F7F9FBDBDBEDFDFBFDF9E9EDF",
      INIT_22 => X"5D9D7D3C1F3C7E7EBF1C7D7DBEDFFF9E7D5CFEBD5F9EDF1CBE9EBEDE7CBE5D3D",
      INIT_23 => X"FFFFFEFD1E3E3E3E1D5FDDFE1E1FFFBE3E3DBF3E1F1B7DBE1C9E5D5D7E7D5CFE",
      INIT_24 => X"7C64FA9DA5DE9CE57FA5C5C55BDDA4BC439B8363437C7F3E9F7C041CBDFE3EDD",
      INIT_25 => X"3B84A47B3BA6A6861C9EA584647D436464FDBB253BFFE65B7BE6853FDD423BBD",
      INIT_26 => X"DFDFDEDEFE1F1F1F7FFE3FDD432242FC619A615D7EC4E55C9D843B3B1B44BD3B",
      INIT_27 => X"02237D7D3F03DD221DFD3B3BA41E5A9C021DBBDC7C843D3D9BFD449D5B7B3E3E",
      INIT_28 => X"A45A7AE4FEBD44FA7DBE3A3A849CDC3A5B22BAA23FDE839A42FD5B029B6284DD",
      INIT_29 => X"BFDFDEDEFFFFDFDEFFDEFFDDBC5D61DB611B20BA419A39C43E63A37B02A59CDD",
      INIT_2A => X"DE045D7EBE1F02023E5F1E5B02DDA4FD84DDDD5FFE44DCFDFCFD247D9CBC1E3E",
      INIT_2B => X"833959A31EBD22DDFF7C426242FD414122DC9982FEDDC3DA217BDD02DCA35BA5",
      INIT_2C => X"FFFFFEFFFFDFBEBE9E3FDE1F6321C3BA625A21DB62DBFC42FC627A219F44BD9C",
      INIT_2D => X"BD85DFBF9E855A023E9CFD3F027C433EA4DDDD5BBE44FE26DDDDA6BEFEBDDEDD",
      INIT_2E => X"A59BDBA47CFE437CBD3FBF9B63FD41DB1DDC59E4BD3F031BA39CBC83DC833F9D",
      INIT_2F => X"1F1F1EFEFFFFDEBEDEFE3F9D9CFC41DBA4FD623D21DCFD225F227E5DDD231FFE",
      INIT_30 => X"BD85DFBF9E855A023E9CFD3F027C433EA4DDDD5BBE44FE26DDDDA6BEFEBDDEDD",
      INIT_31 => X"A59BDBA47CFE437CBD3FBF9B63FD41DB1DDC59E4BD3F031BA39CBC83DC833F9D",
      INIT_32 => X"1F1F1EFEFFFFDEBEDEFE3F9D9CFC41DBA4FD623D21DCFD225F227E5DDD231FFE",
      INIT_33 => X"DDA4BE3F27FDFC41DC848464FE1E84BD841E6444459D9CFD1EBD25BFBF9E1F3F",
      INIT_34 => X"DEA5239D5F7C859DFD7F436363FDFDC4A483FC5B04A7BCDBBC6462DC5BA6BE1F",
      INIT_35 => X"FFFF1E1E1E1EFEFE3EDDFFFF852263DD5C243FBC1E84851FBE857FFCDD443FFE",
      INIT_36 => X"DDDDFEDDBCBCDBDBDCDDDDBD7C9CDDDDFD7BDDBD5CBDFE1EDE1F3F7DFF3FDEFF",
      INIT_37 => X"DEBEFEDEBDDEBDBD3EBCFD1EBDBD1EFDBCBD1EFFFFDFFD5EFDDD1DBCFFBE1FDE",
      INIT_38 => X"DEFE1E3E3F3F1EFE1EBFFF1FDE9C3FFEDE1FBD1EFDFEDE9EBFBE1D1DBDDEDEFE",
      INIT_39 => X"63DD7F645CDD6302BDFE63831E9C63DC62DC220123BDFE3F3FFE3E5EFCFD1F5F",
      INIT_3A => X"FE1F1E1EDEDEDD1EDEBEDDFDDEFE1EFDFDFEFE1FDEFEFD1D1D3EFDFEDE3F1E3E",
      INIT_3B => X"1E1EFDFD1E3F3F3F5F7F7F7F7F7F9F5F5F1FFD5E1E3E1E1EDF3F1D3DDD5F7F3E",
      INIT_3C => X"FD84BC22DE23F9439F437F7A435F229B42BBBBDC9CC51F1F1F7F7FDFFFFFDFFF",
      INIT_3D => X"7FBD1E5FFF3F9FDDFFFF1F1E7F3F3F3EFD3E3F1F7F5E1E3EDD1E3E9F5FDE7EDC",
      INIT_3E => X"3E3F3E5F7F5F5F7F9F5FBD7C7C9CBD9DDEDDBC5EDFFF5F1E7F1E9F5EDDFD3E7F",
      INIT_3F => X"BB5A2202DD7C83629A62014121DC0202633DDC8423BDFE1E1FDE1E1E5EDD3F1F",
      INIT_40 => X"7FDF9F9F9DFF1EDF1FFF7F7FBEFFBFFFDFFFBFFF9EDF9F9FDFFFDFDCDEDE1DFC",
      INIT_41 => X"7FDFFFFF7F9CBC5F5F5F1E1F3F1E1EBDFEFE1E1E7E5E3F7F3E1D9C5F3F7FBFBF",
      INIT_42 => X"BB5A2202DD7C83629A62014121DC0202633DDC8423BDFE1E1FDE1E1E5EDD3F1F",
      INIT_43 => X"7FDF9F9F9DFF1EDF1FFF7F7FBEFFBFFFDFFFBFFF9EDF9F9FDFFFDFDCDEDE1DFC",
      INIT_44 => X"7FDFFFFF7F9CBC5F5F5F1E1F3F1E1EBDFEFE1E1E7E5E3F7F3E1D9C5F3F7FBFBF",
      INIT_45 => X"FDC4BB839CA49B62FCA33DFD217A43BC229B835B1EFEBDFE7F3F3F3FDD3FBD3F",
      INIT_46 => X"1FFEDD3F3FFFDD1EDFDFDDFDFFFFBD9CDEFE7F3EBE3C1EFEFF3FFDBFBD9D3EFD",
      INIT_47 => X"5FDD5B9C3E5F3F5F9CBDBDDDDDFE1E1E1E3FFE5F1EDD5C1E1DDF5FBEBDDEFE3F",
      INIT_48 => X"E5DC3CA3BFC5DD641E065B5FA41D841E645F7FE583A43F7F7F7F5F7FFE9C7BFD",
      INIT_49 => X"5BFEFD7CBEDFBD9DBE1F5FDFBDFFDEDE5CBE9C7BDC9C5CBF9F7D1D7B3F1F3F1F",
      INIT_4A => X"DDFE1EFDDDBDFE5F9F7F1EFEDDBDFEDDBCBC3E7CBEFF7FBD3E9BBF5FFE7C9CDD",
      INIT_4B => X"7BDC5A9B39D99D9D7C9C9D9DBC9CFEBDBE9D9B5D5A9CDFBFBD1EBCFDFE7CDDDD",
      INIT_4C => X"7FDDDDBDFF5DBDDE1FBEFE7C1FBD3FDE1FDFFE1E7BDDFFBF3E7E5FBCDFFF9F9E",
      INIT_4D => X"9DFE3F3F1F1EFE1FDEDE9DDE3F5F7F3F5FDF5F1FBF7D3B7F1E7FFDFE1F1E3E1D",
      INIT_4E => X"BC5B5FBDFD3EBD58161E3E5FDD9C9C3BBF5D5A183A3BBF5E5DBD5A191BDE9DDE",
      INIT_4F => X"1E1DFD7F1EFEBDFE1BFE7C5BDD9C3AFE5D5DDD1D7A5B5CFC5E3D7DBD1C1C9E3C",
      INIT_50 => X"3F1FBE9D9D9D9DDE1F1FBEBEDEDEFFDE9D9D9EBF9F7E7C9C5BFE7C9D3E1EFEFD",
      INIT_51 => X"D9C61D664363DA7826B8F5C5DDBD8406BEDEC3A3C49CFF5D3C6482A3DE1F1F9F",
      INIT_52 => X"9CBCA45BDD9D845CFEC684645B7B9C64669EFEDC6343A5BE667EDD7CE73C85DA",
      INIT_53 => X"1F3F3F3FFF5D5D9EDF1F1F1FBE7D9E9E9DBEA7FC7DBE27BDE6DEFFC6DC9BA523",
      INIT_54 => X"7C659FFD1B5C667E84976283DAC6BCDCC47ABBBC9BE63CFBF92139FADB5E3D9E",
      INIT_55 => X"849C23643C65653B3B3B1A5BA53B64FB79C5DDFDFE7C845B2343DCE4E5BD645C",
      INIT_56 => X"9E7E7D7E7D5D7D9E5D7D9E9E9E9E9E7DBE9D1CC6F9C4DE1AA4D9244419A33BFB",
      INIT_57 => X"7C659FFD1B5C667E84976283DAC6BCDCC47ABBBC9BE63CFBF92139FADB5E3D9E",
      INIT_58 => X"849C23643C65653B3B3B1A5BA53B64FB79C5DDFDFE7C845B2343DCE4E5BD645C",
      INIT_59 => X"9E7E7D7E7D5D7D9E5D7D9E9E9E9E9E7DBE9D1CC6F9C4DE1AA4D9244419A33BFB",
      INIT_5A => X"B9C63DE8642365596442728378A5BC9B419ADC9CDD06793C98C442A57D7EBF5E",
      INIT_5B => X"645B643B859D239C3B5BC54343FA652302A55A7B64C5A43A22BCA218C53B42F9",
      INIT_5C => X"7E7E7E5D5D7EBFBF5FFFBEBEFFFF9E3C3F3B5D7CC439FAFE4222BA64D84164C6",
      INIT_5D => X"3AA5B9A519193BBA44B95764D9847BBC05D9DE5C9C84DE08DB58B7831A5D3D7F",
      INIT_5E => X"847B227BF9FD637B9CA55B9C7BD983981A639CBC5A39211863D8397A843A4141",
      INIT_5F => X"3C5D7D5D7DBEDFBF5D9EBFBF7E5D9EFFDF5FDEBDA41AFF9D645B9D44BC83D9BD",
      INIT_60 => X"A4D9B89C0505C53BC6DAF6857C1F6484D9DAC786C6DEBE1C3EC8C5E51BDCFDBC",
      INIT_61 => X"C69D63DD3B7C069DBA3CC644A55B475B1B277D5CC5A4C59CA57C9C5B07BA9763",
      INIT_62 => X"7D9E9E7E5D3D1CFC1C1C1D3D1DFC1D5E9F9FFF3CE61BBF1DA6FA9A071A069DFE",
      INIT_63 => X"3C3C9D3C7C5C7D1C3D1CFB587A7A9EDA5D1CDF5F1FDFDF7F9C7E5DDB3EBDFD1D",
      INIT_64 => X"1CFCFBDB3CFC9AFCBC1E7ABFFF1C9E3F5EDC5E5EDCFC1DBB3DFC3CBB3EFEFD3C",
      INIT_65 => X"1C1D3D7E7E7E7E9F7E3D1D5E7E5E3D1E3FFEDE9F1CFCDDDC5D3C3D3DFC5D7E3D",
      INIT_66 => X"BB1BFCDC7E5C7C5B5A410061A57D1BBE1C9E9CD82163FD3F3FFD1CFCDFDEFE9B",
      INIT_67 => X"1D1DDBBB9B3D5A9B1DBC7E7F3D9E3C1C1D1DBCBCFCBC7BFD7BDC1CDCDDBD5CBC",
      INIT_68 => X"3DFCFCFCDB9B9BBCBCDCFD1D1DDDFD1EDE5F3F1E3D3D3EFDBA78FCDC5EDCFCDC",
      INIT_69 => X"BB1BFCDC7E5C7C5B5A410061A57D1BBE1C9E9CD82163FD3F3FFD1CFCDFDEFE9B",
      INIT_6A => X"1D1DDBBB9B3D5A9B1DBC7E7F3D9E3C1C1D1DBCBCFCBC7BFD7BDC1CDCDDBD5CBC",
      INIT_6B => X"3DFCFCFCDB9B9BBCBCDCFD1D1DDDFD1EDE5F3F1E3D3D3EFDBA78FCDC5EDCFCDC",
      INIT_6C => X"E89A5B5B9E3A382000AC478A00199B1ABE5B00208C00199DBD7AB9B91F1CBDDE",
      INIT_6D => X"C7459A2779A96807599BA7862838B938C708589864648679DB49E7867ADC9BC7",
      INIT_6E => X"3E3D3D1D1D1D1D1D3E3E1E1E3E1EFDDC1DBBFD9C28DB9BC8A5473C9A79A6799A",
      INIT_6F => X"F6E75C7C5B81008C6804A02369606017F82049A96C61F83C9DBB9DBEBEDF3C9D",
      INIT_70 => X"170338A6DA58787886BA181838C637C6BA79E5562236647899585858C739A6D6",
      INIT_71 => X"1D3E5F5F5F7F5F3E1D1D1E1EFEFEFEDDBB1CBC9BC7791979942259DB3885BAC6",
      INIT_72 => X"01A6DB3B8200696765026322048800606028068B42375C1B1A3A7A3A3C5D3C5C",
      INIT_73 => X"A463BA08F8596686E87A96A7E83838869CBCA5365807C51679D7E8862A196401",
      INIT_74 => X"7C5C5C9DFE1E1EFD1D1EFDBCDD1E1FDEDDBD9C1A293D9BA642237B3AF785799A",
      INIT_75 => X"D108DC5C404A8700012242C0422348086767664076BCBE1FBC5E5F5F7F5D1CDF",
      INIT_76 => X"7262F8A83A2A97767AD8C8D8F83939E8FA3B08B65879C6B6D84AD718BCB86573",
      INIT_77 => X"9E9D7D7D5C3B3B7BBCBCDDBD7C3B3B5C7C7C3BBC5A5A1917D5071A1A38A67648",
      INIT_78 => X"D8EBDEF80069034262626342404367268686E50055DB1F9BFD7C9D3CBADB3D3E",
      INIT_79 => X"6363554A3BD9C608871AB8C8286AB85A290878B9F9B84A981CBDC7C70AB92AD8",
      INIT_7A => X"3CFBDB1B5C5C5C5B1B7C5BDAFA7DBE7D7CF9D91D8BD8F828A686D96CE909D808",
      INIT_7B => X"79599DBB012B06E30344C2E386472940406A89C0D638DA3B7CBABADBDAFBBB5A",
      INIT_7C => X"75D6961ABD3BB796B9BA98577777B8D875B7FB7EDADA9DDB3D3C9B35991B3899",
      INIT_7D => X"DB1C3C1BDBDADBFB1BFA1B5C5DFBDB1B1A9C5B5BF9F9D877B75AB999B998B876",
      INIT_7E => X"79599DBB012B06E30344C2E386472940406A89C0D638DA3B7CBABADBDAFBBB5A",
      INIT_7F => X"75D6961ABD3BB796B9BA98577777B8D875B7FB7EDADA9DDB3D3C9B35991B3899",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guide_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guide_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \guide_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \guide_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2D1A3D9C355B355B34F93CF944D83C774CB75D5A44B93C994CB94C9854B85476",
      INIT_01 => X"2CDB351C353C2D1B24DB24DA24DB2CFB2D1B2CFA2D1B3D5C3D5D2CFB2CDB2D1B",
      INIT_02 => X"4C130021BC6BA388002344993CBB2C9A249A1C9A24FB1CDB24B924B824992CFA",
      INIT_03 => X"2458351C2D5F3D3E445700832840C3CACB66CB65E467CC69100008A200226454",
      INIT_04 => X"44983C7834DB1C592CDB24BB34FD2CBB3D9E4DFE5DBC557B247A1C7B24BB24BA",
      INIT_05 => X"3CB934B924DA24FB1458669F6EBF3CF92C792C5A2C7A349A34BA34B934F92C97",
      INIT_06 => X"2D3C1CBA2D3C24FB24DA2CDB351B2CB96EBF1C592CBA247A2C9A2C7934793C99",
      INIT_07 => X"2CBA2CDB2CFB249A1C9A24DB24FB24BB1CBA24BB24FB2D1C351C2CFC2CDB2CDB",
      INIT_08 => X"2CBC44780000100000C64457555D34DC2CDC2CFC2CFC1C991C78249924B9351B",
      INIT_09 => X"2CFA357D1CFD1CFD353D343764130000180028402000000000A644783C58347A",
      INIT_0A => X"34BA2C7A249A2CDC353D24BC0BFA24DC14581C9824781C171C7B0C3A149B1479",
      INIT_0B => X"2CFC24FC2D7E465F3D9E1C9945BD2CDA3D3D2C9C351C24BB1C7A351D351B455C",
      INIT_0C => X"353D355D4E3F24FC1C9A1C7A24DB24DC24FC1CBB1C9A3D9F24BB351D3D1C249A",
      INIT_0D => X"55DF459E34FC24BA2CFC357E2D3D1C9A24FC4E3F5E9F355D1C5A249B3D3D3D5D",
      INIT_0E => X"149D24FD3C3654B7341634582C592CDB1CDC14BC145924BA357E2CDC141834DB",
      INIT_0F => X"245824790C9B14BC1C7A2CBB34BA3C9844764C7544144C783CFC1C3A3CDD245B",
      INIT_10 => X"1C3A1C5B0C3A145B145A1C7B1C9C0C3A145924DB249A249B353D2CFC2CDB2CBA",
      INIT_11 => X"145A1CBB357E353D2CFB2CDB24793D3D24BB1C9B1C7A143A14BD0C5B1C7A1418",
      INIT_12 => X"24BC249C247A1C39247A247A1C5A147A1C9B143924BB24BB1C382C9A2CBB1C7A",
      INIT_13 => X"247A247A1C5A1439145A1C9B24DC24FC1CDC1C9B1C9B24BB2CDB34DB2C9A2459",
      INIT_14 => X"1C7C1C7B34BA2C3744FA4D5C3D1B1C7924DB1C794D5B557C2CFB45BF5E3F455D",
      INIT_15 => X"347824172CBB24BB2C9A2C792CBA24B92C982C773CB93CBA247B3D1E3C9B347B",
      INIT_16 => X"2C591BF9145B1C9C1C182C791C1924792C7934993CDA44FB3C993C9934BA2C59",
      INIT_17 => X"2CFB145924793CFB349A2C383C7934792CBA249A2C7924591C7A1C5A24392C18",
      INIT_18 => X"245A2C7B2C583C5844B93437349A2CBA2C993CDA34793C99551A4CD944FB453D",
      INIT_19 => X"1C5A1C5A1C7A1C7A1C7A145A1C9B1CDC149B1C9B1C9B247A245924392C582C79",
      INIT_1A => X"33F533D5012900E8445734782C9A3D1C3CB900E900C600C75D9D3CDC2C9B2439",
      INIT_1B => X"3C584C7900EB010B00C9441500C74C5454750107010744344C5700EA543500C7",
      INIT_1C => X"00A744362C5A2C5A010A010900C84C35010843D300E74BF300A50086012B3459",
      INIT_1D => X"34BA3CDA3C78012B4CDA54DA010A00A944983457012A00A80109441500EA00E9",
      INIT_1E => X"243923F74C5600A600C600C74456014A00E800C75C7600E7006400656498012C",
      INIT_1F => X"1C5B1C7B1C7B1C7B143A143A145A145B147B1C7B24BC249B34DB3C9A2C17014C",
      INIT_20 => X"33F533D5012900E8445734782C9A3D1C3CB900E900C600C75D9D3CDC2C9B2439",
      INIT_21 => X"3C584C7900EB010B00C9441500C74C5454750107010744344C5700EA543500C7",
      INIT_22 => X"00A744362C5A2C5A010A010900C84C35010843D300E74BF300A50086012B3459",
      INIT_23 => X"34BA3CDA3C78012B4CDA54DA010A00A944983457012A00A80109441500EA00E9",
      INIT_24 => X"243923F74C5600A600C600C74456014A00E800C75C7600E7006400656498012C",
      INIT_25 => X"1C5B1C7B1C7B1C7B143A143A145A145B147B1C7B24BC249B34DB3C9A2C17014C",
      INIT_26 => X"5414010864336CB60087551B3CBB2C18443600A764134BD32BD6247A1C19245B",
      INIT_27 => X"3BF700894BF7437400E853B300245391006543914C1300C6543400A6432F0084",
      INIT_28 => X"5BF2010823D73C9A4C1653F300E653F200445371008463D16BF1008534172BF8",
      INIT_29 => X"3C58449843F500C9441600C942F05BD400C84C5664776435008653D353B35BF4",
      INIT_2A => X"2C7A345901294B915BD1006533725C97643400856C765371738F00026457010B",
      INIT_2B => X"145B1C7B249C249C1C7B1C5B147B1C7B143A0C1A14191C39241823B63417010B",
      INIT_2C => X"4B5100A70025008700EA33743BD743F73B53004700A700C82419143A145B041A",
      INIT_2D => X"33D7014C33F73BF700885B7300475B7300885C16545700A8228D00C5430E00A5",
      INIT_2E => X"00A600E82BF82BF900C900C700645C120064004400645BD24B50008723F913B9",
      INIT_2F => X"443700876414006553B200A600A600A600874BD400A800C800A774976C560086",
      INIT_30 => X"13D9243A00C95C145BF300C74C37012B00A700A753F500C8002300655458016E",
      INIT_31 => X"0C1B143B145B1C5B141A13F90BF90C1A143B143A141A243A241823D73417014D",
      INIT_32 => X"4BB300A85C983BB400E943D6339600CB43D500A84B9333941BF9145C03B9147C",
      INIT_33 => X"2B9600CA2B953BB600CA63B500AA63F700AA53F743B600CA43D400E732F000E8",
      INIT_34 => X"53F343F5347B2C193B7443510128437100465BD400864B924393010B1BFA1C1B",
      INIT_35 => X"00CA53F500865BB253B300874BD443B300A94B735BD34B7200C93B5300675C15",
      INIT_36 => X"243B23FA016D4BB44B9300884C384C384BB400873B9443B45B9100243C172BF8",
      INIT_37 => X"0BFA0C1B143A143A143A143A1C5A1C5B1C9C143A249C243A349B343923753419",
      INIT_38 => X"757C014B2C792418014B2BF5241723F73C1600A800A700C91BD90BFB247C0B98",
      INIT_39 => X"1B963C3800C9008800AA337500EB33963395012C00EB2B3533D82316014D43B6",
      INIT_3A => X"00C701091C19243A00CA00A800C833F6012D3376010A3B9433B5012D1BB91398",
      INIT_3B => X"010C4C5700C943F543F700EB2C592C1800CB7D1A0108008600AA443943F60088",
      INIT_3C => X"1BD923D933960088008800C94C5900CB00C900684437010A012800C723D62C59",
      INIT_3D => X"03FA03FA0BFA13FA13F913F913F913F9141A1C7C141A247B1BF923D8345A010D",
      INIT_3E => X"2BD723D71C391C5934D92C782CBA2C9A2C38341733943BF7243B1C5C1C1B243B",
      INIT_3F => X"1BF90B1533543B742BB71B7723B62BF734382BD7445833D8345C23BA2B982356",
      INIT_40 => X"33542B9513D9243B231443F723B62C3923D9341A551C2BF72BB72BF90B5713B8",
      INIT_41 => X"23F81B552BD52BD61B761BB903D90BD923762B543B9323322BB723981B7633F7",
      INIT_42 => X"23FA1B982BB7441833952B553C182BB733D633F723B71B5433F6341613B61BF8",
      INIT_43 => X"143C143C1C5B1C3B1C3A1C1913F90BF9141A0C1B141B0BDA1BFA1BD91B971BB8",
      INIT_44 => X"2BD723D71C391C5934D92C782CBA2C9A2C38341733943BF7243B1C5C1C1B243B",
      INIT_45 => X"1BF90B1533543B742BB71B7723B62BF734382BD7445833D8345C23BA2B982356",
      INIT_46 => X"33542B9513D9243B231443F723B62C3923D9341A551C2BF72BB72BF90B5713B8",
      INIT_47 => X"23F81B552BD52BD61B761BB903D90BD923762B543B9323322BB723981B7633F7",
      INIT_48 => X"23FA1B982BB7441833952B553C182BB733D633F723B71B5433F6341613B61BF8",
      INIT_49 => X"143C143C1C5B1C3B1C3A1C1913F90BF9141A0C1B141B0BDA1BFA1BD91B971BB8",
      INIT_4A => X"241A1BD8347A23F70B97247B0BD90BD913771B981BB80B5713970B7703B80BF9",
      INIT_4B => X"0BFB0B9923B713150B9913D90B551BB71C3A13F90B551397035813FB1BB923D9",
      INIT_4C => X"23D90B5713D9035823D923D913B9035713781BB81BD81BD81B980B570B970BF9",
      INIT_4D => X"14192C7A23F72BF723DA2C5D145C0C3B13D92C7B0BB61C3824190B571BFA0B78",
      INIT_4E => X"0BB813F913B813771BB81BB81BB823F923FA13771BFA1BF913B81BF813D81C39",
      INIT_4F => X"03FA03DA0BD913D913D813D813F90BF90BDA0BFA0BFB0BDA13FA13D913981BF9",
      INIT_50 => X"13FB1BFA1B961B971C1A13FB0BFA1C3C243B1BFA1C1B245C245A13F81C7B0BF9",
      INIT_51 => X"039A037A0B9813D9039903780B570B970BF90398039703360BFA037803581399",
      INIT_52 => X"03591BFB03580BB90B9A0B9A13DA1C1B1BFA1BD90BD90BB913B913990BB903B9",
      INIT_53 => X"1C9B141913D72C5A241B13DB143C145C143B03B9145A0C180B9813DA141B0379",
      INIT_54 => X"13FA03B80BF90BD913D91BFA13D913DA1C3B2C9D141B0378141A0BB9247B247B",
      INIT_55 => X"1C7C143B13FA0BB90B980B970B980BB8039903B903990BFB0BBA0378139913B9",
      INIT_56 => X"03580B78139813B813D913DA13D90BB913B90BB90BB90B9903780B98141A0BF9",
      INIT_57 => X"03380B790B780337037803780B780B98037803982CBC0B98037803580B780B78",
      INIT_58 => X"0B790B7903580B790B990B790BB903990B780B990B990B990B990B7903780B79",
      INIT_59 => X"0BB913D90BB813980B780B99249D249D03780B980B980BB80B990B990B990B79",
      INIT_5A => X"13D90BB90B9803570357037813D91C1A1C1A1C1B13FA0BB90B980B980BB913D9",
      INIT_5B => X"0379037913B913B913B913D913DA1C1B1C3B1C3B1C3B1C3B1C1B1BFA13DA13B9",
      INIT_5C => X"033703370337033703370337033703570B780357035713FA249C13FA03780BB9",
      INIT_5D => X"137913990B5803380B780B780337033703580358033703570B981BFA03170B58",
      INIT_5E => X"13BA13BA0B590B59035803580B990B790B990BBA13BA13BA13BA0B990B790B79",
      INIT_5F => X"0B980BB90B990B99035803370B9903370B580B580B5803580338035803580358",
      INIT_60 => X"0B7813B91BFA243B1C3B1BFA13D90BB913DA13D913D90BB90B980B980B980B98",
      INIT_61 => X"0B7803580B780B7913B91BDA0B990B99033703580B780B780B990B990B990B99",
      INIT_62 => X"0B780B780B78139913B91BDA241A241B243B1BFA03580B981C1A0B780B783CFE",
      INIT_63 => X"0338031702F70B3813790B7903570B7803371BFA0B580B580B581BDA02F70B58",
      INIT_64 => X"03180B3803180B38035803580B990B7903580B790B790B790B790B5903380B38",
      INIT_65 => X"0B990B990B7813990B780B7813990B780B780B780B580B580B580B580B580B58",
      INIT_66 => X"0B780B580337031703370B5813B913DA13D90B990357031703370B58139813B9",
      INIT_67 => X"0B580317033703370B581399033803170B580B580B580B580B580B580B380B38",
      INIT_68 => X"0B170B370B380B58135813580B580B580B58349D2C5C0B5803170B5802F60B58",
      INIT_69 => X"0B170B380B3813580B380B5803370B370B580316031713780B58031713790B38",
      INIT_6A => X"0B180B380B180B18031802F70318031703180B380B3803380B380B380B180B18",
      INIT_6B => X"139913990B580B370B170B170B380B380B1703170B170B380B380B3803180B18",
      INIT_6C => X"0B370B370B581378139913990B780B580B580B78137813991B99139913791378",
      INIT_6D => X"0B170B170B380B1702F70B1703170B3802F702F702F7031703170B370B380B38",
      INIT_6E => X"0B170B370B380B58135813580B580B580B58349D2C5C0B5803170B5802F60B58",
      INIT_6F => X"0B170B380B3813580B380B5803370B370B580316031713780B58031713790B38",
      INIT_70 => X"0B180B380B180B18031802F70318031703180B380B3803380B380B380B180B18",
      INIT_71 => X"139913990B580B370B170B170B380B380B1703170B170B380B380B3803180B18",
      INIT_72 => X"0B370B370B581378139913990B780B580B580B78137813991B99139913791378",
      INIT_73 => X"0B170B170B380B1702F70B1703170B3802F702F702F7031703170B370B380B38",
      INIT_74 => X"0B3813581358135813580B380B1702F7031702D602D60B1702F70B3702F61379",
      INIT_75 => X"02D713380B180B1802F713790B3802F602B54D3F3C9D02B5133802F60AF70AF7",
      INIT_76 => X"0B1813380B1813380B5813591BDA23DB03170B380B1702F702F70AF70AF70B18",
      INIT_77 => X"02F703170B1702F602D602D602B602D60AF702D602D60AF702F702F702F702F7",
      INIT_78 => X"0B370B1702F70B170B1702F702F602F602F602F702F702D602D602D602F70B17",
      INIT_79 => X"0B170B3813590B380AF70B170B1713581379137913580B380B170AF702D702D6",
      INIT_7A => X"02D602F602F70B170B170B370B370B3702F702F70B380B3702D623DA0B170274",
      INIT_7B => X"02960AF702B60AD70AF72C1B23DA0B170B370B3702B602F60B170AF70B1702B6",
      INIT_7C => X"0AF70AF702D702D702B6029602D702D602F70B1702D7029602B602B602B602B7",
      INIT_7D => X"029502B602F602D60AF70AF70AF7135813380AF702D702D702D702D702F70AF7",
      INIT_7E => X"02F602F60B17135813780B3802F702D602B5031713781B9913580AF702B602B6",
      INIT_7F => X"0AF70B1713380B18133813580B170AF702B602B6029602B602B602D60AD70AF7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guide_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guide_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \guide_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \guide_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2E2A324F4F5753534F534F534B47433733221E221E22221E1A1A1E1A26223232",
      INIT_01 => X"2E322E2A2E2E2E323636362E2A2E32322E262E2E2E362E323E3A322E3A322222",
      INIT_02 => X"3E5773672A261A1E222222262A26261A1A221E2F3B4343433E42423A2E2E2E36",
      INIT_03 => X"003E46005B004B4B574F4F4B3E3F3B2E2A262226262222222222262E222E4F53",
      INIT_04 => X"32000036360043000000320000323A002E26003200000053000000430000322A",
      INIT_05 => X"5B5B676B4F1E2226222226265B5F262626222A2A2A2E2E00005B5B0043430032",
      INIT_06 => X"004200005200575F5F5F5B47433F323B473F2E262626262E32574F5F675F575B",
      INIT_07 => X"004F3E003E002E32004636323E003A00323600530053004F630036434242003E",
      INIT_08 => X"53575F632A2B1E1A262E3B5363636B5F362A2A2E2A3232363E004A0036000046",
      INIT_09 => X"004200005200575F5F5F5B47433F323B473F2E262626262E32574F5F675F575B",
      INIT_0A => X"004F3E003E002E32004636323E003A00323600530053004F630036434242003E",
      INIT_0B => X"53575F632A2B1E1A262E3B5363636B5F362A2A2E2A3232363E004A0036000046",
      INIT_0C => X"00005E0456006757575F5747473F3237323232332B262A2E3F5B57636B6B5B57",
      INIT_0D => X"004A42004A00323600423A3A3E0042002E3F00424A00004A4E003B2E00003A4F",
      INIT_0E => X"53636B67362E2B22262E4B6367676F635B53322A2E32360000463E00003A0046",
      INIT_0F => X"005B63005F00575F5B5757574F4B4B363B323333262733374B4F575B5F676B63",
      INIT_10 => X"004E53005B003A32003E3A3A4600420043320046004E00424A002E3700464242",
      INIT_11 => X"5F636763633E2A33373A575B5F635B675B47323637363E0042464A003E3E0046",
      INIT_12 => X"006363005F005F575353575B4F4B4B3F36323F3F33333B3F474B575763635F63",
      INIT_13 => X"4A00004A46003A3A004642000046424200003E46004200524A00323A4A000046",
      INIT_14 => X"5F5B635F67633F474B4F53575B575F5B4B3E4347433F3E4600004A003E47004A",
      INIT_15 => X"00000000000000004B535353574F434743535F5B4B3E3F4B4B474B4B575B5F63",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"5757575F675F635F676B6B5B5B57535F5F575F5B3A0000000000000000000000",
      INIT_18 => X"575353574F53534F4B43474B5353433F4B575B5F6757434343474B5353535757",
      INIT_19 => X"4A4F464E4E4E4E4646534A464F464B464A4A4A534F4F4A5F5652575353575B57",
      INIT_1A => X"4F57575B5F5F5B6367676B63635F57535B5B5B63634B464A4A4E4E4A4F424646",
      INIT_1B => X"4B4743434347434B434743474F474757636B5F5F5F57473F434B4B5347474B47",
      INIT_1C => X"473E47473A4B4247424B3E47473E474347433E473F47534B5353474747474F4F",
      INIT_1D => X"4B4F53575B5B5B5B5F6367636B67635B5B5F5F4F474B3E434747474B4B424743",
      INIT_1E => X"4B4743434347434B434743474F474757636B5F5F5F57473F434B4B5347474B47",
      INIT_1F => X"473E47473A4B4247424B3E47473E474347433E473F47534B5353474747474F4F",
      INIT_20 => X"4B4F53575B5B5B5B5F6367636B67635B5B5F5F4F474B3E434747474B4B424743",
      INIT_21 => X"4B435343434B4B43474B4747474F4F575F6767676B674F47474B5B574B434347",
      INIT_22 => X"474B473F4B3F4B4F4B3F47474B4F574F4B474F474B4353474F4B4F53474B4B4B",
      INIT_23 => X"4B4F4F5353575B5B575F575F6767635B5F5F675F5B4347473F4B474F534F434B",
      INIT_24 => X"5B004A53005F5B005F0000004F57005B00630000005B5B53574F0057534F4F4B",
      INIT_25 => X"5300004F470000004B4F0000005B0000005F57004353005B570000675F00535F",
      INIT_26 => X"4B4F4F4F4F5357575B5357570000005F005F006F6B00004F53004F5357004F47",
      INIT_27 => X"0000575767006B00635F53530063535B006B5F5F63005B534B5B00634F475353",
      INIT_28 => X"005B5B00535300564F53575B005F6B635F005F005753005F006763006300005F",
      INIT_29 => X"4B4F4F4F4F4F5353534F4F535F6B005F00670067005F57006300005B00004B4F",
      INIT_2A => X"670053535B6B000067635F57006B005F005F5B636700534B4B53005B4F4B4F53",
      INIT_2B => X"005B5B0057530063534B00000067000000635F005753005F00636B0063005300",
      INIT_2C => X"4B4B4F4F4B4F535353574F570000005B005B00670067670067005B0073004B4B",
      INIT_2D => X"5F0057535700630067575B630063005F005B575763005300474F005F574B4F4B",
      INIT_2E => X"005F5F004F57005B4F576F6300630063675F5B005B5F005B0063630063005F57",
      INIT_2F => X"4F4F4F4F4F4F57575753534F5F6B005F00630067006367006F0067676B005753",
      INIT_30 => X"5F0057535700630067575B630063005F005B575763005300474F005F574B4F4B",
      INIT_31 => X"005F5F004F57005B4F576F6300630063675F5B005B5F005B0063630063005F57",
      INIT_32 => X"4F4F4F4F4F4F57575753534F5F6B005F00630067006367006F0067676B005753",
      INIT_33 => X"5B004B53005B63005B0000005F63005B00630000005F534F4F4F005F574F5353",
      INIT_34 => X"5B00005B6357005B575B00000067630000005B5700045B575B00005F5700575B",
      INIT_35 => X"5757575353575B5B574F4F570000005F5B00635B5F0000636300635B67005753",
      INIT_36 => X"5B5B534F535B5F635B57575757575F5F635B676763635B53535763575F5F5353",
      INIT_37 => X"575B5F5B5B5F5F5B5F575F635F5F5F5B5B5B5B5F6B6B5F5F5B5B5F575F575B57",
      INIT_38 => X"57575B5B5B5B5B5B575F4F575B5B635F5F635B5F5B5B5B5B5F5B5B5F63635353",
      INIT_39 => X"00636B005B6700005F5F00005F5B00670067000000635B5B5B575F635F5F5F5F",
      INIT_3A => X"5B5F5F5F5F5F5B5F5F5B5B5B5B5B57575F5F57575B5F5F5F5F5F5B5B575F575F",
      INIT_3B => X"5F5F5B5B5B5F5F5F5F5F5F5F63636363636363675F5F5F5F5F635F635F635B57",
      INIT_3C => X"5F00670067005A006F006B5F006B006700636B6F67005F5B575B5F676B6F6B5B",
      INIT_3D => X"635B5B5F5F5F5F535F5F5B575F5B57575B5F57575F5F5F635B5B5F635F575B57",
      INIT_3E => X"5F5F5F5F635F5F5F5F5B534F4B4F534F57575B6363635F5F5F5B63635F5B575B",
      INIT_3F => X"53570000675F00005F000000006B0000006B6700005F5F5B574B53535B535B5B",
      INIT_40 => X"676F635F53534F5B575B5F5F5357636367675F635F67676767675F4F57575353",
      INIT_41 => X"5B6367675B4F4F57575753535353534F4F534F4F5353575B534B4B5B63676767",
      INIT_42 => X"53570000675F00005F000000006B0000006B6700005F5F5B574B53535B535B5B",
      INIT_43 => X"676F635F53534F5B575B5F5F5357636367675F635F67676767675F4F57575353",
      INIT_44 => X"5B6367675B4F4F57575753535353534F4F534F4F5353575B534B4B5B63676767",
      INIT_45 => X"53005F005B005B00630067670063006300570057635F5B5B5B53535753574F53",
      INIT_46 => X"5F575757574F4B4F4F4F4F4F53534F4F53575B575F575B5757574B574F4F4F4B",
      INIT_47 => X"574F474B53575757474B4B4B4B4F4F4F4F4F474B4B4B47534F574F4B53575B5B",
      INIT_48 => X"0053570063005B005F00475B005F005F005F5F000000635F5B57575F5B53474B",
      INIT_49 => X"474F4F474F4F4B47474B4F57474F4F534B4F47434B4B474F4F4B4B4357534B47",
      INIT_4A => X"4B4F4F4F4B4B4F5357574F4B4B4B4B4B4743433F4B575F535B4B574F4F4B4F53",
      INIT_4B => X"4B534B4B4B4653534F4F47474B4F574F4F4F4F5F5357534F4F57535B5B4F4B43",
      INIT_4C => X"53474F4F4F4B53534F474B434B4753535B534B4B474F4F4F4B4B4F474F4F4343",
      INIT_4D => X"474F4F4F4F4F4F4F4B4B474B4F53534F4F574B4B4F4F4B5F5B5F4F4B4F4F5757",
      INIT_4E => X"57535F575F5F4B32325353534B4B4F4747474F4F4F474B434757574F43473F3F",
      INIT_4F => X"5753575F5353575B4753534F4F4B4757534F474F53574F464F4B474743474F4F",
      INIT_50 => X"534F4B474747474B4F4F4B4B4B4B4F4B47474B4F4F4F4B4F4B574F4B4B4B5B5B",
      INIT_51 => X"4E004F0000003E3600463A004F4F00004B4F0000004B4B434B0000004B434347",
      INIT_52 => X"5353005353530057570000004F4F530000574B4B0000005B00574F47004F004E",
      INIT_53 => X"4F4F4F4F4B4343474B4F4F4F4B474747474B00464F4F004F005F5F004B4B0000",
      INIT_54 => X"5B004F465B5F0057005200004E004F5300575757530047424E00574A36373337",
      INIT_55 => X"005B00005300005747474B530053005E56004B4B5F5F005700005B00005B005F",
      INIT_56 => X"43434343433F434743434743434347474B4B47004A004B43005600004F005B56",
      INIT_57 => X"5B004F465B5F0057005200004E004F5300575757530047424E00574A36373337",
      INIT_58 => X"005B00005300005747474B530053005E56004B4B5F5F005700005B00005B005F",
      INIT_59 => X"43434343433F434743434743434347474B4B47004A004B43005600004F005B56",
      INIT_5A => X"4E004B000000004A000042004A005353005B575357003A474A000000433B3B37",
      INIT_5B => X"005B005B0057005B474700000052000000004343000000570063004B0053005A",
      INIT_5C => X"3F3F3F3B3B3F43434B4743434747433B4F3F474B004B3A4F0000560052000000",
      INIT_5D => X"5B0046004F4F4F46004E460046005B5F00465B5353004B0042424E003B37373B",
      INIT_5E => X"005B0057425300574F00575F534A004E5700474753570057004E474700530000",
      INIT_5F => X"33373737373B3F3F373B3F3F3B373B43474B4347004B4B4B005F5F005F00424F",
      INIT_60 => X"00463E4B0000004700463A004B5B00003E3E00000053473B3F000000372E3232",
      INIT_61 => X"005700533F43004F3A4700000047004B47003F3F00000057004B433F00424A00",
      INIT_62 => X"3737373733332F2E2F2F2F332F2E2F373F3F3F370043473F004A42004B004347",
      INIT_63 => X"3B373B373F3F433B3F43463A363647363F3F4B575B57473B2E3B3B322F263237",
      INIT_64 => X"373A3A36332E323A323B364B47333B473F323333363A3F363B32332A37363E3F",
      INIT_65 => X"2F2F333337333737372F2F333733333337322E37373636323B3B3B3F3E3F3B33",
      INIT_66 => X"2E2F2A2A3F3F474B4F00000000473B433B474F4E00003A332F2A2F2A22222E2A",
      INIT_67 => X"3B3F36322A332A32373247473B3B33333B3B2A2E3A3A3236262E373232322E32",
      INIT_68 => X"332E2E2E2A26262A2A2A2E2F2F2A2E2F32373333373B3B36322A322E3F3A322E",
      INIT_69 => X"2E2F2A2A3F3F474B4F00000000473B433B474F4E00003A332F2A2F2A22222E2A",
      INIT_6A => X"3B3F36322A332A32373247473B3B33333B3B2A2E3A3A3236262E373232322E32",
      INIT_6B => X"332E2E2E2A26262A2A2A2E2F2F2A2E2F32373333373B3B36322A322E3F3A322E",
      INIT_6C => X"00362626474B57040C6A726A00534F43474F0414620432261E1E2A2A2712222A",
      INIT_6D => X"000046002E000000363E000000363A320000323E0000003636000000363E3E00",
      INIT_6E => X"37373333333333333333333333332E2E332E322E003E3A0000003B2E3A003A3A",
      INIT_6F => X"42002A2A4B0004626E767976620C00575200626E5E042E1E1E223B3B221E1A22",
      INIT_70 => X"460046003A323A3E004246463E003A003E3A0042004A003E3636424200360042",
      INIT_71 => X"2F333737373737332F3333332E2E2E2E2A2F2A2E003E3642420032363A003E00",
      INIT_72 => X"0000222A00085E6E76727E766E6E18181C626E6A00222A222222221A1216161A",
      INIT_73 => X"00004E002E360000003A3A00003236002A2E00423A00003A3A2E000000360000",
      INIT_74 => X"1E1E1E22262B2B2A2F2F2E2A2A2F2F2A2A262A2600473E000000362E36003A3E",
      INIT_75 => X"39001E2E045E7230727A7A757E7A6E6672767A1C2A1226332A332B2727161633",
      INIT_76 => X"3A003E002A00363A362A003A2E2E32001E26002E2E2E002E2600363A3A2E0046",
      INIT_77 => X"221E1E1E1A1A1A1E26262626221E1A1E1E1E222E2A32323A3E002E2E3A002A00",
      INIT_78 => X"36001E1D0C727A7E7E7E7E7E757E766E767265081A0E2B22261A16120E161A1A",
      INIT_79 => X"00002E00221E00000032320000001E2A00001E1A1E1E00221A26000000260036",
      INIT_7A => X"1A1616161A1A1A1A1A1E1E16161E221E1A16162B00222A0000002A0000002E00",
      INIT_7B => X"221E122200627275767A75757A6E5E18185E66182A0A161A1A0E0A0E121A120E",
      INIT_7C => X"32362222221E2626262622222622161A262A1E1E161A2E1A121A36261E22161E",
      INIT_7D => X"161A1A16121212161616161E1E161616161E1A1A1A1E221E262E221E26262A2A",
      INIT_7E => X"221E122200627275767A75757A6E5E18185E66182A0A161A1A0E0A0E121A120E",
      INIT_7F => X"32362222221E2626262622222622161A262A1E1E161A2E1A121A36261E22161E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guide_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end guide_blk_mem_gen_prim_width;

architecture STRUCTURE of guide_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.guide_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guide_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guide_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \guide_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \guide_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\guide_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guide_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guide_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \guide_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \guide_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\guide_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guide_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end guide_blk_mem_gen_generic_cstr;

architecture STRUCTURE of guide_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.guide_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.guide_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\guide_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\guide_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guide_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end guide_blk_mem_gen_top;

architecture STRUCTURE of guide_blk_mem_gen_top is
begin
\valid.cstr\: entity work.guide_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guide_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end guide_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of guide_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.guide_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guide_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of guide_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of guide_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of guide_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of guide_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of guide_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of guide_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of guide_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of guide_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of guide_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of guide_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of guide_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of guide_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of guide_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of guide_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of guide_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of guide_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of guide_blk_mem_gen_v8_4_1 : entity is "guide.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of guide_blk_mem_gen_v8_4_1 : entity is "guide.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of guide_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of guide_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of guide_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of guide_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of guide_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of guide_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of guide_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of guide_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of guide_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of guide_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of guide_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of guide_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of guide_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of guide_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of guide_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of guide_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of guide_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of guide_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of guide_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of guide_blk_mem_gen_v8_4_1 : entity is "yes";
end guide_blk_mem_gen_v8_4_1;

architecture STRUCTURE of guide_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.guide_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guide is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of guide : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of guide : entity is "guide,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of guide : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of guide : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end guide;

architecture STRUCTURE of guide is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "guide.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "guide.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.guide_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
