

================================================================
== Vivado HLS Report for 'filt_Resize'
================================================================
* Date:           Fri Aug 26 09:20:27 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        filt_hls_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     16.96|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   46|  324721|   46|  324721|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+-----+--------+-----+--------+---------+
        |                                  |                        |    Latency   |   Interval   | Pipeline|
        |             Instance             |         Module         | min |   max  | min |   max  |   Type  |
        +----------------------------------+------------------------+-----+--------+-----+--------+---------+
        |grp_filt_Resize_opr_linear_fu_74  |filt_Resize_opr_linear  |   45|  324720|   45|  324720|   none  |
        +----------------------------------+------------------------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      1|
|FIFO             |        -|      -|      -|      -|
|Instance         |        8|     52|   5853|   6182|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     13|
|Register         |        -|      -|     25|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        8|     52|   5878|   6196|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        6|     65|     16|     35|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------+---------+-------+------+------+
    |             Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+------------------------+---------+-------+------+------+
    |grp_filt_Resize_opr_linear_fu_74  |filt_Resize_opr_linear  |        8|     52|  5853|  6182|
    +----------------------------------+------------------------+---------+-------+------+------+
    |Total                             |                        |        8|     52|  5853|  6182|
    +----------------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_sig_95     |    or    |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          3|    1|          3|
    |p_dst_cols_V_blk_n           |   1|          2|    1|          2|
    |p_dst_cols_V_out_blk_n       |   1|          2|    1|          2|
    |p_dst_data_stream_0_V_write  |   1|          2|    1|          2|
    |p_dst_data_stream_1_V_write  |   1|          2|    1|          2|
    |p_dst_data_stream_2_V_write  |   1|          2|    1|          2|
    |p_dst_data_stream_3_V_write  |   1|          2|    1|          2|
    |p_dst_rows_V_blk_n           |   1|          2|    1|          2|
    |p_dst_rows_V_out_blk_n       |   1|          2|    1|          2|
    |p_src_data_stream_0_V_read   |   1|          2|    1|          2|
    |p_src_data_stream_1_V_read   |   1|          2|    1|          2|
    |p_src_data_stream_2_V_read   |   1|          2|    1|          2|
    |p_src_data_stream_3_V_read   |   1|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  13|         27|   13|         27|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   2|   0|    2|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_reg_grp_filt_Resize_opr_linear_fu_74_ap_start  |   1|   0|    1|          0|
    |p_dst_cols_V_read_reg_103                         |  11|   0|   11|          0|
    |p_dst_rows_V_read_reg_98                          |  10|   0|   10|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  25|   0|   25|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      filt_Resize      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      filt_Resize      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      filt_Resize      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      filt_Resize      | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |      filt_Resize      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      filt_Resize      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      filt_Resize      | return value |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_3_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_3_V |    pointer   |
|p_src_data_stream_3_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_3_V |    pointer   |
|p_src_data_stream_3_V_read     | out |    1|   ap_fifo  | p_src_data_stream_3_V |    pointer   |
|p_dst_rows_V_dout              |  in |   10|   ap_fifo  |      p_dst_rows_V     |    pointer   |
|p_dst_rows_V_empty_n           |  in |    1|   ap_fifo  |      p_dst_rows_V     |    pointer   |
|p_dst_rows_V_read              | out |    1|   ap_fifo  |      p_dst_rows_V     |    pointer   |
|p_dst_cols_V_dout              |  in |   11|   ap_fifo  |      p_dst_cols_V     |    pointer   |
|p_dst_cols_V_empty_n           |  in |    1|   ap_fifo  |      p_dst_cols_V     |    pointer   |
|p_dst_cols_V_read              | out |    1|   ap_fifo  |      p_dst_cols_V     |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_3_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_3_V |    pointer   |
|p_dst_data_stream_3_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_3_V |    pointer   |
|p_dst_data_stream_3_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_3_V |    pointer   |
|p_dst_rows_V_out_din           | out |   10|   ap_fifo  |    p_dst_rows_V_out   |    pointer   |
|p_dst_rows_V_out_full_n        |  in |    1|   ap_fifo  |    p_dst_rows_V_out   |    pointer   |
|p_dst_rows_V_out_write         | out |    1|   ap_fifo  |    p_dst_rows_V_out   |    pointer   |
|p_dst_cols_V_out_din           | out |   11|   ap_fifo  |    p_dst_cols_V_out   |    pointer   |
|p_dst_cols_V_out_full_n        |  in |    1|   ap_fifo  |    p_dst_cols_V_out   |    pointer   |
|p_dst_cols_V_out_write         | out |    1|   ap_fifo  |    p_dst_cols_V_out   |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

