(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : board.brd                                     )
(    Software Version : 16.6-2015S108                                 )
(    Date/Time        : Mon Jul 10 10:26:28 2023                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'D:/Cadence/Summer_Circruit/worklib/demo/packaged'
Design Directory:            'D:/Cadence/Summer_Circruit/worklib/demo/physical'
Old design name:             'D:/Cadence/Summer_Circruit/worklib/demo/physical/board.brd'
New design name:             'D:/Cadence/Summer_Circruit/worklib/demo/physical/board.brd'

CmdLine: netrev -$ -i D:/Cadence/Summer_Circruit/worklib/demo/packaged -l -y 1 -o -q netrev_constraint_report.xml D:/Cadence/Summer_Circruit/worklib/demo/physical/#Taaaaaa07388.tmp

------ Preparing to read pst files ------

Starting to read D:/Cadence/Summer_Circruit/worklib/demo/packaged/pstchip.dat 
   Finished reading D:/Cadence/Summer_Circruit/worklib/demo/packaged/pstchip.dat (00:00:00.55)
Starting to read D:/Cadence/Summer_Circruit/worklib/demo/packaged/pstxprt.dat 
   Finished reading D:/Cadence/Summer_Circruit/worklib/demo/packaged/pstxprt.dat (00:00:00.00)
Starting to read D:/Cadence/Summer_Circruit/worklib/demo/packaged/pstxnet.dat 
   Finished reading D:/Cadence/Summer_Circruit/worklib/demo/packaged/pstxnet.dat (00:00:00.02)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Override Import
	Constraint File:    D:/Cadence/Summer_Circruit/worklib/demo/packaged/pstcmdb.dat
	Start time: Mon Jul 10 10:26:28 2023
===========================================================


The constraint difference report file can be viewed using the following command:
D:\Cadence\SPB_16.6\tools\firefox\bin\firefox.exe -app D:\Cadence\SPB_16.6\share\pcb\consmgr\VDD\diff3rptViewer\diff3rptViewer.ini -file file:///D:/Cadence/Summer_Circruit/worklib/demo/physical/netrev_constraint_report.xml

===========================================================
Finished Constraint Update	Time: Mon Jul 10 10:26:28 2023
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           D:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/SPB_16.6/share/local/pcb/symbols 
           D:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           D:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           D:/CADENCE/SUMMER_CIRCRUIT/WORKLIB/DEMO/PHYSICAL/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           D:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           D:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           D:/Cadence/pad/ 


------ Summary Statistics ------


netrev run on Jul 10 10:26:27 2023
   DESIGN NAME : 'DEMO'
   PACKAGING ON 10-Jul-2023 AT 10:25:35

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:06:55
elapsed time  0:00:02

