Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's641_bench' from file '../rtl/s641.v'.
  Done elaborating 's641_bench'.
Mapping s641_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       8254   -1072  G9 --> G78_reg/D
 area_map         7987   -1052  G67_reg/CK --> G79_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7987   -1052         0 G67_reg/CK --> G79_reg/D
 incr_delay       8196    -991         0 G67_reg/CK --> G79_reg/D
 incr_delay       8207    -988         0 G67_reg/CK --> G79_reg/D

  Done mapping s641_bench
  Synthesis succeeded.
  Incrementally optimizing s641_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8207    -988         0 G67_reg/CK --> G79_reg/D
 incr_delay       8327    -841         0 G3 --> G79_reg/D
 incr_delay       8400    -814         0 G3 --> G78_reg/D
 init_drc         8400    -814         0 G3 --> G78_reg/D
 init_area        8400    -814         0 G3 --> G78_reg/D
 rem_buf          8353    -814         0 G3 --> G78_reg/D
 rem_inv          8060    -814         0 G3 --> G78_reg/D
 merge_bi         7961    -814         0 G3 --> G78_reg/D
 glob_area        7945    -814         0 G67_reg/CK --> G77_reg/D
 area_down        7940    -814         0 G3 --> G78_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7940    -814         0 G3 --> G78_reg/D
 init_drc         7940    -814         0 G3 --> G78_reg/D
 init_area        7940    -814         0 G3 --> G78_reg/D
 rem_buf          7914    -814         0 G3 --> G78_reg/D
 rem_inv          7893    -814         0 G3 --> G78_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7893    -814         0 G3 --> G78_reg/D
 init_area        7893    -814         0 G3 --> G78_reg/D

  Done mapping s641_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:06:04 PM
  Module:                 s641_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
G67_reg/CK                                    0               0 R
G67_reg/Q           DFFSRX1      1    6.3    35     +82      82 F
g1145/A                                              +0      82  
g1145/Y             INVX1        2   16.4    44     +40     122 R
g1144/A                                              +0     122  
g1144/Y             NAND3X1      1    6.3    41     +31     153 F
g1133/A                                              +0     153  
g1133/Y             NAND2X1      1    6.3    37     +29     182 R
g28_dup/A                                            +0     182  
g28_dup/Y           NAND2X1      1    6.3    36     +36     219 F
g26/A                                                +0     219  
g26/Y               NAND2X1      1    8.2    37     +31     250 R
g25/A                                                +0     250  
g25/Y               NAND3X1      2   18.8    57     +47     297 F
g1104/B                                              +0     297  
g1104/Y             NAND2X2      2   20.4    45     +44     341 R
g1106/A                                              +0     341  
g1106/Y             NAND2X2      2   18.9    47     +46     388 F
g23/A                                                +0     388  
g23/Y               NAND2X2      2   18.8    42     +35     423 R
g19/A                                                +0     423  
g19/Y               NAND2X2      2   12.6    41     +39     462 F
g18/A                                                +0     462  
g18/Y               NAND2X2      2   18.9    40     +34     496 R
g17/A                                                +0     496  
g17/Y               NAND2X2      4   28.8    59     +56     552 F
g830/A                                               +0     552  
g830/Y              INVX1        1    6.2    29     +31     583 R
g823/B                                               +0     583  
g823/Y              NAND2X1      1   12.6    50     +50     633 F
g814/A                                               +0     633  
g814/Y              NAND2X2      1   18.7    43     +36     669 R
G75_reg/D           DFFSRX1                          +0     669  
G75_reg/CK          setup                     0    +145     814 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -814ps (TIMING VIOLATION)
Start-point  : G67_reg/CK
End-point    : G75_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:06:04 PM
  Module:                 s641_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1          15   470.445    gsclib 
AOI21X1          3    94.089    gsclib 
CLKBUFX1         4   104.544    gsclib 
CLKBUFX2         1    31.363    gsclib 
CLKBUFX3         1    31.363    gsclib 
DFFSRX1         19  3078.817    gsclib 
INVX1           43   899.087    gsclib 
INVX2            4   104.544    gsclib 
INVX4            1    31.363    gsclib 
NAND2X1         37   967.032    gsclib 
NAND2X2          7   256.130    gsclib 
NAND3X1         12   439.080    gsclib 
NAND4X1          6   250.908    gsclib 
NOR2X1          29   757.944    gsclib 
OAI21X1          3   125.454    gsclib 
OR2X1            8   250.904    gsclib 
---------------------------------------
total          193  7893.067           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        19 3078.817   39.0 
inverter          48 1034.994   13.1 
buffer             6  167.270    2.1 
logic            120 3611.986   45.8 
-------------------------------------
total            193 7893.067  100.0 

Normal exit.
