[2025-09-17 23:21:52] START suite=cs trace=cassandra_phase0_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5959134 heartbeat IPC: 1.678 cumulative IPC: 1.678 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 9228810 cumulative IPC: 2.167 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 9228810 cumulative IPC: 2.167 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 9228811 heartbeat IPC: 3.058 cumulative IPC: 5 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 21873144 heartbeat IPC: 0.7909 cumulative IPC: 0.7909 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 34058818 heartbeat IPC: 0.8206 cumulative IPC: 0.8055 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 47182423 heartbeat IPC: 0.762 cumulative IPC: 0.7904 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 61032487 heartbeat IPC: 0.722 cumulative IPC: 0.7721 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 74384598 heartbeat IPC: 0.7489 cumulative IPC: 0.7674 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 87693232 heartbeat IPC: 0.7514 cumulative IPC: 0.7647 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 101104176 heartbeat IPC: 0.7457 cumulative IPC: 0.7619 (Simulation time: 00 hr 10 min 45 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 115190699 heartbeat IPC: 0.7099 cumulative IPC: 0.755 (Simulation time: 00 hr 12 min 18 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 128821320 heartbeat IPC: 0.7336 cumulative IPC: 0.7526 (Simulation time: 00 hr 13 min 48 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 132915090 cumulative IPC: 0.7524 (Simulation time: 00 hr 15 min 13 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 132915090 cumulative IPC: 0.7524 (Simulation time: 00 hr 15 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7524 instructions: 100000004 cycles: 132915090
CPU 0 Branch Prediction Accuracy: 99.31% MPKI: 0.01988 Average ROB Occupancy at Mispredict: 2.935e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00347
BRANCH_INDIRECT: 0.01526
BRANCH_CONDITIONAL: 0.00115
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 10152385
LQ_STALL: 343413
SQ_STALL: 357427


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 140.17006
REPLAY_LOAD: 97.06982
NON_REPLAY_LOAD: 33.768658

== Total ==
ADDR_TRANS: 3457014
REPLAY_LOAD: 5081702
NON_REPLAY_LOAD: 1613669

== Counts ==
ADDR_TRANS: 24663
REPLAY_LOAD: 52351
NON_REPLAY_LOAD: 47786

cpu0->cpu0_STLB TOTAL        ACCESS:     655285 HIT:     423562 MISS:     231723 MSHR_MERGE:          4
cpu0->cpu0_STLB LOAD         ACCESS:     655285 HIT:     423562 MISS:     231723 MSHR_MERGE:          4
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 277.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2276230 HIT:     883122 MISS:    1393108 MSHR_MERGE:     119186
cpu0->cpu0_L2C LOAD         ACCESS:     924465 HIT:     301411 MISS:     623054 MSHR_MERGE:      24420
cpu0->cpu0_L2C RFO          ACCESS:      94060 HIT:      36803 MISS:      57257 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:     557269 HIT:     234931 MISS:     322338 MSHR_MERGE:      94762
cpu0->cpu0_L2C WRITE        ACCESS:     251113 HIT:     250838 MISS:        275 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     449323 HIT:      59139 MISS:     390184 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     408341 ISSUED:     408339 USEFUL:     136678 USELESS:       5697
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 107 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2950750 HIT:    2600857 MISS:     349893 MSHR_MERGE:     114743
cpu0->cpu0_L1I LOAD         ACCESS:    2950750 HIT:    2600857 MISS:     349893 MSHR_MERGE:     114743
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 59.22 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14147221 HIT:   12186355 MISS:    1960866 MSHR_MERGE:     579061
cpu0->cpu0_L1D LOAD         ACCESS:    9359701 HIT:    8475152 MISS:     884549 MSHR_MERGE:     195232
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     688112 HIT:     468194 MISS:     219918 MSHR_MERGE:      70817
cpu0->cpu0_L1D WRITE        ACCESS:    3568257 HIT:    3187606 MISS:     380651 MSHR_MERGE:     286587
cpu0->cpu0_L1D TRANSLATION  ACCESS:     531151 HIT:      55403 MISS:     475748 MSHR_MERGE:      26425
cpu0->cpu0_L1D PREFETCH REQUESTED:     874970 ISSUED:     688112 USEFUL:     121628 USELESS:       5922
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2390561 HIT:    2300238 MISS:      90323 MSHR_MERGE:      49791
cpu0->cpu0_ITLB LOAD         ACCESS:    2390561 HIT:    2300238 MISS:      90323 MSHR_MERGE:      49791
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 84.25 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12698013 HIT:   11955647 MISS:     742366 MSHR_MERGE:     127613
cpu0->cpu0_DTLB LOAD         ACCESS:   12698013 HIT:   11955647 MISS:     742366 MSHR_MERGE:     127613
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 103.3 cycles
cpu0->LLC TOTAL        ACCESS:    1475337 HIT:     391505 MISS:    1083832 MSHR_MERGE:       6290
cpu0->LLC LOAD         ACCESS:     598634 HIT:     113040 MISS:     485594 MSHR_MERGE:        312
cpu0->LLC RFO          ACCESS:      57253 HIT:      14621 MISS:      42632 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     227573 HIT:       3332 MISS:     224241 MSHR_MERGE:       5978
cpu0->LLC WRITE        ACCESS:     201693 HIT:     201136 MISS:        557 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     390184 HIT:      59376 MISS:     330808 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30597
  ROW_BUFFER_MISS:    1046314
  AVG DBUS CONGESTED CYCLE: 8.108
Channel 0 WQ ROW_BUFFER_HIT:      68468
  ROW_BUFFER_MISS:     113800
  FULL:          0
Channel 0 REFRESHES ISSUED:      11076

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       214744        58631        24650        84522
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1298        10175         7360        95974
  STLB miss resolved @ L2C                0         1530         7559        11738        84880
  STLB miss resolved @ LLC                0          950        11389        19188        44161
  STLB miss resolved @ MEM                0         1548        23651        23465       304005

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              14544         1093        22737         8973         8657
---------------------------------------------------------------
  STLB miss resolved @ L1D              156           69          457         2271         2509
  STLB miss resolved @ L2C              263           78          615         1406         1161
  STLB miss resolved @ LLC              546           91          973         7095         2889
  STLB miss resolved @ MEM              340          100          937         6416        12796
[2025-09-17 23:37:05] END   suite=cs trace=cassandra_phase0_core0 (rc=0)
