

================================================================
== Vitis HLS Report for 'mmWBramWriter'
================================================================
* Date:           Tue Mar 29 10:19:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        IWR_BRAM_writer
* Solution:       mmWaveBramWriter (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  165|  165|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_loop   |       32|       32|         2|          1|          1|    32|       yes|
        |- write_loop  |      128|      128|         2|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    480|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    100|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|      75|    620|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |buffer_U  |buffer  |        4|  0|   0|    0|    32|  128|     1|         4096|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |        |        4|  0|   0|    0|    32|  128|     1|         4096|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln29_fu_141_p2       |         +|   0|  0|   13|           6|           1|
    |add_ln38_fu_158_p2       |         +|   0|  0|   15|           8|           1|
    |icmp_ln29_fu_147_p2      |      icmp|   0|  0|   10|           6|           7|
    |icmp_ln38_fu_164_p2      |      icmp|   0|  0|   11|           8|           9|
    |lshr_ln40_fu_206_p2      |      lshr|   0|  0|  423|         128|         128|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|    2|           2|           1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  480|         162|         152|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_phi_mux_i_1_phi_fu_133_p4  |   9|          2|    8|         16|
    |buffer_address0               |  14|          3|    5|         15|
    |i_1_reg_129                   |   9|          2|    8|         16|
    |i_reg_118                     |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 100|         21|   30|         71|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln38_reg_236         |  8|   0|    8|          0|
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |  1|   0|    1|          0|
    |i_1_reg_129              |  8|   0|    8|          0|
    |i_cast_reg_226           |  6|   0|   64|         58|
    |i_reg_118                |  6|   0|    6|          0|
    |icmp_ln29_reg_222        |  1|   0|    1|          0|
    |icmp_ln38_reg_241        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 39|   0|   97|         58|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|        control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|        control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mmWBramWriter|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  mmWBramWriter|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  mmWBramWriter|  return value|
|buffer_in_address0     |  out|    5|   ap_memory|      buffer_in|         array|
|buffer_in_ce0          |  out|    1|   ap_memory|      buffer_in|         array|
|buffer_in_q0           |   in|  128|   ap_memory|      buffer_in|         array|
|buffer_out_address0    |  out|    7|   ap_memory|     buffer_out|         array|
|buffer_out_ce0         |  out|    1|   ap_memory|     buffer_out|         array|
|buffer_out_we0         |  out|    1|   ap_memory|     buffer_out|         array|
|buffer_out_d0          |  out|   32|   ap_memory|     buffer_out|         array|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buffer_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %buffer_in"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_out"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "%buffer = alloca i64 1"   --->   Operation 14 'alloca' 'buffer' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%br_ln29 = br void" [mmWaveBramWriter.cpp:29]   --->   Operation 15 'br' 'br_ln29' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln29, void %.split2, i6 0, void" [mmWaveBramWriter.cpp:29]   --->   Operation 16 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%add_ln29 = add i6 %i, i6 1" [mmWaveBramWriter.cpp:29]   --->   Operation 17 'add' 'add_ln29' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.87ns)   --->   "%icmp_ln29 = icmp_eq  i6 %i, i6 32" [mmWaveBramWriter.cpp:29]   --->   Operation 19 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split2, void %_Z10loadBufferP7ap_uintILi128EES1_.exit.preheader" [mmWaveBramWriter.cpp:29]   --->   Operation 21 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [mmWaveBramWriter.cpp:29]   --->   Operation 22 'zext' 'i_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_in_addr = getelementptr i128 %buffer_in, i64 0, i64 %i_cast" [mmWaveBramWriter.cpp:31]   --->   Operation 23 'getelementptr' 'buffer_in_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr" [mmWaveBramWriter.cpp:31]   --->   Operation 24 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [mmWaveBramWriter.cpp:29]   --->   Operation 25 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr" [mmWaveBramWriter.cpp:31]   --->   Operation 26 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i128 %buffer, i64 0, i64 %i_cast" [mmWaveBramWriter.cpp:31]   --->   Operation 27 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.35ns)   --->   "%store_ln31 = store i128 %buffer_in_load, i5 %buffer_addr" [mmWaveBramWriter.cpp:31]   --->   Operation 28 'store' 'store_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.48>
ST_4 : Operation 30 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z10loadBufferP7ap_uintILi128EES1_.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln38, void %.split, i8 0, void %_Z10loadBufferP7ap_uintILi128EES1_.exit.preheader" [mmWaveBramWriter.cpp:38]   --->   Operation 31 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.90ns)   --->   "%add_ln38 = add i8 %i_1, i8 1" [mmWaveBramWriter.cpp:38]   --->   Operation 32 'add' 'add_ln38' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln38 = icmp_eq  i8 %i_1, i8 128" [mmWaveBramWriter.cpp:38]   --->   Operation 34 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 35 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split, void %_Z11writeBufferP7ap_uintILi128EEPj.exit" [mmWaveBramWriter.cpp:38]   --->   Operation 36 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln40_1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_1, i32 2, i32 6" [mmWaveBramWriter.cpp:40]   --->   Operation 37 'partselect' 'lshr_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %lshr_ln40_1" [mmWaveBramWriter.cpp:40]   --->   Operation 38 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr i128 %buffer, i64 0, i64 %zext_ln40" [mmWaveBramWriter.cpp:40]   --->   Operation 39 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.35ns)   --->   "%buffer_load = load i5 %buffer_addr_1" [mmWaveBramWriter.cpp:40]   --->   Operation 40 'load' 'buffer_load' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 6 <SV = 4> <Delay = 4.42>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%i_1_cast1 = zext i8 %i_1" [mmWaveBramWriter.cpp:38]   --->   Operation 41 'zext' 'i_1_cast1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mmWaveBramWriter.cpp:38]   --->   Operation 42 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (1.35ns)   --->   "%buffer_load = load i5 %buffer_addr_1" [mmWaveBramWriter.cpp:40]   --->   Operation 43 'load' 'buffer_load' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i8 %i_1" [mmWaveBramWriter.cpp:40]   --->   Operation 44 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %trunc_ln40, i5 0" [mmWaveBramWriter.cpp:40]   --->   Operation 45 'bitconcatenate' 'shl_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i7 %shl_ln40_1" [mmWaveBramWriter.cpp:40]   --->   Operation 46 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.72ns)   --->   "%lshr_ln40 = lshr i128 %buffer_load, i128 %zext_ln40_1" [mmWaveBramWriter.cpp:40]   --->   Operation 47 'lshr' 'lshr_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i128 %lshr_ln40" [mmWaveBramWriter.cpp:40]   --->   Operation 48 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 %i_1_cast1" [mmWaveBramWriter.cpp:40]   --->   Operation 49 'getelementptr' 'buffer_out_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.35ns)   --->   "%store_ln40 = store i32 %trunc_ln40_1, i7 %buffer_out_addr" [mmWaveBramWriter.cpp:40]   --->   Operation 50 'store' 'store_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10loadBufferP7ap_uintILi128EES1_.exit"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [mmWaveBramWriter.cpp:25]   --->   Operation 52 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
buffer            (alloca           ) [ 00111110]
br_ln29           (br               ) [ 01110000]
i                 (phi              ) [ 00100000]
add_ln29          (add              ) [ 01110000]
specpipeline_ln0  (specpipeline     ) [ 00000000]
icmp_ln29         (icmp             ) [ 00110000]
empty             (speclooptripcount) [ 00000000]
br_ln29           (br               ) [ 00000000]
i_cast            (zext             ) [ 00110000]
buffer_in_addr    (getelementptr    ) [ 00110000]
specloopname_ln29 (specloopname     ) [ 00000000]
buffer_in_load    (load             ) [ 00000000]
buffer_addr       (getelementptr    ) [ 00000000]
store_ln31        (store            ) [ 00000000]
br_ln0            (br               ) [ 01110000]
br_ln0            (br               ) [ 00001110]
i_1               (phi              ) [ 00000110]
add_ln38          (add              ) [ 00001110]
specpipeline_ln0  (specpipeline     ) [ 00000000]
icmp_ln38         (icmp             ) [ 00000110]
empty_10          (speclooptripcount) [ 00000000]
br_ln38           (br               ) [ 00000000]
lshr_ln40_1       (partselect       ) [ 00000000]
zext_ln40         (zext             ) [ 00000000]
buffer_addr_1     (getelementptr    ) [ 00000110]
i_1_cast1         (zext             ) [ 00000000]
specloopname_ln38 (specloopname     ) [ 00000000]
buffer_load       (load             ) [ 00000000]
trunc_ln40        (trunc            ) [ 00000000]
shl_ln40_1        (bitconcatenate   ) [ 00000000]
zext_ln40_1       (zext             ) [ 00000000]
lshr_ln40         (lshr             ) [ 00000000]
trunc_ln40_1      (trunc            ) [ 00000000]
buffer_out_addr   (getelementptr    ) [ 00000000]
store_ln40        (store            ) [ 00000000]
br_ln0            (br               ) [ 00001110]
ret_ln25          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="buffer_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buffer_in_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_in_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buffer_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="1"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="128" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln31/3 buffer_load/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buffer_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="buffer_out_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln40_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/6 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_1_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln29_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln29_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln38_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln38_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="lshr_ln40_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="4" slack="0"/>
<pin id="175" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_1/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln40_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_1_cast1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast1/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln40_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="shl_ln40_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln40_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="lshr_ln40_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="128" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln40/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln40_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="128" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_1/6 "/>
</bind>
</comp>

<comp id="217" class="1005" name="add_ln29_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln29_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_cast_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="231" class="1005" name="buffer_in_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_in_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="add_ln38_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="241" class="1005" name="icmp_ln38_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="245" class="1005" name="buffer_addr_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="79" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="98" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="145"><net_src comp="122" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="122" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="122" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="162"><net_src comp="133" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="133" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="133" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="188"><net_src comp="129" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="193"><net_src comp="129" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="91" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="220"><net_src comp="141" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="225"><net_src comp="147" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="153" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="234"><net_src comp="72" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="239"><net_src comp="158" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="244"><net_src comp="164" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="98" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_out | {6 }
 - Input state : 
	Port: mmWBramWriter : buffer_in | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln29 : 1
		icmp_ln29 : 1
		br_ln29 : 2
		i_cast : 1
		buffer_in_addr : 2
		buffer_in_load : 3
	State 3
		store_ln31 : 1
	State 4
	State 5
		add_ln38 : 1
		icmp_ln38 : 1
		br_ln38 : 2
		lshr_ln40_1 : 1
		zext_ln40 : 2
		buffer_addr_1 : 3
		buffer_load : 4
	State 6
		shl_ln40_1 : 1
		zext_ln40_1 : 2
		lshr_ln40 : 3
		trunc_ln40_1 : 4
		buffer_out_addr : 1
		store_ln40 : 5
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   lshr   |   lshr_ln40_fu_206  |    0    |   423   |
|----------|---------------------|---------|---------|
|    add   |   add_ln29_fu_141   |    0    |    13   |
|          |   add_ln38_fu_158   |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln29_fu_147  |    0    |    10   |
|          |   icmp_ln38_fu_164  |    0    |    11   |
|----------|---------------------|---------|---------|
|          |    i_cast_fu_153    |    0    |    0    |
|   zext   |   zext_ln40_fu_180  |    0    |    0    |
|          |   i_1_cast1_fu_185  |    0    |    0    |
|          |  zext_ln40_1_fu_202 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|  lshr_ln40_1_fu_170 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln40_fu_190  |    0    |    0    |
|          | trunc_ln40_1_fu_212 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  shl_ln40_1_fu_194  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   472   |
|----------|---------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln29_reg_217   |    6   |
|   add_ln38_reg_236   |    8   |
| buffer_addr_1_reg_245|    5   |
|buffer_in_addr_reg_231|    5   |
|      i_1_reg_129     |    8   |
|    i_cast_reg_226    |   64   |
|       i_reg_118      |    6   |
|   icmp_ln29_reg_222  |    1   |
|   icmp_ln38_reg_241  |    1   |
+----------------------+--------+
|         Total        |   104  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_91 |  p0  |   3  |   5  |   15   ||    14   |
|    i_1_reg_129   |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   41   ||  1.525  ||    32   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   472  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   104  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   104  |   504  |
+-----------+--------+--------+--------+--------+
