`timescale 1ns / 1ps

module half_adder_tb;

    // Inputs declared as registers to hold values
    reg a, b;
    wire sum, carry;

    // Instantiate the Unit Under Test (UUT)
    half_adder uut (
        .a(a),
        .b(b),
        .sum(sum),
        .carry(carry)
    );

    initial begin
        // Required setup for Icarus Verilog / GTKWave plotting
        $dumpfile("half_adder_tb.vcd");
        $dumpvars(0, half_adder_tb);

        // Display header in console
        $display("Time\t A \t B \t Sum \t Carry");
        $monitor("%0t\t %b \t %b \t  %b  \t   %b", $time, a, b, sum, carry);

        // Stimulus: Test all 4 binary combinations
        a = 0; b = 0; #10;
        a = 0; b = 1; #10;
        a = 1; b = 0; #10;
        a = 1; b = 1; #10;

        // End the simulation
        $finish;
    end

endmodule
