Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 11:19:05 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 232 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 288 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                41668        0.027        0.000                      0                41668        3.225        0.000                       0                 19048  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.085        0.000                      0                41668        0.027        0.000                      0                41668        3.225        0.000                       0                 19048  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[2][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.746ns (25.312%)  route 5.152ns (74.688%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.482     3.802    E1_1/out_reg[0]_2
    SLICE_X34Y116        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.919 r  E1_1/out[10]_i_4__15/O
                         net (fo=1, routed)           0.226     4.145    E1_1/out[10]_i_4__15_n_0
    SLICE_X36Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.324 r  E1_1/out[10]_i_1__25/O
                         net (fo=5, routed)           0.614     4.938    fsm31/E1_1_read_data[10]
    SLICE_X39Y121        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.977 r  fsm31/mem[0][0][15]_i_8__2/O
                         net (fo=1, routed)           0.511     5.488    add16/left[10]
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     5.629 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.657    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X37Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.680 r  add16/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.708    add16/mem_reg[0][0][23]_i_2_n_0
    SLICE_X37Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.854 r  add16/mem_reg[0][0][31]_i_8/O[7]
                         net (fo=3, routed)           0.408     6.262    F_int_read0_0/out[31]
    SLICE_X38Y124        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     6.376 r  F_int_read0_0/mem[0][0][31]_i_2__17/O
                         net (fo=16, routed)          0.557     6.933    F0_1/D[31]
    SLICE_X40Y124        FDRE                                         r  F0_1/mem_reg[2][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    F0_1/clk
    SLICE_X40Y124        FDRE                                         r  F0_1/mem_reg[2][0][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y124        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    F0_1/mem_reg[2][0][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[1][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 1.694ns (24.576%)  route 5.199ns (75.424%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.482     3.802    E1_1/out_reg[0]_2
    SLICE_X34Y116        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.919 r  E1_1/out[10]_i_4__15/O
                         net (fo=1, routed)           0.226     4.145    E1_1/out[10]_i_4__15_n_0
    SLICE_X36Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.324 r  E1_1/out[10]_i_1__25/O
                         net (fo=5, routed)           0.614     4.938    fsm31/E1_1_read_data[10]
    SLICE_X39Y121        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.977 r  fsm31/mem[0][0][15]_i_8__2/O
                         net (fo=1, routed)           0.511     5.488    add16/left[10]
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     5.629 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.657    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X37Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.680 r  add16/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.708    add16/mem_reg[0][0][23]_i_2_n_0
    SLICE_X37Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.853 r  add16/mem_reg[0][0][31]_i_8/O[5]
                         net (fo=3, routed)           0.510     6.363    F_int_read0_0/out[29]
    SLICE_X39Y125        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.426 r  F_int_read0_0/mem[0][0][29]_i_1__5/O
                         net (fo=16, routed)          0.502     6.928    F0_1/D[29]
    SLICE_X40Y125        FDRE                                         r  F0_1/mem_reg[1][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    F0_1/clk
    SLICE_X40Y125        FDRE                                         r  F0_1/mem_reg[1][1][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y125        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    F0_1/mem_reg[1][1][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_1/mem_reg[0][1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 1.763ns (25.584%)  route 5.128ns (74.416%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.482     3.802    E1_1/out_reg[0]_2
    SLICE_X34Y116        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.919 r  E1_1/out[10]_i_4__15/O
                         net (fo=1, routed)           0.226     4.145    E1_1/out[10]_i_4__15_n_0
    SLICE_X36Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.324 r  E1_1/out[10]_i_1__25/O
                         net (fo=5, routed)           0.614     4.938    fsm31/E1_1_read_data[10]
    SLICE_X39Y121        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.977 r  fsm31/mem[0][0][15]_i_8__2/O
                         net (fo=1, routed)           0.511     5.488    add16/left[10]
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     5.629 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.657    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X37Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.680 r  add16/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.708    add16/mem_reg[0][0][23]_i_2_n_0
    SLICE_X37Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.837 r  add16/mem_reg[0][0][31]_i_8/O[6]
                         net (fo=3, routed)           0.438     6.275    cond_stored2/out[30]
    SLICE_X38Y124        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.423 r  cond_stored2/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.503     6.926    E1_1/D[30]
    SLICE_X40Y123        FDRE                                         r  E1_1/mem_reg[0][1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    E1_1/clk
    SLICE_X40Y123        FDRE                                         r  E1_1/mem_reg[0][1][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y123        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    E1_1/mem_reg[0][1][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[2][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.746ns (25.378%)  route 5.134ns (74.622%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.482     3.802    E1_1/out_reg[0]_2
    SLICE_X34Y116        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.919 r  E1_1/out[10]_i_4__15/O
                         net (fo=1, routed)           0.226     4.145    E1_1/out[10]_i_4__15_n_0
    SLICE_X36Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.324 r  E1_1/out[10]_i_1__25/O
                         net (fo=5, routed)           0.614     4.938    fsm31/E1_1_read_data[10]
    SLICE_X39Y121        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.977 r  fsm31/mem[0][0][15]_i_8__2/O
                         net (fo=1, routed)           0.511     5.488    add16/left[10]
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     5.629 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.657    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X37Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.680 r  add16/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.708    add16/mem_reg[0][0][23]_i_2_n_0
    SLICE_X37Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.854 r  add16/mem_reg[0][0][31]_i_8/O[7]
                         net (fo=3, routed)           0.408     6.262    F_int_read0_0/out[31]
    SLICE_X38Y124        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     6.376 r  F_int_read0_0/mem[0][0][31]_i_2__17/O
                         net (fo=16, routed)          0.539     6.915    F0_1/D[31]
    SLICE_X39Y128        FDRE                                         r  F0_1/mem_reg[2][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    F0_1/clk
    SLICE_X39Y128        FDRE                                         r  F0_1/mem_reg[2][3][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y128        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    F0_1/mem_reg[2][3][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[1][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 1.746ns (25.382%)  route 5.133ns (74.618%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.482     3.802    E1_1/out_reg[0]_2
    SLICE_X34Y116        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.919 r  E1_1/out[10]_i_4__15/O
                         net (fo=1, routed)           0.226     4.145    E1_1/out[10]_i_4__15_n_0
    SLICE_X36Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.324 r  E1_1/out[10]_i_1__25/O
                         net (fo=5, routed)           0.614     4.938    fsm31/E1_1_read_data[10]
    SLICE_X39Y121        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.977 r  fsm31/mem[0][0][15]_i_8__2/O
                         net (fo=1, routed)           0.511     5.488    add16/left[10]
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     5.629 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.657    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X37Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.680 r  add16/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.708    add16/mem_reg[0][0][23]_i_2_n_0
    SLICE_X37Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.854 r  add16/mem_reg[0][0][31]_i_8/O[7]
                         net (fo=3, routed)           0.408     6.262    F_int_read0_0/out[31]
    SLICE_X38Y124        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     6.376 r  F_int_read0_0/mem[0][0][31]_i_2__17/O
                         net (fo=16, routed)          0.538     6.914    F0_1/D[31]
    SLICE_X42Y125        FDRE                                         r  F0_1/mem_reg[1][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    F0_1/clk
    SLICE_X42Y125        FDRE                                         r  F0_1/mem_reg[1][0][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y125        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    F0_1/mem_reg[1][0][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[3][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 1.746ns (25.396%)  route 5.129ns (74.604%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.482     3.802    E1_1/out_reg[0]_2
    SLICE_X34Y116        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.919 r  E1_1/out[10]_i_4__15/O
                         net (fo=1, routed)           0.226     4.145    E1_1/out[10]_i_4__15_n_0
    SLICE_X36Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.324 r  E1_1/out[10]_i_1__25/O
                         net (fo=5, routed)           0.614     4.938    fsm31/E1_1_read_data[10]
    SLICE_X39Y121        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.977 r  fsm31/mem[0][0][15]_i_8__2/O
                         net (fo=1, routed)           0.511     5.488    add16/left[10]
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     5.629 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.657    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X37Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.680 r  add16/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.708    add16/mem_reg[0][0][23]_i_2_n_0
    SLICE_X37Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.854 r  add16/mem_reg[0][0][31]_i_8/O[7]
                         net (fo=3, routed)           0.408     6.262    F_int_read0_0/out[31]
    SLICE_X38Y124        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     6.376 r  F_int_read0_0/mem[0][0][31]_i_2__17/O
                         net (fo=16, routed)          0.534     6.910    F0_1/D[31]
    SLICE_X41Y125        FDRE                                         r  F0_1/mem_reg[3][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.025     7.025    F0_1/clk
    SLICE_X41Y125        FDRE                                         r  F0_1/mem_reg[3][3][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X41Y125        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    F0_1/mem_reg[3][3][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[2][1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 1.704ns (24.811%)  route 5.164ns (75.189%))
  Logic Levels:           13  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.798     4.118    E1_1/out_reg[0]_2
    SLICE_X40Y119        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.184 r  E1_1/out[3]_i_2__11/O
                         net (fo=1, routed)           0.388     4.572    E1_1/out[3]_i_2__11_n_0
    SLICE_X39Y120        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.723 r  E1_1/out[3]_i_1__28/O
                         net (fo=5, routed)           0.202     4.925    fsm31/E1_1_read_data[3]
    SLICE_X39Y121        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     4.965 r  fsm31/mem[0][0][7]_i_7__2/O
                         net (fo=1, routed)           0.453     5.418    add16/left[3]
    SLICE_X37Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.555 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.583    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.728 r  add16/mem_reg[0][0][15]_i_2/O[5]
                         net (fo=3, routed)           0.474     6.202    F_int_read0_0/out[13]
    SLICE_X38Y122        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     6.380 r  F_int_read0_0/mem[0][0][13]_i_1__5/O
                         net (fo=16, routed)          0.523     6.903    F0_1/D[13]
    SLICE_X40Y125        FDRE                                         r  F0_1/mem_reg[2][1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    F0_1/clk
    SLICE_X40Y125        FDRE                                         r  F0_1/mem_reg[2][1][13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y125        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    F0_1/mem_reg[2][1][13]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_1/mem_reg[3][1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 1.763ns (25.681%)  route 5.102ns (74.319%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.482     3.802    E1_1/out_reg[0]_2
    SLICE_X34Y116        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.919 r  E1_1/out[10]_i_4__15/O
                         net (fo=1, routed)           0.226     4.145    E1_1/out[10]_i_4__15_n_0
    SLICE_X36Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.324 r  E1_1/out[10]_i_1__25/O
                         net (fo=5, routed)           0.614     4.938    fsm31/E1_1_read_data[10]
    SLICE_X39Y121        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.977 r  fsm31/mem[0][0][15]_i_8__2/O
                         net (fo=1, routed)           0.511     5.488    add16/left[10]
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     5.629 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.657    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X37Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.680 r  add16/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.708    add16/mem_reg[0][0][23]_i_2_n_0
    SLICE_X37Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.837 r  add16/mem_reg[0][0][31]_i_8/O[6]
                         net (fo=3, routed)           0.438     6.275    cond_stored2/out[30]
    SLICE_X38Y124        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.423 r  cond_stored2/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.477     6.900    E1_1/D[30]
    SLICE_X43Y124        FDRE                                         r  E1_1/mem_reg[3][1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    E1_1/clk
    SLICE_X43Y124        FDRE                                         r  E1_1/mem_reg[3][1][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y124        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    E1_1/mem_reg[3][1][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[2][3][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 1.620ns (23.601%)  route 5.244ns (76.399%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.482     3.802    E1_1/out_reg[0]_2
    SLICE_X34Y116        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.919 r  E1_1/out[10]_i_4__15/O
                         net (fo=1, routed)           0.226     4.145    E1_1/out[10]_i_4__15_n_0
    SLICE_X36Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.324 r  E1_1/out[10]_i_1__25/O
                         net (fo=5, routed)           0.614     4.938    fsm31/E1_1_read_data[10]
    SLICE_X39Y121        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.977 r  fsm31/mem[0][0][15]_i_8__2/O
                         net (fo=1, routed)           0.511     5.488    add16/left[10]
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     5.629 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.657    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X37Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.680 r  add16/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.708    add16/mem_reg[0][0][23]_i_2_n_0
    SLICE_X37Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.780 r  add16/mem_reg[0][0][31]_i_8/O[0]
                         net (fo=3, routed)           0.467     6.247    F_int_read0_0/out[24]
    SLICE_X39Y125        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     6.309 r  F_int_read0_0/mem[0][0][24]_i_1__5/O
                         net (fo=16, routed)          0.590     6.899    F0_1/D[24]
    SLICE_X39Y128        FDRE                                         r  F0_1/mem_reg[2][3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    F0_1/clk
    SLICE_X39Y128        FDRE                                         r  F0_1/mem_reg[2][3][24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y128        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    F0_1/mem_reg[2][3][24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_1/mem_reg[1][3][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 1.674ns (24.395%)  route 5.188ns (75.605%))
  Logic Levels:           13  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    done_reg50/clk
    SLICE_X41Y90         FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg50/out_reg[0]/Q
                         net (fo=7, routed)           0.285     0.416    done_reg50/done_reg50_out
    SLICE_X41Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     0.479 f  done_reg50/mem[0][0][31]_i_43__4/O
                         net (fo=1, routed)           0.456     0.935    fsm34/mem[0][0][31]_i_38__1_0
    SLICE_X37Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     1.112 f  fsm34/mem[0][0][31]_i_40__2/O
                         net (fo=1, routed)           0.287     1.399    fsm34/mem[0][0][31]_i_40__2_n_0
    SLICE_X33Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.547 r  fsm34/mem[0][0][31]_i_38__1/O
                         net (fo=1, routed)           0.168     1.715    fsm34/mem[0][0][31]_i_38__1_n_0
    SLICE_X32Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.893 r  fsm34/mem[0][0][31]_i_18__5/O
                         net (fo=13, routed)          0.218     2.111    i4/mem[0][0][31]_i_8__6
    SLICE_X32Y90         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     2.194 r  i4/mem[0][0][31]_i_26/O
                         net (fo=2, routed)           0.445     2.639    fsm31/mem[0][0][31]_i_14__2_1
    SLICE_X33Y97         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.817 r  fsm31/mem[0][0][31]_i_37/O
                         net (fo=1, routed)           0.439     3.256    fsm31/mem[0][0][31]_i_37_n_0
    SLICE_X36Y111        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.320 r  fsm31/mem[0][0][31]_i_14__2/O
                         net (fo=132, routed)         0.798     4.118    E1_1/out_reg[0]_2
    SLICE_X40Y119        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.184 r  E1_1/out[3]_i_2__11/O
                         net (fo=1, routed)           0.388     4.572    E1_1/out[3]_i_2__11_n_0
    SLICE_X39Y120        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.723 r  E1_1/out[3]_i_1__28/O
                         net (fo=5, routed)           0.202     4.925    fsm31/E1_1_read_data[3]
    SLICE_X39Y121        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     4.965 r  fsm31/mem[0][0][7]_i_7__2/O
                         net (fo=1, routed)           0.453     5.418    add16/left[3]
    SLICE_X37Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.555 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.583    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X37Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.728 r  add16/mem_reg[0][0][15]_i_2/O[5]
                         net (fo=3, routed)           0.457     6.185    cond_stored2/out[13]
    SLICE_X38Y122        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     6.333 r  cond_stored2/mem[0][0][13]_i_1__2/O
                         net (fo=16, routed)          0.564     6.897    E1_1/D[13]
    SLICE_X42Y121        FDRE                                         r  E1_1/mem_reg[1][3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    E1_1/clk
    SLICE_X42Y121        FDRE                                         r  E1_1/mem_reg[1][3][13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y121        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    E1_1/mem_reg[1][3][13]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  0.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 C_read0_0_1_10/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_10/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.038ns (47.500%)  route 0.042ns (52.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.013     0.013    C_read0_0_1_10/clk
    SLICE_X16Y58         FDRE                                         r  C_read0_0_1_10/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  C_read0_0_1_10/out_reg[13]/Q
                         net (fo=2, routed)           0.042     0.093    v_0_1_10/Q[13]
    SLICE_X16Y57         FDRE                                         r  v_0_1_10/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.019     0.019    v_0_1_10/clk
    SLICE_X16Y57         FDRE                                         r  v_0_1_10/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X16Y57         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    v_0_1_10/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 C_read0_0_1_00/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_0_10/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    C_read0_0_1_00/clk
    SLICE_X26Y46         FDRE                                         r  C_read0_0_1_00/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  C_read0_0_1_00/out_reg[4]/Q
                         net (fo=2, routed)           0.057     0.108    v_1_0_10/Q[4]
    SLICE_X26Y46         FDRE                                         r  v_1_0_10/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.019     0.019    v_1_0_10/clk
    SLICE_X26Y46         FDRE                                         r  v_1_0_10/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y46         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_0_10/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_stored13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    cond_stored13/clk
    SLICE_X36Y95         FDRE                                         r  cond_stored13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored13/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    cond_computed1/cond_stored13_out
    SLICE_X36Y95         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.090 r  cond_computed1/out[0]_i_1__76/O
                         net (fo=1, routed)           0.016     0.106    cond_stored13/out_reg[0]_0
    SLICE_X36Y95         FDRE                                         r  cond_stored13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    cond_stored13/clk
    SLICE_X36Y95         FDRE                                         r  cond_stored13/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y95         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg34/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg34/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    par_done_reg34/clk
    SLICE_X32Y94         FDRE                                         r  par_done_reg34/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg34/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset6/par_done_reg34_out
    SLICE_X32Y94         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset6/out[0]_i_1__363/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg34/out_reg[0]_0
    SLICE_X32Y94         FDRE                                         r  par_done_reg34/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    par_done_reg34/clk
    SLICE_X32Y94         FDRE                                         r  par_done_reg34/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y94         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg34/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg53/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg53/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    par_done_reg53/clk
    SLICE_X30Y68         FDRE                                         r  par_done_reg53/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg53/out_reg[0]/Q
                         net (fo=7, routed)           0.025     0.076    fsm1/par_done_reg53_out
    SLICE_X30Y68         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  fsm1/out[0]_i_1__393/O
                         net (fo=1, routed)           0.016     0.106    par_done_reg53/out_reg[0]_0
    SLICE_X30Y68         FDRE                                         r  par_done_reg53/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    par_done_reg53/clk
    SLICE_X30Y68         FDRE                                         r  par_done_reg53/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y68         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg53/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg101/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg101/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    par_done_reg101/clk
    SLICE_X33Y97         FDRE                                         r  par_done_reg101/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg101/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset15/par_done_reg101_out
    SLICE_X33Y97         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset15/out[0]_i_1__409/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg101/out_reg[0]_0
    SLICE_X33Y97         FDRE                                         r  par_done_reg101/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    par_done_reg101/clk
    SLICE_X33Y97         FDRE                                         r  par_done_reg101/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y97         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg101/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg50/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    par_done_reg50/clk
    SLICE_X26Y84         FDRE                                         r  par_done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg50/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_reset7/par_done_reg50_out
    SLICE_X26Y84         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.091 r  par_reset7/out[0]_i_1__372/O
                         net (fo=1, routed)           0.017     0.108    par_done_reg50/out_reg[0]_0
    SLICE_X26Y84         FDRE                                         r  par_done_reg50/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    par_done_reg50/clk
    SLICE_X26Y84         FDRE                                         r  par_done_reg50/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y84         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg50/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg51/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg51/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    par_done_reg51/clk
    SLICE_X26Y84         FDRE                                         r  par_done_reg51/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg51/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset7/par_done_reg51_out
    SLICE_X26Y84         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset7/out[0]_i_1__373/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg51/out_reg[0]_0
    SLICE_X26Y84         FDRE                                         r  par_done_reg51/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    par_done_reg51/clk
    SLICE_X26Y84         FDRE                                         r  par_done_reg51/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y84         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg51/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    fsm8/clk
    SLICE_X32Y68         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm8/out_reg[1]/Q
                         net (fo=6, routed)           0.028     0.079    fsm8/out_reg_n_0_[1]
    SLICE_X32Y68         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  fsm8/out[0]_i_1__47/O
                         net (fo=1, routed)           0.016     0.109    fsm8/fsm8_in[0]
    SLICE_X32Y68         FDRE                                         r  fsm8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    fsm8/clk
    SLICE_X32Y68         FDRE                                         r  fsm8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y68         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg112/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg112/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.013     0.013    par_done_reg112/clk
    SLICE_X33Y97         FDRE                                         r  par_done_reg112/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg112/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.079    par_reset15/par_done_reg112_out
    SLICE_X33Y97         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.094 r  par_reset15/out[0]_i_1__403/O
                         net (fo=1, routed)           0.017     0.111    par_done_reg112/out_reg[0]_0
    SLICE_X33Y97         FDRE                                         r  par_done_reg112/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.019     0.019    par_done_reg112/clk
    SLICE_X33Y97         FDRE                                         r  par_done_reg112/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y97         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg112/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y21  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y37  mult_pipe18/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y48  mult_pipe23/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y15  mult_pipe11/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y47  mult_pipe17/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y18  mult_pipe10/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y27  mult_pipe4/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y32  mult_pipe13/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y88   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y82   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y86   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y81   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y83   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y83   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y86   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y83   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y83   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y87   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y88   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y88   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y82   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y82   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y86   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y86   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y81   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y81   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y83   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y83   A0_0/mem_reg[0][0][12]/C



