ncsim(64) 15.20-s084
Linux 3.10.0-1160.36.2.el7.x86_64 #1 SMP Wed Jul 21 11:57:15 UTC 2021 x86_64
CPU cores: 8
Limit information:
======================================
cputime			unlimited
filesize		unlimited
datasize		unlimited
stacksize		unlimited
coredumpsize	0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked	64 kbytes
maxproc			4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
_=*30085*/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin/64bit/irun
ARCH=linux64
ARITH_HOME=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath
BDW_AR=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gcc/4.8/bin/ar rc
BDW_CC=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gcc/4.8/bin/g++
BDW_CCDEP=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gcc/4.8/bin/g++
BDW_CCOPTIONS=-DCLOCK_PERIOD=5 -g 
BDW_COV_LIB_FLAGS=
BDW_COWARE=0
BDW_COWARE_LOAD_FLAGS=
BDW_COWARE_PREPROC_FLAGS=
BDW_CYNTH_CONFIG=
BDW_CYNTH_CONFIG_DIR=
BDW_ESC_LIB=bdw_work/libesc/libesc.a
BDW_EXEC_CMD=
BDW_EXTRA_CCFLAGS=
BDW_EXTRA_LDFLAGS=
BDW_EXTRA_LIBS=
BDW_EXTRA_LIB_FLAGS=
BDW_FSDBVCSPLATFORM=LINUX64
BDW_GENDEPS=1
BDW_HLSLIB_DIRS= bdw_work/libs/cynw_cm_float bdw_work/libs/cynw_cm_float bdw_work/libs/cynw_cm_float bdw_work/libs/cynw_cm_float
BDW_HLSLIB_NAMES= cynw_cm_float cynw_cm_float cynw_cm_float cynw_cm_float
BDW_HLS_CONFIG=
BDW_HLS_CONFIG_DIR=
BDW_HUB_ARGV=out.txt
BDW_LIBDIR=bdw_work/libs
BDW_LINK=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gcc/4.8/bin/g++
BDW_LS_CONFIG=
BDW_LS_CONFIG_DIR=
BDW_LS_CONFIG_LOGS=
BDW_LS_INFO=
BDW_MODULE=
BDW_MODULEDIR=bdw_work/modules
BDW_NCSC=0
BDW_OBJDIR=bdw_work/objs
BDW_PMAKE_FLG=
BDW_PROJECT_FILE=project.tcl
BDW_SCSIM_ARGS=
BDW_SIMDIR=bdw_work/sims
BDW_SIM_CONFIG=V_BASIC
BDW_SIM_CONFIG_DIR=bdw_work/sims/V_BASIC
BDW_SYSTEMC_VERSION=2.3.1
BDW_TCL_DIR=/usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl
BDW_TECH_LIBS=/usr/cadtool/cadence/STRATUS/cur/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
BDW_USECYNTH=1
BDW_USEHUB=1
BDW_USE_ESCLIB=1
BDW_USE_SCV=0
BDW_VERILOG_DIALECT=1995
BDW_VISTA=0
BDW_VLOGCOMP_ARGS=
BDW_VLOGSIM_ARGS=
BDW_VLOG_DEFINES=+define+ioConfig +define+BDW_RTL_DFT_compute_BASIC
BDW_VLOG_DUT_FILES= bdw_work/wrappers/DFT_compute_cosim.v bdw_work/modules/DFT_compute/BASIC/DFT_compute_rtl.v 
BDW_VLOG_LIBS=-y bdw_work/modules/DFT_compute/BASIC/v_rtl -y bdw_work/libs/cynw_cm_float/v_rtl
BDW_VRTL_FILE=
BDW_WORKLIB=bdw_work
BDW_WRAPDIR=bdw_work/wrappers
BDW_WRITEFSDB=0
BDW_XMSC=0
CALIBRE_HOME=/usr/cad/mentor/calibre/cur
CDNS_QTDIR=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/Qt/64bit
CDPL_HOME=/usr/cadtool/cad/synopsys/hspice/2020.12-sp2/hspice/cdpl
CDS_AUTO_64BIT=NONE
CDS_LOAD_ENV=CSF
CDS_Netlisting_Mode=Analog
CDS_SET_LOCALE=C
CMIARCH=RH_64
CM_USERLOGDIR=/home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/tmp
CM_USERTMPDIR=/home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/tmp
CVS_RSH=ssh
CWBExec=1
DISPLAY=localhost:11.0
ENCOUNTER=/usr/cad/cadence/EDI/cur/tools/fe
GROUP=m110
HOME=/home/m110/m110061422
HOST=ws45
HOSTNAME=ws45
HOSTTYPE=x86_64-linux
HSP_GCC=/usr/cadtool/cad/synopsys/hspice/2020.12-sp2/hspice/GNU/linux64/gcc/bin/gcc -m64 
HSP_GCC_VERSION=7.3.0
HSP_HOME=/usr/cadtool/cad/synopsys/hspice/2020.12-sp2/hspice
HSP_SIGMA_AMP=/usr/cadtool/cad/synopsys/hspice/2020.12-sp2/hspice/linux64/python/Omega/Omega
KDEDIRS=/usr
LANG=C
LC_ALL=C
LD_LIBRARY_PATH=:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/lib/64bit:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/lib:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/TPtools/boost/lib/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib64:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib:/usr/cadtool/cadence/STRATUS/cur/tools/lib:/usr/cad/synopsys/verdi/cur/etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/cur/share/PLI/IUS/LINUX64/:/:/usr/cad/cadence/EDI/cur//tools/tlfUtil/lib:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib64:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib:/usr/cadence/IC/cur/tools/lib:/usr/openwin/lib:/usr/dt/lib:/usr/lib:/usr/local/lib:/usr/lib64:/usr/local/lib64:/usr/lib64:/usr/local/lib64:bdw_work/sims
LESSOPEN=||/usr/bin/lesspipe.sh %s
LM_LICENSE_FILE=5280@lshc:5280@lstc:26585@lsntu:26585@lsnchu:5219@lsntu:1717@lstn:
LOGNAME=m110061422
Laker_TCL_L3=1
Laker_TCL_ToolBox=1
MACHTYPE=x86_64
MAIL=/var/spool/mail/m110061422
MAKEFLAGS= --no-print-directory -- CWBExec=1 BDW_SIM_CONFIG=V_BASIC
MAKELEVEL=4
MAKEOVERRIDES=${-*-command-variables-*-}
MANPATH=/usr/cad/synopsys/nanosim/cur/doc/ns/man:/usr/cad/synopsys/synthesis/cur/doc/syn/man
MFLAGS=- --no-print-directory
MGC_HOME=/usr/cad/mentor/calibre/cur
MGC_LOCATION_MAP=NO_MAP
MGC_TMPDIR=/tmp
MTI_VCO_MODE=64
OA_HOME=/usr/cad/cadence/EDI/cur/oa
OSTYPE=linux
PATH=/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin/64bit:/usr/cadtool/cadence/STRATUS/cur/bin:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/bin/64bit:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/bin:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/bin:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/bin:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gdb/bin:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin:/usr/cadtool/cadence/STRATUS/cur/tools/bin:/usr/cad/synopsys/tmax/cur/bin:/usr/cad/synopsys/verdi/cur/bin:/usr/cad/synopsys/verdi/cur/nLint/bin:/usr/cad/synopsys/nanosim/cur/bin:/usr/cad/synopsys/nanosim/cur/linux/ns/bin:/usr/cad/cadence/EDI/cur/tools/celtic/bin:/usr/cad/cadence/EDI/cur/tools/plato/bin:/usr/cad/cadence/EDI/cur/tools/dfII/bin:/usr/cad/cadence/EDI/cur/tools/fe/bin:/usr/cad/cadence/EDI/cur/tools/cdsdoc/bin:/usr/cad/cadence/EDI/cur/tools/bin:/usr/cad/cadence/EDI/cur//tools/tlfUtil/bin:/usr/bin/X11:/usr/cad/synopsys/coreConsultant/cur/bin:/usr/cad/synopsys/synthesis/cur/amd64/syn/bin:/usr/cad/synopsys/lc/cur/bin:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin:/usr/cad/mentor/calibre/cur/bin:/usr/cad/synopsys/laker/cur/bin:/usr/cadence/IC/cur/tools/dfII/bin:/usr/cadence/IC/cur/tools/dracula/bin:/usr/cadence/IC/cur/tools/bin:/usr/cad/synopsys/customexplorer/cur/bin:/usr/cadtool/cad/synopsys/hspice/2020.12-sp2/hspice/bin:/usr/cadtool/cad/synopsys/hspice/2020.12-sp2/hspice/GNU/linux64/gcc/bin:/usr/cadtool/cad/synopsys/hspice/2020.12-sp2/hspice/linux64:/usr/bin:/usr/ucb/bin:/usr/lib64/qt-3.3/bin:/home/m110/m110061422/perl5/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/genus/bin:/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/genus/bin
PERL5LIB=/home/m110/m110061422/perl5/lib/perl5
PERL_HOMEDIR=1
PERL_LOCAL_LIB_ROOT=/home/m110/m110061422/perl5
PERL_MB_OPT=--install_base /home/m110/m110061422/perl5
PERL_MM_OPT=INSTALL_BASE=/home/m110/m110061422/perl5
PWD=/home/m110/m110061422/EE6470/mid_v3/stratus
QTDIR=/usr/lib64/qt-3.3
QTINC=/usr/lib64/qt-3.3/include
QTLIB=/usr/lib64/qt-3.3/lib
QT_GRAPHICSSYSTEM_CHECKED=1
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
REMOTEHOST=bigbird
SC_HLPPATH=/usr/cad/synopsys/laker/cur
SHELL=/usr/bin/tcsh
SHLIB_PATH=/usr/cad/synopsys/verdi/cur/etc/lib/libstdc++/LINUX64/
SHLVL=9
SNPS_64=1
SNPS_PLATFORM=linux64
SNPS_SIMIF=/usr/cad/synopsys/nanosim/cur
SPAPI_AHDL_INCLUDE=/usr/cadtool/cad/synopsys/hspice/2020.12-sp2/hspice/include
SSH_CLIENT=140.114.24.33 40776 22
SSH_CONNECTION=140.114.24.33 40776 140.114.24.92 22
SSH_TTY=/dev/pts/1
STRATUS_EXAMPLE=/usr/cad/cadence/STRATUS/cur/share/stratus/collateral/examples
STRATUS_HOME=/usr/cadtool/cadence/STRATUS/cur
STRATUS_PLATFORM=lnx86
SYNOPSYS_TMAX=/usr/cad/synopsys/tmax/cur
SYNTHESIS=/usr/cad/synopsys/synthesis/cur
SYN_MAN_DIR=/usr/cad/synopsys/synthesis/cur/doc/syn/man
SYSTEMC=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1
TERM=xterm
TMIARCH=RH_64
USER=m110061422
VENDOR=unknown
W3264_ENV=/home/m110/m110061422/.kshrc
XDG_RUNTIME_DIR=/run/user/33649
XDG_SESSION_ID=10233
installdir=/usr/cadtool/cad/synopsys/hspice/2020.12-sp2/hspice
mraarch=linux_64
A__z="*SHLVL
_IRUNROOT_=/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools
CDS_ARCH=lnx86
NCRUNMODE=irun:bdw_work/sims/V_BASIC/irun.lnx8664.15.20.nc
IRUNBATCH=FALSE
IMPERAS_PORT_FILE=.vsp_ovp_gdb_port
TCL_LIBRARY=/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/tcl/library
Runtime command line arguments:
argv[0]=irun
argv[1]=+nc64bit
argv[2]=+incdir+/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib
argv[3]=+incdir+bdw_work/wrappers
argv[4]=+access+rw
argv[5]=+loadpli1=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
argv[6]=+ncinput+bdw_work/sims/V_BASIC/ncverilog.do
argv[7]=+nclibdirname+bdw_work/sims/V_BASIC
argv[8]=-f
argv[9]=bdw_work/sims/V_BASIC/siminfo
argv[10]=bdw_work/sims/top_V_BASIC.v
argv[11]=bdw_work/wrappers/DFT_compute_cosim.v
argv[12]=bdw_work/modules/DFT_compute/BASIC/DFT_compute_rtl.v
argv[13]=bdw_work/modules/DFT_compute/BASIC/v_rtl/DFT_compute_cynw_cm_float_cos_E8_M23_0.v
argv[14]=bdw_work/modules/DFT_compute/BASIC/v_rtl/DFT_compute_cynw_cm_float_sin_E8_M23_0.v
argv[15]=bdw_work/modules/DFT_compute/BASIC/v_rtl/DFT_compute_cynw_cm_float_div_ieee_E8_M23_0.v
argv[16]=bdw_work/modules/DFT_compute/BASIC/v_rtl/DFT_compute_cynw_cm_float_mul_E8_M23_1.v
argv[17]=bdw_work/modules/DFT_compute/BASIC/v_rtl/DFT_compute_cynw_cm_float_add2_E8_M23_1.v
argv[18]=bdw_work/modules/DFT_compute/BASIC/v_rtl/DFT_compute_RAM_8X1_1.v
argv[19]=bdw_work/modules/DFT_compute/BASIC/v_rtl/DFT_compute_RAM_8X23_3.v
argv[20]=bdw_work/modules/DFT_compute/BASIC/v_rtl/DFT_compute_RAM_8X8_2.v
argv[21]=-y
argv[22]=bdw_work/libs/cynw_cm_float/v_rtl
argv[23]=+libext+.v
argv[24]=+define+ioConfig
argv[25]=+define+BDW_RTL_DFT_compute_BASIC
argv[26]=+nowarn+LIBNOU
argv[27]=+hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so,argv=out.txt
argv[28]=+hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr
argv[29]=-l
argv[30]=bdw_work/sims/V_BASIC/bdw_sim_verilog.log
204 profile - 100
          CPU/Mem usage: 0.090 sys,  0.050 user,  111.19M sys,  0.00M vm
205 VC callback profile - scalar:0 vector:0
206 Mon Apr 25 11:38:59 2022
207 pliAppInit
208 FSDB_GATE is disabled.
209 Enable Parallel Dumping.
210 pliAppMiscSet: New Sim Round
211 pliEntryInit
212 LIBSSCORE=found /usr/cad/synopsys/verdi/cur/share/PLI/IUS/LINUX64/libsscore_ius152.so through $LD_LIBRARY_PATH setting.
213 Sim process exit
