// Seed: 1099958492
module module_0 (
    input  wand  id_0,
    output wand  id_1,
    input  uwire id_2
);
  assign id_1 = id_0;
  not primCall (id_1, id_0);
  module_2 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1,
    input  tri1 id_2,
    input  wire id_3,
    input  tri  id_4,
    input  tri1 id_5,
    input  tri  id_6
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_6
  );
  uwire id_8 = 1;
  assign id_8 = id_2;
endmodule
module module_2 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    output uwire id_3,
    input wor id_4,
    output uwire id_5,
    input wand id_6,
    input supply1 id_7,
    input supply1 id_8
);
  wire id_10;
  supply1 id_11 = id_4;
  assign module_0.id_2 = 0;
endmodule
