initSidebarItems({"mod":[["af1","alternate function option register 1"],["af2","Alternate function register 2"],["arr","auto-reload register"],["bdtr","break and dead-time register"],["ccer","capture/compare enable register"],["ccmr1_input","capture/compare mode register 1 (input mode)"],["ccmr1_output","capture/compare mode register 1 (output mode)"],["ccmr2_input","capture/compare mode register 2 (input mode)"],["ccmr2_output","capture/compare mode register 2 (output mode)"],["ccmr3_output","capture/compare mode register 3"],["ccr1","capture/compare register 1"],["ccr2","capture/compare register 2"],["ccr3","capture/compare register 3"],["ccr4","capture/compare register 4"],["ccr5","capture/compare register 5"],["ccr6","capture/compare register 6"],["cnt","counter"],["cr1","control register 1"],["cr2","control register 2"],["dcr","DMA control register"],["dier","DMA/interrupt enable register"],["dmar","DMA address for full transfer"],["egr","event generation register"],["or1","option register 1"],["psc","prescaler"],["rcr","repetition counter register"],["smcr","slave mode control register"],["sr","status register"],["tisel","timer input selection register"]],"struct":[["RegisterBlock","Register block"]],"type":[["AF1","AF1 register accessor: an alias for `Reg<AF1_SPEC>`"],["AF2","AF2 register accessor: an alias for `Reg<AF2_SPEC>`"],["ARR","ARR register accessor: an alias for `Reg<ARR_SPEC>`"],["BDTR","BDTR register accessor: an alias for `Reg<BDTR_SPEC>`"],["CCER","CCER register accessor: an alias for `Reg<CCER_SPEC>`"],["CCMR1_INPUT","CCMR1_Input register accessor: an alias for `Reg<CCMR1_INPUT_SPEC>`"],["CCMR1_OUTPUT","CCMR1_Output register accessor: an alias for `Reg<CCMR1_OUTPUT_SPEC>`"],["CCMR2_INPUT","CCMR2_Input register accessor: an alias for `Reg<CCMR2_INPUT_SPEC>`"],["CCMR2_OUTPUT","CCMR2_Output register accessor: an alias for `Reg<CCMR2_OUTPUT_SPEC>`"],["CCMR3_OUTPUT","CCMR3_Output register accessor: an alias for `Reg<CCMR3_OUTPUT_SPEC>`"],["CCR1","CCR1 register accessor: an alias for `Reg<CCR1_SPEC>`"],["CCR2","CCR2 register accessor: an alias for `Reg<CCR2_SPEC>`"],["CCR3","CCR3 register accessor: an alias for `Reg<CCR3_SPEC>`"],["CCR4","CCR4 register accessor: an alias for `Reg<CCR4_SPEC>`"],["CCR5","CCR5 register accessor: an alias for `Reg<CCR5_SPEC>`"],["CCR6","CCR6 register accessor: an alias for `Reg<CCR6_SPEC>`"],["CNT","CNT register accessor: an alias for `Reg<CNT_SPEC>`"],["CR1","CR1 register accessor: an alias for `Reg<CR1_SPEC>`"],["CR2","CR2 register accessor: an alias for `Reg<CR2_SPEC>`"],["DCR","DCR register accessor: an alias for `Reg<DCR_SPEC>`"],["DIER","DIER register accessor: an alias for `Reg<DIER_SPEC>`"],["DMAR","DMAR register accessor: an alias for `Reg<DMAR_SPEC>`"],["EGR","EGR register accessor: an alias for `Reg<EGR_SPEC>`"],["OR1","OR1 register accessor: an alias for `Reg<OR1_SPEC>`"],["PSC","PSC register accessor: an alias for `Reg<PSC_SPEC>`"],["RCR","RCR register accessor: an alias for `Reg<RCR_SPEC>`"],["SMCR","SMCR register accessor: an alias for `Reg<SMCR_SPEC>`"],["SR","SR register accessor: an alias for `Reg<SR_SPEC>`"],["TISEL","TISEL register accessor: an alias for `Reg<TISEL_SPEC>`"]]});