
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.885902                       # Number of seconds simulated
sim_ticks                                2885902242500                       # Number of ticks simulated
final_tick                               2885902242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1649681                       # Simulator instruction rate (inst/s)
host_op_rate                                  2066611                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5562240875                       # Simulator tick rate (ticks/s)
host_mem_usage                                 913060                       # Number of bytes of host memory used
host_seconds                                   518.84                       # Real time elapsed on the host
sim_insts                                   855917126                       # Number of instructions simulated
sim_ops                                    1072236497                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.bytes_read::realview.clcd    136396800                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total      136396800                       # Number of bytes read from this memory
system.realview.vram.bytes_written::cpu0.data      1183488                       # Number of bytes written to this memory
system.realview.vram.bytes_written::cpu2.data       614912                       # Number of bytes written to this memory
system.realview.vram.bytes_written::cpu3.data       614912                       # Number of bytes written to this memory
system.realview.vram.bytes_written::total      2413312                       # Number of bytes written to this memory
system.realview.vram.num_reads::realview.clcd     17049600                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total        17049600                       # Number of read requests responded to by this memory
system.realview.vram.num_writes::cpu0.data       295872                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::cpu2.data       153728                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::cpu3.data       153728                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::total         603328                       # Number of write requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     47263139                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          47263139                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu0.data       410093                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu2.data       213074                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu3.data       213074                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::total           836242                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     47263139                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu0.data       410093                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu2.data       213074                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu3.data       213074                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         48099381                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           164                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          164                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             41                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            7                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           17                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           17                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           17                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total               57                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            7                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           17                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           17                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           17                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total           57                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            7                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           17                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           17                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           17                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total              57                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       289152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        92160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        89024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        4293668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       42179196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        49856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1599344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       13425649                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        93632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        94208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2702256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       14855409                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker       103104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        92544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        2712560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       21410093                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          104113215                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      4293668                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1599344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2702256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      2712560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11307828                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     68375232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide     10712064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        18052                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data           44                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           44                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        79105476                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         4518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           74897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          659606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker          490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           25196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          209871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker         1463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         1472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           42429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          232211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker         1611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker         1446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           42590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          334612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1636022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1068363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       167376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data             11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1240287                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide         100195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker        31935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        30848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1487808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          14615601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        17276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        10867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            554192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4652150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        32445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        32644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            936364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5147579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        35727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        32068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            939935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           7418856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36076487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1487808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       554192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       936364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       939935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3918299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23692844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3711860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             6255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data               15                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               15                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               14                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27411003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23692844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3812054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        31935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        30848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1487808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         14621856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        17276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        10867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           554192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4652165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        32445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        32644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           936364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5147594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        35727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        32068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           939935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          7418870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63487490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2789529560000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     96366400000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        188492678400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        188492678400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         62428748400                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         62428748400                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1676775507750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1676775507750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1927696934550                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1927696934550                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971739                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971739                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           16075528                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          16075528                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            653243                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           653243                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3888545                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          202304                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        146547                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         348851                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2226118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2226118                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7899450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      7827706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       212484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       586972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2788780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2832691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        69524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       166048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5048668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4056904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       189178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       388628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      5330590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4585456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       140996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       371950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42496025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    252282360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    269437151                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       424968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1173944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     89227040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    102774339                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       139048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       332096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    161543456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    140056286                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       378356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       777256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    170564960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    162973539                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       281992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       743900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1353110691                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          178221                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         22617880                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           23.007749                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087684                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23              22442624     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::24                175256      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             23                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             24                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22617880                       # Request fanout histogram
system.membus.trans_dist::ReadReq              893051                       # Transaction distribution
system.membus.trans_dist::ReadResp             893051                       # Transaction distribution
system.membus.trans_dist::WriteReq             653243                       # Transaction distribution
system.membus.trans_dist::WriteResp            653243                       # Transaction distribution
system.membus.trans_dist::Writeback           1068363                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       167376                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       167376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           213390                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         142062                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          135398                       # Transaction distribution
system.membus.trans_dist::ReadExReq            919193                       # Transaction distribution
system.membus.trans_dist::ReadExResp           832885                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       350512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       350512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave      1418532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        51880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4917625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6388119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6738631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11216384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11216384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave      2721284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio       103760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    172217475                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    175042683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186259067                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3307017                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3307017    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3307017                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      4                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      351232                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           306                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2392                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   10712064                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3126                       # Number of DMA write transactions.
system.l2.tags.replacements                   1580114                       # number of replacements
system.l2.tags.tagsinuse                 31989.151208                       # Cycle average of tags in use
system.l2.tags.total_refs                    11411184                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1580114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.221747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                2772237500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17728.173382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     6.000895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     1.707971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      3859.204596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      2439.729274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.708706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     1.359683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst      1283.229070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      3776.743549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.413482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     1.156801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       910.929131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1482.356326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     1.661825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     1.643417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       170.257213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       322.875888                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.541021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.117774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.074455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.039161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.115257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.027799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.045238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.005196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.009853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976231                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9946                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000793                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.965729                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 175364632                       # Number of tag accesses
system.l2.tags.data_accesses                175364632                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        216400                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker         69014                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             3874823                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data             1298396                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker         49320                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker         16668                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst             1369182                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              480046                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        150437                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker         71011                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             2481893                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              750255                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker        140919                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker         48192                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst             2622693                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              845887                       # number of ReadReq hits
system.l2.ReadReq_hits::total                14485136                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3888545                       # number of Writeback hits
system.l2.Writeback_hits::total               3888545                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             3840                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             6272                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             3477                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             2414                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                16003                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data           1640                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            863                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data           1083                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            899                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4485                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            487679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            201909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            284882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data            305366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1279836                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         216400                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker          69014                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              3874823                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              1786075                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker          49320                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker          16668                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              1369182                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               681955                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         150437                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker          71011                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              2481893                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data              1035137                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker         140919                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker          48192                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst              2622693                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data              1151253                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15764972                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        216400                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker         69014                       # number of overall hits
system.l2.overall_hits::cpu0.inst             3874823                       # number of overall hits
system.l2.overall_hits::cpu0.data             1786075                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker         49320                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker         16668                       # number of overall hits
system.l2.overall_hits::cpu1.inst             1369182                       # number of overall hits
system.l2.overall_hits::cpu1.data              681955                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        150437                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker         71011                       # number of overall hits
system.l2.overall_hits::cpu2.inst             2481893                       # number of overall hits
system.l2.overall_hits::cpu2.data             1035137                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker        140919                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker         48192                       # number of overall hits
system.l2.overall_hits::cpu3.inst             2622693                       # number of overall hits
system.l2.overall_hits::cpu3.data             1151253                       # number of overall hits
system.l2.overall_hits::total                15764972                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1440                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1391                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             66568                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            329749                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker          779                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker          490                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             24976                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             67833                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker         1463                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker         1472                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             42209                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             92556                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker         1611                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker         1446                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst             42370                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data            112400                       # number of ReadReq misses
system.l2.ReadReq_misses::total                788753                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          32525                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          18866                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          21062                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          18958                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              91411                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         6165                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         3673                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         3845                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         3215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16898                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          338599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data          148400                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          145402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data          227573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              859974                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker         1440                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1391                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              66568                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             668348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          779                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker          490                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              24976                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             216233                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker         1463                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker         1472                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              42209                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             237958                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker         1611                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker         1446                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst              42370                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             339973                       # number of demand (read+write) misses
system.l2.demand_misses::total                1648727                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1440                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1391                       # number of overall misses
system.l2.overall_misses::cpu0.inst             66568                       # number of overall misses
system.l2.overall_misses::cpu0.data            668348                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          779                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker          490                       # number of overall misses
system.l2.overall_misses::cpu1.inst             24976                       # number of overall misses
system.l2.overall_misses::cpu1.data            216233                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker         1463                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker         1472                       # number of overall misses
system.l2.overall_misses::cpu2.inst             42209                       # number of overall misses
system.l2.overall_misses::cpu2.data            237958                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker         1611                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker         1446                       # number of overall misses
system.l2.overall_misses::cpu3.inst             42370                       # number of overall misses
system.l2.overall_misses::cpu3.data            339973                       # number of overall misses
system.l2.overall_misses::total               1648727                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       217840                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker        70405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         3941391                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1628145                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker        50099                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker        17158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst         1394158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          547879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       151900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker        72483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         2524102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          842811                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker       142530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker        49638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst         2665063                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          958287                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15273889                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3888545                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3888545                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        36365                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        25138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        24539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        21372                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           107414                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         7805                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         4536                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         4928                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         4114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          21383                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        826278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        350309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        430284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        532939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2139810                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       217840                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker        70405                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          3941391                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          2454423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker        50099                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker        17158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          1394158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           898188                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       151900                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker        72483                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          2524102                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1273095                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker       142530                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker        49638                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst          2665063                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data          1491226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17413699                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       217840                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker        70405                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         3941391                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         2454423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker        50099                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker        17158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         1394158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          898188                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       151900                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker        72483                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         2524102                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1273095                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker       142530                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker        49638                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst         2665063                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data         1491226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17413699                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.006610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.019757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.016889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.202530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.015549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.028558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.017915                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.123810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.009631                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.020308                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.016722                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.109818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.011303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.029131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.015898                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.117293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051641                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.894404                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.750497                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.858307                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.887048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.851016                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.789878                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.809744                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.780235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.781478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.790254                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.409788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.423626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.337921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.427015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.401893                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.006610                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.019757                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.016889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.272304                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.015549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.028558                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.017915                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.240744                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.009631                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.020308                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.016722                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.186913                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.011303                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.029131                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.015898                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.227982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094680                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.006610                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.019757                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.016889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.272304                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.015549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.028558                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.017915                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.240744                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.009631                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.020308                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.016722                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.186913                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.011303                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.029131                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.015898                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.227982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094680                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1068363                       # number of writebacks
system.l2.writebacks::total                   1068363                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq             17129800                       # Transaction distribution
system.iobus.trans_dist::ReadResp            17129800                       # Transaction distribution
system.iobus.trans_dist::WriteReq              804322                       # Transaction distribution
system.iobus.trans_dist::WriteResp             636946                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       167376                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio        38882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio        27980                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vram.port      1206656                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        53832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1418532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port     34099200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total     34099200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       350512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       350512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                35868244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        57055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio        77764                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio        55960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.clcd.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.cf_ctrl.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vram.port      2413312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        31101                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          289                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          277                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2721284                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port    136396800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total    136396800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     11082432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11082432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                150200516                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    61590304                       # DTB read hits
system.cpu0.dtb.read_misses                    137542                       # DTB read misses
system.cpu0.dtb.write_hits                   54533925                       # DTB write hits
system.cpu0.dtb.write_misses                    21428                       # DTB write misses
system.cpu0.dtb.flush_tlb                          20                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid              27791                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                   1159                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   23646                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  3782                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     4428                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                61727846                       # DTB read accesses
system.cpu0.dtb.write_accesses               54555353                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        116124229                       # DTB hits
system.cpu0.dtb.misses                         158970                       # DTB misses
system.cpu0.dtb.accesses                    116283199                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   266229624                       # ITB inst hits
system.cpu0.itb.inst_misses                     53563                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          20                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid              27791                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                   1159                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   15490                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               266283187                       # ITB inst accesses
system.cpu0.itb.hits                        266229624                       # DTB hits
system.cpu0.itb.misses                          53563                       # DTB misses
system.cpu0.itb.accesses                    266283187                       # DTB accesses
system.cpu0.numCycles                      5772112187                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  256071560                       # Number of instructions committed
system.cpu0.committedOps                    321878565                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            282905474                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 73555                       # Number of float alu accesses
system.cpu0.num_func_calls                   12936293                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     35760067                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   282905474                       # number of integer instructions
system.cpu0.num_fp_insts                        73555                       # number of float instructions
system.cpu0.num_int_register_reads          496260106                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         190143286                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               55509                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              18207                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           953482445                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          126926999                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    119628352                       # number of memory refs
system.cpu0.num_load_insts                   62792481                       # Number of load instructions
system.cpu0.num_store_insts                  56835871                       # Number of store instructions
system.cpu0.num_idle_cycles              5439998005.614246                       # Number of idle cycles
system.cpu0.num_busy_cycles              332114181.385754                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.057538                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.942462                       # Percentage of idle cycles
system.cpu0.Branches                         52134123                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               170005      0.05%      0.05% # Class of executed instruction
system.cpu0.op_class::IntAlu                202230604     62.71%     62.77% # Class of executed instruction
system.cpu0.op_class::IntMult                  427614      0.13%     62.90% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 17      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 31      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  7      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             10165      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                14      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.90% # Class of executed instruction
system.cpu0.op_class::MemRead                62792481     19.47%     82.37% # Class of executed instruction
system.cpu0.op_class::MemWrite               56835871     17.63%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 322466809                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                  307701                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          3940873                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.579190                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          262277132                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3940873                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.553054                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      10930576000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.579190                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999178                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999178                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        536484031                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       536484031                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    262329929                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      262329929                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    262329929                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       262329929                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    262329929                       # number of overall hits
system.cpu0.icache.overall_hits::total      262329929                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      3941391                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3941391                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      3941391                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3941391                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      3941391                       # number of overall misses
system.cpu0.icache.overall_misses::total      3941391                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    266271320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    266271320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    266271320                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    266271320                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    266271320                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    266271320                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014802                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014802                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014802                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014802                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014802                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014802                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2506302                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          999.916880                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          113223220                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2506302                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            45.175410                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         39600500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   999.916880                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.976481                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.976481                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1000                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          683                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        234412105                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       234412105                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     58314337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       58314337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     51968058                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      51968058                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       317081                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       317081                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1263561                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1263561                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1271557                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1271557                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    110282395                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       110282395                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    110599476                       # number of overall hits
system.cpu0.dcache.overall_hits::total      110599476                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1405772                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1405772                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       930908                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       930908                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       305603                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       305603                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        61187                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        61187                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        51784                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        51784                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2336680                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2336680                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2642283                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2642283                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     59720109                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     59720109                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     52898966                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     52898966                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       622684                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       622684                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1324748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1324748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1323341                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1323341                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    112619075                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    112619075                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    113241759                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    113241759                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.023539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023539                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.017598                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017598                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.490783                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.490783                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.046188                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.046188                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.039131                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039131                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.020749                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020749                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.023333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023333                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1554890                       # number of writebacks
system.cpu0.dcache.writebacks::total          1554890                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    50627084                       # DTB read hits
system.cpu1.dtb.read_misses                     37378                       # DTB read misses
system.cpu1.dtb.write_hits                   21033863                       # DTB write hits
system.cpu1.dtb.write_misses                     7164                       # DTB write misses
system.cpu1.dtb.flush_tlb                          20                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid              27791                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                   1159                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   12761                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  2147                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     2278                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                50664462                       # DTB read accesses
system.cpu1.dtb.write_accesses               21041027                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         71660947                       # DTB hits
system.cpu1.dtb.misses                          44542                       # DTB misses
system.cpu1.dtb.accesses                     71705489                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   228662440                       # ITB inst hits
system.cpu1.itb.inst_misses                     17470                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          20                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid              27791                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                   1159                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    7987                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               228679910                       # ITB inst accesses
system.cpu1.itb.hits                        228662440                       # DTB hits
system.cpu1.itb.misses                          17470                       # DTB misses
system.cpu1.itb.accesses                    228679910                       # DTB accesses
system.cpu1.numCycles                      5771884637                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  214763798                       # Number of instructions committed
system.cpu1.committedOps                    270384825                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            235503240                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 35654                       # Number of float alu accesses
system.cpu1.num_func_calls                   15655210                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     38394554                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   235503240                       # number of integer instructions
system.cpu1.num_fp_insts                        35654                       # number of float instructions
system.cpu1.num_int_register_reads          350271609                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         164614285                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               26027                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              10006                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           787842765                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          144836497                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     72782090                       # number of memory refs
system.cpu1.num_load_insts                   51116037                       # Number of load instructions
system.cpu1.num_store_insts                  21666053                       # Number of store instructions
system.cpu1.num_idle_cycles              5487581555.887701                       # Number of idle cycles
system.cpu1.num_busy_cycles              284303081.112298                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.049257                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.950743                       # Percentage of idle cycles
system.cpu1.Branches                         61560593                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               102674      0.04%      0.04% # Class of executed instruction
system.cpu1.op_class::IntAlu                197186390     72.85%     72.89% # Class of executed instruction
system.cpu1.op_class::IntMult                  588430      0.22%     73.11% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 64      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 12      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  3      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              4632      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 3      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::MemRead                51116037     18.89%     92.00% # Class of executed instruction
system.cpu1.op_class::MemWrite               21666053      8.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 270664304                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                  126470                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          1393646                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.813999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          227111194                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1393646                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           162.961896                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     211091863000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.813999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.995730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        458741992                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       458741992                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst    227279759                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      227279759                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    227279759                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       227279759                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    227279759                       # number of overall hits
system.cpu1.icache.overall_hits::total      227279759                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      1394158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1394158                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      1394158                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1394158                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      1394158                       # number of overall misses
system.cpu1.icache.overall_misses::total      1394158                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst    228673917                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    228673917                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    228673917                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    228673917                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    228673917                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    228673917                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006097                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006097                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006097                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006097                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006097                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006097                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           915673                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          784.827082                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           70619333                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           915673                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            77.122874                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      61260477000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   784.827082                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.766433                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.766433                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          947                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          896                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.924805                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        144381098                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       144381098                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     49469821                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       49469821                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     20181496                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      20181496                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       124964                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       124964                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       400077                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       400077                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       395190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       395190                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     69651317                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        69651317                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     69776281                       # number of overall hits
system.cpu1.dcache.overall_hits::total       69776281                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       471147                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       471147                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       420956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       420956                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data       150948                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       150948                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        30107                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        30107                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        34001                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        34001                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       892103                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        892103                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1043051                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1043051                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     49940968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49940968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     20602452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     20602452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       275912                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       275912                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       430184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       430184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       429191                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       429191                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     70543420                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     70543420                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     70819332                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     70819332                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.009434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009434                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.020432                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020432                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.547087                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.547087                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.069986                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.069986                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.079221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.079221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.012646                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012646                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.014728                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014728                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       581249                       # number of writebacks
system.cpu1.dcache.writebacks::total           581249                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    45205055                       # DTB read hits
system.cpu2.dtb.read_misses                     91692                       # DTB read misses
system.cpu2.dtb.write_hits                   36953248                       # DTB write hits
system.cpu2.dtb.write_misses                    12727                       # DTB write misses
system.cpu2.dtb.flush_tlb                          20                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid              27791                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                   1159                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   11855                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  2549                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     1739                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                45296747                       # DTB read accesses
system.cpu2.dtb.write_accesses               36965975                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         82158303                       # DTB hits
system.cpu2.dtb.misses                         104419                       # DTB misses
system.cpu2.dtb.accesses                     82262722                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   192043427                       # ITB inst hits
system.cpu2.itb.inst_misses                     47492                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                          20                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid              27791                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                   1159                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                    7708                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               192090919                       # ITB inst accesses
system.cpu2.itb.hits                        192043427                       # DTB hits
system.cpu2.itb.misses                          47492                       # DTB misses
system.cpu2.itb.accesses                    192090919                       # DTB accesses
system.cpu2.numCycles                      5771908733                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  180674458                       # Number of instructions committed
system.cpu2.committedOps                    228882605                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            200890230                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 46135                       # Number of float alu accesses
system.cpu2.num_func_calls                   10059383                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     26653181                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   200890230                       # number of integer instructions
system.cpu2.num_fp_insts                        46135                       # number of float instructions
system.cpu2.num_int_register_reads          341838795                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         134237681                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               35467                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes              10748                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           672357374                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           97328590                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     84109361                       # number of memory refs
system.cpu2.num_load_insts                   45899170                       # Number of load instructions
system.cpu2.num_store_insts                  38210191                       # Number of store instructions
system.cpu2.num_idle_cycles              5531606892.263741                       # Number of idle cycles
system.cpu2.num_busy_cycles              240301840.736259                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.041633                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.958367                       # Percentage of idle cycles
system.cpu2.Branches                         39733237                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                79192      0.03%      0.03% # Class of executed instruction
system.cpu2.op_class::IntAlu                144640755     63.12%     63.15% # Class of executed instruction
system.cpu2.op_class::IntMult                  329485      0.14%     63.29% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                 18      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                 12      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      0.00%     63.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              7283      0.00%     63.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4      0.00%     63.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.30% # Class of executed instruction
system.cpu2.op_class::MemRead                45899170     20.03%     83.33% # Class of executed instruction
system.cpu2.op_class::MemWrite               38210191     16.67%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 229166114                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                  156033                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          2523590                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.235089                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          188975342                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2523590                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            74.883536                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     211591393500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   509.235089                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.994600                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994600                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        386690672                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       386690672                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    189559183                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      189559183                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    189559183                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       189559183                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    189559183                       # number of overall hits
system.cpu2.icache.overall_hits::total      189559183                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      2524102                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2524102                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      2524102                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2524102                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      2524102                       # number of overall misses
system.cpu2.icache.overall_misses::total      2524102                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst    192083285                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    192083285                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    192083285                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    192083285                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    192083285                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    192083285                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.013141                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013141                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.013141                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013141                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.013141                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013141                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1298572                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          691.800435                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           80623667                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1298572                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            62.086405                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     141164635500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   691.800435                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.675586                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.675586                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          719                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        165534823                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       165534823                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     43524297                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43524297                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     35627604                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      35627604                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       170015                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       170015                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       650263                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       650263                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       651511                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       651511                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     79151901                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        79151901                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     79321916                       # number of overall hits
system.cpu2.dcache.overall_hits::total       79321916                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       772145                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       772145                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       491901                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       491901                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       125043                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       125043                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        33826                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        33826                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        31559                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        31559                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1264046                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1264046                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1389089                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1389089                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     44296442                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     44296442                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     36119505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     36119505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       295058                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       295058                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       684089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       684089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       683070                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       683070                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     80415947                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     80415947                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     80711005                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     80711005                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.017431                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017431                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.013619                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.013619                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.423791                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.423791                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.049447                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.049447                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.046202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.046202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.015719                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015719                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.017211                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017211                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       799242                       # number of writebacks
system.cpu2.dcache.writebacks::total           799242                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    48150873                       # DTB read hits
system.cpu3.dtb.read_misses                     85581                       # DTB read misses
system.cpu3.dtb.write_hits                   39149904                       # DTB write hits
system.cpu3.dtb.write_misses                    14917                       # DTB write misses
system.cpu3.dtb.flush_tlb                          20                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid              27791                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                   1159                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   14708                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  3327                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     2555                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                48236454                       # DTB read accesses
system.cpu3.dtb.write_accesses               39164821                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         87300777                       # DTB hits
system.cpu3.dtb.misses                         100498                       # DTB misses
system.cpu3.dtb.accesses                     87401275                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   212519700                       # ITB inst hits
system.cpu3.itb.inst_misses                     35428                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                          20                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid              27791                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                   1159                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                    9018                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               212555128                       # ITB inst accesses
system.cpu3.itb.hits                        212519700                       # DTB hits
system.cpu3.itb.misses                          35428                       # DTB misses
system.cpu3.itb.accesses                    212555128                       # DTB accesses
system.cpu3.numCycles                      5771995392                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  204407310                       # Number of instructions committed
system.cpu3.committedOps                    251090502                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            218666313                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 41908                       # Number of float alu accesses
system.cpu3.num_func_calls                    9470722                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     30047531                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   218666313                       # number of integer instructions
system.cpu3.num_fp_insts                        41908                       # number of float instructions
system.cpu3.num_int_register_reads          373095667                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         144593333                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               31937                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               9970                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           744069068                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          111890327                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     89484369                       # number of memory refs
system.cpu3.num_load_insts                   48971565                       # Number of load instructions
system.cpu3.num_store_insts                  40512804                       # Number of store instructions
system.cpu3.num_idle_cycles              5512749730.652332                       # Number of idle cycles
system.cpu3.num_busy_cycles              259245661.347667                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.044914                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.955086                       # Percentage of idle cycles
system.cpu3.Branches                         42676538                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               104213      0.04%      0.04% # Class of executed instruction
system.cpu3.op_class::IntAlu                161291686     64.15%     64.19% # Class of executed instruction
system.cpu3.op_class::IntMult                  524215      0.21%     64.40% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.40% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc             30443      0.01%     64.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.41% # Class of executed instruction
system.cpu3.op_class::MemRead                48971565     19.48%     83.89% # Class of executed instruction
system.cpu3.op_class::MemWrite               40512804     16.11%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 251434926                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                  190906                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements          2664551                       # number of replacements
system.cpu3.icache.tags.tagsinuse          504.309836                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          207644961                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          2664551                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            77.928687                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2637303226500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   504.309836                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.984980                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.984980                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        427761733                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       427761733                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst    209883272                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      209883272                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst    209883272                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       209883272                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst    209883272                       # number of overall hits
system.cpu3.icache.overall_hits::total      209883272                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst      2665063                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      2665063                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst      2665063                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       2665063                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst      2665063                       # number of overall misses
system.cpu3.icache.overall_misses::total      2665063                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst    212548335                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    212548335                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst    212548335                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    212548335                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst    212548335                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    212548335                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.012539                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.012539                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.012539                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.012539                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.012539                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.012539                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements          1513877                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          971.185891                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           85617580                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1513877                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            56.555176                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2637738775500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   971.185891                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.948424                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.948424                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          401                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          618                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        176031130                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       176031130                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     46332562                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       46332562                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     37707322                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37707322                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       180424                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       180424                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       672556                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       672556                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       681595                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       681595                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     84039884                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        84039884                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     84220308                       # number of overall hits
system.cpu3.dcache.overall_hits::total       84220308                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       816331                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       816331                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       584657                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       584657                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data       179723                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       179723                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        39674                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        39674                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        29203                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        29203                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1400988                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1400988                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1580711                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1580711                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     47148893                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     47148893                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     38291979                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     38291979                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       360147                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       360147                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       712230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       712230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       710798                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       710798                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     85440872                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     85440872                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     85801019                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     85801019                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.017314                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017314                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.015268                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.015268                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.499027                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.499027                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.055704                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.055704                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.041085                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.041085                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.016397                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016397                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.018423                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.018423                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       953164                       # number of writebacks
system.cpu3.dcache.writebacks::total           953164                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements               175075                       # number of replacements
system.iocache.tags.tagsinuse                5.052582                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               175075                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         211807244509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     5.052582                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.315786                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.315786                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1577304                       # Number of tag accesses
system.iocache.tags.data_accesses             1577304                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide       167376                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total       167376                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide         7880                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             7880                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide         7880                       # number of demand (read+write) misses
system.iocache.demand_misses::total              7880                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide         7880                       # number of overall misses
system.iocache.overall_misses::total             7880                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         7880                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           7880                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide       167376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       167376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide         7880                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            7880                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide         7880                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           7880                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                     167376                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.575226                       # Number of seconds simulated
sim_ticks                                575225945000                       # Number of ticks simulated
final_tick                               3461128187500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2732271                       # Simulator instruction rate (inst/s)
host_op_rate                                  3118851                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              319452206                       # Simulator tick rate (ticks/s)
host_mem_usage                                 917332                       # Number of bytes of host memory used
host_seconds                                  1800.66                       # Real time elapsed on the host
sim_insts                                  4919899951                       # Number of instructions simulated
sim_ops                                    5616001060                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.bytes_read::realview.clcd     27648000                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total       27648000                       # Number of bytes read from this memory
system.realview.vram.bytes_written::cpu0.data          768                       # Number of bytes written to this memory
system.realview.vram.bytes_written::total          768                       # Number of bytes written to this memory
system.realview.vram.num_reads::realview.clcd      3456000                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total         3456000                       # Number of read requests responded to by this memory
system.realview.vram.num_writes::cpu0.data          192                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::total            192                       # Number of write requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     48064591                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          48064591                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu0.data         1335                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::total             1335                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     48064591                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu0.data         1335                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         48065927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::cpu0.dtb.walker         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker         3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst         144000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2287040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         221632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1868480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          63232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         907136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         216448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         858176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6579392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       144000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       221632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        63232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       216448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        645312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3910272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide        68608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3978880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            2250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           35735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            3463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           29195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           14174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            3382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           13409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         61098                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide         1072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker         5229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker         5563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst            250336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           3975899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker         1113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker          445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            385296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           3248254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker         1558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker         1558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            109926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           1577008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         4117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker         3449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            376283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1491894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11437926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       250336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       385296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       109926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       376283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1121841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6797802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide        119271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6917073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6797802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide        119271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker         5229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker         5563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           250336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          3975899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker         1113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker          445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           385296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          3248254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker         1558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker         1558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           109926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          1577008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         4117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker         3449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           376283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1491894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             18355000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   556016771250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     19208020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        226063565520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        226063565520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         74872220895                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         74872220895                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2010995055750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2010995055750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2311930842165                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2311930842165                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2224680                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2224680                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1310                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1310                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           666760                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           33082                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         14440                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          47522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           411388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          411388                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       296678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       600330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        10120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        25772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       951464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1289149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        36876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        83312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       624750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       856159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        26504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        56312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       494626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       626866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        17842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        39800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6036560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9493696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22460464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        20240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        51544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     30446848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     48688710                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       166624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     19992000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     31781360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        53008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       112624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     15828032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     23015948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        35684                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        79600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              202300134                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1112                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3348293                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           23.000326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23               3347201     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::24                  1092      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             23                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             24                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3348293                       # Request fanout histogram
system.membus.trans_dist::ReadReq               38207                       # Transaction distribution
system.membus.trans_dist::ReadResp              38207                       # Transaction distribution
system.membus.trans_dist::WriteReq               1310                       # Transaction distribution
system.membus.trans_dist::WriteResp              1310                       # Transaction distribution
system.membus.trans_dist::Writeback             61098                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1072                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1072                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            37260                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          13889                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           27225                       # Transaction distribution
system.membus.trans_dist::ReadExReq             83585                       # Transaction distribution
system.membus.trans_dist::ReadExResp            67765                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         2184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         2184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       360898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       369816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        69888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        69888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9378                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         7440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10489664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10506482                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10576370                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            231962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  231962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              231962                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                    15                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                      68608                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                           20                       # Number of DMA write transactions.
system.l2.tags.replacements                    101928                       # number of replacements
system.l2.tags.tagsinuse                 32115.449187                       # Cycle average of tags in use
system.l2.tags.total_refs                     8633134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    133907                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     64.471118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    19409.778974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     7.809716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     8.056183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      2169.978924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      2366.233199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     2.068475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.147350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst      1122.155316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      2219.765793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.028817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.009083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       941.483720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1094.868238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.971443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     1.889636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst      1004.355871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1764.848450                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.592339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.066223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.072212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.034245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.067742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.028732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.033413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.030651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.053859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980086                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8962                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7388                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000854                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.975067                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25918277                       # Number of tag accesses
system.l2.tags.data_accesses                 25918277                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker          8798                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          3426                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst              146089                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              130375                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker         19551                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker          6377                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst              472269                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              309672                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker         12285                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker          4529                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              311387                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              202329                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker          9518                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker          3171                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              243931                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              169435                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2053142                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           666760                       # number of Writeback hits
system.l2.Writeback_hits::total                666760                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              690                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              547                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              952                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2451                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            199                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            151                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            156                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data             45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                551                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             49072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            128831                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             87197                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             56074                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                321174                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker           8798                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           3426                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst               146089                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               179447                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker          19551                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker           6377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               472269                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               438503                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker          12285                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker           4529                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               311387                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               289526                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker           9518                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker           3171                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               243931                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               225509                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2374316                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker          8798                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          3426                       # number of overall hits
system.l2.overall_hits::cpu0.inst              146089                       # number of overall hits
system.l2.overall_hits::cpu0.data              179447                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker         19551                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker          6377                       # number of overall hits
system.l2.overall_hits::cpu1.inst              472269                       # number of overall hits
system.l2.overall_hits::cpu1.data              438503                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker         12285                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker          4529                       # number of overall hits
system.l2.overall_hits::cpu2.inst              311387                       # number of overall hits
system.l2.overall_hits::cpu2.data              289526                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker          9518                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker          3171                       # number of overall hits
system.l2.overall_hits::cpu3.inst              243931                       # number of overall hits
system.l2.overall_hits::cpu3.data              225509                       # number of overall hits
system.l2.overall_hits::total                 2374316                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           47                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker           50                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst              2250                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data              6002                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst              3463                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              8859                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               988                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              4687                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker           31                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst              3382                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              5200                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35038                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data           2522                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           7566                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           6317                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           3373                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19778                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          211                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data          234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          267                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              818                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           30653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data           22807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           11574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data            9360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               74394                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker           50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               2250                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data              36655                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               3463                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              31666                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                988                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              16261                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker           31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               3382                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              14560                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109432                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           47                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker           50                       # number of overall misses
system.l2.overall_misses::cpu0.inst              2250                       # number of overall misses
system.l2.overall_misses::cpu0.data             36655                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu1.inst              3463                       # number of overall misses
system.l2.overall_misses::cpu1.data             31666                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker           14                       # number of overall misses
system.l2.overall_misses::cpu2.inst               988                       # number of overall misses
system.l2.overall_misses::cpu2.data             16261                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker           31                       # number of overall misses
system.l2.overall_misses::cpu3.inst              3382                       # number of overall misses
system.l2.overall_misses::cpu3.data             14560                       # number of overall misses
system.l2.overall_misses::total                109432                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker         8845                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         3476                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst          148339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          136377                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker        19561                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker         6381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst          475732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          318531                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker        12299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker         4543                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          312375                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          207016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker         9555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker         3202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          247313                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          174635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2088180                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       666760                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            666760                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data         3212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         8113                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         7269                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         3635                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            22229                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          410                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          385                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          423                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         79725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        151638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         98771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         65434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            395568                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker         8845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         3476                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst           148339                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           216102                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker        19561                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker         6381                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           475732                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           470169                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker        12299                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker         4543                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           312375                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           305787                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker         9555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker         3202                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           247313                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           240069                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2483748                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker         8845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         3476                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst          148339                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          216102                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker        19561                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker         6381                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          475732                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          470169                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker        12299                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker         4543                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          312375                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          305787                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker         9555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker         3202                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          247313                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          240069                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2483748                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.005314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.014384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.015168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.044010                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.000511                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.000627                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.007279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.027812                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.001138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.003082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.003163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.022641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.003872                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.009681                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.013675                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.029776                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.016779                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.785181                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.932577                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.869033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.927923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.889739                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.514634                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.607792                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.631206                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.701987                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.597516                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.384484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.150404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.117180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.143045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.188069                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.005314                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.014384                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.015168                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.169619                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.000511                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.000627                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.007279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.067350                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.001138                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.003082                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.003163                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.053178                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.003872                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.009681                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.013675                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.060649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044059                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.005314                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.014384                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.015168                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.169619                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.000511                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.000627                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.007279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.067350                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.001138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.003082                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.003163                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.053178                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.003872                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.009681                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.013675                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.060649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044059                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                61098                       # number of writebacks
system.l2.writebacks::total                     61098                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq              3458088                       # Transaction distribution
system.iobus.trans_dist::ReadResp             3458088                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1603                       # Transaction distribution
system.iobus.trans_dist::WriteResp                531                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1072                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio         2986                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio          994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vram.port          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port      6912000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total      6912000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side         2184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total         2184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 6919382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          418                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio         5972                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio         1988                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vram.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9378                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port     27648000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total     27648000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side        68768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total        68768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 27726146                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    58136557                       # DTB read hits
system.cpu0.dtb.read_misses                      5447                       # DTB read misses
system.cpu0.dtb.write_hits                   65869296                       # DTB write hits
system.cpu0.dtb.write_misses                     1517                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid               7398                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                    352                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    3701                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                   414                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                      695                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                58142004                       # DTB read accesses
system.cpu0.dtb.write_accesses               65870813                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        124005853                       # DTB hits
system.cpu0.dtb.misses                           6964                       # DTB misses
system.cpu0.dtb.accesses                    124012817                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                  1006895176                       # ITB inst hits
system.cpu0.itb.inst_misses                      2537                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid               7398                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                    352                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    2017                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses              1006897713                       # ITB inst accesses
system.cpu0.itb.hits                       1006895176                       # DTB hits
system.cpu0.itb.misses                           2537                       # DTB misses
system.cpu0.itb.accesses                   1006897713                       # DTB accesses
system.cpu0.numCycles                      1150391644                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                 1005828517                       # Number of instructions committed
system.cpu0.committedOps                   1123945272                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           1020538508                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 14831                       # Number of float alu accesses
system.cpu0.num_func_calls                   66638145                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    117121129                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  1020538508                       # number of integer instructions
system.cpu0.num_fp_insts                        14831                       # number of float instructions
system.cpu0.num_int_register_reads         1512408594                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         753756142                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               13711                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               1120                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          3372688765                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          700206068                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    132218603                       # number of memory refs
system.cpu0.num_load_insts                   66095890                       # Number of load instructions
system.cpu0.num_store_insts                  66122713                       # Number of store instructions
system.cpu0.num_idle_cycles              25436209.413899                       # Number of idle cycles
system.cpu0.num_busy_cycles              1124955434.586101                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.977889                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.022111                       # Percentage of idle cycles
system.cpu0.Branches                        171278064                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                35625      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                967452049     86.07%     86.08% # Class of executed instruction
system.cpu0.op_class::IntMult                22142418      1.97%     88.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     88.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc           2151841      0.19%     88.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     88.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     88.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     88.24% # Class of executed instruction
system.cpu0.op_class::MemRead                66095890      5.88%     94.12% # Class of executed instruction
system.cpu0.op_class::MemWrite               66122713      5.88%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1124000536                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   13856                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           148339                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1006801691                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           148851                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6763.822151                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2013942805                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2013942805                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst   1006748894                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1006748894                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst   1006748894                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1006748894                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst   1006748894                       # number of overall hits
system.cpu0.icache.overall_hits::total     1006748894                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       148339                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       148339                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       148339                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        148339                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       148339                       # number of overall misses
system.cpu0.icache.overall_misses::total       148339                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst   1006897233                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1006897233                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst   1006897233                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1006897233                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst   1006897233                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1006897233                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000147                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000147                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           212274                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1008.213658                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          123813279                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           213170                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           580.819435                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1008.213658                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.984584                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984584                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          896                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          766                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        248247020                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       248247020                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     57920005                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57920005                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     65726922                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65726922                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data        23360                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        23360                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        51088                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        51088                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        51660                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        51660                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    123646927                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       123646927                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    123670287                       # number of overall hits
system.cpu0.dcache.overall_hits::total      123670287                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       104494                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       104494                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        86931                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        86931                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data        37111                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        37111                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         4449                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4449                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         3732                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3732                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       191425                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        191425                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       228536                       # number of overall misses
system.cpu0.dcache.overall_misses::total       228536                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     58024499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     58024499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     65813853                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65813853                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data        60471                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        60471                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        55537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        55537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        55392                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        55392                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    123838352                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    123838352                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    123898823                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    123898823                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001801                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001801                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001321                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001321                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.613699                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.613699                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.080109                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.080109                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.067374                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067374                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001546                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001546                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001845                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001845                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       123328                       # number of writebacks
system.cpu0.dcache.writebacks::total           123328                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    62454599                       # DTB read hits
system.cpu1.dtb.read_misses                     18960                       # DTB read misses
system.cpu1.dtb.write_hits                   69024512                       # DTB write hits
system.cpu1.dtb.write_misses                     3382                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid               7398                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                    352                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                    6608                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  1316                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      941                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                62473559                       # DTB read accesses
system.cpu1.dtb.write_accesses               69027894                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        131479111                       # DTB hits
system.cpu1.dtb.misses                          22342                       # DTB misses
system.cpu1.dtb.accesses                    131501453                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                  1023993907                       # ITB inst hits
system.cpu1.itb.inst_misses                      9259                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid               7398                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                    352                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    4382                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses              1024003166                       # ITB inst accesses
system.cpu1.itb.hits                       1023993907                       # DTB hits
system.cpu1.itb.misses                           9259                       # DTB misses
system.cpu1.itb.accesses                   1024003166                       # DTB accesses
system.cpu1.numCycles                      1150547978                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                 1022673849                       # Number of instructions committed
system.cpu1.committedOps                   1144838177                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses           1038612324                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 20926                       # Number of float alu accesses
system.cpu1.num_func_calls                   67290663                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts    119419801                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                  1038612324                       # number of integer instructions
system.cpu1.num_fp_insts                        20926                       # number of float instructions
system.cpu1.num_int_register_reads         1545900714                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         766170723                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               15674                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               5259                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          3434351574                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          708632546                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    139931141                       # number of memory refs
system.cpu1.num_load_insts                   70537860                       # Number of load instructions
system.cpu1.num_store_insts                  69393281                       # Number of store instructions
system.cpu1.num_idle_cycles              4284890.260549                       # Number of idle cycles
system.cpu1.num_busy_cycles              1146263087.739451                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.996276                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.003724                       # Percentage of idle cycles
system.cpu1.Branches                        174341559                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                49738      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                980643205     85.65%     85.65% # Class of executed instruction
system.cpu1.op_class::IntMult                22175913      1.94%     87.59% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  4      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  8      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  5      0.00%     87.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc           2152435      0.19%     87.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     87.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     87.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     87.78% # Class of executed instruction
system.cpu1.op_class::MemRead                70537860      6.16%     93.94% # Class of executed instruction
system.cpu1.op_class::MemWrite               69393281      6.06%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1144952449                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   49769                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           475732                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1023692285                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           476244                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2149.512193                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2048474636                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2048474636                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst   1023523720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1023523720                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst   1023523720                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1023523720                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst   1023523720                       # number of overall hits
system.cpu1.icache.overall_hits::total     1023523720                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       475732                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       475732                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       475732                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        475732                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       475732                       # number of overall misses
system.cpu1.icache.overall_misses::total       475732                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst   1023999452                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1023999452                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst   1023999452                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1023999452                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst   1023999452                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1023999452                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000465                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000465                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000465                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000465                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000465                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000465                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           482107                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          983.241825                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131036987                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           483126                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           271.227355                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   983.241825                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.960197                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.960197                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        263484402                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       263484402                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     61954041                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       61954041                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     68699040                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      68699040                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data        30139                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        30139                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       149517                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       149517                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       152686                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       152686                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data    130653081                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       130653081                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data    130683220                       # number of overall hits
system.cpu1.dcache.overall_hits::total      130683220                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       257122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       257122                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       169806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       169806                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data        70755                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        70755                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         7793                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7793                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         4413                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4413                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       426928                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        426928                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       497683                       # number of overall misses
system.cpu1.dcache.overall_misses::total       497683                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     62211163                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     62211163                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     68868846                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     68868846                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       100894                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       100894                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       157310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       157310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       157099                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       157099                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data    131080009                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    131080009                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data    131180903                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    131180903                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.004133                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004133                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002466                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002466                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.701281                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.701281                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.049539                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049539                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.028091                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.028091                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.003257                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003257                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.003794                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003794                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       266911                       # number of writebacks
system.cpu1.dcache.writebacks::total           266911                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    59989948                       # DTB read hits
system.cpu2.dtb.read_misses                     12533                       # DTB read misses
system.cpu2.dtb.write_hits                   66776299                       # DTB write hits
system.cpu2.dtb.write_misses                     2584                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid               7398                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                    352                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                    5028                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                   901                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                      653                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                60002481                       # DTB read accesses
system.cpu2.dtb.write_accesses               66778883                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                        126766247                       # DTB hits
system.cpu2.dtb.misses                          15117                       # DTB misses
system.cpu2.dtb.accesses                    126781364                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                  1013770739                       # ITB inst hits
system.cpu2.itb.inst_misses                      6652                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid               7398                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                    352                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                    3253                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses              1013777391                       # ITB inst accesses
system.cpu2.itb.hits                       1013770739                       # DTB hits
system.cpu2.itb.misses                           6652                       # DTB misses
system.cpu2.itb.accesses                   1013777391                       # DTB accesses
system.cpu2.numCycles                      1150461713                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                 1012971989                       # Number of instructions committed
system.cpu2.committedOps                   1132369185                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses           1027691532                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 11984                       # Number of float alu accesses
system.cpu2.num_func_calls                   66886057                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts    118045690                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                  1027691532                       # number of integer instructions
system.cpu2.num_fp_insts                        11984                       # number of float instructions
system.cpu2.num_int_register_reads         1526411655                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         758830149                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                7877                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               4120                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          3397527628                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          703580178                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    135116936                       # number of memory refs
system.cpu2.num_load_insts                   68020111                       # Number of load instructions
system.cpu2.num_store_insts                  67096825                       # Number of store instructions
system.cpu2.num_idle_cycles              17277641.615849                       # Number of idle cycles
system.cpu2.num_busy_cycles              1133184071.384151                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.984982                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.015018                       # Percentage of idle cycles
system.cpu2.Branches                        172449721                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                32910      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                972993303     85.92%     85.92% # Class of executed instruction
system.cpu2.op_class::IntMult                22154457      1.96%     87.88% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  4      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  8      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  4      0.00%     87.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc           2151612      0.19%     88.07% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     88.07% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     88.07% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     88.07% # Class of executed instruction
system.cpu2.op_class::MemRead                68020111      6.01%     94.08% # Class of executed instruction
system.cpu2.op_class::MemWrite               67096825      5.92%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                1132449234                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                   36664                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           312375                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1014045949                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           312887                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3240.933465                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2027861341                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2027861341                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst   1013462108                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1013462108                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst   1013462108                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1013462108                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst   1013462108                       # number of overall hits
system.cpu2.icache.overall_hits::total     1013462108                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       312375                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       312375                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       312375                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        312375                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       312375                       # number of overall misses
system.cpu2.icache.overall_misses::total       312375                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst   1013774483                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1013774483                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst   1013774483                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1013774483                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst   1013774483                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1013774483                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000308                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000308                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000308                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000308                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000308                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000308                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           313676                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          942.981592                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          126520552                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           314478                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           402.319246                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   942.981592                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.920880                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.920880                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          802                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          758                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        253881437                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       253881437                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     59646717                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       59646717                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     66546828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      66546828                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data        17763                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        17763                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       110395                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       110395                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       111896                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       111896                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data    126193545                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       126193545                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data    126211308                       # number of overall hits
system.cpu2.dcache.overall_hits::total      126211308                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       170869                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       170869                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       115117                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       115117                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data        47980                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        47980                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         5408                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5408                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         3632                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3632                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       285986                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        285986                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       333966                       # number of overall misses
system.cpu2.dcache.overall_misses::total       333966                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     59817586                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     59817586                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     66661945                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     66661945                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        65743                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        65743                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       115803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       115803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       115528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       115528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data    126479531                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    126479531                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data    126545274                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    126545274                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.002857                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002857                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.001727                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001727                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.729812                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.729812                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.046700                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.046700                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.031438                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.031438                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002261                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002261                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002639                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002639                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       168299                       # number of writebacks
system.cpu2.dcache.writebacks::total           168299                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    61358232                       # DTB read hits
system.cpu3.dtb.read_misses                      9046                       # DTB read misses
system.cpu3.dtb.write_hits                   67987327                       # DTB write hits
system.cpu3.dtb.write_misses                     1605                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid               7398                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                    352                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                    2474                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                   587                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                      281                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                61367278                       # DTB read accesses
system.cpu3.dtb.write_accesses               67988932                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                        129345559                       # DTB hits
system.cpu3.dtb.misses                          10651                       # DTB misses
system.cpu3.dtb.accesses                    129356210                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                  1023198339                       # ITB inst hits
system.cpu3.itb.inst_misses                      4474                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid               7398                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                    352                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                    1853                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses              1023202813                       # ITB inst accesses
system.cpu3.itb.hits                       1023198339                       # DTB hits
system.cpu3.itb.misses                           4474                       # DTB misses
system.cpu3.itb.accesses                   1023202813                       # DTB accesses
system.cpu3.numCycles                      1150474448                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                 1022508470                       # Number of instructions committed
system.cpu3.committedOps                   1142611929                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses           1036701923                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  7509                       # Number of float alu accesses
system.cpu3.num_func_calls                   67512272                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts    119467359                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                  1036701923                       # number of integer instructions
system.cpu3.num_fp_insts                         7509                       # number of float instructions
system.cpu3.num_int_register_reads         1540210067                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         764825752                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                4851                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               2665                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          3428300732                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          708345792                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    137759253                       # number of memory refs
system.cpu3.num_load_insts                   69404522                       # Number of load instructions
system.cpu3.num_store_insts                  68354731                       # Number of store instructions
system.cpu3.num_idle_cycles              7145847.140634                       # Number of idle cycles
system.cpu3.num_busy_cycles              1143328600.859366                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.993789                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.006211                       # Percentage of idle cycles
system.cpu3.Branches                        174495353                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                16353      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                980352670     85.80%     85.80% # Class of executed instruction
system.cpu3.op_class::IntMult                22373536      1.96%     87.76% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  2      0.00%     87.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc           2155190      0.19%     87.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     87.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     87.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     87.94% # Class of executed instruction
system.cpu3.op_class::MemRead                69404522      6.07%     94.02% # Class of executed instruction
system.cpu3.op_class::MemWrite               68354731      5.98%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                1142657007                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   22558                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           247313                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1025191940                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           247825                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4136.757551                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2046649197                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2046649197                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst   1022953629                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1022953629                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst   1022953629                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1022953629                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst   1022953629                       # number of overall hits
system.cpu3.icache.overall_hits::total     1022953629                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       247313                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       247313                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       247313                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        247313                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       247313                       # number of overall misses
system.cpu3.icache.overall_misses::total       247313                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst   1023200942                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1023200942                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst   1023200942                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1023200942                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst   1023200942                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1023200942                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000242                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000242                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           246678                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          984.823143                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          129125539                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           247702                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           521.293889                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   984.823143                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.961741                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961741                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          835                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        258958326                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       258958326                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     61089099                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       61089099                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     67835943                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      67835943                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data        16159                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        16159                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        76595                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        76595                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        76881                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        76881                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data    128925042                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       128925042                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data    128941201                       # number of overall hits
system.cpu3.dcache.overall_hits::total      128941201                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       157782                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       157782                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        72616                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        72616                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data        22592                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22592                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         3148                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3148                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         2663                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2663                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       230398                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        230398                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       252990                       # number of overall misses
system.cpu3.dcache.overall_misses::total       252990                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     61246881                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     61246881                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     67908559                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     67908559                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data        38751                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        38751                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        79743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        79743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        79544                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        79544                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data    129155440                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    129155440                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data    129194191                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    129194191                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002576                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.002576                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.001069                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001069                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.583004                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.583004                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.039477                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.039477                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.033478                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.033478                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.001784                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001784                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.001958                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001958                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       108222                       # number of writebacks
system.cpu3.dcache.writebacks::total           108222                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                 1092                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1108                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 9828                       # Number of tag accesses
system.iocache.tags.data_accesses                9828                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide         1072                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         1072                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide           20                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               20                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide           20                       # number of demand (read+write) misses
system.iocache.demand_misses::total                20                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide           20                       # number of overall misses
system.iocache.overall_misses::total               20                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide           20                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             20                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide         1072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide           20                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              20                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide           20                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             20                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       1072                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
