Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr 13 16:04:29 2025
| Host         : DESKTOP-34C1KEP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (118)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div1/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (118)
--------------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  131          inf        0.000                      0                  131           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 3.579ns (46.530%)  route 4.113ns (53.470%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=10, routed)          1.292     1.748    del/Q[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I4_O)        0.124     1.872 r  del/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.953     2.825    del/sel0[0]
    SLICE_X0Y59          LUT4 (Prop_lut4_I2_O)        0.152     2.977 r  del/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.845    SEG_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         2.847     7.691 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.691    SEG[5]
    V17                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.530ns  (logic 3.611ns (47.959%)  route 3.919ns (52.041%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=10, routed)          1.292     1.748    del/Q[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I4_O)        0.124     1.872 f  del/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.956     2.828    del/sel0[0]
    SLICE_X0Y59          LUT4 (Prop_lut4_I1_O)        0.152     2.980 r  del/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.651    SEG_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.879     7.530 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.530    SEG[2]
    U12                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 3.591ns (47.769%)  route 3.926ns (52.231%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  del/REG_Res_reg[6]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  del/REG_Res_reg[6]/Q
                         net (fo=2, routed)           1.387     1.843    seg/SEG_OBUF[6]_inst_i_1[0]
    SLICE_X0Y58          LUT5 (Prop_lut5_I0_O)        0.124     1.967 f  seg/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.822     2.789    del/SEG[1][0]
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.154     2.943 r  del/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.717     4.660    SEG_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         2.857     7.517 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.517    SEG[4]
    T11                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 3.362ns (45.546%)  route 4.019ns (54.454%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  del/REG_Res_reg[6]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  del/REG_Res_reg[6]/Q
                         net (fo=2, routed)           1.387     1.843    seg/SEG_OBUF[6]_inst_i_1[0]
    SLICE_X0Y58          LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  seg/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.822     2.789    del/SEG[1][0]
    SLICE_X0Y59          LUT4 (Prop_lut4_I2_O)        0.124     2.913 r  del/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.810     4.723    SEG_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         2.658     7.381 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.381    SEG[3]
    U11                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 3.367ns (46.120%)  route 3.934ns (53.880%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=10, routed)          1.292     1.748    del/Q[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I4_O)        0.124     1.872 r  del/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.956     2.828    del/sel0[0]
    SLICE_X0Y59          LUT4 (Prop_lut4_I2_O)        0.124     2.952 r  del/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686     4.638    SEG_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.663     7.301 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.301    SEG[1]
    V12                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 3.376ns (46.307%)  route 3.914ns (53.693%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=10, routed)          1.292     1.748    del/Q[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I4_O)        0.124     1.872 r  del/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.953     2.825    del/sel0[0]
    SLICE_X0Y59          LUT4 (Prop_lut4_I1_O)        0.124     2.949 r  del/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.618    SEG_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.672     7.290 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.290    SEG[0]
    V10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 3.352ns (46.217%)  route 3.901ns (53.783%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[1]/Q
                         net (fo=11, routed)          1.142     1.598    del/Q[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I3_O)        0.124     1.722 r  del/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.905     2.627    del/sel0[3]
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.124     2.751 r  del/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.854     4.605    SEG_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         2.648     7.253 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.253    SEG[6]
    U16                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 3.456ns (54.611%)  route 2.873ns (45.389%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  seg/digit_counter_reg[1]/Q
                         net (fo=11, routed)          1.001     1.457    seg/Q[1]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.152     1.609 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.872     3.481    AN_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.848     6.329 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.329    AN[3]
    U13                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 3.461ns (56.003%)  route 2.719ns (43.997%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[1]/Q
                         net (fo=11, routed)          0.840     1.296    seg/Q[1]
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.154     1.450 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.879     3.329    AN_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.851     6.181 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.181    AN[0]
    R10                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 3.480ns (57.421%)  route 2.580ns (42.579%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=10, routed)          0.704     1.160    seg/Q[2]
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.152     1.312 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.876     3.188    AN_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.872     6.061 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.061    AN[1]
    T10                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    cpu_reset_filter/IN_SIGNAL_SYNC[0]
    SLICE_X1Y65          FDRE                                         r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_reset_filter/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.470%)  route 0.094ns (33.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/Q
                         net (fo=5, routed)           0.094     0.235    cpu_reset_filter/p_0_in
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.280 r  cpu_reset_filter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.280    cpu_reset_filter/counter[2]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  cpu_reset_filter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_partial_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_Remains_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.248%)  route 0.140ns (49.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE                         0.000     0.000 r  del/REG_partial_reg[7]/C
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_partial_reg[7]/Q
                         net (fo=6, routed)           0.140     0.281    del/in21[3]
    SLICE_X3Y58          FDRE                                         r  del/REG_Remains_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_partial_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_Remains_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.154%)  route 0.152ns (51.846%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE                         0.000     0.000 r  del/REG_partial_reg[9]/C
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_partial_reg[9]/Q
                         net (fo=5, routed)           0.152     0.293    del/in21[1]
    SLICE_X3Y58          FDRE                                         r  del/REG_Remains_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  del/REG_i_reg[0]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_i_reg[0]/Q
                         net (fo=5, routed)           0.109     0.250    del/REG_i_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I1_O)        0.045     0.295 r  del/REG_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    del/REG_i[1]_i_1_n_0
    SLICE_X5Y62          FDRE                                         r  del/REG_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.190ns (63.569%)  route 0.109ns (36.431%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  del/REG_i_reg[0]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_i_reg[0]/Q
                         net (fo=5, routed)           0.109     0.250    del/REG_i_reg_n_0_[0]
    SLICE_X5Y62          LUT5 (Prop_lut5_I1_O)        0.049     0.299 r  del/REG_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.299    del/REG_i[2]_i_1_n_0
    SLICE_X5Y62          FDRE                                         r  del/REG_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_Res_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.939%)  route 0.166ns (54.061%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  del/REG_Res_reg[5]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_Res_reg[5]/Q
                         net (fo=2, routed)           0.166     0.307    del/Res[4]
    SLICE_X2Y60          FDRE                                         r  del/REG_Res_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_Res_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE                         0.000     0.000 r  del/REG_Res_reg[7]/C
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_Res_reg[7]/Q
                         net (fo=2, routed)           0.182     0.323    del/Res[2]
    SLICE_X0Y59          FDRE                                         r  del/REG_Res_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_ENABLE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_reset_filter/OUT_SIGNAL_ENABLE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  CLOCK_ENABLE_reg/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_ENABLE_reg/Q
                         net (fo=6, routed)           0.141     0.282    cpu_reset_filter/CLOCK_ENABLE
    SLICE_X0Y65          LUT5 (Prop_lut5_I0_O)        0.045     0.327 r  cpu_reset_filter/OUT_SIGNAL_ENABLE_i_1/O
                         net (fo=1, routed)           0.000     0.327    cpu_reset_filter/OUT_SIGNAL_ENABLE0
    SLICE_X0Y65          FDRE                                         r  cpu_reset_filter/OUT_SIGNAL_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_ENABLE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_reset_filter/OUT_SIGNAL_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  CLOCK_ENABLE_reg/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_ENABLE_reg/Q
                         net (fo=6, routed)           0.142     0.283    cpu_reset_filter/CLOCK_ENABLE
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.328 r  cpu_reset_filter/OUT_SIGNAL_i_1/O
                         net (fo=1, routed)           0.000     0.328    cpu_reset_filter/OUT_SIGNAL_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  cpu_reset_filter/OUT_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------





