verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../ZYNQ_CNN.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl" --include "../../../../ZYNQ_CNN.gen/sources_1/bd/ZYNQ_CORE/ipshared/aed8/hdl" --include "../../../../ZYNQ_CNN.gen/sources_1/bd/ZYNQ_CORE/ipshared/0691/hdl" --include "../../../../ZYNQ_CNN.gen/sources_1/bd/ZYNQ_CORE/ipshared/30ef" --include "../../../../ZYNQ_CNN.gen/sources_1/bd/ZYNQ_CORE/ipshared/1b7e/hdl/verilog" --include "../../../../ZYNQ_CNN.gen/sources_1/bd/ZYNQ_CORE/ipshared/122e/hdl/verilog" --include "../../../../ZYNQ_CNN.gen/sources_1/bd/ZYNQ_CORE/ipshared/c420/hdl" --include "../../../../ZYNQ_CNN.gen/sources_1/bd/ZYNQ_CORE/ipshared/affe/hdl/verilog" --include "../../../../ZYNQ_CNN.gen/sources_1/bd/ZYNQ_CORE/ipshared/20d0/hdl/verilog" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/sim/ZYNQ_CORE_processing_system7_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_v_axi4s_vid_out_0_0/sim/ZYNQ_CORE_v_axi4s_vid_out_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_xbar_1/sim/ZYNQ_CORE_xbar_1.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_xbar_0/sim/ZYNQ_CORE_xbar_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_util_vector_logic_0_0/sim/ZYNQ_CORE_util_vector_logic_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_v_vid_in_axi4s_0_0/sim/ZYNQ_CORE_v_vid_in_axi4s_0_0.v" \
"../../../bd/ZYNQ_CORE/ipshared/8797/src/ov5640_capture_data.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_ov5640_capture_data_0_0/sim/ZYNQ_CORE_ov5640_capture_data_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_blk_mem_gen_0_0/sim/ZYNQ_CORE_blk_mem_gen_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_show_num_0_1/sim/ZYNQ_CORE_show_num_0_1.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_border_adder_0_0/sim/ZYNQ_CORE_border_adder_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_binarizer_0_0/sim/ZYNQ_CORE_binarizer_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_vio_0_0/sim/ZYNQ_CORE_vio_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlconstant_0_0/sim/ZYNQ_CORE_xlconstant_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_ila_0_0/sim/ZYNQ_CORE_ila_0_0.v" \
"../../../bd/ZYNQ_CORE/ipshared/c8c2/hdl/cycle_num_v1_0_S00_AXI.v" \
"../../../bd/ZYNQ_CORE/ipshared/c8c2/hdl/cycle_num_v1_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/sim/ZYNQ_CORE_cycle_num_0_1.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/sim/ZYNQ_CORE_auto_pc_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/sim/ZYNQ_CORE_auto_pc_1.v" \
"../../../bd/ZYNQ_CORE/sim/ZYNQ_CORE.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
