<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › netlogic › xlp-hal › sys.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>sys.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights</span>
<span class="cm"> * reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the NetLogic</span>
<span class="cm"> * license below:</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> * 1. Redistributions of source code must retain the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *    the documentation and/or other materials provided with the</span>
<span class="cm"> *    distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS&#39;&#39; AND ANY EXPRESS OR</span>
<span class="cm"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span>
<span class="cm"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE</span>
<span class="cm"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<span class="cm"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<span class="cm"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<span class="cm"> * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span>
<span class="cm"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE</span>
<span class="cm"> * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN</span>
<span class="cm"> * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __NLM_HAL_SYS_H__</span>
<span class="cp">#define __NLM_HAL_SYS_H__</span>

<span class="cm">/**</span>
<span class="cm">* @file_name sys.h</span>
<span class="cm">* @author Netlogic Microsystems</span>
<span class="cm">* @brief HAL for System configuration registers</span>
<span class="cm">*/</span>
<span class="cp">#define	SYS_CHIP_RESET				0x00</span>
<span class="cp">#define	SYS_POWER_ON_RESET_CFG			0x01</span>
<span class="cp">#define	SYS_EFUSE_DEVICE_CFG_STATUS0		0x02</span>
<span class="cp">#define	SYS_EFUSE_DEVICE_CFG_STATUS1		0x03</span>
<span class="cp">#define	SYS_EFUSE_DEVICE_CFG_STATUS2		0x04</span>
<span class="cp">#define	SYS_EFUSE_DEVICE_CFG3			0x05</span>
<span class="cp">#define	SYS_EFUSE_DEVICE_CFG4			0x06</span>
<span class="cp">#define	SYS_EFUSE_DEVICE_CFG5			0x07</span>
<span class="cp">#define	SYS_EFUSE_DEVICE_CFG6			0x08</span>
<span class="cp">#define	SYS_EFUSE_DEVICE_CFG7			0x09</span>
<span class="cp">#define	SYS_PLL_CTRL				0x0a</span>
<span class="cp">#define	SYS_CPU_RESET				0x0b</span>
<span class="cp">#define	SYS_CPU_NONCOHERENT_MODE		0x0d</span>
<span class="cp">#define	SYS_CORE_DFS_DIS_CTRL			0x0e</span>
<span class="cp">#define	SYS_CORE_DFS_RST_CTRL			0x0f</span>
<span class="cp">#define	SYS_CORE_DFS_BYP_CTRL			0x10</span>
<span class="cp">#define	SYS_CORE_DFS_PHA_CTRL			0x11</span>
<span class="cp">#define	SYS_CORE_DFS_DIV_INC_CTRL		0x12</span>
<span class="cp">#define	SYS_CORE_DFS_DIV_DEC_CTRL		0x13</span>
<span class="cp">#define	SYS_CORE_DFS_DIV_VALUE			0x14</span>
<span class="cp">#define	SYS_RESET				0x15</span>
<span class="cp">#define	SYS_DFS_DIS_CTRL			0x16</span>
<span class="cp">#define	SYS_DFS_RST_CTRL			0x17</span>
<span class="cp">#define	SYS_DFS_BYP_CTRL			0x18</span>
<span class="cp">#define	SYS_DFS_DIV_INC_CTRL			0x19</span>
<span class="cp">#define	SYS_DFS_DIV_DEC_CTRL			0x1a</span>
<span class="cp">#define	SYS_DFS_DIV_VALUE0			0x1b</span>
<span class="cp">#define	SYS_DFS_DIV_VALUE1			0x1c</span>
<span class="cp">#define	SYS_SENSE_AMP_DLY			0x1d</span>
<span class="cp">#define	SYS_SOC_SENSE_AMP_DLY			0x1e</span>
<span class="cp">#define	SYS_CTRL0				0x1f</span>
<span class="cp">#define	SYS_CTRL1				0x20</span>
<span class="cp">#define	SYS_TIMEOUT_BS1				0x21</span>
<span class="cp">#define	SYS_BYTE_SWAP				0x22</span>
<span class="cp">#define	SYS_VRM_VID				0x23</span>
<span class="cp">#define	SYS_PWR_RAM_CMD				0x24</span>
<span class="cp">#define	SYS_PWR_RAM_ADDR			0x25</span>
<span class="cp">#define	SYS_PWR_RAM_DATA0			0x26</span>
<span class="cp">#define	SYS_PWR_RAM_DATA1			0x27</span>
<span class="cp">#define	SYS_PWR_RAM_DATA2			0x28</span>
<span class="cp">#define	SYS_PWR_UCODE				0x29</span>
<span class="cp">#define	SYS_CPU0_PWR_STATUS			0x2a</span>
<span class="cp">#define	SYS_CPU1_PWR_STATUS			0x2b</span>
<span class="cp">#define	SYS_CPU2_PWR_STATUS			0x2c</span>
<span class="cp">#define	SYS_CPU3_PWR_STATUS			0x2d</span>
<span class="cp">#define	SYS_CPU4_PWR_STATUS			0x2e</span>
<span class="cp">#define	SYS_CPU5_PWR_STATUS			0x2f</span>
<span class="cp">#define	SYS_CPU6_PWR_STATUS			0x30</span>
<span class="cp">#define	SYS_CPU7_PWR_STATUS			0x31</span>
<span class="cp">#define	SYS_STATUS				0x32</span>
<span class="cp">#define	SYS_INT_POL				0x33</span>
<span class="cp">#define	SYS_INT_TYPE				0x34</span>
<span class="cp">#define	SYS_INT_STATUS				0x35</span>
<span class="cp">#define	SYS_INT_MASK0				0x36</span>
<span class="cp">#define	SYS_INT_MASK1				0x37</span>
<span class="cp">#define	SYS_UCO_S_ECC				0x38</span>
<span class="cp">#define	SYS_UCO_M_ECC				0x39</span>
<span class="cp">#define	SYS_UCO_ADDR				0x3a</span>
<span class="cp">#define	SYS_UCO_INSTR				0x3b</span>
<span class="cp">#define	SYS_MEM_BIST0				0x3c</span>
<span class="cp">#define	SYS_MEM_BIST1				0x3d</span>
<span class="cp">#define	SYS_MEM_BIST2				0x3e</span>
<span class="cp">#define	SYS_MEM_BIST3				0x3f</span>
<span class="cp">#define	SYS_MEM_BIST4				0x40</span>
<span class="cp">#define	SYS_MEM_BIST5				0x41</span>
<span class="cp">#define	SYS_MEM_BIST6				0x42</span>
<span class="cp">#define	SYS_MEM_BIST7				0x43</span>
<span class="cp">#define	SYS_MEM_BIST8				0x44</span>
<span class="cp">#define	SYS_MEM_BIST9				0x45</span>
<span class="cp">#define	SYS_MEM_BIST10				0x46</span>
<span class="cp">#define	SYS_MEM_BIST11				0x47</span>
<span class="cp">#define	SYS_MEM_BIST12				0x48</span>
<span class="cp">#define	SYS_SCRTCH0				0x49</span>
<span class="cp">#define	SYS_SCRTCH1				0x4a</span>
<span class="cp">#define	SYS_SCRTCH2				0x4b</span>
<span class="cp">#define	SYS_SCRTCH3				0x4c</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#define	nlm_read_sys_reg(b, r)		nlm_read_reg(b, r)</span>
<span class="cp">#define	nlm_write_sys_reg(b, r, v)	nlm_write_reg(b, r, v)</span>
<span class="cp">#define	nlm_get_sys_pcibase(node) nlm_pcicfg_base(XLP_IO_SYS_OFFSET(node))</span>
<span class="cp">#define	nlm_get_sys_regbase(node) (nlm_get_sys_pcibase(node) + XLP_IO_PCI_HDRSZ)</span>

<span class="k">extern</span> <span class="kt">uint64_t</span> <span class="n">nlm_sys_base</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
