
allears_GEN2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac44  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f4  0800add8  0800add8  0001add8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7cc  0800b7cc  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7cc  0800b7cc  0001b7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7d4  0800b7d4  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7d4  0800b7d4  0001b7d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7d8  0800b7d8  0001b7d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800b7dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000644  20000210  0800b9ec  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20000854  0800b9ec  00020854  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023b98  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052c3  00000000  00000000  00043dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001360c  00000000  00000000  0004909b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001300  00000000  00000000  0005c6a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001d60  00000000  00000000  0005d9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a859  00000000  00000000  0005f708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000075cc  00000000  00000000  00079f61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008152d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ed0  00000000  00000000  00081580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800adbc 	.word	0x0800adbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800adbc 	.word	0x0800adbc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <Echo_Btn_isHandled>:
echo_btn_state_data_t echo_btn_state;

bool Echo_Btn_isHandled(void)
{
	return ECHO_BTN_STATE_HANDLED;
}
 8000ff8:	4b01      	ldr	r3, [pc, #4]	; (8001000 <Echo_Btn_isHandled+0x8>)
 8000ffa:	7898      	ldrb	r0, [r3, #2]
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	2000022c 	.word	0x2000022c

08001004 <Echo_Btn_Handled_clear>:

void Echo_Btn_Handled_clear(void)
{
	ECHO_BTN_STATE_HANDLED = false;
 8001004:	4b01      	ldr	r3, [pc, #4]	; (800100c <Echo_Btn_Handled_clear+0x8>)
 8001006:	2200      	movs	r2, #0
 8001008:	709a      	strb	r2, [r3, #2]
}
 800100a:	4770      	bx	lr
 800100c:	2000022c 	.word	0x2000022c

08001010 <Echo_Btn_handle>:
{
	ECHO_BTN_STATE_HANDLE_ENABLE = enable;
}

void Echo_Btn_handle(void)
{
 8001010:	b508      	push	{r3, lr}
	char res_msg[10] =
	{ '\0', };
#endif

	/* Only works when battery is normal level */
	pressed = ECHO_BTN_IS_PRESSED();
 8001012:	2110      	movs	r1, #16
 8001014:	480e      	ldr	r0, [pc, #56]	; (8001050 <Echo_Btn_handle+0x40>)
 8001016:	f002 fc43 	bl	80038a0 <HAL_GPIO_ReadPin>

	if (pressed != ECHO_BTN_STATE_PRESSED)
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <Echo_Btn_handle+0x44>)
	pressed = ECHO_BTN_IS_PRESSED();
 800101c:	4601      	mov	r1, r0
	if (pressed != ECHO_BTN_STATE_PRESSED)
 800101e:	781a      	ldrb	r2, [r3, #0]
	pressed = ECHO_BTN_IS_PRESSED();
 8001020:	fab0 f080 	clz	r0, r0
 8001024:	0940      	lsrs	r0, r0, #5
	if (pressed != ECHO_BTN_STATE_PRESSED)
 8001026:	4282      	cmp	r2, r0
 8001028:	d005      	beq.n	8001036 <Echo_Btn_handle+0x26>
	{
		ECHO_BTN_STATE_PRESSED = pressed;
 800102a:	7018      	strb	r0, [r3, #0]
#ifdef DEBUG
		sprintf((char*) res_msg, (const char*) "BTN: %d\r\n", pressed);
		ECHO_SHELL_PRINT(("%s\n",res_msg));
#endif

		if (ECHO_BTN_STATE_PRESSED == false)
 800102c:	b911      	cbnz	r1, 8001034 <Echo_Btn_handle+0x24>
			//aulLed_enable();
		}
		else
		{
			/* BUTTON PRESSED, Send Signal >> echo_state.c */
			ECHO_BTN_STATE_HANDLED = true;
 800102e:	2201      	movs	r2, #1
 8001030:	709a      	strb	r2, [r3, #2]
			ECHO_BTN_STATE_HELD_TICK = 0;
 8001032:	6059      	str	r1, [r3, #4]
		else
		{
			/* Ignored */
		}
	}
}
 8001034:	bd08      	pop	{r3, pc}
	else if (ECHO_BTN_STATE_PRESSED == true)
 8001036:	2a00      	cmp	r2, #0
 8001038:	d0fc      	beq.n	8001034 <Echo_Btn_handle+0x24>
		if (ECHO_BTN_STATE_HELD_TICK == ECHO_BTN_HELD_TIME)
 800103a:	685a      	ldr	r2, [r3, #4]
 800103c:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8001040:	d103      	bne.n	800104a <Echo_Btn_handle+0x3a>
			ECHO_BTN_STATE_HELD_TICK++;
 8001042:	f240 32e9 	movw	r2, #1001	; 0x3e9
			ECHO_BTN_STATE_HELD_TICK++;
 8001046:	605a      	str	r2, [r3, #4]
}
 8001048:	e7f4      	b.n	8001034 <Echo_Btn_handle+0x24>
		else if (ECHO_BTN_STATE_HELD_TICK < ECHO_BTN_HELD_TIME)
 800104a:	d2f3      	bcs.n	8001034 <Echo_Btn_handle+0x24>
			ECHO_BTN_STATE_HELD_TICK++;
 800104c:	3201      	adds	r2, #1
 800104e:	e7fa      	b.n	8001046 <Echo_Btn_handle+0x36>
 8001050:	48000400 	.word	0x48000400
 8001054:	2000022c 	.word	0x2000022c

08001058 <Echo_Flash_Write>:
{
	return FLASH_BANK_1;
}

HAL_StatusTypeDef Echo_Flash_Write()
{
 8001058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 800105a:	f002 fa05 	bl	8003468 <HAL_FLASH_Unlock>
	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 800105e:	4b2c      	ldr	r3, [pc, #176]	; (8001110 <Echo_Flash_Write+0xb8>)
 8001060:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	; 0x5e0
 8001064:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001068:	b291      	uxth	r1, r2
 800106a:	4299      	cmp	r1, r3
 800106c:	d035      	beq.n	80010da <Echo_Flash_Write+0x82>
 800106e:	4b29      	ldr	r3, [pc, #164]	; (8001114 <Echo_Flash_Write+0xbc>)
 8001070:	ea03 2382 	and.w	r3, r3, r2, lsl #10
 8001074:	4a28      	ldr	r2, [pc, #160]	; (8001118 <Echo_Flash_Write+0xc0>)
 8001076:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800107a:	4293      	cmp	r3, r2
 800107c:	d82d      	bhi.n	80010da <Echo_Flash_Write+0x82>
		page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	0adb      	lsrs	r3, r3, #11

	/* Erase the user Flash area*/
	FirstPage = GetPage(FLASH_USER_START_ADDR);
 8001082:	4a26      	ldr	r2, [pc, #152]	; (800111c <Echo_Flash_Write+0xc4>)
 8001084:	6013      	str	r3, [r2, #0]
	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8001086:	4a22      	ldr	r2, [pc, #136]	; (8001110 <Echo_Flash_Write+0xb8>)
 8001088:	f8d2 15e0 	ldr.w	r1, [r2, #1504]	; 0x5e0
 800108c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001090:	b288      	uxth	r0, r1
 8001092:	4290      	cmp	r0, r2
 8001094:	d023      	beq.n	80010de <Echo_Flash_Write+0x86>
 8001096:	4a1f      	ldr	r2, [pc, #124]	; (8001114 <Echo_Flash_Write+0xbc>)
 8001098:	ea02 2281 	and.w	r2, r2, r1, lsl #10
 800109c:	f102 6100 	add.w	r1, r2, #134217728	; 0x8000000
 80010a0:	4a1f      	ldr	r2, [pc, #124]	; (8001120 <Echo_Flash_Write+0xc8>)
 80010a2:	4291      	cmp	r1, r2
 80010a4:	d81b      	bhi.n	80010de <Echo_Flash_Write+0x86>
		page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 80010a6:	1a52      	subs	r2, r2, r1
 80010a8:	0ad2      	lsrs	r2, r2, #11
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 80010aa:	f1c3 0101 	rsb	r1, r3, #1
 80010ae:	440a      	add	r2, r1
 80010b0:	491c      	ldr	r1, [pc, #112]	; (8001124 <Echo_Flash_Write+0xcc>)
	BankNumber = GetBank(FLASH_USER_START_ADDR);
 80010b2:	481d      	ldr	r0, [pc, #116]	; (8001128 <Echo_Flash_Write+0xd0>)
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 80010b4:	600a      	str	r2, [r1, #0]
	BankNumber = GetBank(FLASH_USER_START_ADDR);
 80010b6:	2101      	movs	r1, #1
 80010b8:	6001      	str	r1, [r0, #0]

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80010ba:	481c      	ldr	r0, [pc, #112]	; (800112c <Echo_Flash_Write+0xd4>)
 80010bc:	2400      	movs	r4, #0
	EraseInitStruct.Banks = BankNumber;
 80010be:	e9c0 4100 	strd	r4, r1, [r0]
	EraseInitStruct.Page = FirstPage;
	EraseInitStruct.NbPages = NbOfPages;

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80010c2:	491b      	ldr	r1, [pc, #108]	; (8001130 <Echo_Flash_Write+0xd8>)
	EraseInitStruct.NbPages = NbOfPages;
 80010c4:	e9c0 3202 	strd	r3, r2, [r0, #8]
	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80010c8:	f002 fac2 	bl	8003650 <HAL_FLASHEx_Erase>
 80010cc:	4604      	mov	r4, r0
 80010ce:	b140      	cbz	r0, 80010e2 <Echo_Flash_Write+0x8a>
		}
		/* Error occurred while writing data in Flash memory.
		 User can add here some code to deal with this error */
		else
		{
			return HAL_FLASH_GetError();
 80010d0:	f002 f9e6 	bl	80034a0 <HAL_FLASH_GetError>
 80010d4:	b2c4      	uxtb	r4, r0
	}
	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
	return HAL_OK;
}
 80010d6:	4620      	mov	r0, r4
 80010d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 80010da:	233c      	movs	r3, #60	; 0x3c
 80010dc:	e7d1      	b.n	8001082 <Echo_Flash_Write+0x2a>
 80010de:	223f      	movs	r2, #63	; 0x3f
 80010e0:	e7e3      	b.n	80010aa <Echo_Flash_Write+0x52>
	Address = FLASH_USER_START_ADDR;
 80010e2:	4d14      	ldr	r5, [pc, #80]	; (8001134 <Echo_Flash_Write+0xdc>)
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <Echo_Flash_Write+0xc0>)
	while (Address < FLASH_USER_END_ADDR)
 80010e6:	4e0e      	ldr	r6, [pc, #56]	; (8001120 <Echo_Flash_Write+0xc8>)
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, DATA_WRITE)
 80010e8:	4f13      	ldr	r7, [pc, #76]	; (8001138 <Echo_Flash_Write+0xe0>)
	Address = FLASH_USER_START_ADDR;
 80010ea:	602b      	str	r3, [r5, #0]
	while (Address < FLASH_USER_END_ADDR)
 80010ec:	6829      	ldr	r1, [r5, #0]
 80010ee:	42b1      	cmp	r1, r6
 80010f0:	d302      	bcc.n	80010f8 <Echo_Flash_Write+0xa0>
	HAL_FLASH_Lock();
 80010f2:	f002 f9cb 	bl	800348c <HAL_FLASH_Lock>
	return HAL_OK;
 80010f6:	e7ee      	b.n	80010d6 <Echo_Flash_Write+0x7e>
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, DATA_WRITE)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	2000      	movs	r0, #0
 80010fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001100:	f002 fa00 	bl	8003504 <HAL_FLASH_Program>
 8001104:	2800      	cmp	r0, #0
 8001106:	d1e3      	bne.n	80010d0 <Echo_Flash_Write+0x78>
			Address = Address + 4;
 8001108:	682b      	ldr	r3, [r5, #0]
 800110a:	3304      	adds	r3, #4
 800110c:	602b      	str	r3, [r5, #0]
 800110e:	e7ed      	b.n	80010ec <Echo_Flash_Write+0x94>
 8001110:	1fff7000 	.word	0x1fff7000
 8001114:	03fffc00 	.word	0x03fffc00
 8001118:	0801e000 	.word	0x0801e000
 800111c:	2000024c 	.word	0x2000024c
 8001120:	0801ffff 	.word	0x0801ffff
 8001124:	20000250 	.word	0x20000250
 8001128:	20000238 	.word	0x20000238
 800112c:	2000023c 	.word	0x2000023c
 8001130:	20000254 	.word	0x20000254
 8001134:	20000234 	.word	0x20000234
 8001138:	20000008 	.word	0x20000008

0800113c <Echo_Flash_Read>:

HAL_StatusTypeDef Echo_Flash_Read()
{
	memcpy(&pwm_param, (pwm_pulse_param_t*) FLASH_USER_START_ADDR,
 800113c:	4a07      	ldr	r2, [pc, #28]	; (800115c <Echo_Flash_Read+0x20>)
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <Echo_Flash_Read+0x24>)
 8001140:	6810      	ldr	r0, [r2, #0]
 8001142:	6018      	str	r0, [r3, #0]
 8001144:	8892      	ldrh	r2, [r2, #4]
 8001146:	809a      	strh	r2, [r3, #4]
			sizeof(pwm_param));
	if (pwm_param.dead_time == 0 && pwm_param.pulse_freq == 0
			&& pwm_param.pulse_width == 0)
 8001148:	8818      	ldrh	r0, [r3, #0]
 800114a:	889a      	ldrh	r2, [r3, #4]
 800114c:	885b      	ldrh	r3, [r3, #2]
 800114e:	4310      	orrs	r0, r2
 8001150:	4318      	orrs	r0, r3
 8001152:	b280      	uxth	r0, r0
	}
	else
	{
		return HAL_OK;
	}
}
 8001154:	fab0 f080 	clz	r0, r0
 8001158:	0940      	lsrs	r0, r0, #5
 800115a:	4770      	bx	lr
 800115c:	0801e000 	.word	0x0801e000
 8001160:	20000394 	.word	0x20000394

08001164 <Echo_LED_Green_Off>:
/* aul_led_charging */
{ ECHO_LED_GREEN, 0, 0xFFFF } };

__STATIC_INLINE void Echo_LED_Green_Off(void)
{
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001164:	4802      	ldr	r0, [pc, #8]	; (8001170 <Echo_LED_Green_Off+0xc>)
 8001166:	2200      	movs	r2, #0
 8001168:	2108      	movs	r1, #8
 800116a:	f002 bb9f 	b.w	80038ac <HAL_GPIO_WritePin>
 800116e:	bf00      	nop
 8001170:	48000400 	.word	0x48000400

08001174 <Echo_LED_CTRL>:
	Echo_LED_Off_All();
}

static void Echo_LED_CTRL(echo_led_color_t colors)
{
	if (colors == ECHO_LED_COLOR_NONE)
 8001174:	b908      	cbnz	r0, 800117a <Echo_LED_CTRL+0x6>
	{
		Echo_LED_Off_All();
 8001176:	f7ff bff5 	b.w	8001164 <Echo_LED_Green_Off>
	Echo_LED_Red_On();
	else
	Echo_LED_Red_Off();
#endif
#ifdef LED_GREEN_EN
		if (colors & ECHO_LED_GREEN)
 800117a:	0783      	lsls	r3, r0, #30
 800117c:	d504      	bpl.n	8001188 <Echo_LED_CTRL+0x14>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 800117e:	4803      	ldr	r0, [pc, #12]	; (800118c <Echo_LED_CTRL+0x18>)
 8001180:	2201      	movs	r2, #1
 8001182:	2108      	movs	r1, #8
 8001184:	f002 bb92 	b.w	80038ac <HAL_GPIO_WritePin>
			Echo_LED_Green_On();
		else
			Echo_LED_Green_Off();
 8001188:	f7ff bfec 	b.w	8001164 <Echo_LED_Green_Off>
 800118c:	48000400 	.word	0x48000400

08001190 <Echo_LED_Init>:
#endif
	}
}

void Echo_LED_Init(void)
{
 8001190:	b508      	push	{r3, lr}
	Echo_LED_Off_All();
 8001192:	f7ff ffe7 	bl	8001164 <Echo_LED_Green_Off>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001196:	4b02      	ldr	r3, [pc, #8]	; (80011a0 <Echo_LED_Init+0x10>)
 8001198:	2200      	movs	r2, #0
 800119a:	735a      	strb	r2, [r3, #13]
}
 800119c:	bd08      	pop	{r3, pc}
 800119e:	bf00      	nop
 80011a0:	20000258 	.word	0x20000258

080011a4 <Echo_LED_Enable>:

void Echo_LED_Enable(void)
{
 80011a4:	b538      	push	{r3, r4, r5, lr}
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 80011a6:	4c04      	ldr	r4, [pc, #16]	; (80011b8 <Echo_LED_Enable+0x14>)
 80011a8:	2500      	movs	r5, #0
 80011aa:	7365      	strb	r5, [r4, #13]
	ECHO_LED_ON = false;
 80011ac:	7025      	strb	r5, [r4, #0]
	Echo_LED_Off_All();
 80011ae:	f7ff ffd9 	bl	8001164 <Echo_LED_Green_Off>
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_Enable()\r\n"));
#endif
	Echo_LED_State_Reset();
	ECHO_LED_STATE_IND_TIMEOUT_RESET();
 80011b2:	60a5      	str	r5, [r4, #8]
 80011b4:	7325      	strb	r5, [r4, #12]
}
 80011b6:	bd38      	pop	{r3, r4, r5, pc}
 80011b8:	20000258 	.word	0x20000258

080011bc <Echo_LED_StateSet>:
{
	return ECHO_LED_IND_DISABLED();
}

void Echo_LED_StateSet(echo_led_sate_t led_state)
{
 80011bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_StateSet()\r\n"));
#endif
	Echo_LED_Enable();

	if (ECHO_LED_IND_DISABLED() == true)
 80011be:	4d13      	ldr	r5, [pc, #76]	; (800120c <Echo_LED_StateSet+0x50>)
{
 80011c0:	4604      	mov	r4, r0
	Echo_LED_Enable();
 80011c2:	f7ff ffef 	bl	80011a4 <Echo_LED_Enable>
	if (ECHO_LED_IND_DISABLED() == true)
 80011c6:	7b2e      	ldrb	r6, [r5, #12]
 80011c8:	b9b6      	cbnz	r6, 80011f8 <Echo_LED_StateSet+0x3c>
		return;

	if (led_state >= ECHO_LED_STATE_MAX)
		led_state = ECHO_LED_STATE_NONE;
 80011ca:	2c03      	cmp	r4, #3

	if (led_state == ECHO_LED_CUR_STATE)
 80011cc:	7b6b      	ldrb	r3, [r5, #13]
		led_state = ECHO_LED_STATE_NONE;
 80011ce:	bf28      	it	cs
 80011d0:	2400      	movcs	r4, #0
	if (led_state == ECHO_LED_CUR_STATE)
 80011d2:	42a3      	cmp	r3, r4
 80011d4:	d010      	beq.n	80011f8 <Echo_LED_StateSet+0x3c>
	{
		return;
	}

	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(led_state);
 80011d6:	4a0e      	ldr	r2, [pc, #56]	; (8001210 <Echo_LED_StateSet+0x54>)
 80011d8:	2306      	movs	r3, #6
 80011da:	4363      	muls	r3, r4
 80011dc:	18d1      	adds	r1, r2, r3
 80011de:	5cd0      	ldrb	r0, [r2, r3]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(led_state);
 80011e0:	884f      	ldrh	r7, [r1, #2]
	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(led_state);
 80011e2:	9001      	str	r0, [sp, #4]
		Echo_LED_Off_All();
 80011e4:	f7ff ffbe 	bl	8001164 <Echo_LED_Green_Off>
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(led_state);

	Echo_LED_CTRL(ECHO_LED_COLOR_NONE);

	/* Check steady on or off */
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME)
 80011e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011ec:	429f      	cmp	r7, r3
 80011ee:	9801      	ldr	r0, [sp, #4]
 80011f0:	d104      	bne.n	80011fc <Echo_LED_StateSet+0x40>
	{
		ECHO_LED_ON = false;
 80011f2:	702e      	strb	r6, [r5, #0]
		ECHO_LED_TIME_TICK = 0;
 80011f4:	606e      	str	r6, [r5, #4]
		Echo_LED_CTRL(led_ind.led_colors);
		ECHO_LED_ON = true;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}

	ECHO_LED_CUR_STATE = led_state;
 80011f6:	736c      	strb	r4, [r5, #13]

}
 80011f8:	b003      	add	sp, #12
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Echo_LED_CTRL(led_ind.led_colors);
 80011fc:	f7ff ffba 	bl	8001174 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 8001200:	2301      	movs	r3, #1
 8001202:	702b      	strb	r3, [r5, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 8001204:	f001 f8c2 	bl	800238c <HAL_GetTick>
 8001208:	6068      	str	r0, [r5, #4]
 800120a:	e7f4      	b.n	80011f6 <Echo_LED_StateSet+0x3a>
 800120c:	20000258 	.word	0x20000258
 8001210:	0800ade4 	.word	0x0800ade4

08001214 <Echo_LED_Handle>:
		Echo_LED_StateSet(ECHO_LED_STATE_NONE);
		break;
	}
}
void Echo_LED_Handle(void)
{
 8001214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	echo_led_state_ind_t led_ind;

	if (ECHO_LED_CUR_STATE == ECHO_LED_STATE_NONE)
 8001216:	4c25      	ldr	r4, [pc, #148]	; (80012ac <Echo_LED_Handle+0x98>)
 8001218:	7b63      	ldrb	r3, [r4, #13]
 800121a:	b1a3      	cbz	r3, 8001246 <Echo_LED_Handle+0x32>
	{
		return;
	}
	if (ECHO_LED_CUR_STATE >= ECHO_LED_STATE_MAX)
 800121c:	2b02      	cmp	r3, #2
 800121e:	d906      	bls.n	800122e <Echo_LED_Handle+0x1a>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001220:	2300      	movs	r3, #0
 8001222:	7363      	strb	r3, [r4, #13]
	ECHO_LED_ON = false;
 8001224:	7023      	strb	r3, [r4, #0]
	{
		Echo_LED_CTRL(ECHO_LED_STATE_NONE);
		ECHO_LED_ON = false;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}
}
 8001226:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	Echo_LED_Off_All();
 800122a:	f7ff bf9b 	b.w	8001164 <Echo_LED_Green_Off>
	if (ECHO_LED_TIMEOUT_TICK == ECHO_LED_IND_TIMEOUT)
 800122e:	68a2      	ldr	r2, [r4, #8]
 8001230:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001234:	428a      	cmp	r2, r1
 8001236:	d107      	bne.n	8001248 <Echo_LED_Handle+0x34>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001238:	2300      	movs	r3, #0
 800123a:	7363      	strb	r3, [r4, #13]
	ECHO_LED_ON = false;
 800123c:	7023      	strb	r3, [r4, #0]
	Echo_LED_Off_All();
 800123e:	f7ff ff91 	bl	8001164 <Echo_LED_Green_Off>
		ECHO_LED_TIMED_OUT = true;
 8001242:	2301      	movs	r3, #1
 8001244:	7323      	strb	r3, [r4, #12]
}
 8001246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if (ECHO_LED_TIMEOUT_TICK < ECHO_LED_IND_TIMEOUT)
 8001248:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 800124c:	428a      	cmp	r2, r1
 800124e:	d8fa      	bhi.n	8001246 <Echo_LED_Handle+0x32>
		ECHO_LED_TIMEOUT_TICK++;
 8001250:	3201      	adds	r2, #1
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001252:	4917      	ldr	r1, [pc, #92]	; (80012b0 <Echo_LED_Handle+0x9c>)
		ECHO_LED_TIMEOUT_TICK++;
 8001254:	60a2      	str	r2, [r4, #8]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001256:	2206      	movs	r2, #6
 8001258:	4353      	muls	r3, r2
 800125a:	18c8      	adds	r0, r1, r3
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
 800125c:	f64f 76fd 	movw	r6, #65533	; 0xfffd
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001260:	8845      	ldrh	r5, [r0, #2]
			|| led_ind.off_time == ECHO_LED_STEADY_ON_TIME)
 8001262:	1e6a      	subs	r2, r5, #1
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
 8001264:	b292      	uxth	r2, r2
 8001266:	42b2      	cmp	r2, r6
 8001268:	d8ed      	bhi.n	8001246 <Echo_LED_Handle+0x32>
	if (ECHO_LED_ON == false
 800126a:	7822      	ldrb	r2, [r4, #0]
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(ECHO_LED_CUR_STATE);
 800126c:	8886      	ldrh	r6, [r0, #4]
	if (ECHO_LED_ON == false
 800126e:	b14a      	cbz	r2, 8001284 <Echo_LED_Handle+0x70>
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.on_time)
 8001270:	f001 f88c 	bl	800238c <HAL_GetTick>
 8001274:	6863      	ldr	r3, [r4, #4]
 8001276:	1ac0      	subs	r0, r0, r3
 8001278:	42b0      	cmp	r0, r6
 800127a:	d3e4      	bcc.n	8001246 <Echo_LED_Handle+0x32>
		Echo_LED_Off_All();
 800127c:	f7ff ff72 	bl	8001164 <Echo_LED_Green_Off>
		ECHO_LED_ON = false;
 8001280:	2300      	movs	r3, #0
 8001282:	e00a      	b.n	800129a <Echo_LED_Handle+0x86>
	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(ECHO_LED_CUR_STATE);
 8001284:	5ccf      	ldrb	r7, [r1, r3]
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.off_time)
 8001286:	f001 f881 	bl	800238c <HAL_GetTick>
 800128a:	6863      	ldr	r3, [r4, #4]
 800128c:	1ac0      	subs	r0, r0, r3
 800128e:	42a8      	cmp	r0, r5
 8001290:	d308      	bcc.n	80012a4 <Echo_LED_Handle+0x90>
		Echo_LED_CTRL(led_ind.led_colors);
 8001292:	4638      	mov	r0, r7
 8001294:	f7ff ff6e 	bl	8001174 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 8001298:	2301      	movs	r3, #1
		ECHO_LED_ON = false;
 800129a:	7023      	strb	r3, [r4, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 800129c:	f001 f876 	bl	800238c <HAL_GetTick>
 80012a0:	6060      	str	r0, [r4, #4]
 80012a2:	e7d0      	b.n	8001246 <Echo_LED_Handle+0x32>
	else if (ECHO_LED_ON == true
 80012a4:	7823      	ldrb	r3, [r4, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d0cd      	beq.n	8001246 <Echo_LED_Handle+0x32>
 80012aa:	e7e1      	b.n	8001270 <Echo_LED_Handle+0x5c>
 80012ac:	20000258 	.word	0x20000258
 80012b0:	0800ade4 	.word	0x0800ade4

080012b4 <__io_putchar>:
#else 	/* Keil */
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80012b4:	b507      	push	{r0, r1, r2, lr}
	if (ch == '\n')
 80012b6:	280a      	cmp	r0, #10
{
 80012b8:	9001      	str	r0, [sp, #4]
	if (ch == '\n')
 80012ba:	d106      	bne.n	80012ca <__io_putchar+0x16>
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) "\r", 1, 0xFFFF);
 80012bc:	4908      	ldr	r1, [pc, #32]	; (80012e0 <__io_putchar+0x2c>)
 80012be:	4809      	ldr	r0, [pc, #36]	; (80012e4 <__io_putchar+0x30>)
 80012c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012c4:	2201      	movs	r2, #1
 80012c6:	f004 fa63 	bl	8005790 <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) &ch, 1, 0xFFFF);
 80012ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ce:	2201      	movs	r2, #1
 80012d0:	a901      	add	r1, sp, #4
 80012d2:	4804      	ldr	r0, [pc, #16]	; (80012e4 <__io_putchar+0x30>)
 80012d4:	f004 fa5c 	bl	8005790 <HAL_UART_Transmit>
	return ch;
}
 80012d8:	9801      	ldr	r0, [sp, #4]
 80012da:	b003      	add	sp, #12
 80012dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80012e0:	0800b168 	.word	0x0800b168
 80012e4:	200007b4 	.word	0x200007b4

080012e8 <Echo_ShellPrint_Char>:

	ECHO_SHELL_UART->TDR = st_rcv_byte;
}

void Echo_ShellPrint_Char(uint8_t *data, uint16_t len)
{
 80012e8:	b538      	push	{r3, r4, r5, lr}
	uint16_t i;

	if (len == 0)
 80012ea:	b171      	cbz	r1, 800130a <Echo_ShellPrint_Char+0x22>
 80012ec:	3901      	subs	r1, #1
 80012ee:	1e45      	subs	r5, r0, #1
 80012f0:	fa10 f481 	uxtah	r4, r0, r1
		return;

	for (i = 0; i < len; i++)
	{
		ECHO_SHELL_PRINT(("%c", data[i]));
 80012f4:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80012f8:	f005 fa54 	bl	80067a4 <putchar>
	for (i = 0; i < len; i++)
 80012fc:	42a5      	cmp	r5, r4
 80012fe:	d1f9      	bne.n	80012f4 <Echo_ShellPrint_Char+0xc>
	}

	ECHO_SHELL_PRINT(("\n"));
}
 8001300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ECHO_SHELL_PRINT(("\n"));
 8001304:	200a      	movs	r0, #10
 8001306:	f005 ba4d 	b.w	80067a4 <putchar>
}
 800130a:	bd38      	pop	{r3, r4, r5, pc}

0800130c <Echo_Print_Manual>:
/*
 * PIRNT MANUAL
 */
void Echo_Print_Manual()
{
	ECHO_SHELL_PRINT(("%s\n",help_manual));
 800130c:	4b01      	ldr	r3, [pc, #4]	; (8001314 <Echo_Print_Manual+0x8>)
 800130e:	6818      	ldr	r0, [r3, #0]
 8001310:	f005 bacc 	b.w	80068ac <puts>
 8001314:	20000000 	.word	0x20000000

08001318 <Echo_Print_Version>:

/*
 * PIRNT VERSION
 */
void Echo_Print_Version()
{
 8001318:	b500      	push	{lr}
 800131a:	b08b      	sub	sp, #44	; 0x2c
	char res_msg[40] =
 800131c:	2100      	movs	r1, #0
 800131e:	2224      	movs	r2, #36	; 0x24
 8001320:	a801      	add	r0, sp, #4
 8001322:	9100      	str	r1, [sp, #0]
 8001324:	f004 fba4 	bl	8005a70 <memset>
	{ '\0', };

	sprintf(res_msg, "\r\nVERSION INFO: %s \r\n", ECHO_FW_VER);
 8001328:	4a05      	ldr	r2, [pc, #20]	; (8001340 <Echo_Print_Version+0x28>)
 800132a:	4906      	ldr	r1, [pc, #24]	; (8001344 <Echo_Print_Version+0x2c>)
 800132c:	4668      	mov	r0, sp
 800132e:	f005 facb 	bl	80068c8 <siprintf>
	ECHO_SHELL_PRINT(("%s\n",res_msg));
 8001332:	4668      	mov	r0, sp
 8001334:	f005 faba 	bl	80068ac <puts>
}
 8001338:	b00b      	add	sp, #44	; 0x2c
 800133a:	f85d fb04 	ldr.w	pc, [sp], #4
 800133e:	bf00      	nop
 8001340:	0800adf6 	.word	0x0800adf6
 8001344:	0800ae04 	.word	0x0800ae04

08001348 <Echo_Shell_Input_Print>:

/*
 *  INPUT DATA PRINT
 */
void Echo_Shell_Input_Print()
{
 8001348:	b510      	push	{r4, lr}
	if (echo_uart2_rcv_byte != 0)
 800134a:	4c06      	ldr	r4, [pc, #24]	; (8001364 <Echo_Shell_Input_Print+0x1c>)
 800134c:	7823      	ldrb	r3, [r4, #0]
 800134e:	b13b      	cbz	r3, 8001360 <Echo_Shell_Input_Print+0x18>
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1, 10);
 8001350:	230a      	movs	r3, #10
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <Echo_Shell_Input_Print+0x20>)
 8001354:	2201      	movs	r2, #1
 8001356:	4621      	mov	r1, r4
 8001358:	f004 fa1a 	bl	8005790 <HAL_UART_Transmit>
		echo_uart2_rcv_byte = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	7023      	strb	r3, [r4, #0]
	}
}
 8001360:	bd10      	pop	{r4, pc}
 8001362:	bf00      	nop
 8001364:	2000049a 	.word	0x2000049a
 8001368:	200007b4 	.word	0x200007b4

0800136c <Echo_Shell_Init>:
/**********************/

void Echo_Shell_Init(void)
{
 800136c:	b510      	push	{r4, lr}
	memset(SHELL_MSG_RCV_BUF, '\0', SHELL_MSG_RCV_BUF_SIZE);
 800136e:	4c05      	ldr	r4, [pc, #20]	; (8001384 <Echo_Shell_Init+0x18>)
 8001370:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001374:	2100      	movs	r1, #0
 8001376:	1c60      	adds	r0, r4, #1
 8001378:	f004 fb7a 	bl	8005a70 <memset>
	SHELL_MSG_RCV_POS = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	7023      	strb	r3, [r4, #0]
}
 8001380:	bd10      	pop	{r4, pc}
 8001382:	bf00      	nop
 8001384:	20000268 	.word	0x20000268

08001388 <Echo_AdminCMD_Check>:

/*
 * CMD EXE >> ADMIN COMMAND CHECK
 */
void Echo_AdminCMD_Check(uint8_t *data, uint16_t len)
{
 8001388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800138a:	4e18      	ldr	r6, [pc, #96]	; (80013ec <Echo_AdminCMD_Check+0x64>)
 800138c:	4607      	mov	r7, r0
 800138e:	2500      	movs	r5, #0
	uint8_t admin_cmd_cnt;

	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
	{
		if (strncmp((const char*) data,
 8001390:	7932      	ldrb	r2, [r6, #4]
 8001392:	6831      	ldr	r1, [r6, #0]
 8001394:	4638      	mov	r0, r7
 8001396:	b2ec      	uxtb	r4, r5
 8001398:	f005 fb2f 	bl	80069fa <strncmp>
 800139c:	b128      	cbz	r0, 80013aa <Echo_AdminCMD_Check+0x22>
	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
 800139e:	3501      	adds	r5, #1
 80013a0:	2d06      	cmp	r5, #6
 80013a2:	f106 0608 	add.w	r6, r6, #8
 80013a6:	d1f3      	bne.n	8001390 <Echo_AdminCMD_Check+0x8>
		break;

	default:
		break;
	}
}
 80013a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	switch (admin_cmd_cnt)
 80013aa:	1e63      	subs	r3, r4, #1
 80013ac:	2b04      	cmp	r3, #4
 80013ae:	d804      	bhi.n	80013ba <Echo_AdminCMD_Check+0x32>
 80013b0:	e8df f003 	tbb	[pc, r3]
 80013b4:	130f0b07 	.word	0x130f0b07
 80013b8:	17          	.byte	0x17
 80013b9:	00          	.byte	0x00
}
 80013ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Set_FSM_State_Start();
 80013be:	f000 b8c7 	b.w	8001550 <Echo_Set_FSM_State_Start>
}
 80013c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Set_FSM_State_Stop();
 80013c6:	f000 b8c9 	b.w	800155c <Echo_Set_FSM_State_Stop>
}
 80013ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Flash_Write();
 80013ce:	f7ff be43 	b.w	8001058 <Echo_Flash_Write>
}
 80013d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Factory_Reset();
 80013d6:	f000 ba79 	b.w	80018cc <Echo_Factory_Reset>
}
 80013da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Print_Manual();
 80013de:	f7ff bf95 	b.w	800130c <Echo_Print_Manual>
}
 80013e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Print_Version();
 80013e6:	f7ff bf97 	b.w	8001318 <Echo_Print_Version>
 80013ea:	bf00      	nop
 80013ec:	0800b0d0 	.word	0x0800b0d0

080013f0 <Echo_ParameterCMD_Check>:

/*
 * CMD EXE >> PARAMETER COMMAND CHECK
 */
void Echo_ParameterCMD_Check(uint8_t *data, uint16_t len)
{
 80013f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013f4:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8001470 <Echo_ParameterCMD_Check+0x80>
 80013f8:	4604      	mov	r4, r0
 80013fa:	460d      	mov	r5, r1
 80013fc:	2700      	movs	r7, #0
	uint8_t param_cmd_cnt = 0;

	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
	{
		if (strncmp((const char*) data,
 80013fe:	f898 2004 	ldrb.w	r2, [r8, #4]
 8001402:	f8d8 1000 	ldr.w	r1, [r8]
 8001406:	4620      	mov	r0, r4
 8001408:	b2fe      	uxtb	r6, r7
 800140a:	f005 faf6 	bl	80069fa <strncmp>
 800140e:	b130      	cbz	r0, 800141e <Echo_ParameterCMD_Check+0x2e>
	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
 8001410:	3701      	adds	r7, #1
 8001412:	2f09      	cmp	r7, #9
 8001414:	f108 0808 	add.w	r8, r8, #8
 8001418:	d1f1      	bne.n	80013fe <Echo_ParameterCMD_Check+0xe>
		break;

	default:
		break;
	}
}
 800141a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (param_cmd_cnt)
 800141e:	1e73      	subs	r3, r6, #1
 8001420:	2b07      	cmp	r3, #7
 8001422:	d805      	bhi.n	8001430 <Echo_ParameterCMD_Check+0x40>
 8001424:	e8df f003 	tbb	[pc, r3]
 8001428:	1e18100a 	.word	0x1e18100a
 800142c:	1e1e1e1e 	.word	0x1e1e1e1e
		Echo_Set_DT(data, len);
 8001430:	4629      	mov	r1, r5
 8001432:	4620      	mov	r0, r4
}
 8001434:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_DT(data, len);
 8001438:	f000 b9f2 	b.w	8001820 <Echo_Set_DT>
		Echo_Set_PW(data, len);
 800143c:	4629      	mov	r1, r5
 800143e:	4620      	mov	r0, r4
}
 8001440:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_PW(data, len);
 8001444:	f000 b9fc 	b.w	8001840 <Echo_Set_PW>
		Echo_Set_FSM_State_Stop();
 8001448:	f000 f888 	bl	800155c <Echo_Set_FSM_State_Stop>
		Echo_Set_HZ(data, len);
 800144c:	4629      	mov	r1, r5
 800144e:	4620      	mov	r0, r4
}
 8001450:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_HZ(data, len);
 8001454:	f000 ba04 	b.w	8001860 <Echo_Set_HZ>
		Echo_Set_V_PW(data, len);
 8001458:	4629      	mov	r1, r5
 800145a:	4620      	mov	r0, r4
}
 800145c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_V_PW(data, len);
 8001460:	f000 ba24 	b.w	80018ac <Echo_Set_V_PW>
		Echo_Get_Res_Data(param_cmd_cnt - 4);
 8001464:	1f30      	subs	r0, r6, #4
 8001466:	b2c0      	uxtb	r0, r0
}
 8001468:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Get_Res_Data(param_cmd_cnt - 4);
 800146c:	f000 b966 	b.w	800173c <Echo_Get_Res_Data>
 8001470:	0800b100 	.word	0x0800b100

08001474 <Echo_Shell_CMD_Handle>:
{
 8001474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 8001476:	4e2d      	ldr	r6, [pc, #180]	; (800152c <Echo_Shell_CMD_Handle+0xb8>)
 8001478:	4c2d      	ldr	r4, [pc, #180]	; (8001530 <Echo_Shell_CMD_Handle+0xbc>)
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 800147a:	4f2e      	ldr	r7, [pc, #184]	; (8001534 <Echo_Shell_CMD_Handle+0xc0>)
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 800147c:	482b      	ldr	r0, [pc, #172]	; (800152c <Echo_Shell_CMD_Handle+0xb8>)
 800147e:	f000 fae7 	bl	8001a50 <Echo_Uart2_Get_RCV_Q>
 8001482:	bb20      	cbnz	r0, 80014ce <Echo_Shell_CMD_Handle+0x5a>
	if (SHELL_MSG_RCV_POS > 0)
 8001484:	7823      	ldrb	r3, [r4, #0]
 8001486:	b183      	cbz	r3, 80014aa <Echo_Shell_CMD_Handle+0x36>
		if (HAL_GetTick() - SHELL_MSG_RCV_FLUSH_CHK_TIME
 8001488:	f000 ff80 	bl	800238c <HAL_GetTick>
 800148c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8001490:	1ac0      	subs	r0, r0, r3
 8001492:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8001496:	d908      	bls.n	80014aa <Echo_Shell_CMD_Handle+0x36>
			ECHO_SHELL_PRINT(("BT_MSG: Flush timeout\n"));
 8001498:	4827      	ldr	r0, [pc, #156]	; (8001538 <Echo_Shell_CMD_Handle+0xc4>)
 800149a:	f005 fa07 	bl	80068ac <puts>
			ECHO_SHELL_PRINT_CHAR(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 800149e:	7821      	ldrb	r1, [r4, #0]
 80014a0:	4826      	ldr	r0, [pc, #152]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 80014a2:	f7ff ff21 	bl	80012e8 <Echo_ShellPrint_Char>
			Echo_Shell_Init();
 80014a6:	f7ff ff61 	bl	800136c <Echo_Shell_Init>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80014aa:	f000 f84b 	bl	8001544 <Echo_Get_FSM_State>
 80014ae:	2802      	cmp	r0, #2
 80014b0:	d10c      	bne.n	80014cc <Echo_Shell_CMD_Handle+0x58>
		if (HAL_GetTick() - SHELL_MSG_RCV_HANDSHAKING_TIME
 80014b2:	f000 ff6b 	bl	800238c <HAL_GetTick>
 80014b6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80014ba:	1ac0      	subs	r0, r0, r3
 80014bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80014c0:	4298      	cmp	r0, r3
 80014c2:	d903      	bls.n	80014cc <Echo_Shell_CMD_Handle+0x58>
			SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 80014c4:	f000 ff62 	bl	800238c <HAL_GetTick>
 80014c8:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
}
 80014cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SHELL_MSG_RCV_FLUSH_CHK_TIME = HAL_GetTick();
 80014ce:	f000 ff5d 	bl	800238c <HAL_GetTick>
		if ((st_byte == '#') || SHELL_MSG_RCV_POS != 0)
 80014d2:	7833      	ldrb	r3, [r6, #0]
		SHELL_MSG_RCV_FLUSH_CHK_TIME = HAL_GetTick();
 80014d4:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
		if ((st_byte == '#') || SHELL_MSG_RCV_POS != 0)
 80014d8:	2b23      	cmp	r3, #35	; 0x23
 80014da:	d002      	beq.n	80014e2 <Echo_Shell_CMD_Handle+0x6e>
 80014dc:	7822      	ldrb	r2, [r4, #0]
 80014de:	2a00      	cmp	r2, #0
 80014e0:	d0cc      	beq.n	800147c <Echo_Shell_CMD_Handle+0x8>
			SHELL_MSG_RCV_BUF[SHELL_MSG_RCV_POS] = st_byte;
 80014e2:	7825      	ldrb	r5, [r4, #0]
 80014e4:	1962      	adds	r2, r4, r5
			SHELL_MSG_RCV_POS++;
 80014e6:	3501      	adds	r5, #1
 80014e8:	b2ed      	uxtb	r5, r5
			if (st_byte == 13)
 80014ea:	2b0d      	cmp	r3, #13
			SHELL_MSG_RCV_BUF[SHELL_MSG_RCV_POS] = st_byte;
 80014ec:	7053      	strb	r3, [r2, #1]
			SHELL_MSG_RCV_POS++;
 80014ee:	7025      	strb	r5, [r4, #0]
			if (st_byte == 13)
 80014f0:	d1c4      	bne.n	800147c <Echo_Shell_CMD_Handle+0x8>
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 80014f2:	4812      	ldr	r0, [pc, #72]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 80014f4:	2204      	movs	r2, #4
 80014f6:	4639      	mov	r1, r7
 80014f8:	f005 fa7f 	bl	80069fa <strncmp>
					Echo_AdminCMD_Check(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 80014fc:	b2ad      	uxth	r5, r5
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 80014fe:	b128      	cbz	r0, 800150c <Echo_Shell_CMD_Handle+0x98>
						|| strncmp((const char*) SHELL_MSG_RCV_BUF,
 8001500:	490f      	ldr	r1, [pc, #60]	; (8001540 <Echo_Shell_CMD_Handle+0xcc>)
 8001502:	480e      	ldr	r0, [pc, #56]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 8001504:	2204      	movs	r2, #4
 8001506:	f005 fa78 	bl	80069fa <strncmp>
 800150a:	b950      	cbnz	r0, 8001522 <Echo_Shell_CMD_Handle+0xae>
					Echo_ParameterCMD_Check(SHELL_MSG_RCV_BUF,
 800150c:	480b      	ldr	r0, [pc, #44]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 800150e:	4629      	mov	r1, r5
 8001510:	f7ff ff6e 	bl	80013f0 <Echo_ParameterCMD_Check>
				Echo_Shell_Init();
 8001514:	f7ff ff2a 	bl	800136c <Echo_Shell_Init>
				SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 8001518:	f000 ff38 	bl	800238c <HAL_GetTick>
 800151c:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 8001520:	e7ac      	b.n	800147c <Echo_Shell_CMD_Handle+0x8>
					Echo_AdminCMD_Check(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 8001522:	4806      	ldr	r0, [pc, #24]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 8001524:	4629      	mov	r1, r5
 8001526:	f7ff ff2f 	bl	8001388 <Echo_AdminCMD_Check>
 800152a:	e7f3      	b.n	8001514 <Echo_Shell_CMD_Handle+0xa0>
 800152c:	20000374 	.word	0x20000374
 8001530:	20000268 	.word	0x20000268
 8001534:	0800ae1a 	.word	0x0800ae1a
 8001538:	0800ae24 	.word	0x0800ae24
 800153c:	20000269 	.word	0x20000269
 8001540:	0800ae1f 	.word	0x0800ae1f

08001544 <Echo_Get_FSM_State>:
}

echo_state_t Echo_Get_FSM_State(void)
{
	return ECHO_CUR_STATE;
}
 8001544:	4b01      	ldr	r3, [pc, #4]	; (800154c <Echo_Get_FSM_State+0x8>)
 8001546:	7818      	ldrb	r0, [r3, #0]
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	20000375 	.word	0x20000375

08001550 <Echo_Set_FSM_State_Start>:

void Echo_Set_FSM_State_Start()
{
	cur_state = ECHO_STATE_RUN;
 8001550:	4b01      	ldr	r3, [pc, #4]	; (8001558 <Echo_Set_FSM_State_Start+0x8>)
 8001552:	2202      	movs	r2, #2
 8001554:	701a      	strb	r2, [r3, #0]
}
 8001556:	4770      	bx	lr
 8001558:	20000004 	.word	0x20000004

0800155c <Echo_Set_FSM_State_Stop>:

void Echo_Set_FSM_State_Stop()
{
	cur_state = ECHO_STATE_IDLE;
 800155c:	4b01      	ldr	r3, [pc, #4]	; (8001564 <Echo_Set_FSM_State_Stop+0x8>)
 800155e:	2201      	movs	r2, #1
 8001560:	701a      	strb	r2, [r3, #0]
}
 8001562:	4770      	bx	lr
 8001564:	20000004 	.word	0x20000004

08001568 <Echo_Set_FSM_State>:
	 If low battery, cover change event for LED is ingnored.
	 */
}

void Echo_Set_FSM_State(echo_state_t state)
{
 8001568:	b538      	push	{r3, r4, r5, lr}
	if (ECHO_CUR_STATE == state || state >= echo_state_max)
 800156a:	4d15      	ldr	r5, [pc, #84]	; (80015c0 <Echo_Set_FSM_State+0x58>)
 800156c:	782b      	ldrb	r3, [r5, #0]
 800156e:	4283      	cmp	r3, r0
{
 8001570:	4604      	mov	r4, r0
	if (ECHO_CUR_STATE == state || state >= echo_state_max)
 8001572:	d00b      	beq.n	800158c <Echo_Set_FSM_State+0x24>
 8001574:	2803      	cmp	r0, #3
 8001576:	d809      	bhi.n	800158c <Echo_Set_FSM_State+0x24>
		return;

	switch (state)
 8001578:	2802      	cmp	r0, #2
 800157a:	d011      	beq.n	80015a0 <Echo_Set_FSM_State+0x38>
 800157c:	2803      	cmp	r0, #3
 800157e:	d018      	beq.n	80015b2 <Echo_Set_FSM_State+0x4a>
 8001580:	2801      	cmp	r0, #1
 8001582:	d004      	beq.n	800158e <Echo_Set_FSM_State+0x26>
	{
	case ECHO_STATE_INIT:
		ECHO_SHELL_PRINT(("ECHO STATE INIT\r\n"));
 8001584:	480f      	ldr	r0, [pc, #60]	; (80015c4 <Echo_Set_FSM_State+0x5c>)
 8001586:	f005 f991 	bl	80068ac <puts>
		/* Cannot be here */
		ECHO_SHELL_PRINT(("UNKNOWN ECHO STATE: %d\n", state));
		//Echo_LedStateSet(ECHO_LED_NONE);
		break;
	}
	ECHO_CUR_STATE = state;
 800158a:	702c      	strb	r4, [r5, #0]
}
 800158c:	bd38      	pop	{r3, r4, r5, pc}
		ECHO_SHELL_PRINT(("ECHO STATE IDLE\r\n"));
 800158e:	480e      	ldr	r0, [pc, #56]	; (80015c8 <Echo_Set_FSM_State+0x60>)
 8001590:	f005 f98c 	bl	80068ac <puts>
		Echo_LED_StateSet(ECHO_LED_IDLE);
 8001594:	4620      	mov	r0, r4
 8001596:	f7ff fe11 	bl	80011bc <Echo_LED_StateSet>
		Echo_Stim_Stop();
 800159a:	f000 f9ad 	bl	80018f8 <Echo_Stim_Stop>
		break;
 800159e:	e7f4      	b.n	800158a <Echo_Set_FSM_State+0x22>
		ECHO_SHELL_PRINT(("ECHO STATE RUN\r\n"));
 80015a0:	480a      	ldr	r0, [pc, #40]	; (80015cc <Echo_Set_FSM_State+0x64>)
 80015a2:	f005 f983 	bl	80068ac <puts>
		Echo_LED_StateSet(ECHO_LED_RUN);
 80015a6:	4620      	mov	r0, r4
 80015a8:	f7ff fe08 	bl	80011bc <Echo_LED_StateSet>
		Echo_Stim_Start();
 80015ac:	f000 f9c2 	bl	8001934 <Echo_Stim_Start>
		break;
 80015b0:	e7eb      	b.n	800158a <Echo_Set_FSM_State+0x22>
		ECHO_SHELL_PRINT(("ECHO STATE ERROR\r\n"));
 80015b2:	4807      	ldr	r0, [pc, #28]	; (80015d0 <Echo_Set_FSM_State+0x68>)
 80015b4:	f005 f97a 	bl	80068ac <puts>
		Echo_LED_StateSet(ECHO_LED_IDLE);
 80015b8:	2001      	movs	r0, #1
 80015ba:	f7ff fdff 	bl	80011bc <Echo_LED_StateSet>
		break;
 80015be:	e7e4      	b.n	800158a <Echo_Set_FSM_State+0x22>
 80015c0:	20000375 	.word	0x20000375
 80015c4:	0800b148 	.word	0x0800b148
 80015c8:	0800b159 	.word	0x0800b159
 80015cc:	0800b16a 	.word	0x0800b16a
 80015d0:	0800b17a 	.word	0x0800b17a

080015d4 <Echo_FSM_State_Init>:
	ECHO_CUR_STATE = echo_state_max;
 80015d4:	4b02      	ldr	r3, [pc, #8]	; (80015e0 <Echo_FSM_State_Init+0xc>)
 80015d6:	2204      	movs	r2, #4
	Echo_Set_FSM_State(ECHO_STATE_INIT);
 80015d8:	2000      	movs	r0, #0
	ECHO_CUR_STATE = echo_state_max;
 80015da:	701a      	strb	r2, [r3, #0]
	Echo_Set_FSM_State(ECHO_STATE_INIT);
 80015dc:	f7ff bfc4 	b.w	8001568 <Echo_Set_FSM_State>
 80015e0:	20000375 	.word	0x20000375

080015e4 <Echo_FSM_State_Handle>:
{
 80015e4:	b510      	push	{r4, lr}
	if (Echo_Btn_isHandled() == true)
 80015e6:	f7ff fd07 	bl	8000ff8 <Echo_Btn_isHandled>
 80015ea:	4c0d      	ldr	r4, [pc, #52]	; (8001620 <Echo_FSM_State_Handle+0x3c>)
 80015ec:	b198      	cbz	r0, 8001616 <Echo_FSM_State_Handle+0x32>
		if (cur_state == ECHO_STATE_IDLE)
 80015ee:	7823      	ldrb	r3, [r4, #0]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d10c      	bne.n	800160e <Echo_FSM_State_Handle+0x2a>
			cur_state = ECHO_STATE_RUN;
 80015f4:	2302      	movs	r3, #2
			cur_state = ECHO_STATE_IDLE;
 80015f6:	7023      	strb	r3, [r4, #0]
	if (ECHO_CUR_STATE != cur_state)
 80015f8:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <Echo_FSM_State_Handle+0x40>)
 80015fa:	7820      	ldrb	r0, [r4, #0]
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	4283      	cmp	r3, r0
 8001600:	d00c      	beq.n	800161c <Echo_FSM_State_Handle+0x38>
		Echo_Set_FSM_State(cur_state);
 8001602:	f7ff ffb1 	bl	8001568 <Echo_Set_FSM_State>
}
 8001606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Echo_Btn_Handled_clear();
 800160a:	f7ff bcfb 	b.w	8001004 <Echo_Btn_Handled_clear>
		else if (cur_state == ECHO_STATE_RUN)
 800160e:	2b02      	cmp	r3, #2
 8001610:	d1f2      	bne.n	80015f8 <Echo_FSM_State_Handle+0x14>
			cur_state = ECHO_STATE_IDLE;
 8001612:	2301      	movs	r3, #1
 8001614:	e7ef      	b.n	80015f6 <Echo_FSM_State_Handle+0x12>
	else if (Echo_Btn_isHandled() == false)
 8001616:	f7ff fcef 	bl	8000ff8 <Echo_Btn_isHandled>
 800161a:	e7ed      	b.n	80015f8 <Echo_FSM_State_Handle+0x14>
}
 800161c:	bd10      	pop	{r4, pc}
 800161e:	bf00      	nop
 8001620:	20000004 	.word	0x20000004
 8001624:	20000375 	.word	0x20000375

08001628 <ADC1_Conv_Waiting>:

#define ADC1_CONV_BUF									get_adc1_buf
uint16_t get_adc1_buf[ADC_CHK_CH_NUM];

static void ADC1_Conv_Waiting(void)
{
 8001628:	b538      	push	{r3, r4, r5, lr}
	uint32_t wait_tick;

	wait_tick = HAL_GetTick();
 800162a:	f000 feaf 	bl	800238c <HAL_GetTick>
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
 800162e:	4d06      	ldr	r5, [pc, #24]	; (8001648 <ADC1_Conv_Waiting+0x20>)
 8001630:	4604      	mov	r4, r0
 8001632:	682b      	ldr	r3, [r5, #0]
 8001634:	071b      	lsls	r3, r3, #28
 8001636:	d405      	bmi.n	8001644 <ADC1_Conv_Waiting+0x1c>

	while (LL_ADC_IsActiveFlag_EOS(ADC1) == 0
			&& (HAL_GetTick() - wait_tick < ADC_CONV_WAIT_TIME_MAX))
 8001638:	f000 fea8 	bl	800238c <HAL_GetTick>
 800163c:	1b03      	subs	r3, r0, r4
 800163e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001642:	d3f6      	bcc.n	8001632 <ADC1_Conv_Waiting+0xa>
		;;
}
 8001644:	bd38      	pop	{r3, r4, r5, pc}
 8001646:	bf00      	nop
 8001648:	50040000 	.word	0x50040000

0800164c <Echo_ADC1_Enable>:

void Echo_ADC1_Enable()
{
 800164c:	b510      	push	{r4, lr}
	// Enable ADC DMA
	HAL_ADC_IRQHandler(&hadc1);
 800164e:	4c0a      	ldr	r4, [pc, #40]	; (8001678 <Echo_ADC1_Enable+0x2c>)
 8001650:	4620      	mov	r0, r4
 8001652:	f000 ffab 	bl	80025ac <HAL_ADC_IRQHandler>
	HAL_ADC_Start_IT(&hadc1);
 8001656:	4620      	mov	r0, r4
 8001658:	f001 fb2e 	bl	8002cb8 <HAL_ADC_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_CONV_BUF, ADC_CHK_CH_NUM);
 800165c:	4907      	ldr	r1, [pc, #28]	; (800167c <Echo_ADC1_Enable+0x30>)
 800165e:	2202      	movs	r2, #2
 8001660:	4620      	mov	r0, r4
 8001662:	f001 fbcf 	bl	8002e04 <HAL_ADC_Start_DMA>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001666:	4620      	mov	r0, r4
 8001668:	217f      	movs	r1, #127	; 0x7f
 800166a:	f001 fc7d 	bl	8002f68 <HAL_ADCEx_Calibration_Start>
	ADC1_Conv_Waiting();
}
 800166e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ADC1_Conv_Waiting();
 8001672:	f7ff bfd9 	b.w	8001628 <ADC1_Conv_Waiting>
 8001676:	bf00      	nop
 8001678:	200005a4 	.word	0x200005a4
 800167c:	20000376 	.word	0x20000376

08001680 <Echo_Start_ADC_Conv>:

void Echo_Start_ADC_Conv()
{
 8001680:	b508      	push	{r3, lr}
	HAL_ADC_IRQHandler(&hadc1);
 8001682:	480a      	ldr	r0, [pc, #40]	; (80016ac <Echo_Start_ADC_Conv+0x2c>)
 8001684:	f000 ff92 	bl	80025ac <HAL_ADC_IRQHandler>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_CONV_BUF, ADC_CHK_CH_NUM);
 8001688:	2202      	movs	r2, #2
 800168a:	4909      	ldr	r1, [pc, #36]	; (80016b0 <Echo_Start_ADC_Conv+0x30>)
 800168c:	4807      	ldr	r0, [pc, #28]	; (80016ac <Echo_Start_ADC_Conv+0x2c>)
 800168e:	f001 fbb9 	bl	8002e04 <HAL_ADC_Start_DMA>
  MODIFY_REG(ADCx->CR,
 8001692:	4a08      	ldr	r2, [pc, #32]	; (80016b4 <Echo_Start_ADC_Conv+0x34>)
 8001694:	6893      	ldr	r3, [r2, #8]
 8001696:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800169a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800169e:	f043 0304 	orr.w	r3, r3, #4
 80016a2:	6093      	str	r3, [r2, #8]

	LL_ADC_REG_StartConversion(ADC1);

	ADC1_Conv_Waiting();
}
 80016a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ADC1_Conv_Waiting();
 80016a8:	f7ff bfbe 	b.w	8001628 <ADC1_Conv_Waiting>
 80016ac:	200005a4 	.word	0x200005a4
 80016b0:	20000376 	.word	0x20000376
 80016b4:	50040000 	.word	0x50040000

080016b8 <Echo_Get_ADC_ConvVal>:

	for (i = 0; i < ADC_CHK_CH_NUM; i++)
	{
		//AUL_DEBUG_PRINT(("ADCVal[%d] = %u\n", i, ADCVal[i]));

		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016b8:	4b10      	ldr	r3, [pc, #64]	; (80016fc <Echo_Get_ADC_ConvVal+0x44>)
 80016ba:	eddf 5a11 	vldr	s11, [pc, #68]	; 8001700 <Echo_Get_ADC_ConvVal+0x48>
 80016be:	881a      	ldrh	r2, [r3, #0]
		temp /= (float) ADC_MAX_VAL;
 80016c0:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8001704 <Echo_Get_ADC_ConvVal+0x4c>
		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016c4:	ee07 2a10 	vmov	s14, r2
 80016c8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80016cc:	ee27 7a25 	vmul.f32	s14, s14, s11
		temp /= (float) ADC_MAX_VAL;
 80016d0:	eec7 6a06 	vdiv.f32	s13, s14, s12
		{
			temp *= (ADC_BAT_R1 + ADC_BAT_R2);
			temp /= ADC_BAT_R2;
		}
#endif
		con_val[i] = (uint16_t) temp;
 80016d4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80016d8:	ee16 2a90 	vmov	r2, s13
 80016dc:	8002      	strh	r2, [r0, #0]
		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016de:	885b      	ldrh	r3, [r3, #2]
 80016e0:	ee07 3a90 	vmov	s15, r3
 80016e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016e8:	ee67 7aa5 	vmul.f32	s15, s15, s11
		temp /= (float) ADC_MAX_VAL;
 80016ec:	ee87 7a86 	vdiv.f32	s14, s15, s12
		con_val[i] = (uint16_t) temp;
 80016f0:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80016f4:	ee17 3a10 	vmov	r3, s14
 80016f8:	8043      	strh	r3, [r0, #2]
	}
}
 80016fa:	4770      	bx	lr
 80016fc:	20000376 	.word	0x20000376
 8001700:	453b8000 	.word	0x453b8000
 8001704:	457ff000 	.word	0x457ff000

08001708 <Echo_Stepup_Handle>:

void Echo_Stepup_Handle(void)
{
 8001708:	b513      	push	{r0, r1, r4, lr}
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 800170a:	f7ff ff1b 	bl	8001544 <Echo_Get_FSM_State>
 800170e:	2802      	cmp	r0, #2
 8001710:	d10f      	bne.n	8001732 <Echo_Stepup_Handle+0x2a>
	{
		static uint32_t st_handle_tick = 0;
		uint16_t convVal[ADC_CHK_CH_NUM];

		if (HAL_GetTick() - st_handle_tick >= PWR_HANDLE_PERIOD)
 8001712:	4c09      	ldr	r4, [pc, #36]	; (8001738 <Echo_Stepup_Handle+0x30>)
 8001714:	f000 fe3a 	bl	800238c <HAL_GetTick>
 8001718:	6823      	ldr	r3, [r4, #0]
 800171a:	1ac0      	subs	r0, r0, r3
 800171c:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8001720:	d307      	bcc.n	8001732 <Echo_Stepup_Handle+0x2a>
		{
			st_handle_tick = HAL_GetTick();
 8001722:	f000 fe33 	bl	800238c <HAL_GetTick>
 8001726:	6020      	str	r0, [r4, #0]

			Echo_Start_ADC_Conv();
 8001728:	f7ff ffaa 	bl	8001680 <Echo_Start_ADC_Conv>

			Echo_Get_ADC_ConvVal(convVal);
 800172c:	a801      	add	r0, sp, #4
 800172e:	f7ff ffc3 	bl	80016b8 <Echo_Get_ADC_ConvVal>
		}
	}

}
 8001732:	b002      	add	sp, #8
 8001734:	bd10      	pop	{r4, pc}
 8001736:	bf00      	nop
 8001738:	2000037c 	.word	0x2000037c

0800173c <Echo_Get_Res_Data>:

/*
 * DATA PRINTER
 * */
void Echo_Get_Res_Data(uint8_t select_msg)
{
 800173c:	b510      	push	{r4, lr}
 800173e:	b088      	sub	sp, #32
	char mes_head[11] =
 8001740:	2300      	movs	r3, #0
 8001742:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8001746:	f8cd 301b 	str.w	r3, [sp, #27]
	{ '\0', };

	//get_prm_cmd_str_table[admin_cmd_cnt].str
	strcpy((char*) mes_head,
 800174a:	4b1a      	ldr	r3, [pc, #104]	; (80017b4 <Echo_Get_Res_Data+0x78>)
{
 800174c:	4604      	mov	r4, r0
	strcpy((char*) mes_head,
 800174e:	f853 1030 	ldr.w	r1, [r3, r0, lsl #3]
 8001752:	a805      	add	r0, sp, #20
 8001754:	f005 f949 	bl	80069ea <strcpy>
			(const char*) get_prm_cmd_str_table[select_msg].str);

	switch (select_msg)
 8001758:	2c04      	cmp	r4, #4
 800175a:	d80b      	bhi.n	8001774 <Echo_Get_Res_Data+0x38>
 800175c:	e8df f004 	tbb	[pc, r4]
 8001760:	18131003 	.word	0x18131003
 8001764:	1b          	.byte	0x1b
 8001765:	00          	.byte	0x00
	{
	case RESPONSE_DEADTIME:
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 8001766:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <Echo_Get_Res_Data+0x7c>)
 8001768:	881b      	ldrh	r3, [r3, #0]
				pwm_param.dead_time);
		break;
	case RESPONSE_PULSEWIDTH:
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 800176a:	4914      	ldr	r1, [pc, #80]	; (80017bc <Echo_Get_Res_Data+0x80>)
 800176c:	aa05      	add	r2, sp, #20
 800176e:	4814      	ldr	r0, [pc, #80]	; (80017c0 <Echo_Get_Res_Data+0x84>)
 8001770:	f005 f8aa 	bl	80068c8 <siprintf>
				pwm_param.pulse_width, pwm_param.pulse_freq, v_step);
		break;
	default:
		break;
	}
	ECHO_SHELL_PRINT(("%s\r\n", res_msg));
 8001774:	4912      	ldr	r1, [pc, #72]	; (80017c0 <Echo_Get_Res_Data+0x84>)
 8001776:	4813      	ldr	r0, [pc, #76]	; (80017c4 <Echo_Get_Res_Data+0x88>)
 8001778:	f004 fffc 	bl	8006774 <iprintf>
}
 800177c:	b008      	add	sp, #32
 800177e:	bd10      	pop	{r4, pc}
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 8001780:	4b0d      	ldr	r3, [pc, #52]	; (80017b8 <Echo_Get_Res_Data+0x7c>)
 8001782:	885b      	ldrh	r3, [r3, #2]
 8001784:	e7f1      	b.n	800176a <Echo_Get_Res_Data+0x2e>
		sprintf((char*) res_msg, (const char*) "%s %d Hz\r\n\r\n", mes_head,
 8001786:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <Echo_Get_Res_Data+0x7c>)
 8001788:	490f      	ldr	r1, [pc, #60]	; (80017c8 <Echo_Get_Res_Data+0x8c>)
 800178a:	889b      	ldrh	r3, [r3, #4]
 800178c:	aa05      	add	r2, sp, #20
 800178e:	e7ee      	b.n	800176e <Echo_Get_Res_Data+0x32>
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 8001790:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <Echo_Get_Res_Data+0x90>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	e7e9      	b.n	800176a <Echo_Get_Res_Data+0x2e>
		sprintf((char*) res_msg, (const char*) "%s\r\n"
 8001796:	4a0d      	ldr	r2, [pc, #52]	; (80017cc <Echo_Get_Res_Data+0x90>)
				"VPW: %d us\r\n\r\n", mes_head, pwm_param.dead_time,
 8001798:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <Echo_Get_Res_Data+0x7c>)
		sprintf((char*) res_msg, (const char*) "%s\r\n"
 800179a:	6812      	ldr	r2, [r2, #0]
 800179c:	9202      	str	r2, [sp, #8]
 800179e:	889a      	ldrh	r2, [r3, #4]
 80017a0:	9201      	str	r2, [sp, #4]
 80017a2:	885a      	ldrh	r2, [r3, #2]
 80017a4:	9200      	str	r2, [sp, #0]
 80017a6:	881b      	ldrh	r3, [r3, #0]
 80017a8:	4909      	ldr	r1, [pc, #36]	; (80017d0 <Echo_Get_Res_Data+0x94>)
 80017aa:	4805      	ldr	r0, [pc, #20]	; (80017c0 <Echo_Get_Res_Data+0x84>)
 80017ac:	aa05      	add	r2, sp, #20
 80017ae:	f005 f88b 	bl	80068c8 <siprintf>
		break;
 80017b2:	e7df      	b.n	8001774 <Echo_Get_Res_Data+0x38>
 80017b4:	0800b25c 	.word	0x0800b25c
 80017b8:	20000394 	.word	0x20000394
 80017bc:	0800b18c 	.word	0x0800b18c
 80017c0:	2000039a 	.word	0x2000039a
 80017c4:	0800b1da 	.word	0x0800b1da
 80017c8:	0800b199 	.word	0x0800b199
 80017cc:	2000000c 	.word	0x2000000c
 80017d0:	0800b1a6 	.word	0x0800b1a6

080017d4 <Echo_Pulse_Prm_Config>:
/*
 * PWM VALUE WRITE TO REGISTOR
 * */
void Echo_Pulse_Prm_Config()
{
	ano_matching_tim1 = pwm_param.pulse_width;
 80017d4:	4a0c      	ldr	r2, [pc, #48]	; (8001808 <Echo_Pulse_Prm_Config+0x34>)
 80017d6:	4b0d      	ldr	r3, [pc, #52]	; (800180c <Echo_Pulse_Prm_Config+0x38>)
 80017d8:	8851      	ldrh	r1, [r2, #2]
	cat_matching_tim1 = ano_matching_tim1 + pwm_param.dead_time;
 80017da:	480d      	ldr	r0, [pc, #52]	; (8001810 <Echo_Pulse_Prm_Config+0x3c>)
{
 80017dc:	b510      	push	{r4, lr}
	ano_matching_tim1 = pwm_param.pulse_width;
 80017de:	6019      	str	r1, [r3, #0]
	cat_matching_tim1 = ano_matching_tim1 + pwm_param.dead_time;
 80017e0:	8813      	ldrh	r3, [r2, #0]
	cat_matching_tim2 = (ano_matching_tim1 * 2) + pwm_param.dead_time;
 80017e2:	4c0c      	ldr	r4, [pc, #48]	; (8001814 <Echo_Pulse_Prm_Config+0x40>)
	cat_matching_tim1 = ano_matching_tim1 + pwm_param.dead_time;
 80017e4:	440b      	add	r3, r1
 80017e6:	6003      	str	r3, [r0, #0]
	cat_matching_tim2 = (ano_matching_tim1 * 2) + pwm_param.dead_time;
 80017e8:	18c8      	adds	r0, r1, r3
 80017ea:	6020      	str	r0, [r4, #0]

	TIM2->ARR = (MASTER_ARR / pwm_param.pulse_freq) - 1;
 80017ec:	8894      	ldrh	r4, [r2, #4]
 80017ee:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <Echo_Pulse_Prm_Config+0x44>)
 80017f0:	fbb2 f2f4 	udiv	r2, r2, r4
 80017f4:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80017f8:	3a01      	subs	r2, #1
 80017fa:	62e2      	str	r2, [r4, #44]	; 0x2c
	TIM2->CCR1 = ano_matching_tim1;
	pwm_arr[0] = cat_matching_tim2;
 80017fc:	4a07      	ldr	r2, [pc, #28]	; (800181c <Echo_Pulse_Prm_Config+0x48>)
	TIM2->CCR1 = ano_matching_tim1;
 80017fe:	6361      	str	r1, [r4, #52]	; 0x34
	pwm_arr[0] = cat_matching_tim2;
 8001800:	6010      	str	r0, [r2, #0]
	pwm_arr[1] = cat_matching_tim1;
 8001802:	6053      	str	r3, [r2, #4]
}
 8001804:	bd10      	pop	{r4, pc}
 8001806:	bf00      	nop
 8001808:	20000394 	.word	0x20000394
 800180c:	20000380 	.word	0x20000380
 8001810:	20000384 	.word	0x20000384
 8001814:	20000388 	.word	0x20000388
 8001818:	000f4240 	.word	0x000f4240
 800181c:	2000038c 	.word	0x2000038c

08001820 <Echo_Set_DT>:
{
 8001820:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setDT,%hd%*[^\r]",
 8001822:	4a05      	ldr	r2, [pc, #20]	; (8001838 <Echo_Set_DT+0x18>)
 8001824:	4905      	ldr	r1, [pc, #20]	; (800183c <Echo_Set_DT+0x1c>)
 8001826:	f005 f86f 	bl	8006908 <siscanf>
	Echo_Pulse_Prm_Config();
 800182a:	f7ff ffd3 	bl	80017d4 <Echo_Pulse_Prm_Config>
}
 800182e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_DEADTIME);
 8001832:	2000      	movs	r0, #0
 8001834:	f7ff bf82 	b.w	800173c <Echo_Get_Res_Data>
 8001838:	20000394 	.word	0x20000394
 800183c:	0800b1df 	.word	0x0800b1df

08001840 <Echo_Set_PW>:
{
 8001840:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setPW,%hd%*[^\r]",
 8001842:	4a05      	ldr	r2, [pc, #20]	; (8001858 <Echo_Set_PW+0x18>)
 8001844:	4905      	ldr	r1, [pc, #20]	; (800185c <Echo_Set_PW+0x1c>)
 8001846:	f005 f85f 	bl	8006908 <siscanf>
	Echo_Pulse_Prm_Config();
 800184a:	f7ff ffc3 	bl	80017d4 <Echo_Pulse_Prm_Config>
}
 800184e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_PULSEWIDTH);
 8001852:	2001      	movs	r0, #1
 8001854:	f7ff bf72 	b.w	800173c <Echo_Get_Res_Data>
 8001858:	20000396 	.word	0x20000396
 800185c:	0800b1f0 	.word	0x0800b1f0

08001860 <Echo_Set_HZ>:
{
 8001860:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setHZ,%hd%*[^\r]",
 8001862:	4a0b      	ldr	r2, [pc, #44]	; (8001890 <Echo_Set_HZ+0x30>)
 8001864:	490b      	ldr	r1, [pc, #44]	; (8001894 <Echo_Set_HZ+0x34>)
 8001866:	f005 f84f 	bl	8006908 <siscanf>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 800186a:	f7ff fe6b 	bl	8001544 <Echo_Get_FSM_State>
 800186e:	2802      	cmp	r0, #2
 8001870:	d10a      	bne.n	8001888 <Echo_Set_HZ+0x28>
		Echo_Set_FSM_State_Stop();
 8001872:	f7ff fe73 	bl	800155c <Echo_Set_FSM_State_Stop>
		Echo_Pulse_Prm_Config();
 8001876:	f7ff ffad 	bl	80017d4 <Echo_Pulse_Prm_Config>
		Echo_Set_FSM_State_Start();
 800187a:	f7ff fe69 	bl	8001550 <Echo_Set_FSM_State_Start>
}
 800187e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_FREQUENCY);
 8001882:	2002      	movs	r0, #2
 8001884:	f7ff bf5a 	b.w	800173c <Echo_Get_Res_Data>
		Echo_Pulse_Prm_Config();
 8001888:	f7ff ffa4 	bl	80017d4 <Echo_Pulse_Prm_Config>
 800188c:	e7f7      	b.n	800187e <Echo_Set_HZ+0x1e>
 800188e:	bf00      	nop
 8001890:	20000398 	.word	0x20000398
 8001894:	0800b201 	.word	0x0800b201

08001898 <Echo_Pulse_V_PW_Config>:

void Echo_Pulse_V_PW_Config()
{
	TIM1->CCR1 = v_step;
 8001898:	4b02      	ldr	r3, [pc, #8]	; (80018a4 <Echo_Pulse_V_PW_Config+0xc>)
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	4b02      	ldr	r3, [pc, #8]	; (80018a8 <Echo_Pulse_V_PW_Config+0x10>)
 800189e:	635a      	str	r2, [r3, #52]	; 0x34
}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	2000000c 	.word	0x2000000c
 80018a8:	40012c00 	.word	0x40012c00

080018ac <Echo_Set_V_PW>:
{
 80018ac:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setVPW,%d%*[^\r]", &v_step);
 80018ae:	4a05      	ldr	r2, [pc, #20]	; (80018c4 <Echo_Set_V_PW+0x18>)
 80018b0:	4905      	ldr	r1, [pc, #20]	; (80018c8 <Echo_Set_V_PW+0x1c>)
 80018b2:	f005 f829 	bl	8006908 <siscanf>
	Echo_Pulse_V_PW_Config();
 80018b6:	f7ff ffef 	bl	8001898 <Echo_Pulse_V_PW_Config>
	Echo_Get_Res_Data(RESPONSE_VOLTAGE_PW);
 80018ba:	2003      	movs	r0, #3
}
 80018bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_VOLTAGE_PW);
 80018c0:	f7ff bf3c 	b.w	800173c <Echo_Get_Res_Data>
 80018c4:	2000000c 	.word	0x2000000c
 80018c8:	0800b212 	.word	0x0800b212

080018cc <Echo_Factory_Reset>:
/*
 * FACTORY RESET
 * */
void Echo_Factory_Reset()
{
	pwm_param.dead_time = 10;
 80018cc:	4b05      	ldr	r3, [pc, #20]	; (80018e4 <Echo_Factory_Reset+0x18>)
 80018ce:	220a      	movs	r2, #10
 80018d0:	801a      	strh	r2, [r3, #0]
	pwm_param.pulse_width = 1000;
	pwm_param.pulse_freq = 1;
 80018d2:	2101      	movs	r1, #1
	pwm_param.pulse_width = 1000;
 80018d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018d8:	805a      	strh	r2, [r3, #2]
	pwm_param.pulse_freq = 1;
 80018da:	8099      	strh	r1, [r3, #4]
	v_step = 1000;
 80018dc:	4b02      	ldr	r3, [pc, #8]	; (80018e8 <Echo_Factory_Reset+0x1c>)
 80018de:	601a      	str	r2, [r3, #0]
	Echo_Flash_Write();
 80018e0:	f7ff bbba 	b.w	8001058 <Echo_Flash_Write>
 80018e4:	20000394 	.word	0x20000394
 80018e8:	2000000c 	.word	0x2000000c

080018ec <Echo_StepUP_Stop>:
/*
 * Stimulation Voltage Setting
 * */
void Echo_StepUP_Stop()
{
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80018ec:	4801      	ldr	r0, [pc, #4]	; (80018f4 <Echo_StepUP_Stop+0x8>)
 80018ee:	2100      	movs	r1, #0
 80018f0:	f003 b932 	b.w	8004b58 <HAL_TIM_PWM_Stop>
 80018f4:	20000698 	.word	0x20000698

080018f8 <Echo_Stim_Stop>:
{
 80018f8:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80018fa:	4c06      	ldr	r4, [pc, #24]	; (8001914 <Echo_Stim_Stop+0x1c>)
 80018fc:	2100      	movs	r1, #0
 80018fe:	4620      	mov	r0, r4
 8001900:	f003 f92a 	bl	8004b58 <HAL_TIM_PWM_Stop>
	HAL_TIM_OC_Stop_DMA(&htim2, TIM_CHANNEL_2);
 8001904:	4620      	mov	r0, r4
 8001906:	2104      	movs	r1, #4
 8001908:	f003 fa10 	bl	8004d2c <HAL_TIM_OC_Stop_DMA>
}
 800190c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Echo_StepUP_Stop();
 8001910:	f7ff bfec 	b.w	80018ec <Echo_StepUP_Stop>
 8001914:	200006e4 	.word	0x200006e4

08001918 <Echo_StepUP_Start>:
}

void Echo_StepUP_Start()
{
	TIM1->CCR1 = v_step;
 8001918:	4b03      	ldr	r3, [pc, #12]	; (8001928 <Echo_StepUP_Start+0x10>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800191a:	4804      	ldr	r0, [pc, #16]	; (800192c <Echo_StepUP_Start+0x14>)
	TIM1->CCR1 = v_step;
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	4b04      	ldr	r3, [pc, #16]	; (8001930 <Echo_StepUP_Start+0x18>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001920:	2100      	movs	r1, #0
	TIM1->CCR1 = v_step;
 8001922:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001924:	f003 b8c8 	b.w	8004ab8 <HAL_TIM_PWM_Start>
 8001928:	2000000c 	.word	0x2000000c
 800192c:	20000698 	.word	0x20000698
 8001930:	40012c00 	.word	0x40012c00

08001934 <Echo_Stim_Start>:
{
 8001934:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001936:	4c0b      	ldr	r4, [pc, #44]	; (8001964 <Echo_Stim_Start+0x30>)
	Echo_Pulse_Prm_Config();
 8001938:	f7ff ff4c 	bl	80017d4 <Echo_Pulse_Prm_Config>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800193c:	2100      	movs	r1, #0
 800193e:	4620      	mov	r0, r4
 8001940:	f003 f8ba 	bl	8004ab8 <HAL_TIM_PWM_Start>
	HAL_TIM_OC_Start_DMA(&htim2, TIM_CHANNEL_2, (uint32_t*) pwm_arr, 2);
 8001944:	4a08      	ldr	r2, [pc, #32]	; (8001968 <Echo_Stim_Start+0x34>)
 8001946:	2302      	movs	r3, #2
 8001948:	4620      	mov	r0, r4
 800194a:	2104      	movs	r1, #4
 800194c:	f003 f906 	bl	8004b5c <HAL_TIM_OC_Start_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch2_ch4, (DMA_IT_TC | DMA_IT_HT)); // HAL_DMA_Start_IT
 8001950:	4b06      	ldr	r3, [pc, #24]	; (800196c <Echo_Stim_Start+0x38>)
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	6813      	ldr	r3, [r2, #0]
 8001956:	f023 0306 	bic.w	r3, r3, #6
}
 800195a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch2_ch4, (DMA_IT_TC | DMA_IT_HT)); // HAL_DMA_Start_IT
 800195e:	6013      	str	r3, [r2, #0]
	Echo_StepUP_Start();
 8001960:	f7ff bfda 	b.w	8001918 <Echo_StepUP_Start>
 8001964:	200006e4 	.word	0x200006e4
 8001968:	2000038c 	.word	0x2000038c
 800196c:	20000650 	.word	0x20000650

08001970 <Echo_PCI_State_Init>:
	MX_TIM6_Init();
}
/**********************/

void Echo_PCI_State_Init()
{
 8001970:	b500      	push	{lr}
	HAL_Delay(200);
 8001972:	20c8      	movs	r0, #200	; 0xc8
{
 8001974:	b08f      	sub	sp, #60	; 0x3c
	HAL_Delay(200);
 8001976:	f000 fd0f 	bl	8002398 <HAL_Delay>
	char res_msg[55] =
 800197a:	2100      	movs	r1, #0
 800197c:	2233      	movs	r2, #51	; 0x33
 800197e:	a801      	add	r0, sp, #4
 8001980:	9100      	str	r1, [sp, #0]
 8001982:	f004 f875 	bl	8005a70 <memset>
	{ '\0', };
	// FLASH READ
	if (Echo_Flash_Read() != HAL_OK)
 8001986:	f7ff fbd9 	bl	800113c <Echo_Flash_Read>
 800198a:	b148      	cbz	r0, 80019a0 <Echo_PCI_State_Init+0x30>
	{
		pwm_param.dead_time = 10;
 800198c:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <Echo_PCI_State_Init+0x68>)
 800198e:	220a      	movs	r2, #10
 8001990:	801a      	strh	r2, [r3, #0]
		pwm_param.pulse_width = 1000;
		pwm_param.pulse_freq = 1;
 8001992:	2101      	movs	r1, #1
		pwm_param.pulse_width = 1000;
 8001994:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001998:	805a      	strh	r2, [r3, #2]
		pwm_param.pulse_freq = 1;
 800199a:	8099      	strh	r1, [r3, #4]
		v_step = 1000;
 800199c:	4b0f      	ldr	r3, [pc, #60]	; (80019dc <Echo_PCI_State_Init+0x6c>)
 800199e:	601a      	str	r2, [r3, #0]
	}

	Echo_Print_Version();
 80019a0:	f7ff fcba 	bl	8001318 <Echo_Print_Version>
	sprintf((char*) res_msg, (const char*) "Echo_PCI_State_Init()\r\n"
 80019a4:	f002 fbde 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 80019a8:	490d      	ldr	r1, [pc, #52]	; (80019e0 <Echo_PCI_State_Init+0x70>)
 80019aa:	4602      	mov	r2, r0
 80019ac:	4668      	mov	r0, sp
 80019ae:	f004 ff8b 	bl	80068c8 <siprintf>
			"SYSTEM CLOCK : %lu Hz\r\n", HAL_RCC_GetHCLKFreq());

	ECHO_SHELL_PRINT(("%s\n", res_msg));
 80019b2:	4668      	mov	r0, sp
 80019b4:	f004 ff7a 	bl	80068ac <puts>
	Echo_ADC1_Enable();
 80019b8:	f7ff fe48 	bl	800164c <Echo_ADC1_Enable>
	Echo_Print_Manual();
 80019bc:	f7ff fca6 	bl	800130c <Echo_Print_Manual>
	Echo_LED_Init();
 80019c0:	f7ff fbe6 	bl	8001190 <Echo_LED_Init>
	Echo_FSM_State_Init();
 80019c4:	f7ff fe06 	bl	80015d4 <Echo_FSM_State_Init>
	Echo_Shell_Init();
 80019c8:	f7ff fcd0 	bl	800136c <Echo_Shell_Init>
	Echo_Uart2_INTERRUPT_ENA();
 80019cc:	f000 f80a 	bl	80019e4 <Echo_Uart2_INTERRUPT_ENA>
}
 80019d0:	b00f      	add	sp, #60	; 0x3c
 80019d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80019d6:	bf00      	nop
 80019d8:	20000394 	.word	0x20000394
 80019dc:	2000000c 	.word	0x2000000c
 80019e0:	0800b284 	.word	0x0800b284

080019e4 <Echo_Uart2_INTERRUPT_ENA>:

/*
 * UART2 INTERRUPT ENABLE
 * */
void Echo_Uart2_INTERRUPT_ENA(void)
{
 80019e4:	b510      	push	{r4, lr}
	/* Clear state REGs */
	ECHO_USART2_STATE_RESET();
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 80019e6:	4c08      	ldr	r4, [pc, #32]	; (8001a08 <Echo_Uart2_INTERRUPT_ENA+0x24>)
	ECHO_USART2_STATE_RESET();
 80019e8:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <Echo_Uart2_INTERRUPT_ENA+0x28>)
 80019ea:	2200      	movs	r2, #0
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 80019ec:	4620      	mov	r0, r4
	ECHO_USART2_STATE_RESET();
 80019ee:	801a      	strh	r2, [r3, #0]
 80019f0:	805a      	strh	r2, [r3, #2]
 80019f2:	809a      	strh	r2, [r3, #4]
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 80019f4:	f003 fab4 	bl	8004f60 <HAL_UART_AbortReceive_IT>
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 80019f8:	4620      	mov	r0, r4
 80019fa:	4905      	ldr	r1, [pc, #20]	; (8001a10 <Echo_Uart2_INTERRUPT_ENA+0x2c>)
}
 80019fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001a00:	2201      	movs	r2, #1
 8001a02:	f003 bfe1 	b.w	80059c8 <HAL_UART_Receive_IT>
 8001a06:	bf00      	nop
 8001a08:	200007b4 	.word	0x200007b4
 8001a0c:	2000049c 	.word	0x2000049c
 8001a10:	2000049a 	.word	0x2000049a

08001a14 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if (huart->Instance == USART1)
	{
	}
	else if (huart->Instance == USART2)
 8001a14:	6802      	ldr	r2, [r0, #0]
 8001a16:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <HAL_UART_RxCpltCallback+0x2c>)
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d10b      	bne.n	8001a34 <HAL_UART_RxCpltCallback+0x20>
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001a1c:	4a09      	ldr	r2, [pc, #36]	; (8001a44 <HAL_UART_RxCpltCallback+0x30>)
	{
		Echo_Uart2_RCV_Q_Put_INLINE(echo_uart2_rcv_byte);
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	; (8001a48 <HAL_UART_RxCpltCallback+0x34>)
 8001a20:	7819      	ldrb	r1, [r3, #0]
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001a22:	8853      	ldrh	r3, [r2, #2]
 8001a24:	3301      	adds	r3, #1
			% ECHO_USART2_RCV_Q_SIZE;
 8001a26:	b2db      	uxtb	r3, r3
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001a28:	8053      	strh	r3, [r2, #2]
	echo_uart2_state.queue[echo_uart2_state.q_rear] = item;
 8001a2a:	4413      	add	r3, r2
 8001a2c:	7199      	strb	r1, [r3, #6]
	echo_uart2_state.item_num++;
 8001a2e:	8893      	ldrh	r3, [r2, #4]
 8001a30:	3301      	adds	r3, #1
 8001a32:	8093      	strh	r3, [r2, #4]
	}
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001a34:	4904      	ldr	r1, [pc, #16]	; (8001a48 <HAL_UART_RxCpltCallback+0x34>)
 8001a36:	4805      	ldr	r0, [pc, #20]	; (8001a4c <HAL_UART_RxCpltCallback+0x38>)
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f003 bfc5 	b.w	80059c8 <HAL_UART_Receive_IT>
 8001a3e:	bf00      	nop
 8001a40:	40004400 	.word	0x40004400
 8001a44:	2000049c 	.word	0x2000049c
 8001a48:	2000049a 	.word	0x2000049a
 8001a4c:	200007b4 	.word	0x200007b4

08001a50 <Echo_Uart2_Get_RCV_Q>:
}
/**********************/

bool Echo_Uart2_Get_RCV_Q(uint8_t *item)
{
 8001a50:	b510      	push	{r4, lr}
#ifdef DEBUG
	ECHO_SHELL_PRINT(("aulUsart1GetRcvQ()\n"));
#endif
	data_valid = false;

	if (echo_uart2_state.item_num > 0)
 8001a52:	4c0b      	ldr	r4, [pc, #44]	; (8001a80 <Echo_Uart2_Get_RCV_Q+0x30>)
 8001a54:	88a3      	ldrh	r3, [r4, #4]
 8001a56:	b18b      	cbz	r3, 8001a7c <Echo_Uart2_Get_RCV_Q+0x2c>
	{
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001a58:	8823      	ldrh	r3, [r4, #0]
 8001a5a:	3301      	adds	r3, #1
				% ECHO_USART2_RCV_Q_SIZE;
 8001a5c:	b2db      	uxtb	r3, r3
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001a5e:	8023      	strh	r3, [r4, #0]
		*item = echo_uart2_state.queue[echo_uart2_state.q_front];
 8001a60:	4423      	add	r3, r4
 8001a62:	799b      	ldrb	r3, [r3, #6]
 8001a64:	7003      	strb	r3, [r0, #0]

		ECHO_USART2_MUTEX_LOCK
 8001a66:	2026      	movs	r0, #38	; 0x26
 8001a68:	f001 fb82 	bl	8003170 <HAL_NVIC_DisableIRQ>
		;

		echo_uart2_state.item_num--;
 8001a6c:	88a3      	ldrh	r3, [r4, #4]

		ECHO_USART2_MUTEX_UNLOCK
 8001a6e:	2026      	movs	r0, #38	; 0x26
		echo_uart2_state.item_num--;
 8001a70:	3b01      	subs	r3, #1
 8001a72:	80a3      	strh	r3, [r4, #4]
		ECHO_USART2_MUTEX_UNLOCK
 8001a74:	f001 fb6e 	bl	8003154 <HAL_NVIC_EnableIRQ>
		;

		data_valid = true;
 8001a78:	2001      	movs	r0, #1
	}
	return data_valid;
}
 8001a7a:	bd10      	pop	{r4, pc}
	data_valid = false;
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	e7fc      	b.n	8001a7a <Echo_Uart2_Get_RCV_Q+0x2a>
 8001a80:	2000049c 	.word	0x2000049c

08001a84 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001a84:	b530      	push	{r4, r5, lr}
 8001a86:	b097      	sub	sp, #92	; 0x5c
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001a88:	2244      	movs	r2, #68	; 0x44
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	a805      	add	r0, sp, #20
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001a8e:	2514      	movs	r5, #20
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001a90:	f003 ffee 	bl	8005a70 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001a94:	462a      	mov	r2, r5
 8001a96:	2100      	movs	r1, #0
 8001a98:	4668      	mov	r0, sp
 8001a9a:	f003 ffe9 	bl	8005a70 <memset>
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a9e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001aa2:	f001 ff19 	bl	80038d8 <HAL_PWREx_ControlVoltageScaling>
 8001aa6:	4604      	mov	r4, r0
 8001aa8:	b108      	cbz	r0, 8001aae <SystemClock_Config+0x2a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aaa:	b672      	cpsid	i
void Error_Handler(void)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001aac:	e7fe      	b.n	8001aac <SystemClock_Config+0x28>
	HAL_PWR_EnableBkUpAccess();
 8001aae:	f001 ff03 	bl	80038b8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001ab2:	4a17      	ldr	r2, [pc, #92]	; (8001b10 <SystemClock_Config+0x8c>)
 8001ab4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001ab8:	f023 0318 	bic.w	r3, r3, #24
 8001abc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001ac0:	2260      	movs	r2, #96	; 0x60
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001ac2:	2301      	movs	r3, #1
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001ac4:	920e      	str	r2, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ac6:	2202      	movs	r2, #2
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8001ac8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001acc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001ad0:	9307      	str	r3, [sp, #28]
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001ad2:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ad4:	a805      	add	r0, sp, #20
	RCC_OscInitStruct.PLL.PLLN = 40;
 8001ad6:	2328      	movs	r3, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ad8:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE
 8001adc:	9505      	str	r5, [sp, #20]
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ade:	9215      	str	r2, [sp, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ae0:	f001 ffc0 	bl	8003a64 <HAL_RCC_OscConfig>
 8001ae4:	b108      	cbz	r0, 8001aea <SystemClock_Config+0x66>
 8001ae6:	b672      	cpsid	i
	while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <SystemClock_Config+0x64>
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001aea:	e9cd 0002 	strd	r0, r0, [sp, #8]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aee:	220f      	movs	r2, #15
 8001af0:	2303      	movs	r3, #3
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001af2:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001af4:	2104      	movs	r1, #4
 8001af6:	4668      	mov	r0, sp
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af8:	e9cd 2300 	strd	r2, r3, [sp]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001afc:	f002 fa88 	bl	8004010 <HAL_RCC_ClockConfig>
 8001b00:	b108      	cbz	r0, 8001b06 <SystemClock_Config+0x82>
 8001b02:	b672      	cpsid	i
	while (1)
 8001b04:	e7fe      	b.n	8001b04 <SystemClock_Config+0x80>
	HAL_RCCEx_EnableMSIPLLMode();
 8001b06:	f002 fc4d 	bl	80043a4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001b0a:	b017      	add	sp, #92	; 0x5c
 8001b0c:	bd30      	pop	{r4, r5, pc}
 8001b0e:	bf00      	nop
 8001b10:	40021000 	.word	0x40021000

08001b14 <main>:
{
 8001b14:	b580      	push	{r7, lr}
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001b16:	4db0      	ldr	r5, [pc, #704]	; (8001dd8 <main+0x2c4>)
{
 8001b18:	b09a      	sub	sp, #104	; 0x68
	HAL_Init();
 8001b1a:	f000 fc1b 	bl	8002354 <HAL_Init>
	SystemClock_Config();
 8001b1e:	f7ff ffb1 	bl	8001a84 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct =
 8001b22:	2214      	movs	r2, #20
 8001b24:	2100      	movs	r1, #0
 8001b26:	a80f      	add	r0, sp, #60	; 0x3c
 8001b28:	f003 ffa2 	bl	8005a70 <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001b2c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001b2e:	f043 0304 	orr.w	r3, r3, #4
 8001b32:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001b34:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001b36:	f003 0304 	and.w	r3, r3, #4
 8001b3a:	9302      	str	r3, [sp, #8]
 8001b3c:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001b46:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001b48:	f003 0301 	and.w	r3, r3, #1
 8001b4c:	9303      	str	r3, [sp, #12]
 8001b4e:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b50:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001b52:	f043 0302 	orr.w	r3, r3, #2
 8001b56:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001b58:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	9304      	str	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOA,
 8001b60:	2200      	movs	r2, #0
 8001b62:	f44f 51f6 	mov.w	r1, #7872	; 0x1ec0
 8001b66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6a:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOA,
 8001b6c:	f001 fe9e 	bl	80038ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, QCC_CRTL0_Pin | QCC_CRTL1_Pin | LD3_Pin,
 8001b70:	2200      	movs	r2, #0
 8001b72:	489a      	ldr	r0, [pc, #616]	; (8001ddc <main+0x2c8>)
 8001b74:	210b      	movs	r1, #11
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(GPIOB, QCC_CRTL0_Pin | QCC_CRTL1_Pin | LD3_Pin,
 8001b78:	f001 fe98 	bl	80038ac <HAL_GPIO_WritePin>
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7c:	2701      	movs	r7, #1
 8001b7e:	f44f 53f6 	mov.w	r3, #7872	; 0x1ec0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b82:	a90f      	add	r1, sp, #60	; 0x3c
 8001b84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b88:	e9cd 370f 	strd	r3, r7, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pin = QCC_CRTL0_Pin | QCC_CRTL1_Pin | LD3_Pin;
 8001b8c:	260b      	movs	r6, #11
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8e:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b92:	f001 fdc7 	bl	8003724 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b96:	4891      	ldr	r0, [pc, #580]	; (8001ddc <main+0x2c8>)
 8001b98:	a90f      	add	r1, sp, #60	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b9a:	e9cd 670f 	strd	r6, r7, [sp, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba2:	f001 fdbf 	bl	8003724 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = START_BTN_Pin;
 8001ba6:	2310      	movs	r3, #16
	HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 8001ba8:	488c      	ldr	r0, [pc, #560]	; (8001ddc <main+0x2c8>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001baa:	9711      	str	r7, [sp, #68]	; 0x44
	HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 8001bac:	a90f      	add	r1, sp, #60	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bae:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
	HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 8001bb2:	f001 fdb7 	bl	8003724 <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001bb6:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001bb8:	433b      	orrs	r3, r7
 8001bba:	64ab      	str	r3, [r5, #72]	; 0x48
 8001bbc:	6cab      	ldr	r3, [r5, #72]	; 0x48
	htim1.Instance = TIM1;
 8001bbe:	4d88      	ldr	r5, [pc, #544]	; (8001de0 <main+0x2cc>)
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001bc0:	403b      	ands	r3, r7
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001bc2:	4622      	mov	r2, r4
 8001bc4:	4621      	mov	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001bc6:	9301      	str	r3, [sp, #4]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001bc8:	4630      	mov	r0, r6
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001bca:	9b01      	ldr	r3, [sp, #4]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001bcc:	f001 fa90 	bl	80030f0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001bd0:	4630      	mov	r0, r6
 8001bd2:	f001 fabf 	bl	8003154 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001bd6:	4622      	mov	r2, r4
 8001bd8:	4621      	mov	r1, r4
 8001bda:	2011      	movs	r0, #17
 8001bdc:	f001 fa88 	bl	80030f0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001be0:	2011      	movs	r0, #17
 8001be2:	f001 fab7 	bl	8003154 <HAL_NVIC_EnableIRQ>
	TIM_OC_InitTypeDef sConfigOC =
 8001be6:	221c      	movs	r2, #28
 8001be8:	4621      	mov	r1, r4
 8001bea:	a808      	add	r0, sp, #32
	TIM_MasterConfigTypeDef sMasterConfig =
 8001bec:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8001bf0:	9407      	str	r4, [sp, #28]
	TIM_OC_InitTypeDef sConfigOC =
 8001bf2:	f003 ff3d 	bl	8005a70 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig =
 8001bf6:	222c      	movs	r2, #44	; 0x2c
 8001bf8:	4621      	mov	r1, r4
 8001bfa:	a80f      	add	r0, sp, #60	; 0x3c
 8001bfc:	f003 ff38 	bl	8005a70 <memset>
	htim1.Init.Prescaler = 799;
 8001c00:	f8df e200 	ldr.w	lr, [pc, #512]	; 8001e04 <main+0x2f0>
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c04:	60ac      	str	r4, [r5, #8]
	htim1.Init.Prescaler = 799;
 8001c06:	f240 331f 	movw	r3, #799	; 0x31f
 8001c0a:	e9c5 e300 	strd	lr, r3, [r5]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c0e:	4628      	mov	r0, r5
	htim1.Init.Period = 9999;
 8001c10:	f242 730f 	movw	r3, #9999	; 0x270f
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c14:	e9c5 3403 	strd	r3, r4, [r5, #12]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c18:	e9c5 4405 	strd	r4, r4, [r5, #20]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c1c:	f002 fdae 	bl	800477c <HAL_TIM_PWM_Init>
 8001c20:	b108      	cbz	r0, 8001c26 <main+0x112>
 8001c22:	b672      	cpsid	i
	while (1)
 8001c24:	e7fe      	b.n	8001c24 <main+0x110>
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c26:	e9cd 0005 	strd	r0, r0, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c2a:	9007      	str	r0, [sp, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c2c:	a905      	add	r1, sp, #20
 8001c2e:	4628      	mov	r0, r5
 8001c30:	f003 f8f2 	bl	8004e18 <HAL_TIMEx_MasterConfigSynchronization>
 8001c34:	4602      	mov	r2, r0
 8001c36:	b108      	cbz	r0, 8001c3c <main+0x128>
 8001c38:	b672      	cpsid	i
	while (1)
 8001c3a:	e7fe      	b.n	8001c3a <main+0x126>
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c3c:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c40:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
	sConfigOC.Pulse = 1000;
 8001c44:	f04f 0860 	mov.w	r8, #96	; 0x60
 8001c48:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c4c:	900e      	str	r0, [sp, #56]	; 0x38
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c4e:	a908      	add	r1, sp, #32
 8001c50:	4628      	mov	r0, r5
	sConfigOC.Pulse = 1000;
 8001c52:	e9cd 8708 	strd	r8, r7, [sp, #32]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c56:	f002 fe2d 	bl	80048b4 <HAL_TIM_PWM_ConfigChannel>
 8001c5a:	b108      	cbz	r0, 8001c60 <main+0x14c>
 8001c5c:	b672      	cpsid	i
	while (1)
 8001c5e:	e7fe      	b.n	8001c5e <main+0x14a>
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	sBreakDeadTimeConfig.BreakFilter = 0;
 8001c64:	e9cd 3014 	strd	r3, r0, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c6c:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
	sBreakDeadTimeConfig.DeadTime = 0;
 8001c70:	e9cd 0011 	strd	r0, r0, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.Break2Filter = 0;
 8001c74:	e9cd 3017 	strd	r3, r0, [sp, #92]	; 0x5c
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c78:	9013      	str	r0, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c7a:	9016      	str	r0, [sp, #88]	; 0x58
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c7c:	9019      	str	r0, [sp, #100]	; 0x64
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c7e:	a90f      	add	r1, sp, #60	; 0x3c
 8001c80:	4628      	mov	r0, r5
 8001c82:	f003 f8fb 	bl	8004e7c <HAL_TIMEx_ConfigBreakDeadTime>
 8001c86:	4606      	mov	r6, r0
 8001c88:	b108      	cbz	r0, 8001c8e <main+0x17a>
 8001c8a:	b672      	cpsid	i
	while (1)
 8001c8c:	e7fe      	b.n	8001c8c <main+0x178>
	HAL_TIM_MspPostInit(&htim1);
 8001c8e:	4628      	mov	r0, r5
 8001c90:	f000 f9b0 	bl	8001ff4 <HAL_TIM_MspPostInit>
	htim2.Instance = TIM2;
 8001c94:	4c53      	ldr	r4, [pc, #332]	; (8001de4 <main+0x2d0>)
	TIM_MasterConfigTypeDef sMasterConfig =
 8001c96:	960a      	str	r6, [sp, #40]	; 0x28
	TIM_OC_InitTypeDef sConfigOC =
 8001c98:	221c      	movs	r2, #28
 8001c9a:	4631      	mov	r1, r6
 8001c9c:	a80f      	add	r0, sp, #60	; 0x3c
	TIM_MasterConfigTypeDef sMasterConfig =
 8001c9e:	e9cd 6608 	strd	r6, r6, [sp, #32]
	TIM_OC_InitTypeDef sConfigOC =
 8001ca2:	f003 fee5 	bl	8005a70 <memset>
	htim2.Init.Prescaler = 79;
 8001ca6:	234f      	movs	r3, #79	; 0x4f
 8001ca8:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
 8001cac:	e9c4 c300 	strd	ip, r3, [r4]
	htim2.Init.Period = 999999;
 8001cb0:	4b4d      	ldr	r3, [pc, #308]	; (8001de8 <main+0x2d4>)
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb2:	60a6      	str	r6, [r4, #8]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001cb4:	4620      	mov	r0, r4
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb6:	e9c4 3603 	strd	r3, r6, [r4, #12]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cba:	61a6      	str	r6, [r4, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001cbc:	f002 fd5e 	bl	800477c <HAL_TIM_PWM_Init>
 8001cc0:	b108      	cbz	r0, 8001cc6 <main+0x1b2>
 8001cc2:	b672      	cpsid	i
	while (1)
 8001cc4:	e7fe      	b.n	8001cc4 <main+0x1b0>
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001cc6:	4620      	mov	r0, r4
 8001cc8:	f002 fd28 	bl	800471c <HAL_TIM_OC_Init>
 8001ccc:	b108      	cbz	r0, 8001cd2 <main+0x1be>
 8001cce:	b672      	cpsid	i
	while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <main+0x1bc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd2:	9008      	str	r0, [sp, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cd4:	900a      	str	r0, [sp, #40]	; 0x28
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cd6:	a908      	add	r1, sp, #32
 8001cd8:	4620      	mov	r0, r4
 8001cda:	f003 f89d 	bl	8004e18 <HAL_TIMEx_MasterConfigSynchronization>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	b108      	cbz	r0, 8001ce6 <main+0x1d2>
 8001ce2:	b672      	cpsid	i
	while (1)
 8001ce4:	e7fe      	b.n	8001ce4 <main+0x1d0>
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ce6:	9011      	str	r0, [sp, #68]	; 0x44
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ce8:	9013      	str	r0, [sp, #76]	; 0x4c
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cea:	a90f      	add	r1, sp, #60	; 0x3c
 8001cec:	4620      	mov	r0, r4
	sConfigOC.Pulse = 1000;
 8001cee:	e9cd 870f 	strd	r8, r7, [sp, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cf2:	f002 fddf 	bl	80048b4 <HAL_TIM_PWM_ConfigChannel>
 8001cf6:	b108      	cbz	r0, 8001cfc <main+0x1e8>
 8001cf8:	b672      	cpsid	i
	while (1)
 8001cfa:	e7fe      	b.n	8001cfa <main+0x1e6>
	__HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_1);
 8001cfc:	6822      	ldr	r2, [r4, #0]
 8001cfe:	6993      	ldr	r3, [r2, #24]
 8001d00:	f023 0308 	bic.w	r3, r3, #8
 8001d04:	6193      	str	r3, [r2, #24]
	sConfigOC.Pulse = 1100;
 8001d06:	2530      	movs	r5, #48	; 0x30
 8001d08:	f240 434c 	movw	r3, #1100	; 0x44c
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d0c:	2204      	movs	r2, #4
 8001d0e:	a90f      	add	r1, sp, #60	; 0x3c
 8001d10:	4620      	mov	r0, r4
	sConfigOC.Pulse = 1100;
 8001d12:	e9cd 530f 	strd	r5, r3, [sp, #60]	; 0x3c
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d16:	f002 fd99 	bl	800484c <HAL_TIM_OC_ConfigChannel>
 8001d1a:	4605      	mov	r5, r0
 8001d1c:	b108      	cbz	r0, 8001d22 <main+0x20e>
 8001d1e:	b672      	cpsid	i
	while (1)
 8001d20:	e7fe      	b.n	8001d20 <main+0x20c>
	HAL_TIM_MspPostInit(&htim2);
 8001d22:	4620      	mov	r0, r4
 8001d24:	f000 f966 	bl	8001ff4 <HAL_TIM_MspPostInit>
	huart1.Instance = USART1;
 8001d28:	4830      	ldr	r0, [pc, #192]	; (8001dec <main+0x2d8>)
	huart1.Init.BaudRate = 115200;
 8001d2a:	4b31      	ldr	r3, [pc, #196]	; (8001df0 <main+0x2dc>)
	huart1.Init.Parity = UART_PARITY_NONE;
 8001d2c:	6105      	str	r5, [r0, #16]
	huart1.Init.BaudRate = 115200;
 8001d2e:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
 8001d32:	e9c0 3400 	strd	r3, r4, [r0]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001d36:	230c      	movs	r3, #12
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001d38:	e9c0 5502 	strd	r5, r5, [r0, #8]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3c:	e9c0 3505 	strd	r3, r5, [r0, #20]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d40:	e9c0 5507 	strd	r5, r5, [r0, #28]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d44:	6245      	str	r5, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d46:	f003 fdb0 	bl	80058aa <HAL_UART_Init>
 8001d4a:	b108      	cbz	r0, 8001d50 <main+0x23c>
 8001d4c:	b672      	cpsid	i
	while (1)
 8001d4e:	e7fe      	b.n	8001d4e <main+0x23a>
	huart2.Instance = USART2;
 8001d50:	4828      	ldr	r0, [pc, #160]	; (8001df4 <main+0x2e0>)
 8001d52:	4b29      	ldr	r3, [pc, #164]	; (8001df8 <main+0x2e4>)
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001d54:	260c      	movs	r6, #12
	huart2.Init.BaudRate = 115200;
 8001d56:	e9c0 3400 	strd	r3, r4, [r0]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d5a:	2300      	movs	r3, #0
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001d5c:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d60:	e9c0 6305 	strd	r6, r3, [r0, #20]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d64:	e9c0 3307 	strd	r3, r3, [r0, #28]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001d68:	6103      	str	r3, [r0, #16]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d6a:	6243      	str	r3, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d6c:	f003 fd9d 	bl	80058aa <HAL_UART_Init>
 8001d70:	4605      	mov	r5, r0
 8001d72:	b108      	cbz	r0, 8001d78 <main+0x264>
 8001d74:	b672      	cpsid	i
	while (1)
 8001d76:	e7fe      	b.n	8001d76 <main+0x262>
	ADC_MultiModeTypeDef multimode =
 8001d78:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8001d7c:	900a      	str	r0, [sp, #40]	; 0x28
	ADC_ChannelConfTypeDef sConfig =
 8001d7e:	2218      	movs	r2, #24
 8001d80:	4601      	mov	r1, r0
 8001d82:	a80f      	add	r0, sp, #60	; 0x3c
 8001d84:	f003 fe74 	bl	8005a70 <memset>
	hadc1.Instance = ADC1;
 8001d88:	4c1c      	ldr	r4, [pc, #112]	; (8001dfc <main+0x2e8>)
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001d8a:	481d      	ldr	r0, [pc, #116]	; (8001e00 <main+0x2ec>)
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d8c:	f884 5020 	strb.w	r5, [r4, #32]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001d90:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001d94:	e9c4 0300 	strd	r0, r3, [r4]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001d98:	2208      	movs	r2, #8
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e9c4 3204 	strd	r3, r2, [r4, #16]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001da0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001da4:	8322      	strh	r2, [r4, #24]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001da6:	4620      	mov	r0, r4
	hadc1.Init.NbrOfConversion = 3;
 8001da8:	2203      	movs	r2, #3
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001daa:	e9c4 5502 	strd	r5, r5, [r4, #8]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dae:	e9c4 550a 	strd	r5, r5, [r4, #40]	; 0x28
	hadc1.Init.NbrOfConversion = 3;
 8001db2:	61e2      	str	r2, [r4, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001db4:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001db8:	6365      	str	r5, [r4, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8001dba:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dbe:	f000 fb15 	bl	80023ec <HAL_ADC_Init>
 8001dc2:	b108      	cbz	r0, 8001dc8 <main+0x2b4>
 8001dc4:	b672      	cpsid	i
	while (1)
 8001dc6:	e7fe      	b.n	8001dc6 <main+0x2b2>
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8001dc8:	9008      	str	r0, [sp, #32]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001dca:	a908      	add	r1, sp, #32
 8001dcc:	4620      	mov	r0, r4
 8001dce:	f001 f91b 	bl	8003008 <HAL_ADCEx_MultiModeConfigChannel>
 8001dd2:	b1c8      	cbz	r0, 8001e08 <main+0x2f4>
 8001dd4:	b672      	cpsid	i
	while (1)
 8001dd6:	e7fe      	b.n	8001dd6 <main+0x2c2>
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	48000400 	.word	0x48000400
 8001de0:	20000698 	.word	0x20000698
 8001de4:	200006e4 	.word	0x200006e4
 8001de8:	000f423f 	.word	0x000f423f
 8001dec:	20000730 	.word	0x20000730
 8001df0:	40013800 	.word	0x40013800
 8001df4:	200007b4 	.word	0x200007b4
 8001df8:	40004400 	.word	0x40004400
 8001dfc:	200005a4 	.word	0x200005a4
 8001e00:	50040000 	.word	0x50040000
 8001e04:	40012c00 	.word	0x40012c00
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e08:	491f      	ldr	r1, [pc, #124]	; (8001e88 <main+0x374>)
 8001e0a:	2306      	movs	r3, #6
 8001e0c:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e10:	2304      	movs	r3, #4
	sConfig.Offset = 0;
 8001e12:	e9cd 3013 	strd	r3, r0, [sp, #76]	; 0x4c
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e16:	227f      	movs	r2, #127	; 0x7f
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e18:	a90f      	add	r1, sp, #60	; 0x3c
 8001e1a:	4620      	mov	r0, r4
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e1c:	e9cd 3211 	strd	r3, r2, [sp, #68]	; 0x44
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e20:	f000 fd2a 	bl	8002878 <HAL_ADC_ConfigChannel>
 8001e24:	b108      	cbz	r0, 8001e2a <main+0x316>
 8001e26:	b672      	cpsid	i
	while (1)
 8001e28:	e7fe      	b.n	8001e28 <main+0x314>
	sConfig.Channel = ADC_CHANNEL_9;
 8001e2a:	4b18      	ldr	r3, [pc, #96]	; (8001e8c <main+0x378>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e2c:	a90f      	add	r1, sp, #60	; 0x3c
 8001e2e:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8001e30:	e9cd 360f 	strd	r3, r6, [sp, #60]	; 0x3c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e34:	f000 fd20 	bl	8002878 <HAL_ADC_ConfigChannel>
 8001e38:	b108      	cbz	r0, 8001e3e <main+0x32a>
 8001e3a:	b672      	cpsid	i
	while (1)
 8001e3c:	e7fe      	b.n	8001e3c <main+0x328>
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8001e3e:	4a14      	ldr	r2, [pc, #80]	; (8001e90 <main+0x37c>)
 8001e40:	2312      	movs	r3, #18
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e42:	a90f      	add	r1, sp, #60	; 0x3c
 8001e44:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8001e46:	e9cd 230f 	strd	r2, r3, [sp, #60]	; 0x3c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e4a:	f000 fd15 	bl	8002878 <HAL_ADC_ConfigChannel>
 8001e4e:	b108      	cbz	r0, 8001e54 <main+0x340>
 8001e50:	b672      	cpsid	i
	while (1)
 8001e52:	e7fe      	b.n	8001e52 <main+0x33e>
	Echo_PCI_State_Init();
 8001e54:	f7ff fd8c 	bl	8001970 <Echo_PCI_State_Init>
		if (HAL_GetTick() - schdule_tick >= ECHO_SCHED_HANDLE_PERIOD)
 8001e58:	4c0e      	ldr	r4, [pc, #56]	; (8001e94 <main+0x380>)
		Echo_Shell_CMD_Handle();
 8001e5a:	f7ff fb0b 	bl	8001474 <Echo_Shell_CMD_Handle>
		if (HAL_GetTick() - schdule_tick >= ECHO_SCHED_HANDLE_PERIOD)
 8001e5e:	f000 fa95 	bl	800238c <HAL_GetTick>
 8001e62:	6823      	ldr	r3, [r4, #0]
 8001e64:	1ac0      	subs	r0, r0, r3
 8001e66:	2809      	cmp	r0, #9
 8001e68:	d9f7      	bls.n	8001e5a <main+0x346>
			Echo_Stepup_Handle();
 8001e6a:	f7ff fc4d 	bl	8001708 <Echo_Stepup_Handle>
			Echo_Shell_Input_Print();
 8001e6e:	f7ff fa6b 	bl	8001348 <Echo_Shell_Input_Print>
			Echo_FSM_State_Handle();
 8001e72:	f7ff fbb7 	bl	80015e4 <Echo_FSM_State_Handle>
			Echo_Btn_handle();
 8001e76:	f7ff f8cb 	bl	8001010 <Echo_Btn_handle>
			Echo_LED_Handle();
 8001e7a:	f7ff f9cb 	bl	8001214 <Echo_LED_Handle>
			schdule_tick = HAL_GetTick();
 8001e7e:	f000 fa85 	bl	800238c <HAL_GetTick>
 8001e82:	6020      	str	r0, [r4, #0]
 8001e84:	e7e9      	b.n	8001e5a <main+0x346>
 8001e86:	bf00      	nop
 8001e88:	21800100 	.word	0x21800100
 8001e8c:	25b00200 	.word	0x25b00200
 8001e90:	80000001 	.word	0x80000001
 8001e94:	20000838 	.word	0x20000838

08001e98 <Error_Handler>:
 8001e98:	b672      	cpsid	i
	while (1)
 8001e9a:	e7fe      	b.n	8001e9a <Error_Handler+0x2>

08001e9c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9c:	4b0a      	ldr	r3, [pc, #40]	; (8001ec8 <HAL_MspInit+0x2c>)
 8001e9e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001ea0:	f042 0201 	orr.w	r2, r2, #1
 8001ea4:	661a      	str	r2, [r3, #96]	; 0x60
 8001ea6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8001ea8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eaa:	f002 0201 	and.w	r2, r2, #1
 8001eae:	9200      	str	r2, [sp, #0]
 8001eb0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001eb4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001eb8:	659a      	str	r2, [r3, #88]	; 0x58
 8001eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ebc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec0:	9301      	str	r3, [sp, #4]
 8001ec2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ec4:	b002      	add	sp, #8
 8001ec6:	4770      	bx	lr
 8001ec8:	40021000 	.word	0x40021000

08001ecc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ecc:	b530      	push	{r4, r5, lr}
 8001ece:	4605      	mov	r5, r0
 8001ed0:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed2:	2214      	movs	r2, #20
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	a803      	add	r0, sp, #12
 8001ed8:	f003 fdca 	bl	8005a70 <memset>
  if(hadc->Instance==ADC1)
 8001edc:	682a      	ldr	r2, [r5, #0]
 8001ede:	4b1f      	ldr	r3, [pc, #124]	; (8001f5c <HAL_ADC_MspInit+0x90>)
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d138      	bne.n	8001f56 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001ee4:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001ee8:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001eec:	4c1c      	ldr	r4, [pc, #112]	; (8001f60 <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8001eee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ef0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ef4:	64da      	str	r2, [r3, #76]	; 0x4c
 8001ef6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ef8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001efc:	9201      	str	r2, [sp, #4]
 8001efe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f00:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f02:	f042 0201 	orr.w	r2, r2, #1
 8001f06:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f10:	2218      	movs	r2, #24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f12:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f14:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f16:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f1c:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f20:	f001 fc00 	bl	8003724 <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f24:	2080      	movs	r0, #128	; 0x80
 8001f26:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001f2a:	490e      	ldr	r1, [pc, #56]	; (8001f64 <HAL_ADC_MspInit+0x98>)
 8001f2c:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f2e:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f32:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 8001f36:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f38:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001f3a:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f3e:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f42:	e9c4 c206 	strd	ip, r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f46:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f48:	f001 f93a 	bl	80031c0 <HAL_DMA_Init>
 8001f4c:	b108      	cbz	r0, 8001f52 <HAL_ADC_MspInit+0x86>
    {
      Error_Handler();
 8001f4e:	f7ff ffa3 	bl	8001e98 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f52:	64ec      	str	r4, [r5, #76]	; 0x4c
 8001f54:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f56:	b009      	add	sp, #36	; 0x24
 8001f58:	bd30      	pop	{r4, r5, pc}
 8001f5a:	bf00      	nop
 8001f5c:	50040000 	.word	0x50040000
 8001f60:	20000608 	.word	0x20000608
 8001f64:	40020008 	.word	0x40020008

08001f68 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f68:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_pwm->Instance==TIM1)
 8001f6a:	6803      	ldr	r3, [r0, #0]
 8001f6c:	4a1d      	ldr	r2, [pc, #116]	; (8001fe4 <HAL_TIM_PWM_MspInit+0x7c>)
 8001f6e:	4293      	cmp	r3, r2
{
 8001f70:	4605      	mov	r5, r0
  if(htim_pwm->Instance==TIM1)
 8001f72:	d10b      	bne.n	8001f8c <HAL_TIM_PWM_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f74:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <HAL_TIM_PWM_MspInit+0x80>)
 8001f76:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f7c:	661a      	str	r2, [r3, #96]	; 0x60
 8001f7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001f88:	b003      	add	sp, #12
 8001f8a:	bd30      	pop	{r4, r5, pc}
  else if(htim_pwm->Instance==TIM2)
 8001f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f90:	d1fa      	bne.n	8001f88 <HAL_TIM_PWM_MspInit+0x20>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f92:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8001f96:	4c15      	ldr	r4, [pc, #84]	; (8001fec <HAL_TIM_PWM_MspInit+0x84>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f98:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f9a:	f042 0201 	orr.w	r2, r2, #1
 8001f9e:	659a      	str	r2, [r3, #88]	; 0x58
 8001fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8001fa2:	4a13      	ldr	r2, [pc, #76]	; (8001ff0 <HAL_TIM_PWM_MspInit+0x88>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	9301      	str	r3, [sp, #4]
 8001faa:	9b01      	ldr	r3, [sp, #4]
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8001fac:	2304      	movs	r3, #4
 8001fae:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001fb2:	2080      	movs	r0, #128	; 0x80
 8001fb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fb8:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	2110      	movs	r1, #16
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8001fc0:	f44f 6c00 	mov.w	ip, #2048	; 0x800
 8001fc4:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8001fc6:	4620      	mov	r0, r4
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fc8:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8001fcc:	e9c4 c206 	strd	ip, r2, [r4, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8001fd0:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8001fd2:	f001 f8f5 	bl	80031c0 <HAL_DMA_Init>
 8001fd6:	b108      	cbz	r0, 8001fdc <HAL_TIM_PWM_MspInit+0x74>
      Error_Handler();
 8001fd8:	f7ff ff5e 	bl	8001e98 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8001fdc:	62ac      	str	r4, [r5, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8001fde:	632c      	str	r4, [r5, #48]	; 0x30
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8001fe0:	62a5      	str	r5, [r4, #40]	; 0x28
}
 8001fe2:	e7d1      	b.n	8001f88 <HAL_TIM_PWM_MspInit+0x20>
 8001fe4:	40012c00 	.word	0x40012c00
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	20000650 	.word	0x20000650
 8001ff0:	40020080 	.word	0x40020080

08001ff4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ff4:	b510      	push	{r4, lr}
 8001ff6:	4604      	mov	r4, r0
 8001ff8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffa:	2214      	movs	r2, #20
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	a803      	add	r0, sp, #12
 8002000:	f003 fd36 	bl	8005a70 <memset>
  if(htim->Instance==TIM1)
 8002004:	6823      	ldr	r3, [r4, #0]
 8002006:	4a15      	ldr	r2, [pc, #84]	; (800205c <HAL_TIM_MspPostInit+0x68>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d117      	bne.n	800203c <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200c:	4b14      	ldr	r3, [pc, #80]	; (8002060 <HAL_TIM_MspPostInit+0x6c>)
 800200e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002010:	f042 0201 	orr.w	r2, r2, #1
 8002014:	64da      	str	r2, [r3, #76]	; 0x4c
 8002016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002018:	f003 0301 	and.w	r3, r3, #1
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = STEP_UP_SW_Pin;
 8002020:	f44f 7380 	mov.w	r3, #256	; 0x100
    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STIM_CATHODE_Pin|STIM_ANODE_Pin;
 8002024:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800202c:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002032:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002034:	f001 fb76 	bl	8003724 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002038:	b008      	add	sp, #32
 800203a:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM2)
 800203c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002040:	d1fa      	bne.n	8002038 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002042:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002046:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002048:	f042 0201 	orr.w	r2, r2, #1
 800204c:	64da      	str	r2, [r3, #76]	; 0x4c
 800204e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	9302      	str	r3, [sp, #8]
 8002056:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STIM_CATHODE_Pin|STIM_ANODE_Pin;
 8002058:	2322      	movs	r3, #34	; 0x22
 800205a:	e7e3      	b.n	8002024 <HAL_TIM_MspPostInit+0x30>
 800205c:	40012c00 	.word	0x40012c00
 8002060:	40021000 	.word	0x40021000

08002064 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002064:	b570      	push	{r4, r5, r6, lr}
 8002066:	b096      	sub	sp, #88	; 0x58
 8002068:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206a:	2214      	movs	r2, #20
 800206c:	2100      	movs	r1, #0
 800206e:	a804      	add	r0, sp, #16
 8002070:	f003 fcfe 	bl	8005a70 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002074:	2234      	movs	r2, #52	; 0x34
 8002076:	2100      	movs	r1, #0
 8002078:	a809      	add	r0, sp, #36	; 0x24
 800207a:	f003 fcf9 	bl	8005a70 <memset>
  if(huart->Instance==USART1)
 800207e:	6823      	ldr	r3, [r4, #0]
 8002080:	4a3a      	ldr	r2, [pc, #232]	; (800216c <HAL_UART_MspInit+0x108>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d132      	bne.n	80020ec <HAL_UART_MspInit+0x88>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002086:	2301      	movs	r3, #1
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002088:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800208a:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800208c:	f002 f894 	bl	80041b8 <HAL_RCCEx_PeriphCLKConfig>
 8002090:	b108      	cbz	r0, 8002096 <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8002092:	f7ff ff01 	bl	8001e98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002096:	4b36      	ldr	r3, [pc, #216]	; (8002170 <HAL_UART_MspInit+0x10c>)
    GPIO_InitStruct.Pin = QCC_UART_TX_Pin|QCC_UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002098:	4836      	ldr	r0, [pc, #216]	; (8002174 <HAL_UART_MspInit+0x110>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800209a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800209c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80020a0:	661a      	str	r2, [r3, #96]	; 0x60
 80020a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020a4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80020a8:	9200      	str	r2, [sp, #0]
 80020aa:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020ae:	f042 0202 	orr.w	r2, r2, #2
 80020b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80020b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020be:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c0:	2302      	movs	r3, #2
 80020c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c6:	2400      	movs	r4, #0
 80020c8:	2303      	movs	r3, #3
 80020ca:	e9cd 4306 	strd	r4, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ce:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020d0:	2307      	movs	r3, #7
 80020d2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d4:	f001 fb26 	bl	8003724 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80020d8:	2025      	movs	r0, #37	; 0x25
 80020da:	4622      	mov	r2, r4
 80020dc:	4621      	mov	r1, r4
 80020de:	f001 f807 	bl	80030f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020e2:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020e4:	f001 f836 	bl	8003154 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020e8:	b016      	add	sp, #88	; 0x58
 80020ea:	bd70      	pop	{r4, r5, r6, pc}
  else if(huart->Instance==USART2)
 80020ec:	4a22      	ldr	r2, [pc, #136]	; (8002178 <HAL_UART_MspInit+0x114>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d1fa      	bne.n	80020e8 <HAL_UART_MspInit+0x84>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020f2:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020f4:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020f6:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020f8:	f002 f85e 	bl	80041b8 <HAL_RCCEx_PeriphCLKConfig>
 80020fc:	b108      	cbz	r0, 8002102 <HAL_UART_MspInit+0x9e>
      Error_Handler();
 80020fe:	f7ff fecb 	bl	8001e98 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002102:	4b1b      	ldr	r3, [pc, #108]	; (8002170 <HAL_UART_MspInit+0x10c>)
 8002104:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002106:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800210a:	659a      	str	r2, [r3, #88]	; 0x58
 800210c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800210e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002112:	9202      	str	r2, [sp, #8]
 8002114:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002116:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002118:	f042 0201 	orr.w	r2, r2, #1
 800211c:	64da      	str	r2, [r3, #76]	; 0x4c
 800211e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	9303      	str	r3, [sp, #12]
 8002126:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002128:	2602      	movs	r6, #2
 800212a:	2304      	movs	r3, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212c:	2400      	movs	r4, #0
 800212e:	2503      	movs	r5, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002130:	e9cd 3604 	strd	r3, r6, [sp, #16]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002134:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002136:	2307      	movs	r3, #7
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002138:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800213c:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800213e:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002142:	f001 faef 	bl	8003724 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002146:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800214a:	a904      	add	r1, sp, #16
 800214c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002150:	e9cd 3604 	strd	r3, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002154:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002158:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800215a:	f001 fae3 	bl	8003724 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800215e:	2026      	movs	r0, #38	; 0x26
 8002160:	4622      	mov	r2, r4
 8002162:	4621      	mov	r1, r4
 8002164:	f000 ffc4 	bl	80030f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002168:	2026      	movs	r0, #38	; 0x26
 800216a:	e7bb      	b.n	80020e4 <HAL_UART_MspInit+0x80>
 800216c:	40013800 	.word	0x40013800
 8002170:	40021000 	.word	0x40021000
 8002174:	48000400 	.word	0x48000400
 8002178:	40004400 	.word	0x40004400

0800217c <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800217c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002180:	4905      	ldr	r1, [pc, #20]	; (8002198 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002182:	4b06      	ldr	r3, [pc, #24]	; (800219c <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002184:	68ca      	ldr	r2, [r1, #12]
 8002186:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800218a:	4313      	orrs	r3, r2
 800218c:	60cb      	str	r3, [r1, #12]
 800218e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002192:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002194:	e7fd      	b.n	8002192 <__NVIC_SystemReset+0x16>
 8002196:	bf00      	nop
 8002198:	e000ed00 	.word	0xe000ed00
 800219c:	05fa0004 	.word	0x05fa0004

080021a0 <NMI_Handler>:
{
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 80021a0:	e7fe      	b.n	80021a0 <NMI_Handler>

080021a2 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 80021a2:	b508      	push	{r3, lr}
	/* USER CODE BEGIN HardFault_IRQn 0 */
	NVIC_SystemReset();
 80021a4:	f7ff ffea 	bl	800217c <__NVIC_SystemReset>

080021a8 <MemManage_Handler>:
void MemManage_Handler(void)
{
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 80021a8:	e7fe      	b.n	80021a8 <MemManage_Handler>

080021aa <BusFault_Handler>:
 80021aa:	b508      	push	{r3, lr}
 80021ac:	f7ff ffe6 	bl	800217c <__NVIC_SystemReset>

080021b0 <UsageFault_Handler>:
 80021b0:	b508      	push	{r3, lr}
 80021b2:	f7ff ffe3 	bl	800217c <__NVIC_SystemReset>

080021b6 <SVC_Handler>:

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80021b6:	4770      	bx	lr

080021b8 <DebugMon_Handler>:
 80021b8:	4770      	bx	lr

080021ba <PendSV_Handler>:
 80021ba:	4770      	bx	lr

080021bc <SysTick_Handler>:
void SysTick_Handler(void)
{
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 80021bc:	f000 b8da 	b.w	8002374 <HAL_IncTick>

080021c0 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
	/* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

	/* USER CODE END DMA1_Channel1_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_adc1);
 80021c0:	4801      	ldr	r0, [pc, #4]	; (80021c8 <DMA1_Channel1_IRQHandler+0x8>)
 80021c2:	f001 b8f1 	b.w	80033a8 <HAL_DMA_IRQHandler>
 80021c6:	bf00      	nop
 80021c8:	20000608 	.word	0x20000608

080021cc <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
	/* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

	/* USER CODE END DMA1_Channel7_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 80021cc:	4801      	ldr	r0, [pc, #4]	; (80021d4 <DMA1_Channel7_IRQHandler+0x8>)
 80021ce:	f001 b8eb 	b.w	80033a8 <HAL_DMA_IRQHandler>
 80021d2:	bf00      	nop
 80021d4:	20000650 	.word	0x20000650

080021d8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
	/* USER CODE BEGIN USART1_IRQn 0 */

	/* USER CODE END USART1_IRQn 0 */
	HAL_UART_IRQHandler(&huart1);
 80021d8:	4801      	ldr	r0, [pc, #4]	; (80021e0 <USART1_IRQHandler+0x8>)
 80021da:	f002 bf31 	b.w	8005040 <HAL_UART_IRQHandler>
 80021de:	bf00      	nop
 80021e0:	20000730 	.word	0x20000730

080021e4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
	/* USER CODE BEGIN USART2_IRQn 0 */

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 80021e4:	4801      	ldr	r0, [pc, #4]	; (80021ec <USART2_IRQHandler+0x8>)
 80021e6:	f002 bf2b 	b.w	8005040 <HAL_UART_IRQHandler>
 80021ea:	bf00      	nop
 80021ec:	200007b4 	.word	0x200007b4

080021f0 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80021f0:	2001      	movs	r0, #1
 80021f2:	4770      	bx	lr

080021f4 <_kill>:

int _kill(int pid, int sig)
{
 80021f4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80021f6:	f003 fc11 	bl	8005a1c <__errno>
 80021fa:	2316      	movs	r3, #22
 80021fc:	6003      	str	r3, [r0, #0]
	return -1;
}
 80021fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002202:	bd08      	pop	{r3, pc}

08002204 <_exit>:

void _exit (int status)
{
 8002204:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002206:	f003 fc09 	bl	8005a1c <__errno>
 800220a:	2316      	movs	r3, #22
 800220c:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 800220e:	e7fe      	b.n	800220e <_exit+0xa>

08002210 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002210:	b570      	push	{r4, r5, r6, lr}
 8002212:	460d      	mov	r5, r1
 8002214:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002216:	460e      	mov	r6, r1
 8002218:	1b73      	subs	r3, r6, r5
 800221a:	429c      	cmp	r4, r3
 800221c:	dc01      	bgt.n	8002222 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800221e:	4620      	mov	r0, r4
 8002220:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8002222:	f3af 8000 	nop.w
 8002226:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222a:	e7f5      	b.n	8002218 <_read+0x8>

0800222c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800222c:	b570      	push	{r4, r5, r6, lr}
 800222e:	460d      	mov	r5, r1
 8002230:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002232:	460e      	mov	r6, r1
 8002234:	1b73      	subs	r3, r6, r5
 8002236:	429c      	cmp	r4, r3
 8002238:	dc01      	bgt.n	800223e <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 800223a:	4620      	mov	r0, r4
 800223c:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 800223e:	f816 0b01 	ldrb.w	r0, [r6], #1
 8002242:	f7ff f837 	bl	80012b4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002246:	e7f5      	b.n	8002234 <_write+0x8>

08002248 <_close>:

int _close(int file)
{
	return -1;
}
 8002248:	f04f 30ff 	mov.w	r0, #4294967295
 800224c:	4770      	bx	lr

0800224e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800224e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002252:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002254:	2000      	movs	r0, #0
 8002256:	4770      	bx	lr

08002258 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002258:	2001      	movs	r0, #1
 800225a:	4770      	bx	lr

0800225c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800225c:	2000      	movs	r0, #0
 800225e:	4770      	bx	lr

08002260 <_sbrk>:
			- (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end)
 8002260:	4a0b      	ldr	r2, [pc, #44]	; (8002290 <_sbrk+0x30>)
 8002262:	6811      	ldr	r1, [r2, #0]
{
 8002264:	b510      	push	{r4, lr}
 8002266:	4603      	mov	r3, r0
	if (NULL == __sbrk_heap_end)
 8002268:	b909      	cbnz	r1, 800226e <_sbrk+0xe>
	{
		__sbrk_heap_end = &_end;
 800226a:	490a      	ldr	r1, [pc, #40]	; (8002294 <_sbrk+0x34>)
 800226c:	6011      	str	r1, [r2, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap)
 800226e:	6810      	ldr	r0, [r2, #0]
 8002270:	4909      	ldr	r1, [pc, #36]	; (8002298 <_sbrk+0x38>)
 8002272:	4c0a      	ldr	r4, [pc, #40]	; (800229c <_sbrk+0x3c>)
 8002274:	4403      	add	r3, r0
 8002276:	1b09      	subs	r1, r1, r4
 8002278:	428b      	cmp	r3, r1
 800227a:	d906      	bls.n	800228a <_sbrk+0x2a>
	{
		errno = ENOMEM;
 800227c:	f003 fbce 	bl	8005a1c <__errno>
 8002280:	230c      	movs	r3, #12
 8002282:	6003      	str	r3, [r0, #0]
		return (void*) -1;
 8002284:	f04f 30ff 	mov.w	r0, #4294967295

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;

	return (void*) prev_heap_end;
}
 8002288:	bd10      	pop	{r4, pc}
	__sbrk_heap_end += incr;
 800228a:	6013      	str	r3, [r2, #0]
	return (void*) prev_heap_end;
 800228c:	e7fc      	b.n	8002288 <_sbrk+0x28>
 800228e:	bf00      	nop
 8002290:	2000083c 	.word	0x2000083c
 8002294:	20000858 	.word	0x20000858
 8002298:	2000a000 	.word	0x2000a000
 800229c:	00000800 	.word	0x00000800

080022a0 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80022a0:	4a03      	ldr	r2, [pc, #12]	; (80022b0 <SystemInit+0x10>)
 80022a2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80022a6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022aa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80022ae:	4770      	bx	lr
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80022b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022b8:	f7ff fff2 	bl	80022a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022bc:	480c      	ldr	r0, [pc, #48]	; (80022f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80022be:	490d      	ldr	r1, [pc, #52]	; (80022f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022c0:	4a0d      	ldr	r2, [pc, #52]	; (80022f8 <LoopForever+0xe>)
  movs r3, #0
 80022c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022c4:	e002      	b.n	80022cc <LoopCopyDataInit>

080022c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ca:	3304      	adds	r3, #4

080022cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022d0:	d3f9      	bcc.n	80022c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022d2:	4a0a      	ldr	r2, [pc, #40]	; (80022fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80022d4:	4c0a      	ldr	r4, [pc, #40]	; (8002300 <LoopForever+0x16>)
  movs r3, #0
 80022d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022d8:	e001      	b.n	80022de <LoopFillZerobss>

080022da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022dc:	3204      	adds	r2, #4

080022de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022e0:	d3fb      	bcc.n	80022da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022e2:	f003 fba1 	bl	8005a28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022e6:	f7ff fc15 	bl	8001b14 <main>

080022ea <LoopForever>:

LoopForever:
    b LoopForever
 80022ea:	e7fe      	b.n	80022ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022ec:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80022f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f4:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 80022f8:	0800b7dc 	.word	0x0800b7dc
  ldr r2, =_sbss
 80022fc:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002300:	20000854 	.word	0x20000854

08002304 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002304:	e7fe      	b.n	8002304 <ADC1_2_IRQHandler>
	...

08002308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002308:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800230a:	4b0f      	ldr	r3, [pc, #60]	; (8002348 <HAL_InitTick+0x40>)
{
 800230c:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 800230e:	7818      	ldrb	r0, [r3, #0]
 8002310:	b908      	cbnz	r0, 8002316 <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002312:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002314:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002316:	4a0d      	ldr	r2, [pc, #52]	; (800234c <HAL_InitTick+0x44>)
 8002318:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800231c:	fbb3 f3f0 	udiv	r3, r3, r0
 8002320:	6810      	ldr	r0, [r2, #0]
 8002322:	fbb0 f0f3 	udiv	r0, r0, r3
 8002326:	f000 ff37 	bl	8003198 <HAL_SYSTICK_Config>
 800232a:	4604      	mov	r4, r0
 800232c:	2800      	cmp	r0, #0
 800232e:	d1f0      	bne.n	8002312 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002330:	2d0f      	cmp	r5, #15
 8002332:	d8ee      	bhi.n	8002312 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002334:	4602      	mov	r2, r0
 8002336:	4629      	mov	r1, r5
 8002338:	f04f 30ff 	mov.w	r0, #4294967295
 800233c:	f000 fed8 	bl	80030f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002340:	4b03      	ldr	r3, [pc, #12]	; (8002350 <HAL_InitTick+0x48>)
 8002342:	4620      	mov	r0, r4
 8002344:	601d      	str	r5, [r3, #0]
  return status;
 8002346:	e7e5      	b.n	8002314 <HAL_InitTick+0xc>
 8002348:	20000014 	.word	0x20000014
 800234c:	20000010 	.word	0x20000010
 8002350:	20000018 	.word	0x20000018

08002354 <HAL_Init>:
{
 8002354:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002356:	2003      	movs	r0, #3
 8002358:	f000 feb8 	bl	80030cc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800235c:	2000      	movs	r0, #0
 800235e:	f7ff ffd3 	bl	8002308 <HAL_InitTick>
 8002362:	4604      	mov	r4, r0
 8002364:	b918      	cbnz	r0, 800236e <HAL_Init+0x1a>
    HAL_MspInit();
 8002366:	f7ff fd99 	bl	8001e9c <HAL_MspInit>
}
 800236a:	4620      	mov	r0, r4
 800236c:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800236e:	2401      	movs	r4, #1
 8002370:	e7fb      	b.n	800236a <HAL_Init+0x16>
	...

08002374 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002374:	4a03      	ldr	r2, [pc, #12]	; (8002384 <HAL_IncTick+0x10>)
 8002376:	4b04      	ldr	r3, [pc, #16]	; (8002388 <HAL_IncTick+0x14>)
 8002378:	6811      	ldr	r1, [r2, #0]
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	440b      	add	r3, r1
 800237e:	6013      	str	r3, [r2, #0]
}
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	20000840 	.word	0x20000840
 8002388:	20000014 	.word	0x20000014

0800238c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800238c:	4b01      	ldr	r3, [pc, #4]	; (8002394 <HAL_GetTick+0x8>)
 800238e:	6818      	ldr	r0, [r3, #0]
}
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20000840 	.word	0x20000840

08002398 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002398:	b538      	push	{r3, r4, r5, lr}
 800239a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800239c:	f7ff fff6 	bl	800238c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023a0:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 80023a2:	bf1c      	itt	ne
 80023a4:	4b05      	ldrne	r3, [pc, #20]	; (80023bc <HAL_Delay+0x24>)
 80023a6:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80023a8:	4605      	mov	r5, r0
    wait += (uint32_t)uwTickFreq;
 80023aa:	bf18      	it	ne
 80023ac:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023ae:	f7ff ffed 	bl	800238c <HAL_GetTick>
 80023b2:	1b43      	subs	r3, r0, r5
 80023b4:	42a3      	cmp	r3, r4
 80023b6:	d3fa      	bcc.n	80023ae <HAL_Delay+0x16>
  {
  }
}
 80023b8:	bd38      	pop	{r3, r4, r5, pc}
 80023ba:	bf00      	nop
 80023bc:	20000014 	.word	0x20000014

080023c0 <LL_ADC_SetChannelSamplingTime>:
{
 80023c0:	b530      	push	{r4, r5, lr}
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80023c2:	0dcc      	lsrs	r4, r1, #23
 80023c4:	f004 0404 	and.w	r4, r4, #4
 80023c8:	3014      	adds	r0, #20
  MODIFY_REG(*preg,
 80023ca:	f3c1 5104 	ubfx	r1, r1, #20, #5
 80023ce:	5823      	ldr	r3, [r4, r0]
 80023d0:	2507      	movs	r5, #7
 80023d2:	408d      	lsls	r5, r1
 80023d4:	ea23 0305 	bic.w	r3, r3, r5
 80023d8:	fa02 f101 	lsl.w	r1, r2, r1
 80023dc:	430b      	orrs	r3, r1
 80023de:	5023      	str	r3, [r4, r0]
}
 80023e0:	bd30      	pop	{r4, r5, pc}

080023e2 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023e2:	6880      	ldr	r0, [r0, #8]
}
 80023e4:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80023e8:	4770      	bx	lr
	...

080023ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80023ee:	2300      	movs	r3, #0
 80023f0:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80023f2:	4604      	mov	r4, r0
 80023f4:	2800      	cmp	r0, #0
 80023f6:	f000 80c3 	beq.w	8002580 <HAL_ADC_Init+0x194>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023fa:	6d45      	ldr	r5, [r0, #84]	; 0x54
 80023fc:	b925      	cbnz	r5, 8002408 <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023fe:	f7ff fd65 	bl	8001ecc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002402:	65a5      	str	r5, [r4, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002404:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002408:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800240a:	6883      	ldr	r3, [r0, #8]
 800240c:	009b      	lsls	r3, r3, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800240e:	bf41      	itttt	mi
 8002410:	6883      	ldrmi	r3, [r0, #8]
 8002412:	f023 4320 	bicmi.w	r3, r3, #2684354560	; 0xa0000000
 8002416:	f023 033f 	bicmi.w	r3, r3, #63	; 0x3f
 800241a:	6083      	strmi	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800241c:	6883      	ldr	r3, [r0, #8]
 800241e:	00dd      	lsls	r5, r3, #3
 8002420:	f140 808e 	bpl.w	8002540 <HAL_ADC_Init+0x154>
 8002424:	6883      	ldr	r3, [r0, #8]
 8002426:	00d9      	lsls	r1, r3, #3
 8002428:	f100 80a1 	bmi.w	800256e <HAL_ADC_Init+0x182>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800242c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800242e:	f043 0310 	orr.w	r3, r3, #16
 8002432:	6563      	str	r3, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002434:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002436:	f043 0301 	orr.w	r3, r3, #1
 800243a:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800243c:	2101      	movs	r1, #1

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800243e:	f7ff ffd0 	bl	80023e2 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002442:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002444:	f003 0310 	and.w	r3, r3, #16
 8002448:	4303      	orrs	r3, r0
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800244a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800244c:	f040 8095 	bne.w	800257a <HAL_ADC_Init+0x18e>
    ADC_STATE_CLR_SET(hadc->State,
 8002450:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002454:	f043 0302 	orr.w	r3, r3, #2
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002458:	6820      	ldr	r0, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 800245a:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800245c:	6883      	ldr	r3, [r0, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800245e:	07da      	lsls	r2, r3, #31
 8002460:	d40e      	bmi.n	8002480 <HAL_ADC_Init+0x94>
 8002462:	4b48      	ldr	r3, [pc, #288]	; (8002584 <HAL_ADC_Init+0x198>)
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800246a:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800246c:	4313      	orrs	r3, r2
 800246e:	07db      	lsls	r3, r3, #31
 8002470:	d406      	bmi.n	8002480 <HAL_ADC_Init+0x94>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002472:	4a45      	ldr	r2, [pc, #276]	; (8002588 <HAL_ADC_Init+0x19c>)
 8002474:	6865      	ldr	r5, [r4, #4]
 8002476:	6893      	ldr	r3, [r2, #8]
 8002478:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800247c:	432b      	orrs	r3, r5
 800247e:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8002480:	68e5      	ldr	r5, [r4, #12]
 8002482:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002484:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 8002488:	432b      	orrs	r3, r5
 800248a:	68a5      	ldr	r5, [r4, #8]
 800248c:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800248e:	7e65      	ldrb	r5, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002490:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 8002492:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002496:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800249a:	bf02      	ittt	eq
 800249c:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 800249e:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80024a2:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024a6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80024a8:	b122      	cbz	r2, 80024b4 <HAL_ADC_Init+0xc8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80024aa:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024ac:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80024b0:	432a      	orrs	r2, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024b2:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80024b4:	68c5      	ldr	r5, [r0, #12]
 80024b6:	4a35      	ldr	r2, [pc, #212]	; (800258c <HAL_ADC_Init+0x1a0>)
 80024b8:	402a      	ands	r2, r5
 80024ba:	4313      	orrs	r3, r2
 80024bc:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024be:	f7ff ff90 	bl	80023e2 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024c2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	f002 0208 	and.w	r2, r2, #8
 80024ca:	4302      	orrs	r2, r0
 80024cc:	d120      	bne.n	8002510 <HAL_ADC_Init+0x124>
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024ce:	68d8      	ldr	r0, [r3, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024d0:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024d4:	7e25      	ldrb	r5, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024d6:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024d8:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024dc:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024e0:	f020 0002 	bic.w	r0, r0, #2
 80024e4:	4302      	orrs	r2, r0
 80024e6:	60da      	str	r2, [r3, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80024e8:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80024ec:	2a01      	cmp	r2, #1
 80024ee:	d140      	bne.n	8002572 <HAL_ADC_Init+0x186>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80024f0:	e9d4 250f 	ldrd	r2, r5, [r4, #60]	; 0x3c
 80024f4:	6918      	ldr	r0, [r3, #16]
 80024f6:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80024fa:	f020 0004 	bic.w	r0, r0, #4
 80024fe:	432a      	orrs	r2, r5
 8002500:	4302      	orrs	r2, r0
 8002502:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002504:	4302      	orrs	r2, r0
 8002506:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002508:	4302      	orrs	r2, r0
 800250a:	f042 0201 	orr.w	r2, r2, #1
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800250e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002510:	6922      	ldr	r2, [r4, #16]
 8002512:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002514:	bf05      	ittet	eq
 8002516:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8002518:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800251a:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800251c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8002520:	bf06      	itte	eq
 8002522:	f020 000f 	biceq.w	r0, r0, #15
 8002526:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002528:	f022 020f 	bicne.w	r2, r2, #15
 800252c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800252e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002530:	f023 0303 	bic.w	r3, r3, #3
 8002534:	f043 0301 	orr.w	r3, r3, #1
 8002538:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800253a:	4608      	mov	r0, r1
 800253c:	b003      	add	sp, #12
 800253e:	bd30      	pop	{r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8002540:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002542:	4a13      	ldr	r2, [pc, #76]	; (8002590 <HAL_ADC_Init+0x1a4>)
 8002544:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002548:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800254c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002550:	6083      	str	r3, [r0, #8]
 8002552:	4b10      	ldr	r3, [pc, #64]	; (8002594 <HAL_ADC_Init+0x1a8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	fbb3 f3f2 	udiv	r3, r3, r2
 800255a:	3301      	adds	r3, #1
 800255c:	005b      	lsls	r3, r3, #1
      wait_loop_index--;
 800255e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002560:	9b01      	ldr	r3, [sp, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	f43f af5e 	beq.w	8002424 <HAL_ADC_Init+0x38>
      wait_loop_index--;
 8002568:	9b01      	ldr	r3, [sp, #4]
 800256a:	3b01      	subs	r3, #1
 800256c:	e7f7      	b.n	800255e <HAL_ADC_Init+0x172>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800256e:	2100      	movs	r1, #0
 8002570:	e765      	b.n	800243e <HAL_ADC_Init+0x52>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	f022 0201 	bic.w	r2, r2, #1
 8002578:	e7c9      	b.n	800250e <HAL_ADC_Init+0x122>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800257a:	f043 0310 	orr.w	r3, r3, #16
 800257e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8002580:	2101      	movs	r1, #1
 8002582:	e7da      	b.n	800253a <HAL_ADC_Init+0x14e>
 8002584:	50040000 	.word	0x50040000
 8002588:	50040300 	.word	0x50040300
 800258c:	fff0c007 	.word	0xfff0c007
 8002590:	00030d40 	.word	0x00030d40
 8002594:	20000010 	.word	0x20000010

08002598 <HAL_ADC_ConvCpltCallback>:
 8002598:	4770      	bx	lr

0800259a <HAL_ADC_ConvHalfCpltCallback>:
 800259a:	4770      	bx	lr

0800259c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800259c:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800259e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80025a0:	f7ff fffb 	bl	800259a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025a4:	bd08      	pop	{r3, pc}

080025a6 <HAL_ADC_LevelOutOfWindowCallback>:
 80025a6:	4770      	bx	lr

080025a8 <HAL_ADC_ErrorCallback>:
 80025a8:	4770      	bx	lr
	...

080025ac <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 80025ac:	6803      	ldr	r3, [r0, #0]
{
 80025ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80025b2:	f8df 823c 	ldr.w	r8, [pc, #572]	; 80027f0 <HAL_ADC_IRQHandler+0x244>
  uint32_t tmp_isr = hadc->Instance->ISR;
 80025b6:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80025b8:	685e      	ldr	r6, [r3, #4]
 80025ba:	f8d8 7008 	ldr.w	r7, [r8, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80025be:	07ab      	lsls	r3, r5, #30
{
 80025c0:	4604      	mov	r4, r0
 80025c2:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80025c6:	d50e      	bpl.n	80025e6 <HAL_ADC_IRQHandler+0x3a>
 80025c8:	07b0      	lsls	r0, r6, #30
 80025ca:	d50c      	bpl.n	80025e6 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80025ce:	06d9      	lsls	r1, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80025d0:	bf5e      	ittt	pl
 80025d2:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 80025d4:	f443 6300 	orrpl.w	r3, r3, #2048	; 0x800
 80025d8:	6563      	strpl	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80025da:	4620      	mov	r0, r4
 80025dc:	f000 fd12 	bl	8003004 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80025e0:	6823      	ldr	r3, [r4, #0]
 80025e2:	2202      	movs	r2, #2
 80025e4:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80025e6:	076a      	lsls	r2, r5, #29
 80025e8:	d501      	bpl.n	80025ee <HAL_ADC_IRQHandler+0x42>
 80025ea:	0773      	lsls	r3, r6, #29
 80025ec:	d403      	bmi.n	80025f6 <HAL_ADC_IRQHandler+0x4a>
 80025ee:	0728      	lsls	r0, r5, #28
 80025f0:	d532      	bpl.n	8002658 <HAL_ADC_IRQHandler+0xac>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80025f2:	0731      	lsls	r1, r6, #28
 80025f4:	d530      	bpl.n	8002658 <HAL_ADC_IRQHandler+0xac>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80025f8:	6820      	ldr	r0, [r4, #0]
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025fa:	06da      	lsls	r2, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025fc:	bf5e      	ittt	pl
 80025fe:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8002600:	f443 7300 	orrpl.w	r3, r3, #512	; 0x200
 8002604:	6563      	strpl	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002606:	68c3      	ldr	r3, [r0, #12]
 8002608:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 800260c:	d11e      	bne.n	800264c <HAL_ADC_IRQHandler+0xa0>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800260e:	4b76      	ldr	r3, [pc, #472]	; (80027e8 <HAL_ADC_IRQHandler+0x23c>)
 8002610:	4298      	cmp	r0, r3
 8002612:	f000 80db 	beq.w	80027cc <HAL_ADC_IRQHandler+0x220>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002616:	68c3      	ldr	r3, [r0, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002618:	049b      	lsls	r3, r3, #18
 800261a:	d417      	bmi.n	800264c <HAL_ADC_IRQHandler+0xa0>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800261c:	6803      	ldr	r3, [r0, #0]
 800261e:	0719      	lsls	r1, r3, #28
 8002620:	d514      	bpl.n	800264c <HAL_ADC_IRQHandler+0xa0>
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002622:	f7ff fede 	bl	80023e2 <LL_ADC_REG_IsConversionOngoing>
 8002626:	2800      	cmp	r0, #0
 8002628:	f040 80b1 	bne.w	800278e <HAL_ADC_IRQHandler+0x1e2>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800262c:	6822      	ldr	r2, [r4, #0]
 800262e:	6853      	ldr	r3, [r2, #4]
 8002630:	f023 030c 	bic.w	r3, r3, #12
 8002634:	6053      	str	r3, [r2, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002636:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002638:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800263c:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800263e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002640:	04da      	lsls	r2, r3, #19
 8002642:	d403      	bmi.n	800264c <HAL_ADC_IRQHandler+0xa0>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002644:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800264c:	4620      	mov	r0, r4
 800264e:	f7ff ffa3 	bl	8002598 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002652:	6823      	ldr	r3, [r4, #0]
 8002654:	220c      	movs	r2, #12
 8002656:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002658:	06ab      	lsls	r3, r5, #26
 800265a:	d501      	bpl.n	8002660 <HAL_ADC_IRQHandler+0xb4>
 800265c:	06b0      	lsls	r0, r6, #26
 800265e:	d403      	bmi.n	8002668 <HAL_ADC_IRQHandler+0xbc>
 8002660:	0669      	lsls	r1, r5, #25
 8002662:	d538      	bpl.n	80026d6 <HAL_ADC_IRQHandler+0x12a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002664:	0672      	lsls	r2, r6, #25
 8002666:	d536      	bpl.n	80026d6 <HAL_ADC_IRQHandler+0x12a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002668:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800266a:	4a5f      	ldr	r2, [pc, #380]	; (80027e8 <HAL_ADC_IRQHandler+0x23c>)
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800266c:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800266e:	bf5e      	ittt	pl
 8002670:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8002672:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 8002676:	6563      	strpl	r3, [r4, #84]	; 0x54
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002678:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800267a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800267c:	68d9      	ldr	r1, [r3, #12]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800267e:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002680:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
 8002684:	d104      	bne.n	8002690 <HAL_ADC_IRQHandler+0xe4>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002686:	b11f      	cbz	r7, 8002690 <HAL_ADC_IRQHandler+0xe4>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002688:	1fba      	subs	r2, r7, #6
 800268a:	2a01      	cmp	r2, #1
 800268c:	f200 8088 	bhi.w	80027a0 <HAL_ADC_IRQHandler+0x1f4>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002690:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002692:	b9d0      	cbnz	r0, 80026ca <HAL_ADC_IRQHandler+0x11e>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002694:	0190      	lsls	r0, r2, #6
 8002696:	d505      	bpl.n	80026a4 <HAL_ADC_IRQHandler+0xf8>
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002698:	f402 5000 	and.w	r0, r2, #8192	; 0x2000
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800269c:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80026a0:	4301      	orrs	r1, r0
 80026a2:	d112      	bne.n	80026ca <HAL_ADC_IRQHandler+0x11e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80026a4:	6819      	ldr	r1, [r3, #0]
 80026a6:	0648      	lsls	r0, r1, #25
 80026a8:	d50f      	bpl.n	80026ca <HAL_ADC_IRQHandler+0x11e>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80026aa:	0291      	lsls	r1, r2, #10
 80026ac:	d40d      	bmi.n	80026ca <HAL_ADC_IRQHandler+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80026ae:	689a      	ldr	r2, [r3, #8]
 80026b0:	0712      	lsls	r2, r2, #28
 80026b2:	d478      	bmi.n	80027a6 <HAL_ADC_IRQHandler+0x1fa>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80026ba:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80026bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80026c2:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80026c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026c6:	05d8      	lsls	r0, r3, #23
 80026c8:	d576      	bpl.n	80027b8 <HAL_ADC_IRQHandler+0x20c>
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026ca:	4620      	mov	r0, r4
 80026cc:	f000 fc96 	bl	8002ffc <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80026d0:	6823      	ldr	r3, [r4, #0]
 80026d2:	2260      	movs	r2, #96	; 0x60
 80026d4:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80026d6:	0629      	lsls	r1, r5, #24
 80026d8:	d50b      	bpl.n	80026f2 <HAL_ADC_IRQHandler+0x146>
 80026da:	0632      	lsls	r2, r6, #24
 80026dc:	d509      	bpl.n	80026f2 <HAL_ADC_IRQHandler+0x146>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80026de:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026e4:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80026e6:	4620      	mov	r0, r4
 80026e8:	f7ff ff5d 	bl	80025a6 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	2280      	movs	r2, #128	; 0x80
 80026f0:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80026f2:	05eb      	lsls	r3, r5, #23
 80026f4:	d50c      	bpl.n	8002710 <HAL_ADC_IRQHandler+0x164>
 80026f6:	05f0      	lsls	r0, r6, #23
 80026f8:	d50a      	bpl.n	8002710 <HAL_ADC_IRQHandler+0x164>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80026fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002700:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002702:	4620      	mov	r0, r4
 8002704:	f000 fc7c 	bl	8003000 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002708:	6823      	ldr	r3, [r4, #0]
 800270a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800270e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002710:	05a9      	lsls	r1, r5, #22
 8002712:	d50c      	bpl.n	800272e <HAL_ADC_IRQHandler+0x182>
 8002714:	05b2      	lsls	r2, r6, #22
 8002716:	d50a      	bpl.n	800272e <HAL_ADC_IRQHandler+0x182>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002718:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800271a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800271e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002720:	4620      	mov	r0, r4
 8002722:	f000 fc6e 	bl	8003002 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002726:	6823      	ldr	r3, [r4, #0]
 8002728:	f44f 7200 	mov.w	r2, #512	; 0x200
 800272c:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800272e:	06eb      	lsls	r3, r5, #27
 8002730:	d518      	bpl.n	8002764 <HAL_ADC_IRQHandler+0x1b8>
 8002732:	06f0      	lsls	r0, r6, #27
 8002734:	d516      	bpl.n	8002764 <HAL_ADC_IRQHandler+0x1b8>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002736:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002738:	b133      	cbz	r3, 8002748 <HAL_ADC_IRQHandler+0x19c>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800273a:	2f00      	cmp	r7, #0
 800273c:	d041      	beq.n	80027c2 <HAL_ADC_IRQHandler+0x216>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800273e:	f8d8 3008 	ldr.w	r3, [r8, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002742:	f413 4f60 	tst.w	r3, #57344	; 0xe000
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002746:	d00a      	beq.n	800275e <HAL_ADC_IRQHandler+0x1b2>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002748:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800274a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800274e:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002750:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002752:	f043 0302 	orr.w	r3, r3, #2
 8002756:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8002758:	4620      	mov	r0, r4
 800275a:	f7ff ff25 	bl	80025a8 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800275e:	6823      	ldr	r3, [r4, #0]
 8002760:	2210      	movs	r2, #16
 8002762:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002764:	0569      	lsls	r1, r5, #21
 8002766:	d53c      	bpl.n	80027e2 <HAL_ADC_IRQHandler+0x236>
 8002768:	0572      	lsls	r2, r6, #21
 800276a:	d53a      	bpl.n	80027e2 <HAL_ADC_IRQHandler+0x236>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800276c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800276e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002772:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002774:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002776:	f043 0308 	orr.w	r3, r3, #8
 800277a:	65a3      	str	r3, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800277c:	6823      	ldr	r3, [r4, #0]
 800277e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002782:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002784:	601a      	str	r2, [r3, #0]
}
 8002786:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800278a:	f000 bc38 	b.w	8002ffe <HAL_ADCEx_InjectedQueueOverflowCallback>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800278e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002790:	f043 0310 	orr.w	r3, r3, #16
 8002794:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002796:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	65a3      	str	r3, [r4, #88]	; 0x58
 800279e:	e755      	b.n	800264c <HAL_ADC_IRQHandler+0xa0>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80027a0:	4a12      	ldr	r2, [pc, #72]	; (80027ec <HAL_ADC_IRQHandler+0x240>)
 80027a2:	68d2      	ldr	r2, [r2, #12]
 80027a4:	e775      	b.n	8002692 <HAL_ADC_IRQHandler+0xe6>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027a8:	f043 0310 	orr.w	r3, r3, #16
 80027ac:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80027b0:	f043 0301 	orr.w	r3, r3, #1
 80027b4:	65a3      	str	r3, [r4, #88]	; 0x58
 80027b6:	e788      	b.n	80026ca <HAL_ADC_IRQHandler+0x11e>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027ba:	f043 0301 	orr.w	r3, r3, #1
 80027be:	6563      	str	r3, [r4, #84]	; 0x54
 80027c0:	e783      	b.n	80026ca <HAL_ADC_IRQHandler+0x11e>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80027c2:	6823      	ldr	r3, [r4, #0]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	f013 0f01 	tst.w	r3, #1
 80027ca:	e7bc      	b.n	8002746 <HAL_ADC_IRQHandler+0x19a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027cc:	2f09      	cmp	r7, #9
 80027ce:	d805      	bhi.n	80027dc <HAL_ADC_IRQHandler+0x230>
 80027d0:	f240 2321 	movw	r3, #545	; 0x221
 80027d4:	40fb      	lsrs	r3, r7
 80027d6:	07db      	lsls	r3, r3, #31
 80027d8:	f53f af1d 	bmi.w	8002616 <HAL_ADC_IRQHandler+0x6a>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80027dc:	4b03      	ldr	r3, [pc, #12]	; (80027ec <HAL_ADC_IRQHandler+0x240>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	e71a      	b.n	8002618 <HAL_ADC_IRQHandler+0x6c>
}
 80027e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027e6:	bf00      	nop
 80027e8:	50040100 	.word	0x50040100
 80027ec:	50040000 	.word	0x50040000
 80027f0:	50040300 	.word	0x50040300

080027f4 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027f4:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80027f6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80027f8:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 80027fc:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027fe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002800:	d121      	bne.n	8002846 <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002802:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002806:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	6811      	ldr	r1, [r2, #0]
 800280c:	0708      	lsls	r0, r1, #28
 800280e:	d516      	bpl.n	800283e <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002810:	68d1      	ldr	r1, [r2, #12]
 8002812:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8002816:	d10e      	bne.n	8002836 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002818:	68d2      	ldr	r2, [r2, #12]
 800281a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800281e:	d10a      	bne.n	8002836 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002820:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002822:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002826:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002828:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800282a:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800282c:	bf5e      	ittt	pl
 800282e:	6d5a      	ldrpl	r2, [r3, #84]	; 0x54
 8002830:	f042 0201 	orrpl.w	r2, r2, #1
 8002834:	655a      	strpl	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002836:	4618      	mov	r0, r3
 8002838:	f7ff feae 	bl	8002598 <HAL_ADC_ConvCpltCallback>
}
 800283c:	bd10      	pop	{r4, pc}
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800283e:	68d2      	ldr	r2, [r2, #12]
 8002840:	f012 0f02 	tst.w	r2, #2
 8002844:	e7eb      	b.n	800281e <ADC_DMAConvCplt+0x2a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002846:	06d2      	lsls	r2, r2, #27
 8002848:	d503      	bpl.n	8002852 <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff feac 	bl	80025a8 <HAL_ADC_ErrorCallback>
 8002850:	e7f4      	b.n	800283c <ADC_DMAConvCplt+0x48>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800285a:	4718      	bx	r3

0800285c <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800285c:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800285e:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002860:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002862:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002866:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002868:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800286a:	f043 0304 	orr.w	r3, r3, #4
 800286e:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002870:	f7ff fe9a 	bl	80025a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002874:	bd08      	pop	{r3, pc}
	...

08002878 <HAL_ADC_ConfigChannel>:
{
 8002878:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0UL;
 800287a:	2300      	movs	r3, #0
 800287c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800287e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002882:	2b01      	cmp	r3, #1
{
 8002884:	4605      	mov	r5, r0
 8002886:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8002888:	f000 81a5 	beq.w	8002bd6 <HAL_ADC_ConfigChannel+0x35e>
 800288c:	2301      	movs	r3, #1
 800288e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002892:	6800      	ldr	r0, [r0, #0]
 8002894:	f7ff fda5 	bl	80023e2 <LL_ADC_REG_IsConversionOngoing>
 8002898:	2800      	cmp	r0, #0
 800289a:	f040 8196 	bne.w	8002bca <HAL_ADC_ConfigChannel+0x352>
    if (sConfig->Rank <= 5U)
 800289e:	684b      	ldr	r3, [r1, #4]
 80028a0:	2b05      	cmp	r3, #5
 80028a2:	d809      	bhi.n	80028b8 <HAL_ADC_ConfigChannel+0x40>
      switch (sConfig->Rank)
 80028a4:	3b02      	subs	r3, #2
 80028a6:	2b03      	cmp	r3, #3
 80028a8:	f200 8094 	bhi.w	80029d4 <HAL_ADC_ConfigChannel+0x15c>
 80028ac:	e8df f003 	tbb	[pc, r3]
 80028b0:	8f8d8b02 	.word	0x8f8d8b02
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80028b4:	230c      	movs	r3, #12
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80028b6:	6063      	str	r3, [r4, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80028b8:	6862      	ldr	r2, [r4, #4]
 80028ba:	6828      	ldr	r0, [r5, #0]
  MODIFY_REG(*preg,
 80028bc:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80028be:	0991      	lsrs	r1, r2, #6
 80028c0:	f001 010c 	and.w	r1, r1, #12
 80028c4:	f100 0730 	add.w	r7, r0, #48	; 0x30
  MODIFY_REG(*preg,
 80028c8:	f002 021f 	and.w	r2, r2, #31
 80028cc:	59ce      	ldr	r6, [r1, r7]
 80028ce:	f04f 0c1f 	mov.w	ip, #31
 80028d2:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80028d6:	4093      	lsls	r3, r2
 80028d8:	fa0c f202 	lsl.w	r2, ip, r2
 80028dc:	ea26 0202 	bic.w	r2, r6, r2
 80028e0:	4313      	orrs	r3, r2
 80028e2:	51cb      	str	r3, [r1, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028e4:	f7ff fd7d 	bl	80023e2 <LL_ADC_REG_IsConversionOngoing>
 80028e8:	4601      	mov	r1, r0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028ea:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028ec:	6882      	ldr	r2, [r0, #8]
 80028ee:	f002 0208 	and.w	r2, r2, #8
 80028f2:	430a      	orrs	r2, r1
 80028f4:	d124      	bne.n	8002940 <HAL_ADC_ConfigChannel+0xc8>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80028f6:	68a3      	ldr	r3, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80028f8:	6821      	ldr	r1, [r4, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80028fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028fe:	d16b      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x160>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002900:	f7ff fd5e 	bl	80023c0 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002904:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002906:	6953      	ldr	r3, [r2, #20]
 8002908:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800290c:	6153      	str	r3, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800290e:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002910:	6828      	ldr	r0, [r5, #0]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002912:	6822      	ldr	r2, [r4, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002914:	68c1      	ldr	r1, [r0, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002916:	2e04      	cmp	r6, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002918:	f100 0360 	add.w	r3, r0, #96	; 0x60
 800291c:	d064      	beq.n	80029e8 <HAL_ADC_ConfigChannel+0x170>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800291e:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8002922:	0048      	lsls	r0, r1, #1
 8002924:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8002926:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
 800292a:	4081      	lsls	r1, r0
 800292c:	48ab      	ldr	r0, [pc, #684]	; (8002bdc <HAL_ADC_ConfigChannel+0x364>)
 800292e:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8002932:	4038      	ands	r0, r7
 8002934:	4310      	orrs	r0, r2
 8002936:	4301      	orrs	r1, r0
 8002938:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800293c:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002940:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002942:	6883      	ldr	r3, [r0, #8]
 8002944:	07d9      	lsls	r1, r3, #31
 8002946:	d433      	bmi.n	80029b0 <HAL_ADC_ConfigChannel+0x138>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002948:	68e7      	ldr	r7, [r4, #12]
 800294a:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 800294c:	4aa4      	ldr	r2, [pc, #656]	; (8002be0 <HAL_ADC_ConfigChannel+0x368>)
 800294e:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8002952:	f007 0c18 	and.w	ip, r7, #24
 8002956:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800295a:	fa22 f20c 	lsr.w	r2, r2, ip
 800295e:	401a      	ands	r2, r3
 8002960:	ea21 0106 	bic.w	r1, r1, r6
 8002964:	430a      	orrs	r2, r1
 8002966:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800296a:	4a9e      	ldr	r2, [pc, #632]	; (8002be4 <HAL_ADC_ConfigChannel+0x36c>)
 800296c:	4297      	cmp	r7, r2
 800296e:	d11f      	bne.n	80029b0 <HAL_ADC_ConfigChannel+0x138>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002970:	2e00      	cmp	r6, #0
 8002972:	f040 808e 	bne.w	8002a92 <HAL_ADC_ConfigChannel+0x21a>
 8002976:	0e9a      	lsrs	r2, r3, #26
 8002978:	3201      	adds	r2, #1
 800297a:	f002 071f 	and.w	r7, r2, #31
 800297e:	2101      	movs	r1, #1
 8002980:	0692      	lsls	r2, r2, #26
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002982:	2f09      	cmp	r7, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002984:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8002988:	fa01 f107 	lsl.w	r1, r1, r7
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800298c:	f200 80b3 	bhi.w	8002af6 <HAL_ADC_ConfigChannel+0x27e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002990:	430a      	orrs	r2, r1
 8002992:	2e00      	cmp	r6, #0
 8002994:	f040 8099 	bne.w	8002aca <HAL_ADC_ConfigChannel+0x252>
 8002998:	0e9b      	lsrs	r3, r3, #26
 800299a:	3301      	adds	r3, #1
 800299c:	f003 031f 	and.w	r3, r3, #31
 80029a0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80029a4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029a6:	ea42 0103 	orr.w	r1, r2, r3
 80029aa:	68a2      	ldr	r2, [r4, #8]
 80029ac:	f7ff fd08 	bl	80023c0 <LL_ADC_SetChannelSamplingTime>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80029b0:	6821      	ldr	r1, [r4, #0]
 80029b2:	4b8d      	ldr	r3, [pc, #564]	; (8002be8 <HAL_ADC_ConfigChannel+0x370>)
 80029b4:	4219      	tst	r1, r3
 80029b6:	f040 80b9 	bne.w	8002b2c <HAL_ADC_ConfigChannel+0x2b4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029ba:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80029bc:	2300      	movs	r3, #0
 80029be:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 80029c2:	b003      	add	sp, #12
 80029c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80029c6:	2312      	movs	r3, #18
 80029c8:	e775      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80029ca:	2318      	movs	r3, #24
 80029cc:	e773      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80029ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029d2:	e770      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80029d4:	2306      	movs	r3, #6
 80029d6:	e76e      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x3e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80029d8:	461a      	mov	r2, r3
 80029da:	f7ff fcf1 	bl	80023c0 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80029de:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80029e0:	6953      	ldr	r3, [r2, #20]
 80029e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029e6:	e791      	b.n	800290c <HAL_ADC_ConfigChannel+0x94>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029e8:	6e01      	ldr	r1, [r0, #96]	; 0x60
 80029ea:	6e01      	ldr	r1, [r0, #96]	; 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029ec:	f3c2 0612 	ubfx	r6, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029f0:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029f4:	2e00      	cmp	r6, #0
 80029f6:	d138      	bne.n	8002a6a <HAL_ADC_ConfigChannel+0x1f2>
 80029f8:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029fc:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 80029fe:	bf02      	ittt	eq
 8002a00:	6e02      	ldreq	r2, [r0, #96]	; 0x60
 8002a02:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002a06:	6602      	streq	r2, [r0, #96]	; 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a08:	685a      	ldr	r2, [r3, #4]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a0a:	6822      	ldr	r2, [r4, #0]
 8002a0c:	6859      	ldr	r1, [r3, #4]
 8002a0e:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a12:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a16:	bb68      	cbnz	r0, 8002a74 <HAL_ADC_ConfigChannel+0x1fc>
 8002a18:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a1c:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002a1e:	bf02      	ittt	eq
 8002a20:	685a      	ldreq	r2, [r3, #4]
 8002a22:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002a26:	605a      	streq	r2, [r3, #4]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a28:	689a      	ldr	r2, [r3, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a2a:	6822      	ldr	r2, [r4, #0]
 8002a2c:	6899      	ldr	r1, [r3, #8]
 8002a2e:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a32:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a36:	bb10      	cbnz	r0, 8002a7e <HAL_ADC_ConfigChannel+0x206>
 8002a38:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a3c:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002a3e:	bf02      	ittt	eq
 8002a40:	689a      	ldreq	r2, [r3, #8]
 8002a42:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002a46:	609a      	streq	r2, [r3, #8]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a48:	68da      	ldr	r2, [r3, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a4a:	6822      	ldr	r2, [r4, #0]
 8002a4c:	68d9      	ldr	r1, [r3, #12]
 8002a4e:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a52:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a56:	b9b8      	cbnz	r0, 8002a88 <HAL_ADC_ConfigChannel+0x210>
 8002a58:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a5c:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002a5e:	bf02      	ittt	eq
 8002a60:	68da      	ldreq	r2, [r3, #12]
 8002a62:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002a66:	60da      	streq	r2, [r3, #12]
}
 8002a68:	e76a      	b.n	8002940 <HAL_ADC_ConfigChannel+0xc8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6a:	fa92 f2a2 	rbit	r2, r2
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002a6e:	fab2 f282 	clz	r2, r2
 8002a72:	e7c3      	b.n	80029fc <HAL_ADC_ConfigChannel+0x184>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a74:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002a78:	fab2 f282 	clz	r2, r2
 8002a7c:	e7ce      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x1a4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7e:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002a82:	fab2 f282 	clz	r2, r2
 8002a86:	e7d9      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x1c4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a88:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002a8c:	fab2 f282 	clz	r2, r2
 8002a90:	e7e4      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x1e4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a92:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8002a96:	b132      	cbz	r2, 8002aa6 <HAL_ADC_ConfigChannel+0x22e>
  return __builtin_clz(value);
 8002a98:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a9c:	3201      	adds	r2, #1
 8002a9e:	f002 021f 	and.w	r2, r2, #31
 8002aa2:	2a09      	cmp	r2, #9
 8002aa4:	d816      	bhi.n	8002ad4 <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa6:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002aaa:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002aae:	3201      	adds	r2, #1
 8002ab0:	0692      	lsls	r2, r2, #26
 8002ab2:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab6:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002aba:	fab1 f181 	clz	r1, r1
 8002abe:	3101      	adds	r1, #1
 8002ac0:	f001 071f 	and.w	r7, r1, #31
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	40b9      	lsls	r1, r7
 8002ac8:	e762      	b.n	8002990 <HAL_ADC_ConfigChannel+0x118>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aca:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 8002ace:	fab3 f383 	clz	r3, r3
 8002ad2:	e762      	b.n	800299a <HAL_ADC_ConfigChannel+0x122>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad4:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002ad8:	fab2 f282 	clz	r2, r2
 8002adc:	3201      	adds	r2, #1
 8002ade:	0692      	lsls	r2, r2, #26
 8002ae0:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae4:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002ae8:	fab1 f181 	clz	r1, r1
 8002aec:	3101      	adds	r1, #1
 8002aee:	f001 071f 	and.w	r7, r1, #31
 8002af2:	2101      	movs	r1, #1
 8002af4:	40b9      	lsls	r1, r7
 8002af6:	430a      	orrs	r2, r1
 8002af8:	b95e      	cbnz	r6, 8002b12 <HAL_ADC_ConfigChannel+0x29a>
 8002afa:	0e9e      	lsrs	r6, r3, #26
 8002afc:	3601      	adds	r6, #1
 8002afe:	f006 061f 	and.w	r6, r6, #31
 8002b02:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8002b06:	391e      	subs	r1, #30
 8002b08:	0509      	lsls	r1, r1, #20
 8002b0a:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b0e:	4311      	orrs	r1, r2
 8002b10:	e74b      	b.n	80029aa <HAL_ADC_ConfigChannel+0x132>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b12:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002b16:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002b1a:	3101      	adds	r1, #1
 8002b1c:	f001 031f 	and.w	r3, r1, #31
 8002b20:	f06f 061d 	mvn.w	r6, #29
 8002b24:	2103      	movs	r1, #3
 8002b26:	fb11 6103 	smlabb	r1, r1, r3, r6
 8002b2a:	e7ed      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x290>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b2c:	4b2f      	ldr	r3, [pc, #188]	; (8002bec <HAL_ADC_ConfigChannel+0x374>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b2e:	4a30      	ldr	r2, [pc, #192]	; (8002bf0 <HAL_ADC_ConfigChannel+0x378>)
 8002b30:	6898      	ldr	r0, [r3, #8]
 8002b32:	4291      	cmp	r1, r2
 8002b34:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
 8002b38:	d11e      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x300>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b3a:	0202      	lsls	r2, r0, #8
 8002b3c:	f53f af3d 	bmi.w	80029ba <HAL_ADC_ConfigChannel+0x142>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b40:	6829      	ldr	r1, [r5, #0]
 8002b42:	4a2c      	ldr	r2, [pc, #176]	; (8002bf4 <HAL_ADC_ConfigChannel+0x37c>)
 8002b44:	4291      	cmp	r1, r2
 8002b46:	f47f af38 	bne.w	80029ba <HAL_ADC_ConfigChannel+0x142>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002b50:	4322      	orrs	r2, r4
 8002b52:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002b56:	609a      	str	r2, [r3, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b58:	4b27      	ldr	r3, [pc, #156]	; (8002bf8 <HAL_ADC_ConfigChannel+0x380>)
 8002b5a:	4a28      	ldr	r2, [pc, #160]	; (8002bfc <HAL_ADC_ConfigChannel+0x384>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8002b62:	230c      	movs	r3, #12
 8002b64:	fb02 3303 	mla	r3, r2, r3, r3
            wait_loop_index--;
 8002b68:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8002b6a:	9b01      	ldr	r3, [sp, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f43f af24 	beq.w	80029ba <HAL_ADC_ConfigChannel+0x142>
            wait_loop_index--;
 8002b72:	9b01      	ldr	r3, [sp, #4]
 8002b74:	3b01      	subs	r3, #1
 8002b76:	e7f7      	b.n	8002b68 <HAL_ADC_ConfigChannel+0x2f0>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b78:	4a21      	ldr	r2, [pc, #132]	; (8002c00 <HAL_ADC_ConfigChannel+0x388>)
 8002b7a:	4291      	cmp	r1, r2
 8002b7c:	d111      	bne.n	8002ba2 <HAL_ADC_ConfigChannel+0x32a>
 8002b7e:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8002b82:	f47f af1a 	bne.w	80029ba <HAL_ADC_ConfigChannel+0x142>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b86:	6829      	ldr	r1, [r5, #0]
 8002b88:	f1a2 42f7 	sub.w	r2, r2, #2071986176	; 0x7b800000
 8002b8c:	4291      	cmp	r1, r2
 8002b8e:	f47f af14 	bne.w	80029ba <HAL_ADC_ConfigChannel+0x142>
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002b98:	4322      	orrs	r2, r4
 8002b9a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002b9e:	609a      	str	r2, [r3, #8]
}
 8002ba0:	e70c      	b.n	80029bc <HAL_ADC_ConfigChannel+0x144>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002ba2:	4a18      	ldr	r2, [pc, #96]	; (8002c04 <HAL_ADC_ConfigChannel+0x38c>)
 8002ba4:	4291      	cmp	r1, r2
 8002ba6:	f47f af08 	bne.w	80029ba <HAL_ADC_ConfigChannel+0x142>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002baa:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8002bae:	f47f af04 	bne.w	80029ba <HAL_ADC_ConfigChannel+0x142>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002bb2:	6829      	ldr	r1, [r5, #0]
 8002bb4:	4a0f      	ldr	r2, [pc, #60]	; (8002bf4 <HAL_ADC_ConfigChannel+0x37c>)
 8002bb6:	4291      	cmp	r1, r2
 8002bb8:	f47f aeff 	bne.w	80029ba <HAL_ADC_ConfigChannel+0x142>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002bc2:	4322      	orrs	r2, r4
 8002bc4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002bc8:	e7e9      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x326>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bca:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8002bcc:	f042 0220 	orr.w	r2, r2, #32
 8002bd0:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	e6f2      	b.n	80029bc <HAL_ADC_ConfigChannel+0x144>
  __HAL_LOCK(hadc);
 8002bd6:	2002      	movs	r0, #2
 8002bd8:	e6f3      	b.n	80029c2 <HAL_ADC_ConfigChannel+0x14a>
 8002bda:	bf00      	nop
 8002bdc:	03fff000 	.word	0x03fff000
 8002be0:	0007ffff 	.word	0x0007ffff
 8002be4:	407f0000 	.word	0x407f0000
 8002be8:	80080000 	.word	0x80080000
 8002bec:	50040300 	.word	0x50040300
 8002bf0:	c7520000 	.word	0xc7520000
 8002bf4:	50040000 	.word	0x50040000
 8002bf8:	20000010 	.word	0x20000010
 8002bfc:	00030d40 	.word	0x00030d40
 8002c00:	cb840000 	.word	0xcb840000
 8002c04:	80000001 	.word	0x80000001

08002c08 <ADC_Enable>:
{
 8002c08:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002c0a:	2300      	movs	r3, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c0c:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8002c0e:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c10:	6893      	ldr	r3, [r2, #8]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c12:	07dd      	lsls	r5, r3, #31
{
 8002c14:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c16:	d502      	bpl.n	8002c1e <ADC_Enable+0x16>
  return HAL_OK;
 8002c18:	2000      	movs	r0, #0
}
 8002c1a:	b002      	add	sp, #8
 8002c1c:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002c1e:	6891      	ldr	r1, [r2, #8]
 8002c20:	4b20      	ldr	r3, [pc, #128]	; (8002ca4 <ADC_Enable+0x9c>)
 8002c22:	4219      	tst	r1, r3
 8002c24:	d009      	beq.n	8002c3a <ADC_Enable+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c26:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002c28:	f043 0310 	orr.w	r3, r3, #16
 8002c2c:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002c30:	f043 0301 	orr.w	r3, r3, #1
 8002c34:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8002c36:	2001      	movs	r0, #1
 8002c38:	e7ef      	b.n	8002c1a <ADC_Enable+0x12>
  MODIFY_REG(ADCx->CR,
 8002c3a:	6893      	ldr	r3, [r2, #8]
 8002c3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c44:	f043 0301 	orr.w	r3, r3, #1
 8002c48:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c4a:	4b17      	ldr	r3, [pc, #92]	; (8002ca8 <ADC_Enable+0xa0>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002c4e:	0218      	lsls	r0, r3, #8
 8002c50:	d419      	bmi.n	8002c86 <ADC_Enable+0x7e>
    tickstart = HAL_GetTick();
 8002c52:	f7ff fb9b 	bl	800238c <HAL_GetTick>
  MODIFY_REG(ADCx->CR,
 8002c56:	4e15      	ldr	r6, [pc, #84]	; (8002cac <ADC_Enable+0xa4>)
 8002c58:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c5a:	6822      	ldr	r2, [r4, #0]
 8002c5c:	6813      	ldr	r3, [r2, #0]
 8002c5e:	07db      	lsls	r3, r3, #31
 8002c60:	d4da      	bmi.n	8002c18 <ADC_Enable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c62:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c64:	07d9      	lsls	r1, r3, #31
  MODIFY_REG(ADCx->CR,
 8002c66:	bf5f      	itttt	pl
 8002c68:	6893      	ldrpl	r3, [r2, #8]
 8002c6a:	4033      	andpl	r3, r6
 8002c6c:	f043 0301 	orrpl.w	r3, r3, #1
 8002c70:	6093      	strpl	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c72:	f7ff fb8b 	bl	800238c <HAL_GetTick>
 8002c76:	1b40      	subs	r0, r0, r5
 8002c78:	2802      	cmp	r0, #2
 8002c7a:	d9ee      	bls.n	8002c5a <ADC_Enable+0x52>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	07da      	lsls	r2, r3, #31
 8002c82:	d4ea      	bmi.n	8002c5a <ADC_Enable+0x52>
 8002c84:	e7cf      	b.n	8002c26 <ADC_Enable+0x1e>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c86:	4b0a      	ldr	r3, [pc, #40]	; (8002cb0 <ADC_Enable+0xa8>)
 8002c88:	4a0a      	ldr	r2, [pc, #40]	; (8002cb4 <ADC_Enable+0xac>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	fbb3 f2f2 	udiv	r2, r3, r2
 8002c90:	230c      	movs	r3, #12
 8002c92:	fb02 3303 	mla	r3, r2, r3, r3
        wait_loop_index--;
 8002c96:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8002c98:	9b01      	ldr	r3, [sp, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0d9      	beq.n	8002c52 <ADC_Enable+0x4a>
        wait_loop_index--;
 8002c9e:	9b01      	ldr	r3, [sp, #4]
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	e7f8      	b.n	8002c96 <ADC_Enable+0x8e>
 8002ca4:	8000003f 	.word	0x8000003f
 8002ca8:	50040300 	.word	0x50040300
 8002cac:	7fffffc0 	.word	0x7fffffc0
 8002cb0:	20000010 	.word	0x20000010
 8002cb4:	00030d40 	.word	0x00030d40

08002cb8 <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002cb8:	4b4f      	ldr	r3, [pc, #316]	; (8002df8 <HAL_ADC_Start_IT+0x140>)
{
 8002cba:	b570      	push	{r4, r5, r6, lr}
 8002cbc:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cbe:	6800      	ldr	r0, [r0, #0]
 8002cc0:	689e      	ldr	r6, [r3, #8]
 8002cc2:	f7ff fb8e 	bl	80023e2 <LL_ADC_REG_IsConversionOngoing>
 8002cc6:	4605      	mov	r5, r0
 8002cc8:	2800      	cmp	r0, #0
 8002cca:	f040 808f 	bne.w	8002dec <HAL_ADC_Start_IT+0x134>
    __HAL_LOCK(hadc);
 8002cce:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	f000 808a 	beq.w	8002dec <HAL_ADC_Start_IT+0x134>
 8002cd8:	2301      	movs	r3, #1
 8002cda:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8002cde:	4620      	mov	r0, r4
 8002ce0:	f7ff ff92 	bl	8002c08 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002ce4:	2800      	cmp	r0, #0
 8002ce6:	d17e      	bne.n	8002de6 <HAL_ADC_Start_IT+0x12e>
      ADC_STATE_CLR_SET(hadc->State,
 8002ce8:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cea:	4944      	ldr	r1, [pc, #272]	; (8002dfc <HAL_ADC_Start_IT+0x144>)
      ADC_STATE_CLR_SET(hadc->State,
 8002cec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002cf0:	f023 0301 	bic.w	r3, r3, #1
 8002cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cf8:	6563      	str	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cfa:	6823      	ldr	r3, [r4, #0]
 8002cfc:	428b      	cmp	r3, r1
 8002cfe:	f006 021f 	and.w	r2, r6, #31
 8002d02:	d075      	beq.n	8002df0 <HAL_ADC_Start_IT+0x138>
 8002d04:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d06:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002d08:	f425 1580 	bic.w	r5, r5, #1048576	; 0x100000
 8002d0c:	6565      	str	r5, [r4, #84]	; 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002d0e:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002d10:	f415 5580 	ands.w	r5, r5, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d14:	bf1c      	itt	ne
 8002d16:	6da5      	ldrne	r5, [r4, #88]	; 0x58
 8002d18:	f025 0506 	bicne.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8002d1c:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d1e:	251c      	movs	r5, #28
 8002d20:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 8002d22:	2500      	movs	r5, #0
 8002d24:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002d28:	685d      	ldr	r5, [r3, #4]
 8002d2a:	f025 051c 	bic.w	r5, r5, #28
 8002d2e:	605d      	str	r5, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002d30:	6965      	ldr	r5, [r4, #20]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002d32:	685e      	ldr	r6, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002d34:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002d36:	bf0c      	ite	eq
 8002d38:	f046 0608 	orreq.w	r6, r6, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002d3c:	f046 0604 	orrne.w	r6, r6, #4
 8002d40:	605e      	str	r6, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002d42:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8002d44:	b91e      	cbnz	r6, 8002d4e <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d46:	685e      	ldr	r6, [r3, #4]
 8002d48:	f046 0610 	orr.w	r6, r6, #16
 8002d4c:	605e      	str	r6, [r3, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d4e:	428b      	cmp	r3, r1
 8002d50:	d007      	beq.n	8002d62 <HAL_ADC_Start_IT+0xaa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d52:	2a09      	cmp	r2, #9
 8002d54:	d828      	bhi.n	8002da8 <HAL_ADC_Start_IT+0xf0>
 8002d56:	f240 2621 	movw	r6, #545	; 0x221
 8002d5a:	fa26 f202 	lsr.w	r2, r6, r2
 8002d5e:	07d6      	lsls	r6, r2, #31
 8002d60:	d522      	bpl.n	8002da8 <HAL_ADC_Start_IT+0xf0>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	0191      	lsls	r1, r2, #6
 8002d66:	d516      	bpl.n	8002d96 <HAL_ADC_Start_IT+0xde>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d68:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002d6a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002d6e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002d72:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002d74:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8002d76:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002d78:	bf0b      	itete	eq
 8002d7a:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002d7e:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002d82:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002d84:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002d86:	bf0b      	itete	eq
 8002d88:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002d8a:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002d8c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002d90:	f042 0220 	orrne.w	r2, r2, #32
 8002d94:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002d9c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002da0:	f042 0204 	orr.w	r2, r2, #4
 8002da4:	609a      	str	r2, [r3, #8]
}
 8002da6:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002da8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002daa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002dae:	6562      	str	r2, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002db0:	68ca      	ldr	r2, [r1, #12]
 8002db2:	0192      	lsls	r2, r2, #6
 8002db4:	d5f7      	bpl.n	8002da6 <HAL_ADC_Start_IT+0xee>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002db6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002db8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002dbc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002dc0:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002dc2:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8002dc4:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002dc6:	bf0b      	itete	eq
 8002dc8:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002dcc:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002dd0:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002dd2:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002dd4:	bf0b      	itete	eq
 8002dd6:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002dd8:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002dda:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002dde:	f042 0220 	orrne.w	r2, r2, #32
 8002de2:	605a      	str	r2, [r3, #4]
              break;
 8002de4:	e7df      	b.n	8002da6 <HAL_ADC_Start_IT+0xee>
      __HAL_UNLOCK(hadc);
 8002de6:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8002dea:	e7dc      	b.n	8002da6 <HAL_ADC_Start_IT+0xee>
    tmp_hal_status = HAL_BUSY;
 8002dec:	2002      	movs	r0, #2
 8002dee:	e7da      	b.n	8002da6 <HAL_ADC_Start_IT+0xee>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002df0:	4903      	ldr	r1, [pc, #12]	; (8002e00 <HAL_ADC_Start_IT+0x148>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002df2:	2a00      	cmp	r2, #0
 8002df4:	d087      	beq.n	8002d06 <HAL_ADC_Start_IT+0x4e>
 8002df6:	e78a      	b.n	8002d0e <HAL_ADC_Start_IT+0x56>
 8002df8:	50040300 	.word	0x50040300
 8002dfc:	50040100 	.word	0x50040100
 8002e00:	50040000 	.word	0x50040000

08002e04 <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002e04:	4b37      	ldr	r3, [pc, #220]	; (8002ee4 <HAL_ADC_Start_DMA+0xe0>)
{
 8002e06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e0a:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e0c:	6800      	ldr	r0, [r0, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
{
 8002e10:	460e      	mov	r6, r1
 8002e12:	4617      	mov	r7, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e14:	f7ff fae5 	bl	80023e2 <LL_ADC_REG_IsConversionOngoing>
 8002e18:	2800      	cmp	r0, #0
 8002e1a:	d15d      	bne.n	8002ed8 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8002e1c:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8002e20:	2a01      	cmp	r2, #1
 8002e22:	d059      	beq.n	8002ed8 <HAL_ADC_Start_DMA+0xd4>
 8002e24:	f003 081f 	and.w	r8, r3, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002e28:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 8002e2c:	f04f 0301 	mov.w	r3, #1
 8002e30:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002e34:	d84b      	bhi.n	8002ece <HAL_ADC_Start_DMA+0xca>
 8002e36:	f240 2021 	movw	r0, #545	; 0x221
 8002e3a:	fa20 f008 	lsr.w	r0, r0, r8
 8002e3e:	43c0      	mvns	r0, r0
 8002e40:	ea10 0503 	ands.w	r5, r0, r3
 8002e44:	d143      	bne.n	8002ece <HAL_ADC_Start_DMA+0xca>
      tmp_hal_status = ADC_Enable(hadc);
 8002e46:	4620      	mov	r0, r4
 8002e48:	f7ff fede 	bl	8002c08 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002e4c:	2800      	cmp	r0, #0
 8002e4e:	d13b      	bne.n	8002ec8 <HAL_ADC_Start_DMA+0xc4>
        ADC_STATE_CLR_SET(hadc->State,
 8002e50:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e52:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8002e54:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e58:	f023 0301 	bic.w	r3, r3, #1
 8002e5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e60:	6563      	str	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e62:	4b21      	ldr	r3, [pc, #132]	; (8002ee8 <HAL_ADC_Start_DMA+0xe4>)
 8002e64:	4299      	cmp	r1, r3
 8002e66:	d039      	beq.n	8002edc <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e68:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e6a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002e6e:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e70:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e72:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e74:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e78:	bf1c      	itt	ne
 8002e7a:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 8002e7c:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8002e80:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e82:	4b1a      	ldr	r3, [pc, #104]	; (8002eec <HAL_ADC_Start_DMA+0xe8>)
 8002e84:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e86:	4b1a      	ldr	r3, [pc, #104]	; (8002ef0 <HAL_ADC_Start_DMA+0xec>)
 8002e88:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e8a:	4b1a      	ldr	r3, [pc, #104]	; (8002ef4 <HAL_ADC_Start_DMA+0xf0>)
 8002e8c:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e8e:	231c      	movs	r3, #28
 8002e90:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 8002e92:	2300      	movs	r3, #0
 8002e94:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e98:	684b      	ldr	r3, [r1, #4]
 8002e9a:	f043 0310 	orr.w	r3, r3, #16
 8002e9e:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002ea0:	68cb      	ldr	r3, [r1, #12]
 8002ea2:	f043 0301 	orr.w	r3, r3, #1
 8002ea6:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ea8:	4632      	mov	r2, r6
 8002eaa:	463b      	mov	r3, r7
 8002eac:	3140      	adds	r1, #64	; 0x40
 8002eae:	f000 f9f3 	bl	8003298 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002eb2:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002eb4:	6893      	ldr	r3, [r2, #8]
 8002eb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002eba:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ebe:	f043 0304 	orr.w	r3, r3, #4
 8002ec2:	6093      	str	r3, [r2, #8]
}
 8002ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8002ec8:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8002ecc:	e7fa      	b.n	8002ec4 <HAL_ADC_Start_DMA+0xc0>
      __HAL_UNLOCK(hadc);
 8002ece:	2300      	movs	r3, #0
 8002ed0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 8002ed4:	2001      	movs	r0, #1
 8002ed6:	e7f5      	b.n	8002ec4 <HAL_ADC_Start_DMA+0xc0>
    tmp_hal_status = HAL_BUSY;
 8002ed8:	2002      	movs	r0, #2
 8002eda:	e7f3      	b.n	8002ec4 <HAL_ADC_Start_DMA+0xc0>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002edc:	f1b8 0f00 	cmp.w	r8, #0
 8002ee0:	d0c2      	beq.n	8002e68 <HAL_ADC_Start_DMA+0x64>
 8002ee2:	e7c5      	b.n	8002e70 <HAL_ADC_Start_DMA+0x6c>
 8002ee4:	50040300 	.word	0x50040300
 8002ee8:	50040100 	.word	0x50040100
 8002eec:	080027f5 	.word	0x080027f5
 8002ef0:	0800259d 	.word	0x0800259d
 8002ef4:	0800285d 	.word	0x0800285d

08002ef8 <ADC_Disable>:
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002ef8:	6802      	ldr	r2, [r0, #0]
{
 8002efa:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002efc:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002efe:	6891      	ldr	r1, [r2, #8]
 8002f00:	4604      	mov	r4, r0
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002f02:	07c8      	lsls	r0, r1, #31
 8002f04:	d401      	bmi.n	8002f0a <ADC_Disable+0x12>
  return HAL_OK;
 8002f06:	2000      	movs	r0, #0
}
 8002f08:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 8002f0a:	0799      	lsls	r1, r3, #30
 8002f0c:	d4fb      	bmi.n	8002f06 <ADC_Disable+0xe>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002f0e:	6893      	ldr	r3, [r2, #8]
 8002f10:	f003 030d 	and.w	r3, r3, #13
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d119      	bne.n	8002f4c <ADC_Disable+0x54>
  MODIFY_REG(ADCx->CR,
 8002f18:	6893      	ldr	r3, [r2, #8]
 8002f1a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f1e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f22:	f043 0302 	orr.w	r3, r3, #2
 8002f26:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002f28:	2303      	movs	r3, #3
 8002f2a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002f2c:	f7ff fa2e 	bl	800238c <HAL_GetTick>
 8002f30:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f32:	6823      	ldr	r3, [r4, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	07db      	lsls	r3, r3, #31
 8002f38:	d5e5      	bpl.n	8002f06 <ADC_Disable+0xe>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f3a:	f7ff fa27 	bl	800238c <HAL_GetTick>
 8002f3e:	1b40      	subs	r0, r0, r5
 8002f40:	2802      	cmp	r0, #2
 8002f42:	d9f6      	bls.n	8002f32 <ADC_Disable+0x3a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f44:	6823      	ldr	r3, [r4, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	07da      	lsls	r2, r3, #31
 8002f4a:	d5f2      	bpl.n	8002f32 <ADC_Disable+0x3a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f4c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002f4e:	f043 0310 	orr.w	r3, r3, #16
 8002f52:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f54:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f56:	f043 0301 	orr.w	r3, r3, #1
 8002f5a:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8002f5c:	2001      	movs	r0, #1
 8002f5e:	e7d3      	b.n	8002f08 <ADC_Disable+0x10>

08002f60 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f60:	6880      	ldr	r0, [r0, #8]
}
 8002f62:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8002f66:	4770      	bx	lr

08002f68 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002f68:	b573      	push	{r0, r1, r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f6e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002f72:	2b01      	cmp	r3, #1
{
 8002f74:	4604      	mov	r4, r0
 8002f76:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 8002f78:	d03e      	beq.n	8002ff8 <HAL_ADCEx_Calibration_Start+0x90>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002f80:	f7ff ffba 	bl	8002ef8 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002f84:	2800      	cmp	r0, #0
 8002f86:	d133      	bne.n	8002ff0 <HAL_ADCEx_Calibration_Start+0x88>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f88:	6d62      	ldr	r2, [r4, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002f8a:	6826      	ldr	r6, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8002f8c:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8002f90:	f022 0202 	bic.w	r2, r2, #2
 8002f94:	f042 0202 	orr.w	r2, r2, #2
 8002f98:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8002f9a:	68b3      	ldr	r3, [r6, #8]
 8002f9c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002fa0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002fa4:	f005 4580 	and.w	r5, r5, #1073741824	; 0x40000000
 8002fa8:	432b      	orrs	r3, r5
 8002faa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002fae:	60b3      	str	r3, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002fb0:	68b3      	ldr	r3, [r6, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	da12      	bge.n	8002fdc <HAL_ADCEx_Calibration_Start+0x74>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
 8002fb6:	9b01      	ldr	r3, [sp, #4]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002fbc:	9b01      	ldr	r3, [sp, #4]
 8002fbe:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8002fc2:	d3f5      	bcc.n	8002fb0 <HAL_ADCEx_Calibration_Start+0x48>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002fc4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002fc6:	f023 0312 	bic.w	r3, r3, #18
 8002fca:	f043 0310 	orr.w	r3, r3, #16
 8002fce:	6563      	str	r3, [r4, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

        return HAL_ERROR;
 8002fd6:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8002fd8:	b002      	add	sp, #8
 8002fda:	bd70      	pop	{r4, r5, r6, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8002fdc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002fde:	f023 0303 	bic.w	r3, r3, #3
 8002fe2:	f043 0301 	orr.w	r3, r3, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fe6:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return tmp_hal_status;
 8002fee:	e7f3      	b.n	8002fd8 <HAL_ADCEx_Calibration_Start+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ff0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ff2:	f043 0310 	orr.w	r3, r3, #16
 8002ff6:	e7f6      	b.n	8002fe6 <HAL_ADCEx_Calibration_Start+0x7e>
  __HAL_LOCK(hadc);
 8002ff8:	2002      	movs	r0, #2
 8002ffa:	e7ed      	b.n	8002fd8 <HAL_ADCEx_Calibration_Start+0x70>

08002ffc <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002ffc:	4770      	bx	lr

08002ffe <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8002ffe:	4770      	bx	lr

08003000 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8003000:	4770      	bx	lr

08003002 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8003002:	4770      	bx	lr

08003004 <HAL_ADCEx_EndOfSamplingCallback>:
 8003004:	4770      	bx	lr
	...

08003008 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003008:	b5f0      	push	{r4, r5, r6, r7, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800300a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800300e:	2b01      	cmp	r3, #1
{
 8003010:	b09b      	sub	sp, #108	; 0x6c
 8003012:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8003014:	d052      	beq.n	80030bc <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 8003016:	2301      	movs	r3, #1
 8003018:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800301c:	6817      	ldr	r7, [r2, #0]
 800301e:	4c28      	ldr	r4, [pc, #160]	; (80030c0 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003020:	2000      	movs	r0, #0
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003022:	42a7      	cmp	r7, r4
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003024:	9016      	str	r0, [sp, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003026:	9017      	str	r0, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003028:	d008      	beq.n	800303c <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800302a:	6d51      	ldr	r1, [r2, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800302c:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003030:	f041 0120 	orr.w	r1, r1, #32
 8003034:	6551      	str	r1, [r2, #84]	; 0x54

    return HAL_ERROR;
 8003036:	4618      	mov	r0, r3
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8003038:	b01b      	add	sp, #108	; 0x6c
 800303a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800303c:	4e21      	ldr	r6, [pc, #132]	; (80030c4 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 800303e:	4630      	mov	r0, r6
 8003040:	f7ff ff8e 	bl	8002f60 <LL_ADC_REG_IsConversionOngoing>
 8003044:	4604      	mov	r4, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003046:	6810      	ldr	r0, [r2, #0]
 8003048:	f7ff ff8a 	bl	8002f60 <LL_ADC_REG_IsConversionOngoing>
 800304c:	4320      	orrs	r0, r4
 800304e:	d130      	bne.n	80030b2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003050:	4c1d      	ldr	r4, [pc, #116]	; (80030c8 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8003052:	680d      	ldr	r5, [r1, #0]
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003054:	68a3      	ldr	r3, [r4, #8]
 8003056:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800305a:	b1e5      	cbz	r5, 8003096 <HAL_ADCEx_MultiModeConfigChannel+0x8e>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800305c:	6848      	ldr	r0, [r1, #4]
 800305e:	4303      	orrs	r3, r0
 8003060:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8003064:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8003068:	60a3      	str	r3, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800306a:	68b8      	ldr	r0, [r7, #8]
 800306c:	68b3      	ldr	r3, [r6, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800306e:	4303      	orrs	r3, r0
 8003070:	f013 0301 	ands.w	r3, r3, #1
 8003074:	d004      	beq.n	8003080 <HAL_ADCEx_MultiModeConfigChannel+0x78>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003076:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8003078:	2300      	movs	r3, #0
 800307a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 800307e:	e7db      	b.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x30>
        MODIFY_REG(tmpADC_Common->CCR,
 8003080:	6889      	ldr	r1, [r1, #8]
 8003082:	68a0      	ldr	r0, [r4, #8]
 8003084:	430d      	orrs	r5, r1
 8003086:	f420 6171 	bic.w	r1, r0, #3856	; 0xf10
 800308a:	f021 010f 	bic.w	r1, r1, #15
 800308e:	430d      	orrs	r5, r1
 8003090:	60a5      	str	r5, [r4, #8]
    tmp_hal_status = HAL_ERROR;
 8003092:	4618      	mov	r0, r3
 8003094:	e7f0      	b.n	8003078 <HAL_ADCEx_MultiModeConfigChannel+0x70>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003096:	60a3      	str	r3, [r4, #8]
 8003098:	68b8      	ldr	r0, [r7, #8]
 800309a:	68b3      	ldr	r3, [r6, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800309c:	4303      	orrs	r3, r0
 800309e:	f013 0301 	ands.w	r3, r3, #1
 80030a2:	d1e8      	bne.n	8003076 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80030a4:	68a1      	ldr	r1, [r4, #8]
 80030a6:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 80030aa:	f021 010f 	bic.w	r1, r1, #15
 80030ae:	60a1      	str	r1, [r4, #8]
 80030b0:	e7ef      	b.n	8003092 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b2:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80030b4:	f041 0120 	orr.w	r1, r1, #32
 80030b8:	6551      	str	r1, [r2, #84]	; 0x54
 80030ba:	e7ea      	b.n	8003092 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
  __HAL_LOCK(hadc);
 80030bc:	2002      	movs	r0, #2
 80030be:	e7bb      	b.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x30>
 80030c0:	50040000 	.word	0x50040000
 80030c4:	50040100 	.word	0x50040100
 80030c8:	50040300 	.word	0x50040300

080030cc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030cc:	4907      	ldr	r1, [pc, #28]	; (80030ec <HAL_NVIC_SetPriorityGrouping+0x20>)
 80030ce:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030d0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030d4:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030d6:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030dc:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80030e8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80030ea:	4770      	bx	lr
 80030ec:	e000ed00 	.word	0xe000ed00

080030f0 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030f0:	4b16      	ldr	r3, [pc, #88]	; (800314c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f2:	b530      	push	{r4, r5, lr}
 80030f4:	68dc      	ldr	r4, [r3, #12]
 80030f6:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030fa:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030fe:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003100:	2d04      	cmp	r5, #4
 8003102:	bf28      	it	cs
 8003104:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003106:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003108:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800310c:	bf8c      	ite	hi
 800310e:	3c03      	subhi	r4, #3
 8003110:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003112:	fa03 f505 	lsl.w	r5, r3, r5
 8003116:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800311a:	40a3      	lsls	r3, r4
 800311c:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003120:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8003122:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003124:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003128:	bfac      	ite	ge
 800312a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312e:	4a08      	ldrlt	r2, [pc, #32]	; (8003150 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003130:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003134:	bfb8      	it	lt
 8003136:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800313a:	b2db      	uxtb	r3, r3
 800313c:	bfaa      	itet	ge
 800313e:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003142:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003144:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003148:	bd30      	pop	{r4, r5, pc}
 800314a:	bf00      	nop
 800314c:	e000ed00 	.word	0xe000ed00
 8003150:	e000ed14 	.word	0xe000ed14

08003154 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003154:	2800      	cmp	r0, #0
 8003156:	db08      	blt.n	800316a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003158:	2301      	movs	r3, #1
 800315a:	0942      	lsrs	r2, r0, #5
 800315c:	f000 001f 	and.w	r0, r0, #31
 8003160:	fa03 f000 	lsl.w	r0, r3, r0
 8003164:	4b01      	ldr	r3, [pc, #4]	; (800316c <HAL_NVIC_EnableIRQ+0x18>)
 8003166:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800316a:	4770      	bx	lr
 800316c:	e000e100 	.word	0xe000e100

08003170 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003170:	2800      	cmp	r0, #0
 8003172:	db0d      	blt.n	8003190 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003174:	0943      	lsrs	r3, r0, #5
 8003176:	2201      	movs	r2, #1
 8003178:	f000 001f 	and.w	r0, r0, #31
 800317c:	fa02 f000 	lsl.w	r0, r2, r0
 8003180:	3320      	adds	r3, #32
 8003182:	4a04      	ldr	r2, [pc, #16]	; (8003194 <HAL_NVIC_DisableIRQ+0x24>)
 8003184:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003188:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800318c:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	e000e100 	.word	0xe000e100

08003198 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003198:	3801      	subs	r0, #1
 800319a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800319e:	d20b      	bcs.n	80031b8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031a0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031a4:	4a05      	ldr	r2, [pc, #20]	; (80031bc <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031a6:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031a8:	21f0      	movs	r1, #240	; 0xf0
 80031aa:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031ae:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031b0:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031b2:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031b4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031b6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80031b8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80031ba:	4770      	bx	lr
 80031bc:	e000ed00 	.word	0xe000ed00

080031c0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031c0:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80031c2:	2800      	cmp	r0, #0
 80031c4:	d05b      	beq.n	800327e <HAL_DMA_Init+0xbe>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80031c6:	6801      	ldr	r1, [r0, #0]
 80031c8:	4b2e      	ldr	r3, [pc, #184]	; (8003284 <HAL_DMA_Init+0xc4>)
 80031ca:	4299      	cmp	r1, r3
 80031cc:	f04f 0414 	mov.w	r4, #20
 80031d0:	d842      	bhi.n	8003258 <HAL_DMA_Init+0x98>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80031d2:	4a2d      	ldr	r2, [pc, #180]	; (8003288 <HAL_DMA_Init+0xc8>)
 80031d4:	440a      	add	r2, r1
 80031d6:	fbb2 f2f4 	udiv	r2, r2, r4
 80031da:	0092      	lsls	r2, r2, #2
 80031dc:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80031de:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
 80031e2:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031e4:	2302      	movs	r3, #2
 80031e6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80031ea:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ee:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80031f0:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 80031f2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031f4:	432b      	orrs	r3, r5
 80031f6:	6945      	ldr	r5, [r0, #20]
 80031f8:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031fa:	6985      	ldr	r5, [r0, #24]
 80031fc:	432b      	orrs	r3, r5
 80031fe:	69c5      	ldr	r5, [r0, #28]
 8003200:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8003202:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003204:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8003208:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 800320c:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 800320e:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003210:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8003214:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003216:	d016      	beq.n	8003246 <HAL_DMA_Init+0x86>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003218:	6c44      	ldr	r4, [r0, #68]	; 0x44
    if (DMA1 == hdma->DmaBaseAddress)
 800321a:	6c01      	ldr	r1, [r0, #64]	; 0x40
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800321c:	f004 021c 	and.w	r2, r4, #28

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003220:	6844      	ldr	r4, [r0, #4]
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003222:	230f      	movs	r3, #15
 8003224:	4093      	lsls	r3, r2
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003226:	4094      	lsls	r4, r2
    if (DMA1 == hdma->DmaBaseAddress)
 8003228:	4a18      	ldr	r2, [pc, #96]	; (800328c <HAL_DMA_Init+0xcc>)
 800322a:	4291      	cmp	r1, r2
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800322c:	ea6f 0303 	mvn.w	r3, r3
    if (DMA1 == hdma->DmaBaseAddress)
 8003230:	d11a      	bne.n	8003268 <HAL_DMA_Init+0xa8>
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003232:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
 8003236:	4013      	ands	r3, r2
 8003238:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800323c:	f8d1 30a8 	ldr.w	r3, [r1, #168]	; 0xa8
 8003240:	431c      	orrs	r4, r3
 8003242:	f8c1 40a8 	str.w	r4, [r1, #168]	; 0xa8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003246:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003248:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800324a:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800324c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8003250:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8003254:	4618      	mov	r0, r3
}
 8003256:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003258:	4b0d      	ldr	r3, [pc, #52]	; (8003290 <HAL_DMA_Init+0xd0>)
 800325a:	440b      	add	r3, r1
 800325c:	fbb3 f3f4 	udiv	r3, r3, r4
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003264:	4b0b      	ldr	r3, [pc, #44]	; (8003294 <HAL_DMA_Init+0xd4>)
 8003266:	e7bc      	b.n	80031e2 <HAL_DMA_Init+0x22>
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003268:	f8d2 14a8 	ldr.w	r1, [r2, #1192]	; 0x4a8
 800326c:	400b      	ands	r3, r1
 800326e:	f8c2 34a8 	str.w	r3, [r2, #1192]	; 0x4a8
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003272:	f8d2 34a8 	ldr.w	r3, [r2, #1192]	; 0x4a8
 8003276:	431c      	orrs	r4, r3
 8003278:	f8c2 44a8 	str.w	r4, [r2, #1192]	; 0x4a8
 800327c:	e7e3      	b.n	8003246 <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 800327e:	2001      	movs	r0, #1
 8003280:	e7e9      	b.n	8003256 <HAL_DMA_Init+0x96>
 8003282:	bf00      	nop
 8003284:	40020407 	.word	0x40020407
 8003288:	bffdfff8 	.word	0xbffdfff8
 800328c:	40020000 	.word	0x40020000
 8003290:	bffdfbf8 	.word	0xbffdfbf8
 8003294:	40020400 	.word	0x40020400

08003298 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003298:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800329a:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 800329e:	2c01      	cmp	r4, #1
 80032a0:	d037      	beq.n	8003312 <HAL_DMA_Start_IT+0x7a>
 80032a2:	2401      	movs	r4, #1
 80032a4:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80032a8:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 80032ac:	2c01      	cmp	r4, #1
 80032ae:	b2e5      	uxtb	r5, r4
 80032b0:	f04f 0600 	mov.w	r6, #0
 80032b4:	f04f 0402 	mov.w	r4, #2
 80032b8:	d129      	bne.n	800330e <HAL_DMA_Start_IT+0x76>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032ba:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80032be:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032c0:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80032c2:	6826      	ldr	r6, [r4, #0]
 80032c4:	f026 0601 	bic.w	r6, r6, #1
 80032c8:	6026      	str	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032ca:	e9d0 6710 	ldrd	r6, r7, [r0, #64]	; 0x40
 80032ce:	f007 071c 	and.w	r7, r7, #28
 80032d2:	40bd      	lsls	r5, r7
 80032d4:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80032d6:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032d8:	6883      	ldr	r3, [r0, #8]
 80032da:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80032dc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80032de:	bf0b      	itete	eq
 80032e0:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80032e2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80032e4:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80032e6:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80032e8:	b14b      	cbz	r3, 80032fe <HAL_DMA_Start_IT+0x66>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80032f0:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80032f2:	6823      	ldr	r3, [r4, #0]
 80032f4:	f043 0301 	orr.w	r3, r3, #1
 80032f8:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032fa:	2000      	movs	r0, #0
}
 80032fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032fe:	6823      	ldr	r3, [r4, #0]
 8003300:	f023 0304 	bic.w	r3, r3, #4
 8003304:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003306:	6823      	ldr	r3, [r4, #0]
 8003308:	f043 030a 	orr.w	r3, r3, #10
 800330c:	e7f0      	b.n	80032f0 <HAL_DMA_Start_IT+0x58>
    __HAL_UNLOCK(hdma);
 800330e:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 8003312:	2002      	movs	r0, #2
 8003314:	e7f2      	b.n	80032fc <HAL_DMA_Start_IT+0x64>

08003316 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003316:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800331a:	2b02      	cmp	r3, #2
 800331c:	d006      	beq.n	800332c <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800331e:	2304      	movs	r3, #4
 8003320:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8003322:	2300      	movs	r3, #0
 8003324:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8003328:	2001      	movs	r0, #1
 800332a:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800332c:	6803      	ldr	r3, [r0, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	f022 020e 	bic.w	r2, r2, #14
 8003334:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	f022 0201 	bic.w	r2, r2, #1
 800333c:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800333e:	e9d0 1310 	ldrd	r1, r3, [r0, #64]	; 0x40
 8003342:	2201      	movs	r2, #1
 8003344:	f003 031c 	and.w	r3, r3, #28
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 800334e:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003350:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003354:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return status;
 8003358:	4618      	mov	r0, r3
}
 800335a:	4770      	bx	lr

0800335c <HAL_DMA_Abort_IT>:
{
 800335c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800335e:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8003362:	2a02      	cmp	r2, #2
 8003364:	d003      	beq.n	800336e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003366:	2204      	movs	r2, #4
 8003368:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 800336a:	2001      	movs	r0, #1
}
 800336c:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800336e:	6802      	ldr	r2, [r0, #0]
    if(hdma->XferAbortCallback != NULL)
 8003370:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003372:	6811      	ldr	r1, [r2, #0]
 8003374:	f021 010e 	bic.w	r1, r1, #14
 8003378:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800337a:	6811      	ldr	r1, [r2, #0]
 800337c:	f021 0101 	bic.w	r1, r1, #1
 8003380:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003382:	e9d0 4210 	ldrd	r4, r2, [r0, #64]	; 0x40
 8003386:	2101      	movs	r1, #1
 8003388:	f002 021c 	and.w	r2, r2, #28
 800338c:	fa01 f202 	lsl.w	r2, r1, r2
 8003390:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8003392:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003394:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003398:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 800339c:	b113      	cbz	r3, 80033a4 <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 800339e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80033a0:	4620      	mov	r0, r4
 80033a2:	e7e3      	b.n	800336c <HAL_DMA_Abort_IT+0x10>
 80033a4:	4618      	mov	r0, r3
 80033a6:	e7e1      	b.n	800336c <HAL_DMA_Abort_IT+0x10>

080033a8 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033a8:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033aa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 80033ac:	6803      	ldr	r3, [r0, #0]
{
 80033ae:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033b0:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033b4:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80033b6:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033b8:	2404      	movs	r4, #4
 80033ba:	4094      	lsls	r4, r2
 80033bc:	4234      	tst	r4, r6
 80033be:	d00e      	beq.n	80033de <HAL_DMA_IRQHandler+0x36>
 80033c0:	f015 0f04 	tst.w	r5, #4
 80033c4:	d00b      	beq.n	80033de <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033ca:	bf5e      	ittt	pl
 80033cc:	681a      	ldrpl	r2, [r3, #0]
 80033ce:	f022 0204 	bicpl.w	r2, r2, #4
 80033d2:	601a      	strpl	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80033d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80033d6:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 80033d8:	b373      	cbz	r3, 8003438 <HAL_DMA_IRQHandler+0x90>
}
 80033da:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80033dc:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80033de:	2402      	movs	r4, #2
 80033e0:	4094      	lsls	r4, r2
 80033e2:	4234      	tst	r4, r6
 80033e4:	d012      	beq.n	800340c <HAL_DMA_IRQHandler+0x64>
 80033e6:	f015 0f02 	tst.w	r5, #2
 80033ea:	d00f      	beq.n	800340c <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	0695      	lsls	r5, r2, #26
 80033f0:	d406      	bmi.n	8003400 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	f022 020a 	bic.w	r2, r2, #10
 80033f8:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80033fa:	2301      	movs	r3, #1
 80033fc:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003400:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003402:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003404:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8003408:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800340a:	e7e5      	b.n	80033d8 <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800340c:	2408      	movs	r4, #8
 800340e:	4094      	lsls	r4, r2
 8003410:	4234      	tst	r4, r6
 8003412:	d011      	beq.n	8003438 <HAL_DMA_IRQHandler+0x90>
 8003414:	072c      	lsls	r4, r5, #28
 8003416:	d50f      	bpl.n	8003438 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003418:	681c      	ldr	r4, [r3, #0]
 800341a:	f024 040e 	bic.w	r4, r4, #14
 800341e:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003420:	2301      	movs	r3, #1
 8003422:	fa03 f202 	lsl.w	r2, r3, r2
 8003426:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003428:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800342a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800342e:	2300      	movs	r3, #0
 8003430:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8003434:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003436:	e7cf      	b.n	80033d8 <HAL_DMA_IRQHandler+0x30>
}
 8003438:	bc70      	pop	{r4, r5, r6}
 800343a:	4770      	bx	lr

0800343c <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800343c:	4a09      	ldr	r2, [pc, #36]	; (8003464 <FLASH_Program_Fast+0x28>)
 800343e:	6953      	ldr	r3, [r2, #20]
 8003440:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
{
 8003444:	b510      	push	{r4, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003446:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003448:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800344c:	b672      	cpsid	i
}
 800344e:	2300      	movs	r3, #0
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8003450:	58cc      	ldr	r4, [r1, r3]
 8003452:	50c4      	str	r4, [r0, r3]
    dest_addr++;
    src_addr++;
    row_index--;
  } while (row_index != 0U);
 8003454:	3304      	adds	r3, #4
 8003456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800345a:	d1f9      	bne.n	8003450 <FLASH_Program_Fast+0x14>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800345c:	f382 8810 	msr	PRIMASK, r2

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8003460:	bd10      	pop	{r4, pc}
 8003462:	bf00      	nop
 8003464:	40022000 	.word	0x40022000

08003468 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003468:	4b06      	ldr	r3, [pc, #24]	; (8003484 <HAL_FLASH_Unlock+0x1c>)
 800346a:	695a      	ldr	r2, [r3, #20]
 800346c:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800346e:	bfbf      	itttt	lt
 8003470:	4a05      	ldrlt	r2, [pc, #20]	; (8003488 <HAL_FLASH_Unlock+0x20>)
 8003472:	609a      	strlt	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003474:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 8003478:	609a      	strlt	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800347a:	bfba      	itte	lt
 800347c:	6958      	ldrlt	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 800347e:	0fc0      	lsrlt	r0, r0, #31
 8003480:	2000      	movge	r0, #0
}
 8003482:	4770      	bx	lr
 8003484:	40022000 	.word	0x40022000
 8003488:	45670123 	.word	0x45670123

0800348c <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800348c:	4a03      	ldr	r2, [pc, #12]	; (800349c <HAL_FLASH_Lock+0x10>)
 800348e:	6953      	ldr	r3, [r2, #20]
 8003490:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003494:	6153      	str	r3, [r2, #20]
}
 8003496:	2000      	movs	r0, #0
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	40022000 	.word	0x40022000

080034a0 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 80034a0:	4b01      	ldr	r3, [pc, #4]	; (80034a8 <HAL_FLASH_GetError+0x8>)
 80034a2:	6858      	ldr	r0, [r3, #4]
}
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	2000001c 	.word	0x2000001c

080034ac <FLASH_WaitForLastOperation>:
{
 80034ac:	b570      	push	{r4, r5, r6, lr}
 80034ae:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80034b0:	f7fe ff6c 	bl	800238c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80034b4:	4c10      	ldr	r4, [pc, #64]	; (80034f8 <FLASH_WaitForLastOperation+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 80034b6:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80034b8:	6923      	ldr	r3, [r4, #16]
 80034ba:	03db      	lsls	r3, r3, #15
 80034bc:	d40a      	bmi.n	80034d4 <FLASH_WaitForLastOperation+0x28>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80034be:	6920      	ldr	r0, [r4, #16]
 80034c0:	4a0e      	ldr	r2, [pc, #56]	; (80034fc <FLASH_WaitForLastOperation+0x50>)
  if(error != 0u)
 80034c2:	4002      	ands	r2, r0
 80034c4:	d00f      	beq.n	80034e6 <FLASH_WaitForLastOperation+0x3a>
    pFlash.ErrorCode |= error;
 80034c6:	490e      	ldr	r1, [pc, #56]	; (8003500 <FLASH_WaitForLastOperation+0x54>)
 80034c8:	684b      	ldr	r3, [r1, #4]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	604b      	str	r3, [r1, #4]
    return HAL_ERROR;
 80034ce:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 80034d0:	6122      	str	r2, [r4, #16]
}
 80034d2:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 80034d4:	1c6a      	adds	r2, r5, #1
 80034d6:	d0ef      	beq.n	80034b8 <FLASH_WaitForLastOperation+0xc>
      if((HAL_GetTick() - tickstart) >= Timeout)
 80034d8:	f7fe ff58 	bl	800238c <HAL_GetTick>
 80034dc:	1b80      	subs	r0, r0, r6
 80034de:	42a8      	cmp	r0, r5
 80034e0:	d3ea      	bcc.n	80034b8 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 80034e2:	2003      	movs	r0, #3
 80034e4:	e7f5      	b.n	80034d2 <FLASH_WaitForLastOperation+0x26>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80034e6:	6920      	ldr	r0, [r4, #16]
 80034e8:	f010 0001 	ands.w	r0, r0, #1
 80034ec:	d0f1      	beq.n	80034d2 <FLASH_WaitForLastOperation+0x26>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80034ee:	2301      	movs	r3, #1
 80034f0:	6123      	str	r3, [r4, #16]
 80034f2:	4610      	mov	r0, r2
 80034f4:	e7ed      	b.n	80034d2 <FLASH_WaitForLastOperation+0x26>
 80034f6:	bf00      	nop
 80034f8:	40022000 	.word	0x40022000
 80034fc:	0002c3fa 	.word	0x0002c3fa
 8003500:	2000001c 	.word	0x2000001c

08003504 <HAL_FLASH_Program>:
{
 8003504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8003508:	4c25      	ldr	r4, [pc, #148]	; (80035a0 <HAL_FLASH_Program+0x9c>)
{
 800350a:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 800350c:	7823      	ldrb	r3, [r4, #0]
 800350e:	2b01      	cmp	r3, #1
{
 8003510:	4606      	mov	r6, r0
 8003512:	460f      	mov	r7, r1
 8003514:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 8003516:	d041      	beq.n	800359c <HAL_FLASH_Program+0x98>
 8003518:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800351a:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 800351e:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003520:	f7ff ffc4 	bl	80034ac <FLASH_WaitForLastOperation>
 8003524:	4605      	mov	r5, r0
  if(status == HAL_OK)
 8003526:	bb30      	cbnz	r0, 8003576 <HAL_FLASH_Program+0x72>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003528:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800352a:	481e      	ldr	r0, [pc, #120]	; (80035a4 <HAL_FLASH_Program+0xa0>)
 800352c:	6802      	ldr	r2, [r0, #0]
 800352e:	f412 6280 	ands.w	r2, r2, #1024	; 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003532:	bf17      	itett	ne
 8003534:	6803      	ldrne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003536:	7722      	strbeq	r2, [r4, #28]
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003538:	f423 6380 	bicne.w	r3, r3, #1024	; 0x400
 800353c:	6003      	strne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800353e:	bf1c      	itt	ne
 8003540:	2302      	movne	r3, #2
 8003542:	7723      	strbne	r3, [r4, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8003544:	b9e6      	cbnz	r6, 8003580 <HAL_FLASH_Program+0x7c>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003546:	6943      	ldr	r3, [r0, #20]
 8003548:	f043 0301 	orr.w	r3, r3, #1
 800354c:	6143      	str	r3, [r0, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800354e:	f8c7 8000 	str.w	r8, [r7]
  __ASM volatile ("isb 0xF":::"memory");
 8003552:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 8003556:	2601      	movs	r6, #1
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8003558:	f8c7 9004 	str.w	r9, [r7, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800355c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003560:	f7ff ffa4 	bl	80034ac <FLASH_WaitForLastOperation>
 8003564:	4605      	mov	r5, r0
    if (prog_bit != 0U)
 8003566:	b126      	cbz	r6, 8003572 <HAL_FLASH_Program+0x6e>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8003568:	4a0e      	ldr	r2, [pc, #56]	; (80035a4 <HAL_FLASH_Program+0xa0>)
 800356a:	6953      	ldr	r3, [r2, #20]
 800356c:	ea23 0606 	bic.w	r6, r3, r6
 8003570:	6156      	str	r6, [r2, #20]
    FLASH_FlushCaches();
 8003572:	f000 f83d 	bl	80035f0 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8003576:	2300      	movs	r3, #0
 8003578:	7023      	strb	r3, [r4, #0]
}
 800357a:	4628      	mov	r0, r5
 800357c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8003580:	1e73      	subs	r3, r6, #1
 8003582:	2b01      	cmp	r3, #1
 8003584:	d901      	bls.n	800358a <HAL_FLASH_Program+0x86>
  uint32_t prog_bit = 0;
 8003586:	2600      	movs	r6, #0
 8003588:	e7e8      	b.n	800355c <HAL_FLASH_Program+0x58>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800358a:	4641      	mov	r1, r8
 800358c:	4638      	mov	r0, r7
 800358e:	f7ff ff55 	bl	800343c <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8003592:	2e02      	cmp	r6, #2
 8003594:	d1f7      	bne.n	8003586 <HAL_FLASH_Program+0x82>
        prog_bit = FLASH_CR_FSTPG;
 8003596:	f44f 2680 	mov.w	r6, #262144	; 0x40000
 800359a:	e7df      	b.n	800355c <HAL_FLASH_Program+0x58>
  __HAL_LOCK(&pFlash);
 800359c:	2502      	movs	r5, #2
 800359e:	e7ec      	b.n	800357a <HAL_FLASH_Program+0x76>
 80035a0:	2000001c 	.word	0x2000001c
 80035a4:	40022000 	.word	0x40022000

080035a8 <FLASH_MassErase>:
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80035a8:	4b06      	ldr	r3, [pc, #24]	; (80035c4 <FLASH_MassErase+0x1c>)
 80035aa:	f010 0f01 	tst.w	r0, #1
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80035ae:	bf1e      	ittt	ne
 80035b0:	695a      	ldrne	r2, [r3, #20]
 80035b2:	f042 0204 	orrne.w	r2, r2, #4
 80035b6:	615a      	strne	r2, [r3, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80035b8:	695a      	ldr	r2, [r3, #20]
 80035ba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80035be:	615a      	str	r2, [r3, #20]
}
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	40022000 	.word	0x40022000

080035c8 <FLASH_PageErase>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80035c8:	4b08      	ldr	r3, [pc, #32]	; (80035ec <FLASH_PageErase+0x24>)
 80035ca:	695a      	ldr	r2, [r3, #20]
 80035cc:	00c0      	lsls	r0, r0, #3
 80035ce:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 80035d2:	f400 60ff 	and.w	r0, r0, #2040	; 0x7f8
 80035d6:	4310      	orrs	r0, r2
 80035d8:	6158      	str	r0, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80035da:	695a      	ldr	r2, [r3, #20]
 80035dc:	f042 0202 	orr.w	r2, r2, #2
 80035e0:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80035e2:	695a      	ldr	r2, [r3, #20]
 80035e4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80035e8:	615a      	str	r2, [r3, #20]
}
 80035ea:	4770      	bx	lr
 80035ec:	40022000 	.word	0x40022000

080035f0 <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80035f0:	4815      	ldr	r0, [pc, #84]	; (8003648 <FLASH_FlushCaches+0x58>)
 80035f2:	7f03      	ldrb	r3, [r0, #28]
 80035f4:	b2da      	uxtb	r2, r3

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80035f6:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d110      	bne.n	8003620 <FLASH_FlushCaches+0x30>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80035fe:	4b13      	ldr	r3, [pc, #76]	; (800364c <FLASH_FlushCaches+0x5c>)
 8003600:	6819      	ldr	r1, [r3, #0]
 8003602:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8003606:	6019      	str	r1, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003608:	6819      	ldr	r1, [r3, #0]
 800360a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800360e:	6019      	str	r1, [r3, #0]
 8003610:	6819      	ldr	r1, [r3, #0]
 8003612:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8003616:	6019      	str	r1, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003618:	6819      	ldr	r1, [r3, #0]
 800361a:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800361e:	6019      	str	r1, [r3, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8003620:	1e93      	subs	r3, r2, #2
 8003622:	2b01      	cmp	r3, #1
 8003624:	d80c      	bhi.n	8003640 <FLASH_FlushCaches+0x50>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003626:	4b09      	ldr	r3, [pc, #36]	; (800364c <FLASH_FlushCaches+0x5c>)
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003636:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800363e:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003640:	2300      	movs	r3, #0
 8003642:	7703      	strb	r3, [r0, #28]
}
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	2000001c 	.word	0x2000001c
 800364c:	40022000 	.word	0x40022000

08003650 <HAL_FLASHEx_Erase>:
{
 8003650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8003654:	4d31      	ldr	r5, [pc, #196]	; (800371c <HAL_FLASHEx_Erase+0xcc>)
 8003656:	782b      	ldrb	r3, [r5, #0]
 8003658:	2b01      	cmp	r3, #1
{
 800365a:	4606      	mov	r6, r0
 800365c:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800365e:	d05a      	beq.n	8003716 <HAL_FLASHEx_Erase+0xc6>
 8003660:	2701      	movs	r7, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003662:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8003666:	702f      	strb	r7, [r5, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003668:	f7ff ff20 	bl	80034ac <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 800366c:	4604      	mov	r4, r0
 800366e:	bb10      	cbnz	r0, 80036b6 <HAL_FLASHEx_Erase+0x66>
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8003670:	4b2b      	ldr	r3, [pc, #172]	; (8003720 <HAL_FLASHEx_Erase+0xd0>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003672:	6068      	str	r0, [r5, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	f412 7f00 	tst.w	r2, #512	; 0x200
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800367a:	681a      	ldr	r2, [r3, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800367c:	d020      	beq.n	80036c0 <HAL_FLASHEx_Erase+0x70>
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800367e:	0551      	lsls	r1, r2, #21
 8003680:	d506      	bpl.n	8003690 <HAL_FLASHEx_Erase+0x40>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003688:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800368a:	2303      	movs	r3, #3
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800368c:	772b      	strb	r3, [r5, #28]
 800368e:	e000      	b.n	8003692 <HAL_FLASHEx_Erase+0x42>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8003690:	772f      	strb	r7, [r5, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003692:	6833      	ldr	r3, [r6, #0]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d11d      	bne.n	80036d4 <HAL_FLASHEx_Erase+0x84>
      FLASH_MassErase(pEraseInit->Banks);
 8003698:	6870      	ldr	r0, [r6, #4]
 800369a:	f7ff ff85 	bl	80035a8 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800369e:	f24c 3050 	movw	r0, #50000	; 0xc350
 80036a2:	f7ff ff03 	bl	80034ac <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80036a6:	4a1e      	ldr	r2, [pc, #120]	; (8003720 <HAL_FLASHEx_Erase+0xd0>)
 80036a8:	6953      	ldr	r3, [r2, #20]
 80036aa:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80036ae:	4604      	mov	r4, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80036b0:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 80036b2:	f7ff ff9d 	bl	80035f0 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80036b6:	2300      	movs	r3, #0
 80036b8:	702b      	strb	r3, [r5, #0]
}
 80036ba:	4620      	mov	r0, r4
 80036bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80036c0:	0552      	lsls	r2, r2, #21
 80036c2:	d505      	bpl.n	80036d0 <HAL_FLASHEx_Erase+0x80>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036ca:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80036cc:	2302      	movs	r3, #2
 80036ce:	e7dd      	b.n	800368c <HAL_FLASHEx_Erase+0x3c>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80036d0:	7728      	strb	r0, [r5, #28]
 80036d2:	e7de      	b.n	8003692 <HAL_FLASHEx_Erase+0x42>
      *PageError = 0xFFFFFFFFU;
 80036d4:	f04f 33ff 	mov.w	r3, #4294967295
 80036d8:	f8c8 3000 	str.w	r3, [r8]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80036dc:	68b7      	ldr	r7, [r6, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80036de:	f8df 9040 	ldr.w	r9, [pc, #64]	; 8003720 <HAL_FLASHEx_Erase+0xd0>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80036e2:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 80036e6:	4413      	add	r3, r2
 80036e8:	42bb      	cmp	r3, r7
 80036ea:	d9e2      	bls.n	80036b2 <HAL_FLASHEx_Erase+0x62>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80036ec:	6871      	ldr	r1, [r6, #4]
 80036ee:	4638      	mov	r0, r7
 80036f0:	f7ff ff6a 	bl	80035c8 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80036f4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80036f8:	f7ff fed8 	bl	80034ac <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80036fc:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8003700:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8003704:	f8c9 3014 	str.w	r3, [r9, #20]
        if (status != HAL_OK)
 8003708:	b118      	cbz	r0, 8003712 <HAL_FLASHEx_Erase+0xc2>
          *PageError = page_index;
 800370a:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800370e:	4604      	mov	r4, r0
          break;
 8003710:	e7cf      	b.n	80036b2 <HAL_FLASHEx_Erase+0x62>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003712:	3701      	adds	r7, #1
 8003714:	e7e5      	b.n	80036e2 <HAL_FLASHEx_Erase+0x92>
  __HAL_LOCK(&pFlash);
 8003716:	2402      	movs	r4, #2
 8003718:	e7cf      	b.n	80036ba <HAL_FLASHEx_Erase+0x6a>
 800371a:	bf00      	nop
 800371c:	2000001c 	.word	0x2000001c
 8003720:	40022000 	.word	0x40022000

08003724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003724:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003728:	f8df 9170 	ldr.w	r9, [pc, #368]	; 800389c <HAL_GPIO_Init+0x178>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800372c:	4c59      	ldr	r4, [pc, #356]	; (8003894 <HAL_GPIO_Init+0x170>)
  uint32_t position = 0x00u;
 800372e:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003730:	680a      	ldr	r2, [r1, #0]
 8003732:	fa32 f503 	lsrs.w	r5, r2, r3
 8003736:	d102      	bne.n	800373e <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8003738:	b003      	add	sp, #12
 800373a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800373e:	2501      	movs	r5, #1
 8003740:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8003744:	ea18 0202 	ands.w	r2, r8, r2
 8003748:	f000 809c 	beq.w	8003884 <HAL_GPIO_Init+0x160>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800374c:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800374e:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003750:	f006 0503 	and.w	r5, r6, #3
 8003754:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003758:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800375c:	1e6f      	subs	r7, r5, #1
 800375e:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003760:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003764:	d834      	bhi.n	80037d0 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8003766:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003768:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 800376c:	68cf      	ldr	r7, [r1, #12]
 800376e:	fa07 f70e 	lsl.w	r7, r7, lr
 8003772:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8003776:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003778:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800377a:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800377e:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8003782:	409f      	lsls	r7, r3
 8003784:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8003788:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800378a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800378c:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003790:	688f      	ldr	r7, [r1, #8]
 8003792:	fa07 f70e 	lsl.w	r7, r7, lr
 8003796:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800379a:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 800379c:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800379e:	d119      	bne.n	80037d4 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 80037a0:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 80037a4:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037a8:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80037ac:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037b0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80037b4:	f04f 0b0f 	mov.w	fp, #15
 80037b8:	fa0b fb0a 	lsl.w	fp, fp, sl
 80037bc:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037c0:	690f      	ldr	r7, [r1, #16]
 80037c2:	fa07 f70a 	lsl.w	r7, r7, sl
 80037c6:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 80037ca:	f8c8 7020 	str.w	r7, [r8, #32]
 80037ce:	e001      	b.n	80037d4 <HAL_GPIO_Init+0xb0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037d0:	2d03      	cmp	r5, #3
 80037d2:	d1da      	bne.n	800378a <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 80037d4:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037d6:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80037da:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037de:	432f      	orrs	r7, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037e0:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      GPIOx->MODER = temp;
 80037e4:	6007      	str	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037e6:	d04d      	beq.n	8003884 <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037e8:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 80037ec:	f045 0501 	orr.w	r5, r5, #1
 80037f0:	f8c9 5060 	str.w	r5, [r9, #96]	; 0x60
 80037f4:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 80037f8:	f023 0703 	bic.w	r7, r3, #3
 80037fc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8003800:	f005 0501 	and.w	r5, r5, #1
 8003804:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8003808:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800380a:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800380e:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003810:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003812:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003816:	f04f 0e0f 	mov.w	lr, #15
 800381a:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800381e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003822:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003826:	d02f      	beq.n	8003888 <HAL_GPIO_Init+0x164>
 8003828:	4d1b      	ldr	r5, [pc, #108]	; (8003898 <HAL_GPIO_Init+0x174>)
 800382a:	42a8      	cmp	r0, r5
 800382c:	d02e      	beq.n	800388c <HAL_GPIO_Init+0x168>
 800382e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003832:	42a8      	cmp	r0, r5
 8003834:	d02c      	beq.n	8003890 <HAL_GPIO_Init+0x16c>
 8003836:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800383a:	42a8      	cmp	r0, r5
 800383c:	bf0c      	ite	eq
 800383e:	2503      	moveq	r5, #3
 8003840:	2507      	movne	r5, #7
 8003842:	fa05 f50c 	lsl.w	r5, r5, ip
 8003846:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 800384a:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 800384c:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800384e:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003850:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8003854:	bf0c      	ite	eq
 8003856:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003858:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 800385a:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 800385c:	68e5      	ldr	r5, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800385e:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 8003862:	bf0c      	ite	eq
 8003864:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003866:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 8003868:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR1;
 800386a:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800386c:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 8003870:	bf0c      	ite	eq
 8003872:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003874:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 8003876:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 8003878:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800387a:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 800387c:	bf54      	ite	pl
 800387e:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8003880:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 8003882:	6025      	str	r5, [r4, #0]
    position++;
 8003884:	3301      	adds	r3, #1
 8003886:	e753      	b.n	8003730 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003888:	2500      	movs	r5, #0
 800388a:	e7da      	b.n	8003842 <HAL_GPIO_Init+0x11e>
 800388c:	2501      	movs	r5, #1
 800388e:	e7d8      	b.n	8003842 <HAL_GPIO_Init+0x11e>
 8003890:	2502      	movs	r5, #2
 8003892:	e7d6      	b.n	8003842 <HAL_GPIO_Init+0x11e>
 8003894:	40010400 	.word	0x40010400
 8003898:	48000400 	.word	0x48000400
 800389c:	40021000 	.word	0x40021000

080038a0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80038a0:	6903      	ldr	r3, [r0, #16]
 80038a2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80038a4:	bf14      	ite	ne
 80038a6:	2001      	movne	r0, #1
 80038a8:	2000      	moveq	r0, #0
 80038aa:	4770      	bx	lr

080038ac <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038ac:	b10a      	cbz	r2, 80038b2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038ae:	6181      	str	r1, [r0, #24]
 80038b0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038b2:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80038b4:	4770      	bx	lr
	...

080038b8 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038b8:	4a02      	ldr	r2, [pc, #8]	; (80038c4 <HAL_PWR_EnableBkUpAccess+0xc>)
 80038ba:	6813      	ldr	r3, [r2, #0]
 80038bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038c0:	6013      	str	r3, [r2, #0]
}
 80038c2:	4770      	bx	lr
 80038c4:	40007000 	.word	0x40007000

080038c8 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80038c8:	4b02      	ldr	r3, [pc, #8]	; (80038d4 <HAL_PWREx_GetVoltageRange+0xc>)
 80038ca:	6818      	ldr	r0, [r3, #0]
#endif
}
 80038cc:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	40007000 	.word	0x40007000

080038d8 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038d8:	4a17      	ldr	r2, [pc, #92]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0x60>)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038da:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038dc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038e4:	d11d      	bne.n	8003922 <HAL_PWREx_ControlVoltageScaling+0x4a>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038ea:	d101      	bne.n	80038f0 <HAL_PWREx_ControlVoltageScaling+0x18>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80038ec:	2000      	movs	r0, #0
 80038ee:	4770      	bx	lr
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038f0:	6813      	ldr	r3, [r2, #0]
 80038f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038fa:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038fc:	4b0f      	ldr	r3, [pc, #60]	; (800393c <HAL_PWREx_ControlVoltageScaling+0x64>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2132      	movs	r1, #50	; 0x32
 8003902:	434b      	muls	r3, r1
 8003904:	490e      	ldr	r1, [pc, #56]	; (8003940 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8003906:	fbb3 f3f1 	udiv	r3, r3, r1
 800390a:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800390c:	6951      	ldr	r1, [r2, #20]
 800390e:	0549      	lsls	r1, r1, #21
 8003910:	d500      	bpl.n	8003914 <HAL_PWREx_ControlVoltageScaling+0x3c>
 8003912:	b923      	cbnz	r3, 800391e <HAL_PWREx_ControlVoltageScaling+0x46>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003914:	6953      	ldr	r3, [r2, #20]
 8003916:	055b      	lsls	r3, r3, #21
 8003918:	d5e8      	bpl.n	80038ec <HAL_PWREx_ControlVoltageScaling+0x14>
        return HAL_TIMEOUT;
 800391a:	2003      	movs	r0, #3
}
 800391c:	4770      	bx	lr
        wait_loop_index--;
 800391e:	3b01      	subs	r3, #1
 8003920:	e7f4      	b.n	800390c <HAL_PWREx_ControlVoltageScaling+0x34>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003922:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003926:	bf1f      	itttt	ne
 8003928:	6813      	ldrne	r3, [r2, #0]
 800392a:	f423 63c0 	bicne.w	r3, r3, #1536	; 0x600
 800392e:	f443 6380 	orrne.w	r3, r3, #1024	; 0x400
 8003932:	6013      	strne	r3, [r2, #0]
 8003934:	e7da      	b.n	80038ec <HAL_PWREx_ControlVoltageScaling+0x14>
 8003936:	bf00      	nop
 8003938:	40007000 	.word	0x40007000
 800393c:	20000010 	.word	0x20000010
 8003940:	000f4240 	.word	0x000f4240

08003944 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003944:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003946:	4d1e      	ldr	r5, [pc, #120]	; (80039c0 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8003948:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800394a:	00da      	lsls	r2, r3, #3
{
 800394c:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800394e:	d518      	bpl.n	8003982 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003950:	f7ff ffba 	bl	80038c8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003954:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003958:	d123      	bne.n	80039a2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 800395a:	2c80      	cmp	r4, #128	; 0x80
 800395c:	d929      	bls.n	80039b2 <RCC_SetFlashLatencyFromMSIRange+0x6e>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800395e:	2ca0      	cmp	r4, #160	; 0xa0
 8003960:	bf8c      	ite	hi
 8003962:	2002      	movhi	r0, #2
 8003964:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003966:	4a17      	ldr	r2, [pc, #92]	; (80039c4 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8003968:	6813      	ldr	r3, [r2, #0]
 800396a:	f023 0307 	bic.w	r3, r3, #7
 800396e:	4303      	orrs	r3, r0
 8003970:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003972:	6813      	ldr	r3, [r2, #0]
 8003974:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8003978:	1a18      	subs	r0, r3, r0
 800397a:	bf18      	it	ne
 800397c:	2001      	movne	r0, #1
 800397e:	b003      	add	sp, #12
 8003980:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8003982:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003988:	65ab      	str	r3, [r5, #88]	; 0x58
 800398a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800398c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003990:	9301      	str	r3, [sp, #4]
 8003992:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8003994:	f7ff ff98 	bl	80038c8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8003998:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800399a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800399e:	65ab      	str	r3, [r5, #88]	; 0x58
 80039a0:	e7d8      	b.n	8003954 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 80039a2:	2c80      	cmp	r4, #128	; 0x80
 80039a4:	d807      	bhi.n	80039b6 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 80039a6:	d008      	beq.n	80039ba <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80039a8:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80039ac:	4258      	negs	r0, r3
 80039ae:	4158      	adcs	r0, r3
 80039b0:	e7d9      	b.n	8003966 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80039b2:	2000      	movs	r0, #0
 80039b4:	e7d7      	b.n	8003966 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80039b6:	2003      	movs	r0, #3
 80039b8:	e7d5      	b.n	8003966 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 80039ba:	2002      	movs	r0, #2
 80039bc:	e7d3      	b.n	8003966 <RCC_SetFlashLatencyFromMSIRange+0x22>
 80039be:	bf00      	nop
 80039c0:	40021000 	.word	0x40021000
 80039c4:	40022000 	.word	0x40022000

080039c8 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039c8:	4b22      	ldr	r3, [pc, #136]	; (8003a54 <HAL_RCC_GetSysClockFreq+0x8c>)
 80039ca:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039cc:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039ce:	f012 020c 	ands.w	r2, r2, #12
 80039d2:	d005      	beq.n	80039e0 <HAL_RCC_GetSysClockFreq+0x18>
 80039d4:	2a0c      	cmp	r2, #12
 80039d6:	d115      	bne.n	8003a04 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039d8:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039dc:	2901      	cmp	r1, #1
 80039de:	d118      	bne.n	8003a12 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80039e0:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80039e2:	481d      	ldr	r0, [pc, #116]	; (8003a58 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80039e4:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80039e6:	bf55      	itete	pl
 80039e8:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80039ec:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80039ee:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80039f2:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80039f6:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039fa:	b34a      	cbz	r2, 8003a50 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80039fc:	2a0c      	cmp	r2, #12
 80039fe:	d009      	beq.n	8003a14 <HAL_RCC_GetSysClockFreq+0x4c>
 8003a00:	2000      	movs	r0, #0
  return sysclockfreq;
 8003a02:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a04:	2a04      	cmp	r2, #4
 8003a06:	d022      	beq.n	8003a4e <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a08:	2a08      	cmp	r2, #8
 8003a0a:	4814      	ldr	r0, [pc, #80]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x94>)
 8003a0c:	bf18      	it	ne
 8003a0e:	2000      	movne	r0, #0
 8003a10:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a12:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8003a1a:	2a02      	cmp	r2, #2
 8003a1c:	d015      	beq.n	8003a4a <HAL_RCC_GetSysClockFreq+0x82>
 8003a1e:	490f      	ldr	r1, [pc, #60]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x94>)
 8003a20:	2a03      	cmp	r2, #3
 8003a22:	bf08      	it	eq
 8003a24:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a26:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8003a2e:	4342      	muls	r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a30:	68d8      	ldr	r0, [r3, #12]
 8003a32:	f3c0 6041 	ubfx	r0, r0, #25, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a36:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a3a:	3001      	adds	r0, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a3c:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a3e:	0040      	lsls	r0, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a40:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8003a44:	fbb2 f0f0 	udiv	r0, r2, r0
 8003a48:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8003a4a:	4805      	ldr	r0, [pc, #20]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a4c:	e7eb      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8003a4e:	4804      	ldr	r0, [pc, #16]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	40021000 	.word	0x40021000
 8003a58:	0800b2cc 	.word	0x0800b2cc
 8003a5c:	007a1200 	.word	0x007a1200
 8003a60:	00f42400 	.word	0x00f42400

08003a64 <HAL_RCC_OscConfig>:
{
 8003a64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8003a68:	4605      	mov	r5, r0
 8003a6a:	b918      	cbnz	r0, 8003a74 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8003a6c:	2001      	movs	r0, #1
}
 8003a6e:	b003      	add	sp, #12
 8003a70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a74:	4c94      	ldr	r4, [pc, #592]	; (8003cc8 <HAL_RCC_OscConfig+0x264>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a76:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a78:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a7a:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a7c:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a7e:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a82:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a86:	d53d      	bpl.n	8003b04 <HAL_RCC_OscConfig+0xa0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a88:	b11e      	cbz	r6, 8003a92 <HAL_RCC_OscConfig+0x2e>
 8003a8a:	2e0c      	cmp	r6, #12
 8003a8c:	d16a      	bne.n	8003b64 <HAL_RCC_OscConfig+0x100>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a8e:	2f01      	cmp	r7, #1
 8003a90:	d168      	bne.n	8003b64 <HAL_RCC_OscConfig+0x100>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a92:	6823      	ldr	r3, [r4, #0]
 8003a94:	0798      	lsls	r0, r3, #30
 8003a96:	d502      	bpl.n	8003a9e <HAL_RCC_OscConfig+0x3a>
 8003a98:	69eb      	ldr	r3, [r5, #28]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0e6      	beq.n	8003a6c <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a9e:	6823      	ldr	r3, [r4, #0]
 8003aa0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003aa2:	0719      	lsls	r1, r3, #28
 8003aa4:	bf56      	itet	pl
 8003aa6:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8003aaa:	6823      	ldrmi	r3, [r4, #0]
 8003aac:	091b      	lsrpl	r3, r3, #4
 8003aae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ab2:	4298      	cmp	r0, r3
 8003ab4:	d93f      	bls.n	8003b36 <HAL_RCC_OscConfig+0xd2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ab6:	f7ff ff45 	bl	8003944 <RCC_SetFlashLatencyFromMSIRange>
 8003aba:	2800      	cmp	r0, #0
 8003abc:	d1d6      	bne.n	8003a6c <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003abe:	6823      	ldr	r3, [r4, #0]
 8003ac0:	f043 0308 	orr.w	r3, r3, #8
 8003ac4:	6023      	str	r3, [r4, #0]
 8003ac6:	6823      	ldr	r3, [r4, #0]
 8003ac8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ad2:	6863      	ldr	r3, [r4, #4]
 8003ad4:	6a2a      	ldr	r2, [r5, #32]
 8003ad6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ada:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003ade:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ae0:	f7ff ff72 	bl	80039c8 <HAL_RCC_GetSysClockFreq>
 8003ae4:	68a3      	ldr	r3, [r4, #8]
 8003ae6:	4a79      	ldr	r2, [pc, #484]	; (8003ccc <HAL_RCC_OscConfig+0x268>)
 8003ae8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003aec:	5cd3      	ldrb	r3, [r2, r3]
 8003aee:	f003 031f 	and.w	r3, r3, #31
 8003af2:	40d8      	lsrs	r0, r3
 8003af4:	4b76      	ldr	r3, [pc, #472]	; (8003cd0 <HAL_RCC_OscConfig+0x26c>)
 8003af6:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8003af8:	4b76      	ldr	r3, [pc, #472]	; (8003cd4 <HAL_RCC_OscConfig+0x270>)
 8003afa:	6818      	ldr	r0, [r3, #0]
 8003afc:	f7fe fc04 	bl	8002308 <HAL_InitTick>
        if(status != HAL_OK)
 8003b00:	2800      	cmp	r0, #0
 8003b02:	d1b4      	bne.n	8003a6e <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b04:	682b      	ldr	r3, [r5, #0]
 8003b06:	07d8      	lsls	r0, r3, #31
 8003b08:	d463      	bmi.n	8003bd2 <HAL_RCC_OscConfig+0x16e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b0a:	682b      	ldr	r3, [r5, #0]
 8003b0c:	0799      	lsls	r1, r3, #30
 8003b0e:	f100 80a2 	bmi.w	8003c56 <HAL_RCC_OscConfig+0x1f2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b12:	682b      	ldr	r3, [r5, #0]
 8003b14:	0718      	lsls	r0, r3, #28
 8003b16:	f100 80df 	bmi.w	8003cd8 <HAL_RCC_OscConfig+0x274>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b1a:	682b      	ldr	r3, [r5, #0]
 8003b1c:	0759      	lsls	r1, r3, #29
 8003b1e:	f100 812f 	bmi.w	8003d80 <HAL_RCC_OscConfig+0x31c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b22:	682b      	ldr	r3, [r5, #0]
 8003b24:	0699      	lsls	r1, r3, #26
 8003b26:	f100 81ab 	bmi.w	8003e80 <HAL_RCC_OscConfig+0x41c>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b2a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f040 81d1 	bne.w	8003ed4 <HAL_RCC_OscConfig+0x470>
  return HAL_OK;
 8003b32:	2000      	movs	r0, #0
 8003b34:	e79b      	b.n	8003a6e <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b36:	6823      	ldr	r3, [r4, #0]
 8003b38:	f043 0308 	orr.w	r3, r3, #8
 8003b3c:	6023      	str	r3, [r4, #0]
 8003b3e:	6823      	ldr	r3, [r4, #0]
 8003b40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b44:	4303      	orrs	r3, r0
 8003b46:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b48:	6863      	ldr	r3, [r4, #4]
 8003b4a:	6a2a      	ldr	r2, [r5, #32]
 8003b4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b50:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003b54:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b56:	2e00      	cmp	r6, #0
 8003b58:	d1c2      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x7c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b5a:	f7ff fef3 	bl	8003944 <RCC_SetFlashLatencyFromMSIRange>
 8003b5e:	2800      	cmp	r0, #0
 8003b60:	d0be      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x7c>
 8003b62:	e783      	b.n	8003a6c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b64:	69eb      	ldr	r3, [r5, #28]
 8003b66:	b31b      	cbz	r3, 8003bb0 <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_MSI_ENABLE();
 8003b68:	6823      	ldr	r3, [r4, #0]
 8003b6a:	f043 0301 	orr.w	r3, r3, #1
 8003b6e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003b70:	f7fe fc0c 	bl	800238c <HAL_GetTick>
 8003b74:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b76:	6823      	ldr	r3, [r4, #0]
 8003b78:	079a      	lsls	r2, r3, #30
 8003b7a:	d511      	bpl.n	8003ba0 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	f043 0308 	orr.w	r3, r3, #8
 8003b82:	6023      	str	r3, [r4, #0]
 8003b84:	6823      	ldr	r3, [r4, #0]
 8003b86:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003b88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b90:	6863      	ldr	r3, [r4, #4]
 8003b92:	6a2a      	ldr	r2, [r5, #32]
 8003b94:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b98:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003b9c:	6063      	str	r3, [r4, #4]
 8003b9e:	e7b1      	b.n	8003b04 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ba0:	f7fe fbf4 	bl	800238c <HAL_GetTick>
 8003ba4:	eba0 0008 	sub.w	r0, r0, r8
 8003ba8:	2802      	cmp	r0, #2
 8003baa:	d9e4      	bls.n	8003b76 <HAL_RCC_OscConfig+0x112>
            return HAL_TIMEOUT;
 8003bac:	2003      	movs	r0, #3
 8003bae:	e75e      	b.n	8003a6e <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8003bb0:	6823      	ldr	r3, [r4, #0]
 8003bb2:	f023 0301 	bic.w	r3, r3, #1
 8003bb6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003bb8:	f7fe fbe8 	bl	800238c <HAL_GetTick>
 8003bbc:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003bbe:	6823      	ldr	r3, [r4, #0]
 8003bc0:	079b      	lsls	r3, r3, #30
 8003bc2:	d59f      	bpl.n	8003b04 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003bc4:	f7fe fbe2 	bl	800238c <HAL_GetTick>
 8003bc8:	eba0 0008 	sub.w	r0, r0, r8
 8003bcc:	2802      	cmp	r0, #2
 8003bce:	d9f6      	bls.n	8003bbe <HAL_RCC_OscConfig+0x15a>
 8003bd0:	e7ec      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003bd2:	2e08      	cmp	r6, #8
 8003bd4:	d003      	beq.n	8003bde <HAL_RCC_OscConfig+0x17a>
 8003bd6:	2e0c      	cmp	r6, #12
 8003bd8:	d108      	bne.n	8003bec <HAL_RCC_OscConfig+0x188>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003bda:	2f03      	cmp	r7, #3
 8003bdc:	d106      	bne.n	8003bec <HAL_RCC_OscConfig+0x188>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bde:	6823      	ldr	r3, [r4, #0]
 8003be0:	039a      	lsls	r2, r3, #14
 8003be2:	d592      	bpl.n	8003b0a <HAL_RCC_OscConfig+0xa6>
 8003be4:	686b      	ldr	r3, [r5, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d18f      	bne.n	8003b0a <HAL_RCC_OscConfig+0xa6>
 8003bea:	e73f      	b.n	8003a6c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bec:	686b      	ldr	r3, [r5, #4]
 8003bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bf2:	d110      	bne.n	8003c16 <HAL_RCC_OscConfig+0x1b2>
 8003bf4:	6823      	ldr	r3, [r4, #0]
 8003bf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bfa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003bfc:	f7fe fbc6 	bl	800238c <HAL_GetTick>
 8003c00:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c02:	6823      	ldr	r3, [r4, #0]
 8003c04:	039b      	lsls	r3, r3, #14
 8003c06:	d480      	bmi.n	8003b0a <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c08:	f7fe fbc0 	bl	800238c <HAL_GetTick>
 8003c0c:	eba0 0008 	sub.w	r0, r0, r8
 8003c10:	2864      	cmp	r0, #100	; 0x64
 8003c12:	d9f6      	bls.n	8003c02 <HAL_RCC_OscConfig+0x19e>
 8003c14:	e7ca      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c16:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c1a:	d104      	bne.n	8003c26 <HAL_RCC_OscConfig+0x1c2>
 8003c1c:	6823      	ldr	r3, [r4, #0]
 8003c1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c22:	6023      	str	r3, [r4, #0]
 8003c24:	e7e6      	b.n	8003bf4 <HAL_RCC_OscConfig+0x190>
 8003c26:	6822      	ldr	r2, [r4, #0]
 8003c28:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003c2c:	6022      	str	r2, [r4, #0]
 8003c2e:	6822      	ldr	r2, [r4, #0]
 8003c30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c34:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1e0      	bne.n	8003bfc <HAL_RCC_OscConfig+0x198>
        tickstart = HAL_GetTick();
 8003c3a:	f7fe fba7 	bl	800238c <HAL_GetTick>
 8003c3e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c40:	6823      	ldr	r3, [r4, #0]
 8003c42:	0398      	lsls	r0, r3, #14
 8003c44:	f57f af61 	bpl.w	8003b0a <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c48:	f7fe fba0 	bl	800238c <HAL_GetTick>
 8003c4c:	eba0 0008 	sub.w	r0, r0, r8
 8003c50:	2864      	cmp	r0, #100	; 0x64
 8003c52:	d9f5      	bls.n	8003c40 <HAL_RCC_OscConfig+0x1dc>
 8003c54:	e7aa      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c56:	2e04      	cmp	r6, #4
 8003c58:	d003      	beq.n	8003c62 <HAL_RCC_OscConfig+0x1fe>
 8003c5a:	2e0c      	cmp	r6, #12
 8003c5c:	d110      	bne.n	8003c80 <HAL_RCC_OscConfig+0x21c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003c5e:	2f02      	cmp	r7, #2
 8003c60:	d10e      	bne.n	8003c80 <HAL_RCC_OscConfig+0x21c>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c62:	6823      	ldr	r3, [r4, #0]
 8003c64:	0559      	lsls	r1, r3, #21
 8003c66:	d503      	bpl.n	8003c70 <HAL_RCC_OscConfig+0x20c>
 8003c68:	68eb      	ldr	r3, [r5, #12]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f43f aefe 	beq.w	8003a6c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c70:	6863      	ldr	r3, [r4, #4]
 8003c72:	692a      	ldr	r2, [r5, #16]
 8003c74:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003c78:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003c7c:	6063      	str	r3, [r4, #4]
 8003c7e:	e748      	b.n	8003b12 <HAL_RCC_OscConfig+0xae>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c80:	68eb      	ldr	r3, [r5, #12]
 8003c82:	b17b      	cbz	r3, 8003ca4 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_ENABLE();
 8003c84:	6823      	ldr	r3, [r4, #0]
 8003c86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c8a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003c8c:	f7fe fb7e 	bl	800238c <HAL_GetTick>
 8003c90:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c92:	6823      	ldr	r3, [r4, #0]
 8003c94:	055a      	lsls	r2, r3, #21
 8003c96:	d4eb      	bmi.n	8003c70 <HAL_RCC_OscConfig+0x20c>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c98:	f7fe fb78 	bl	800238c <HAL_GetTick>
 8003c9c:	1bc0      	subs	r0, r0, r7
 8003c9e:	2802      	cmp	r0, #2
 8003ca0:	d9f7      	bls.n	8003c92 <HAL_RCC_OscConfig+0x22e>
 8003ca2:	e783      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003caa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003cac:	f7fe fb6e 	bl	800238c <HAL_GetTick>
 8003cb0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	055b      	lsls	r3, r3, #21
 8003cb6:	f57f af2c 	bpl.w	8003b12 <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cba:	f7fe fb67 	bl	800238c <HAL_GetTick>
 8003cbe:	1bc0      	subs	r0, r0, r7
 8003cc0:	2802      	cmp	r0, #2
 8003cc2:	d9f6      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x24e>
 8003cc4:	e772      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
 8003cc6:	bf00      	nop
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	0800b2b3 	.word	0x0800b2b3
 8003cd0:	20000010 	.word	0x20000010
 8003cd4:	20000018 	.word	0x20000018
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cd8:	696b      	ldr	r3, [r5, #20]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d03c      	beq.n	8003d58 <HAL_RCC_OscConfig+0x2f4>
      uint32_t csr_temp = RCC->CSR;
 8003cde:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003ce2:	69a9      	ldr	r1, [r5, #24]
 8003ce4:	f003 0210 	and.w	r2, r3, #16
 8003ce8:	4291      	cmp	r1, r2
 8003cea:	d00e      	beq.n	8003d0a <HAL_RCC_OscConfig+0x2a6>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003cec:	f003 0203 	and.w	r2, r3, #3
 8003cf0:	2a02      	cmp	r2, #2
 8003cf2:	f43f aebb 	beq.w	8003a6c <HAL_RCC_OscConfig+0x8>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003cf6:	07da      	lsls	r2, r3, #31
 8003cf8:	d41b      	bmi.n	8003d32 <HAL_RCC_OscConfig+0x2ce>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003cfa:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003cfe:	69aa      	ldr	r2, [r5, #24]
 8003d00:	f023 0310 	bic.w	r3, r3, #16
 8003d04:	4313      	orrs	r3, r2
 8003d06:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      __HAL_RCC_LSI_ENABLE();
 8003d0a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003d0e:	f043 0301 	orr.w	r3, r3, #1
 8003d12:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003d16:	f7fe fb39 	bl	800238c <HAL_GetTick>
 8003d1a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d1c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003d20:	0798      	lsls	r0, r3, #30
 8003d22:	f53f aefa 	bmi.w	8003b1a <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d26:	f7fe fb31 	bl	800238c <HAL_GetTick>
 8003d2a:	1bc0      	subs	r0, r0, r7
 8003d2c:	2811      	cmp	r0, #17
 8003d2e:	d9f5      	bls.n	8003d1c <HAL_RCC_OscConfig+0x2b8>
 8003d30:	e73c      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
          __HAL_RCC_LSI_DISABLE();
 8003d32:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003d36:	f023 0301 	bic.w	r3, r3, #1
 8003d3a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
          tickstart = HAL_GetTick();
 8003d3e:	f7fe fb25 	bl	800238c <HAL_GetTick>
 8003d42:	4607      	mov	r7, r0
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d44:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003d48:	079b      	lsls	r3, r3, #30
 8003d4a:	d5d6      	bpl.n	8003cfa <HAL_RCC_OscConfig+0x296>
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d4c:	f7fe fb1e 	bl	800238c <HAL_GetTick>
 8003d50:	1bc0      	subs	r0, r0, r7
 8003d52:	2811      	cmp	r0, #17
 8003d54:	d9f6      	bls.n	8003d44 <HAL_RCC_OscConfig+0x2e0>
 8003d56:	e729      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_LSI_DISABLE();
 8003d58:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003d5c:	f023 0301 	bic.w	r3, r3, #1
 8003d60:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003d64:	f7fe fb12 	bl	800238c <HAL_GetTick>
 8003d68:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d6a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003d6e:	0799      	lsls	r1, r3, #30
 8003d70:	f57f aed3 	bpl.w	8003b1a <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d74:	f7fe fb0a 	bl	800238c <HAL_GetTick>
 8003d78:	1bc0      	subs	r0, r0, r7
 8003d7a:	2811      	cmp	r0, #17
 8003d7c:	d9f5      	bls.n	8003d6a <HAL_RCC_OscConfig+0x306>
 8003d7e:	e715      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d80:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d82:	00da      	lsls	r2, r3, #3
 8003d84:	d430      	bmi.n	8003de8 <HAL_RCC_OscConfig+0x384>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d8c:	65a3      	str	r3, [r4, #88]	; 0x58
 8003d8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d94:	9301      	str	r3, [sp, #4]
 8003d96:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003d98:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d9a:	f8df 8270 	ldr.w	r8, [pc, #624]	; 800400c <HAL_RCC_OscConfig+0x5a8>
 8003d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8003da2:	05db      	lsls	r3, r3, #23
 8003da4:	d522      	bpl.n	8003dec <HAL_RCC_OscConfig+0x388>
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003da6:	68aa      	ldr	r2, [r5, #8]
 8003da8:	07d0      	lsls	r0, r2, #31
 8003daa:	d433      	bmi.n	8003e14 <HAL_RCC_OscConfig+0x3b0>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003dac:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003db0:	f023 0301 	bic.w	r3, r3, #1
 8003db4:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003db8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003dbc:	f023 0304 	bic.w	r3, r3, #4
 8003dc0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dc4:	2a00      	cmp	r2, #0
 8003dc6:	d13c      	bne.n	8003e42 <HAL_RCC_OscConfig+0x3de>
      tickstart = HAL_GetTick();
 8003dc8:	f7fe fae0 	bl	800238c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dcc:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003dd0:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003dd2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003dd6:	0798      	lsls	r0, r3, #30
 8003dd8:	d44b      	bmi.n	8003e72 <HAL_RCC_OscConfig+0x40e>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8003dda:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003dde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003de2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8003de6:	e035      	b.n	8003e54 <HAL_RCC_OscConfig+0x3f0>
    FlagStatus       pwrclkchanged = RESET;
 8003de8:	2700      	movs	r7, #0
 8003dea:	e7d6      	b.n	8003d9a <HAL_RCC_OscConfig+0x336>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dec:	f8d8 3000 	ldr.w	r3, [r8]
 8003df0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003df4:	f8c8 3000 	str.w	r3, [r8]
      tickstart = HAL_GetTick();
 8003df8:	f7fe fac8 	bl	800238c <HAL_GetTick>
 8003dfc:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dfe:	f8d8 3000 	ldr.w	r3, [r8]
 8003e02:	05d9      	lsls	r1, r3, #23
 8003e04:	d4cf      	bmi.n	8003da6 <HAL_RCC_OscConfig+0x342>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e06:	f7fe fac1 	bl	800238c <HAL_GetTick>
 8003e0a:	eba0 0009 	sub.w	r0, r0, r9
 8003e0e:	2802      	cmp	r0, #2
 8003e10:	d9f5      	bls.n	8003dfe <HAL_RCC_OscConfig+0x39a>
 8003e12:	e6cb      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8003e14:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003e18:	f002 0180 	and.w	r1, r2, #128	; 0x80
 8003e1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e20:	430b      	orrs	r3, r1
 8003e22:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003e26:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003e2a:	0752      	lsls	r2, r2, #29
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003e2c:	bf42      	ittt	mi
 8003e2e:	f043 0304 	orrmi.w	r3, r3, #4
 8003e32:	f8c4 3090 	strmi.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003e36:	f8d4 3090 	ldrmi.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8003e42:	f7fe faa3 	bl	800238c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e46:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003e4a:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e4c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003e50:	079b      	lsls	r3, r3, #30
 8003e52:	d507      	bpl.n	8003e64 <HAL_RCC_OscConfig+0x400>
    if(pwrclkchanged == SET)
 8003e54:	2f00      	cmp	r7, #0
 8003e56:	f43f ae64 	beq.w	8003b22 <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e5a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e60:	65a3      	str	r3, [r4, #88]	; 0x58
 8003e62:	e65e      	b.n	8003b22 <HAL_RCC_OscConfig+0xbe>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e64:	f7fe fa92 	bl	800238c <HAL_GetTick>
 8003e68:	eba0 0008 	sub.w	r0, r0, r8
 8003e6c:	4548      	cmp	r0, r9
 8003e6e:	d9ed      	bls.n	8003e4c <HAL_RCC_OscConfig+0x3e8>
 8003e70:	e69c      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e72:	f7fe fa8b 	bl	800238c <HAL_GetTick>
 8003e76:	eba0 0008 	sub.w	r0, r0, r8
 8003e7a:	4548      	cmp	r0, r9
 8003e7c:	d9a9      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x36e>
 8003e7e:	e695      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003e80:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003e82:	b19b      	cbz	r3, 8003eac <HAL_RCC_OscConfig+0x448>
      __HAL_RCC_HSI48_ENABLE();
 8003e84:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8003e88:	f043 0301 	orr.w	r3, r3, #1
 8003e8c:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8003e90:	f7fe fa7c 	bl	800238c <HAL_GetTick>
 8003e94:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e96:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8003e9a:	079a      	lsls	r2, r3, #30
 8003e9c:	f53f ae45 	bmi.w	8003b2a <HAL_RCC_OscConfig+0xc6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ea0:	f7fe fa74 	bl	800238c <HAL_GetTick>
 8003ea4:	1bc0      	subs	r0, r0, r7
 8003ea6:	2802      	cmp	r0, #2
 8003ea8:	d9f5      	bls.n	8003e96 <HAL_RCC_OscConfig+0x432>
 8003eaa:	e67f      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSI48_DISABLE();
 8003eac:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8003eb0:	f023 0301 	bic.w	r3, r3, #1
 8003eb4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8003eb8:	f7fe fa68 	bl	800238c <HAL_GetTick>
 8003ebc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ebe:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8003ec2:	079b      	lsls	r3, r3, #30
 8003ec4:	f57f ae31 	bpl.w	8003b2a <HAL_RCC_OscConfig+0xc6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ec8:	f7fe fa60 	bl	800238c <HAL_GetTick>
 8003ecc:	1bc0      	subs	r0, r0, r7
 8003ece:	2802      	cmp	r0, #2
 8003ed0:	d9f5      	bls.n	8003ebe <HAL_RCC_OscConfig+0x45a>
 8003ed2:	e66b      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d17a      	bne.n	8003fce <HAL_RCC_OscConfig+0x56a>
      pll_config = RCC->PLLCFGR;
 8003ed8:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eda:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003edc:	f003 0103 	and.w	r1, r3, #3
 8003ee0:	4291      	cmp	r1, r2
 8003ee2:	d11c      	bne.n	8003f1e <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ee4:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8003ee6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003eea:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eec:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003ef0:	d115      	bne.n	8003f1e <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ef2:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8003ef4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ef8:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003efc:	d10f      	bne.n	8003f1e <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003efe:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003f00:	0852      	lsrs	r2, r2, #1
 8003f02:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8003f06:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f08:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003f0c:	d107      	bne.n	8003f1e <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f0e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003f10:	0852      	lsrs	r2, r2, #1
 8003f12:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8003f16:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f18:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8003f1c:	d03e      	beq.n	8003f9c <HAL_RCC_OscConfig+0x538>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f1e:	2e0c      	cmp	r6, #12
 8003f20:	f43f ada4 	beq.w	8003a6c <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f2a:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 8003f2c:	f7fe fa2e 	bl	800238c <HAL_GetTick>
 8003f30:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	0198      	lsls	r0, r3, #6
 8003f36:	d42b      	bmi.n	8003f90 <HAL_RCC_OscConfig+0x52c>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f38:	68e2      	ldr	r2, [r4, #12]
 8003f3a:	4b33      	ldr	r3, [pc, #204]	; (8004008 <HAL_RCC_OscConfig+0x5a4>)
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003f40:	4313      	orrs	r3, r2
 8003f42:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8003f44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003f48:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003f4a:	3a01      	subs	r2, #1
 8003f4c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003f50:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003f52:	0852      	lsrs	r2, r2, #1
 8003f54:	3a01      	subs	r2, #1
 8003f56:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8003f5a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003f5c:	0852      	lsrs	r2, r2, #1
 8003f5e:	3a01      	subs	r2, #1
 8003f60:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003f64:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 8003f66:	6823      	ldr	r3, [r4, #0]
 8003f68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f6c:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f6e:	68e3      	ldr	r3, [r4, #12]
 8003f70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f74:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 8003f76:	f7fe fa09 	bl	800238c <HAL_GetTick>
 8003f7a:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	0199      	lsls	r1, r3, #6
 8003f80:	f53f add7 	bmi.w	8003b32 <HAL_RCC_OscConfig+0xce>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f84:	f7fe fa02 	bl	800238c <HAL_GetTick>
 8003f88:	1b40      	subs	r0, r0, r5
 8003f8a:	2802      	cmp	r0, #2
 8003f8c:	d9f6      	bls.n	8003f7c <HAL_RCC_OscConfig+0x518>
 8003f8e:	e60d      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f90:	f7fe f9fc 	bl	800238c <HAL_GetTick>
 8003f94:	1b80      	subs	r0, r0, r6
 8003f96:	2802      	cmp	r0, #2
 8003f98:	d9cb      	bls.n	8003f32 <HAL_RCC_OscConfig+0x4ce>
 8003f9a:	e607      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	019a      	lsls	r2, r3, #6
 8003fa0:	f53f adc7 	bmi.w	8003b32 <HAL_RCC_OscConfig+0xce>
          __HAL_RCC_PLL_ENABLE();
 8003fa4:	6823      	ldr	r3, [r4, #0]
 8003fa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003faa:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fac:	68e3      	ldr	r3, [r4, #12]
 8003fae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fb2:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 8003fb4:	f7fe f9ea 	bl	800238c <HAL_GetTick>
 8003fb8:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fba:	6823      	ldr	r3, [r4, #0]
 8003fbc:	019b      	lsls	r3, r3, #6
 8003fbe:	f53f adb8 	bmi.w	8003b32 <HAL_RCC_OscConfig+0xce>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fc2:	f7fe f9e3 	bl	800238c <HAL_GetTick>
 8003fc6:	1b40      	subs	r0, r0, r5
 8003fc8:	2802      	cmp	r0, #2
 8003fca:	d9f6      	bls.n	8003fba <HAL_RCC_OscConfig+0x556>
 8003fcc:	e5ee      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fce:	2e0c      	cmp	r6, #12
 8003fd0:	f43f ad4c 	beq.w	8003a6c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8003fd4:	6823      	ldr	r3, [r4, #0]
 8003fd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fda:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003fdc:	f7fe f9d6 	bl	800238c <HAL_GetTick>
 8003fe0:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8003fe8:	d107      	bne.n	8003ffa <HAL_RCC_OscConfig+0x596>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8003fea:	68e2      	ldr	r2, [r4, #12]
 8003fec:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 8003ff0:	f022 0203 	bic.w	r2, r2, #3
 8003ff4:	60e2      	str	r2, [r4, #12]
  return HAL_OK;
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	e539      	b.n	8003a6e <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ffa:	f7fe f9c7 	bl	800238c <HAL_GetTick>
 8003ffe:	1b40      	subs	r0, r0, r5
 8004000:	2802      	cmp	r0, #2
 8004002:	d9ee      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x57e>
 8004004:	e5d2      	b.n	8003bac <HAL_RCC_OscConfig+0x148>
 8004006:	bf00      	nop
 8004008:	f99f808c 	.word	0xf99f808c
 800400c:	40007000 	.word	0x40007000

08004010 <HAL_RCC_ClockConfig>:
{
 8004010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004014:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8004016:	4604      	mov	r4, r0
 8004018:	b910      	cbnz	r0, 8004020 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800401a:	2001      	movs	r0, #1
}
 800401c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004020:	4a4b      	ldr	r2, [pc, #300]	; (8004150 <HAL_RCC_ClockConfig+0x140>)
 8004022:	6813      	ldr	r3, [r2, #0]
 8004024:	f003 0307 	and.w	r3, r3, #7
 8004028:	428b      	cmp	r3, r1
 800402a:	d32c      	bcc.n	8004086 <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800402c:	6820      	ldr	r0, [r4, #0]
 800402e:	0786      	lsls	r6, r0, #30
 8004030:	d434      	bmi.n	800409c <HAL_RCC_ClockConfig+0x8c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004032:	07c1      	lsls	r1, r0, #31
 8004034:	d43f      	bmi.n	80040b6 <HAL_RCC_ClockConfig+0xa6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004036:	6821      	ldr	r1, [r4, #0]
 8004038:	078a      	lsls	r2, r1, #30
 800403a:	d468      	bmi.n	800410e <HAL_RCC_ClockConfig+0xfe>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800403c:	4a44      	ldr	r2, [pc, #272]	; (8004150 <HAL_RCC_ClockConfig+0x140>)
 800403e:	6813      	ldr	r3, [r2, #0]
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	42ab      	cmp	r3, r5
 8004046:	d86f      	bhi.n	8004128 <HAL_RCC_ClockConfig+0x118>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004048:	f011 0f04 	tst.w	r1, #4
 800404c:	4d41      	ldr	r5, [pc, #260]	; (8004154 <HAL_RCC_ClockConfig+0x144>)
 800404e:	d177      	bne.n	8004140 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004050:	070b      	lsls	r3, r1, #28
 8004052:	d506      	bpl.n	8004062 <HAL_RCC_ClockConfig+0x52>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004054:	68ab      	ldr	r3, [r5, #8]
 8004056:	6922      	ldr	r2, [r4, #16]
 8004058:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800405c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004060:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004062:	f7ff fcb1 	bl	80039c8 <HAL_RCC_GetSysClockFreq>
 8004066:	68ab      	ldr	r3, [r5, #8]
 8004068:	4a3b      	ldr	r2, [pc, #236]	; (8004158 <HAL_RCC_ClockConfig+0x148>)
 800406a:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 800406e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004072:	5cd3      	ldrb	r3, [r2, r3]
 8004074:	f003 031f 	and.w	r3, r3, #31
 8004078:	40d8      	lsrs	r0, r3
 800407a:	4b38      	ldr	r3, [pc, #224]	; (800415c <HAL_RCC_ClockConfig+0x14c>)
 800407c:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 800407e:	4b38      	ldr	r3, [pc, #224]	; (8004160 <HAL_RCC_ClockConfig+0x150>)
 8004080:	6818      	ldr	r0, [r3, #0]
 8004082:	f7fe b941 	b.w	8002308 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004086:	6813      	ldr	r3, [r2, #0]
 8004088:	f023 0307 	bic.w	r3, r3, #7
 800408c:	430b      	orrs	r3, r1
 800408e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004090:	6813      	ldr	r3, [r2, #0]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	428b      	cmp	r3, r1
 8004098:	d1bf      	bne.n	800401a <HAL_RCC_ClockConfig+0xa>
 800409a:	e7c7      	b.n	800402c <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800409c:	4a2d      	ldr	r2, [pc, #180]	; (8004154 <HAL_RCC_ClockConfig+0x144>)
 800409e:	68a6      	ldr	r6, [r4, #8]
 80040a0:	6891      	ldr	r1, [r2, #8]
 80040a2:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 80040a6:	428e      	cmp	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040a8:	bf81      	itttt	hi
 80040aa:	6893      	ldrhi	r3, [r2, #8]
 80040ac:	f023 03f0 	bichi.w	r3, r3, #240	; 0xf0
 80040b0:	4333      	orrhi	r3, r6
 80040b2:	6093      	strhi	r3, [r2, #8]
 80040b4:	e7bd      	b.n	8004032 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040b6:	6862      	ldr	r2, [r4, #4]
 80040b8:	4e26      	ldr	r6, [pc, #152]	; (8004154 <HAL_RCC_ClockConfig+0x144>)
 80040ba:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040bc:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040be:	d11a      	bne.n	80040f6 <HAL_RCC_ClockConfig+0xe6>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040c0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040c4:	d0a9      	beq.n	800401a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040c6:	68b3      	ldr	r3, [r6, #8]
 80040c8:	f023 0303 	bic.w	r3, r3, #3
 80040cc:	4313      	orrs	r3, r2
 80040ce:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80040d0:	f7fe f95c 	bl	800238c <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80040d8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040da:	68b3      	ldr	r3, [r6, #8]
 80040dc:	6862      	ldr	r2, [r4, #4]
 80040de:	f003 030c 	and.w	r3, r3, #12
 80040e2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80040e6:	d0a6      	beq.n	8004036 <HAL_RCC_ClockConfig+0x26>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040e8:	f7fe f950 	bl	800238c <HAL_GetTick>
 80040ec:	1bc0      	subs	r0, r0, r7
 80040ee:	4540      	cmp	r0, r8
 80040f0:	d9f3      	bls.n	80040da <HAL_RCC_ClockConfig+0xca>
        return HAL_TIMEOUT;
 80040f2:	2003      	movs	r0, #3
 80040f4:	e792      	b.n	800401c <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040f6:	2a02      	cmp	r2, #2
 80040f8:	d102      	bne.n	8004100 <HAL_RCC_ClockConfig+0xf0>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040fa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80040fe:	e7e1      	b.n	80040c4 <HAL_RCC_ClockConfig+0xb4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004100:	b912      	cbnz	r2, 8004108 <HAL_RCC_ClockConfig+0xf8>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004102:	f013 0f02 	tst.w	r3, #2
 8004106:	e7dd      	b.n	80040c4 <HAL_RCC_ClockConfig+0xb4>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004108:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800410c:	e7da      	b.n	80040c4 <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800410e:	4a11      	ldr	r2, [pc, #68]	; (8004154 <HAL_RCC_ClockConfig+0x144>)
 8004110:	68a6      	ldr	r6, [r4, #8]
 8004112:	6890      	ldr	r0, [r2, #8]
 8004114:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
 8004118:	4286      	cmp	r6, r0
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800411a:	bf3f      	itttt	cc
 800411c:	6893      	ldrcc	r3, [r2, #8]
 800411e:	f023 03f0 	biccc.w	r3, r3, #240	; 0xf0
 8004122:	4333      	orrcc	r3, r6
 8004124:	6093      	strcc	r3, [r2, #8]
 8004126:	e789      	b.n	800403c <HAL_RCC_ClockConfig+0x2c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004128:	6813      	ldr	r3, [r2, #0]
 800412a:	f023 0307 	bic.w	r3, r3, #7
 800412e:	432b      	orrs	r3, r5
 8004130:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004132:	6813      	ldr	r3, [r2, #0]
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	42ab      	cmp	r3, r5
 800413a:	f47f af6e 	bne.w	800401a <HAL_RCC_ClockConfig+0xa>
 800413e:	e783      	b.n	8004048 <HAL_RCC_ClockConfig+0x38>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004140:	68ab      	ldr	r3, [r5, #8]
 8004142:	68e2      	ldr	r2, [r4, #12]
 8004144:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004148:	4313      	orrs	r3, r2
 800414a:	60ab      	str	r3, [r5, #8]
 800414c:	e780      	b.n	8004050 <HAL_RCC_ClockConfig+0x40>
 800414e:	bf00      	nop
 8004150:	40022000 	.word	0x40022000
 8004154:	40021000 	.word	0x40021000
 8004158:	0800b2b3 	.word	0x0800b2b3
 800415c:	20000010 	.word	0x20000010
 8004160:	20000018 	.word	0x20000018

08004164 <HAL_RCC_GetHCLKFreq>:
}
 8004164:	4b01      	ldr	r3, [pc, #4]	; (800416c <HAL_RCC_GetHCLKFreq+0x8>)
 8004166:	6818      	ldr	r0, [r3, #0]
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	20000010 	.word	0x20000010

08004170 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004170:	4b05      	ldr	r3, [pc, #20]	; (8004188 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004172:	4a06      	ldr	r2, [pc, #24]	; (800418c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800417a:	5cd3      	ldrb	r3, [r2, r3]
 800417c:	4a04      	ldr	r2, [pc, #16]	; (8004190 <HAL_RCC_GetPCLK1Freq+0x20>)
 800417e:	6810      	ldr	r0, [r2, #0]
 8004180:	f003 031f 	and.w	r3, r3, #31
}
 8004184:	40d8      	lsrs	r0, r3
 8004186:	4770      	bx	lr
 8004188:	40021000 	.word	0x40021000
 800418c:	0800b2c3 	.word	0x0800b2c3
 8004190:	20000010 	.word	0x20000010

08004194 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004194:	4b05      	ldr	r3, [pc, #20]	; (80041ac <HAL_RCC_GetPCLK2Freq+0x18>)
 8004196:	4a06      	ldr	r2, [pc, #24]	; (80041b0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800419e:	5cd3      	ldrb	r3, [r2, r3]
 80041a0:	4a04      	ldr	r2, [pc, #16]	; (80041b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041a2:	6810      	ldr	r0, [r2, #0]
 80041a4:	f003 031f 	and.w	r3, r3, #31
}
 80041a8:	40d8      	lsrs	r0, r3
 80041aa:	4770      	bx	lr
 80041ac:	40021000 	.word	0x40021000
 80041b0:	0800b2c3 	.word	0x0800b2c3
 80041b4:	20000010 	.word	0x20000010

080041b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80041bc:	4604      	mov	r4, r0
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041be:	6800      	ldr	r0, [r0, #0]
 80041c0:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 80041c4:	d039      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x82>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80041c6:	4d75      	ldr	r5, [pc, #468]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80041c8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80041ca:	00d8      	lsls	r0, r3, #3
 80041cc:	d427      	bmi.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ce:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80041d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041d4:	65ab      	str	r3, [r5, #88]	; 0x58
 80041d6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80041d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041dc:	9301      	str	r3, [sp, #4]
 80041de:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80041e0:	2601      	movs	r6, #1
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041e2:	4f6f      	ldr	r7, [pc, #444]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041ea:	603b      	str	r3, [r7, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041ec:	f7fe f8ce 	bl	800238c <HAL_GetTick>
 80041f0:	4680      	mov	r8, r0

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	05d9      	lsls	r1, r3, #23
 80041f6:	d514      	bpl.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    }

    if(ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041f8:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041fc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004200:	d003      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004202:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004204:	4293      	cmp	r3, r2
 8004206:	f040 80a3 	bne.w	8004350 <HAL_RCCEx_PeriphCLKConfig+0x198>
      }

      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800420a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800420e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004210:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004214:	4313      	orrs	r3, r2
 8004216:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800421a:	2000      	movs	r0, #0
 800421c:	e008      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;
 800421e:	2600      	movs	r6, #0
 8004220:	e7df      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004222:	f7fe f8b3 	bl	800238c <HAL_GetTick>
 8004226:	eba0 0008 	sub.w	r0, r0, r8
 800422a:	2802      	cmp	r0, #2
 800422c:	d9e1      	bls.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        ret = HAL_TIMEOUT;
 800422e:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004230:	b11e      	cbz	r6, 800423a <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004232:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004234:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004238:	65ab      	str	r3, [r5, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	07df      	lsls	r7, r3, #31
 800423e:	d508      	bpl.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004240:	4956      	ldr	r1, [pc, #344]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004242:	6865      	ldr	r5, [r4, #4]
 8004244:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004248:	f022 0203 	bic.w	r2, r2, #3
 800424c:	432a      	orrs	r2, r5
 800424e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004252:	079e      	lsls	r6, r3, #30
 8004254:	d508      	bpl.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004256:	4951      	ldr	r1, [pc, #324]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004258:	68a5      	ldr	r5, [r4, #8]
 800425a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800425e:	f022 020c 	bic.w	r2, r2, #12
 8004262:	432a      	orrs	r2, r5
 8004264:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004268:	075d      	lsls	r5, r3, #29
 800426a:	d508      	bpl.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800426c:	494b      	ldr	r1, [pc, #300]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800426e:	68e5      	ldr	r5, [r4, #12]
 8004270:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004274:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8004278:	432a      	orrs	r2, r5
 800427a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800427e:	0699      	lsls	r1, r3, #26
 8004280:	d508      	bpl.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004282:	4946      	ldr	r1, [pc, #280]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004284:	6925      	ldr	r5, [r4, #16]
 8004286:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800428a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800428e:	432a      	orrs	r2, r5
 8004290:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004294:	059a      	lsls	r2, r3, #22
 8004296:	d508      	bpl.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004298:	4940      	ldr	r1, [pc, #256]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800429a:	6a25      	ldr	r5, [r4, #32]
 800429c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80042a0:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80042a4:	432a      	orrs	r2, r5
 80042a6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80042aa:	055f      	lsls	r7, r3, #21
 80042ac:	d508      	bpl.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042ae:	493b      	ldr	r1, [pc, #236]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80042b0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80042b2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80042b6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80042ba:	432a      	orrs	r2, r5
 80042bc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042c0:	065e      	lsls	r6, r3, #25
 80042c2:	d508      	bpl.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042c4:	4935      	ldr	r1, [pc, #212]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80042c6:	6965      	ldr	r5, [r4, #20]
 80042c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80042cc:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80042d0:	432a      	orrs	r2, r5
 80042d2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042d6:	061d      	lsls	r5, r3, #24
 80042d8:	d508      	bpl.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042da:	4930      	ldr	r1, [pc, #192]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80042dc:	69a5      	ldr	r5, [r4, #24]
 80042de:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80042e2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80042e6:	432a      	orrs	r2, r5
 80042e8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042ec:	05d9      	lsls	r1, r3, #23
 80042ee:	d508      	bpl.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042f0:	492a      	ldr	r1, [pc, #168]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80042f2:	69e5      	ldr	r5, [r4, #28]
 80042f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80042f8:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80042fc:	432a      	orrs	r2, r5
 80042fe:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004302:	049a      	lsls	r2, r3, #18
 8004304:	d50f      	bpl.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004306:	4925      	ldr	r1, [pc, #148]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004308:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800430a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800430e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004312:	432a      	orrs	r2, r5
 8004314:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004318:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800431c:	bf02      	ittt	eq
 800431e:	68ca      	ldreq	r2, [r1, #12]
 8004320:	f442 1280 	orreq.w	r2, r2, #1048576	; 0x100000
 8004324:	60ca      	streq	r2, [r1, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004326:	035b      	lsls	r3, r3, #13
 8004328:	d50f      	bpl.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800432a:	4a1c      	ldr	r2, [pc, #112]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800432c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800432e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004332:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004336:	430b      	orrs	r3, r1

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004338:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800433c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004340:	d103      	bne.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004342:	68d3      	ldr	r3, [r2, #12]
 8004344:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004348:	60d3      	str	r3, [r2, #12]
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
}
 800434a:	b002      	add	sp, #8
 800434c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004350:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8004354:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8004358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800435c:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004360:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004364:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004368:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800436c:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 800436e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8004372:	f8c5 1090 	str.w	r1, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004376:	f57f af48 	bpl.w	800420a <HAL_RCCEx_PeriphCLKConfig+0x52>
        tickstart = HAL_GetTick();
 800437a:	f7fe f807 	bl	800238c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8004382:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004384:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8004388:	079b      	lsls	r3, r3, #30
 800438a:	f53f af3e 	bmi.w	800420a <HAL_RCCEx_PeriphCLKConfig+0x52>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800438e:	f7fd fffd 	bl	800238c <HAL_GetTick>
 8004392:	1bc0      	subs	r0, r0, r7
 8004394:	4540      	cmp	r0, r8
 8004396:	d9f5      	bls.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004398:	e749      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x76>
 800439a:	bf00      	nop
 800439c:	40021000 	.word	0x40021000
 80043a0:	40007000 	.word	0x40007000

080043a4 <HAL_RCCEx_EnableMSIPLLMode>:
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80043a4:	4a02      	ldr	r2, [pc, #8]	; (80043b0 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 80043a6:	6813      	ldr	r3, [r2, #0]
 80043a8:	f043 0304 	orr.w	r3, r3, #4
 80043ac:	6013      	str	r3, [r2, #0]
}
 80043ae:	4770      	bx	lr
 80043b0:	40021000 	.word	0x40021000

080043b4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043b4:	6a03      	ldr	r3, [r0, #32]
 80043b6:	f023 0301 	bic.w	r3, r3, #1
 80043ba:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043bc:	6a03      	ldr	r3, [r0, #32]
{
 80043be:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043c0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043c2:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043c4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043c6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80043ca:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80043ce:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043d0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80043d2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80043d6:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043d8:	4d12      	ldr	r5, [pc, #72]	; (8004424 <TIM_OC1_SetConfig+0x70>)
 80043da:	42a8      	cmp	r0, r5
 80043dc:	d006      	beq.n	80043ec <TIM_OC1_SetConfig+0x38>
 80043de:	4e12      	ldr	r6, [pc, #72]	; (8004428 <TIM_OC1_SetConfig+0x74>)
 80043e0:	42b0      	cmp	r0, r6
 80043e2:	d003      	beq.n	80043ec <TIM_OC1_SetConfig+0x38>
 80043e4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80043e8:	42b0      	cmp	r0, r6
 80043ea:	d114      	bne.n	8004416 <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043ec:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80043ee:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80043f2:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043f4:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80043f6:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043fa:	d006      	beq.n	800440a <TIM_OC1_SetConfig+0x56>
 80043fc:	4d0a      	ldr	r5, [pc, #40]	; (8004428 <TIM_OC1_SetConfig+0x74>)
 80043fe:	42a8      	cmp	r0, r5
 8004400:	d003      	beq.n	800440a <TIM_OC1_SetConfig+0x56>
 8004402:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004406:	42a8      	cmp	r0, r5
 8004408:	d105      	bne.n	8004416 <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800440a:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800440e:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8004412:	4334      	orrs	r4, r6
 8004414:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004416:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004418:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800441a:	684a      	ldr	r2, [r1, #4]
 800441c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800441e:	6203      	str	r3, [r0, #32]
}
 8004420:	bd70      	pop	{r4, r5, r6, pc}
 8004422:	bf00      	nop
 8004424:	40012c00 	.word	0x40012c00
 8004428:	40014000 	.word	0x40014000

0800442c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800442c:	6a03      	ldr	r3, [r0, #32]
 800442e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004432:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004434:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004436:	6842      	ldr	r2, [r0, #4]
{
 8004438:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800443a:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800443c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800443e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8004442:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8004446:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004448:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800444a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800444e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004452:	4d0f      	ldr	r5, [pc, #60]	; (8004490 <TIM_OC3_SetConfig+0x64>)
 8004454:	42a8      	cmp	r0, r5
 8004456:	d10e      	bne.n	8004476 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004458:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800445a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800445e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004462:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004466:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800446a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800446e:	4335      	orrs	r5, r6
 8004470:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8004474:	e005      	b.n	8004482 <TIM_OC3_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004476:	4d07      	ldr	r5, [pc, #28]	; (8004494 <TIM_OC3_SetConfig+0x68>)
 8004478:	42a8      	cmp	r0, r5
 800447a:	d0f4      	beq.n	8004466 <TIM_OC3_SetConfig+0x3a>
 800447c:	4d06      	ldr	r5, [pc, #24]	; (8004498 <TIM_OC3_SetConfig+0x6c>)
 800447e:	42a8      	cmp	r0, r5
 8004480:	d0f1      	beq.n	8004466 <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004482:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004484:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004486:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004488:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800448a:	6203      	str	r3, [r0, #32]
}
 800448c:	bd70      	pop	{r4, r5, r6, pc}
 800448e:	bf00      	nop
 8004490:	40012c00 	.word	0x40012c00
 8004494:	40014000 	.word	0x40014000
 8004498:	40014400 	.word	0x40014400

0800449c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800449c:	6a03      	ldr	r3, [r0, #32]
 800449e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044a2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044a4:	6a02      	ldr	r2, [r0, #32]
{
 80044a6:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044aa:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044ac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044b2:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044b6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044ba:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80044bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044c0:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044c4:	4d0a      	ldr	r5, [pc, #40]	; (80044f0 <TIM_OC4_SetConfig+0x54>)
 80044c6:	42a8      	cmp	r0, r5
 80044c8:	d007      	beq.n	80044da <TIM_OC4_SetConfig+0x3e>
 80044ca:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80044ce:	42a8      	cmp	r0, r5
 80044d0:	d003      	beq.n	80044da <TIM_OC4_SetConfig+0x3e>
 80044d2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80044d6:	42a8      	cmp	r0, r5
 80044d8:	d104      	bne.n	80044e4 <TIM_OC4_SetConfig+0x48>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044da:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044dc:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044e0:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044e4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044e6:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80044e8:	684b      	ldr	r3, [r1, #4]
 80044ea:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ec:	6202      	str	r2, [r0, #32]
}
 80044ee:	bd30      	pop	{r4, r5, pc}
 80044f0:	40012c00 	.word	0x40012c00

080044f4 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80044f4:	6a03      	ldr	r3, [r0, #32]
 80044f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044fa:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044fc:	6a02      	ldr	r2, [r0, #32]
{
 80044fe:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004500:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004502:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004504:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800450a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800450e:	432b      	orrs	r3, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004510:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8004512:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004516:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800451a:	4d0b      	ldr	r5, [pc, #44]	; (8004548 <TIM_OC5_SetConfig+0x54>)
 800451c:	42a8      	cmp	r0, r5
 800451e:	d007      	beq.n	8004530 <TIM_OC5_SetConfig+0x3c>
 8004520:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8004524:	42a8      	cmp	r0, r5
 8004526:	d003      	beq.n	8004530 <TIM_OC5_SetConfig+0x3c>
 8004528:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800452c:	42a8      	cmp	r0, r5
 800452e:	d104      	bne.n	800453a <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004530:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004532:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004536:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800453a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800453c:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800453e:	684b      	ldr	r3, [r1, #4]
 8004540:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004542:	6202      	str	r2, [r0, #32]
}
 8004544:	bd30      	pop	{r4, r5, pc}
 8004546:	bf00      	nop
 8004548:	40012c00 	.word	0x40012c00

0800454c <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800454c:	6a03      	ldr	r3, [r0, #32]
 800454e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004552:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004554:	6a02      	ldr	r2, [r0, #32]
{
 8004556:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004558:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800455a:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800455c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800455e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004562:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004566:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800456a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800456c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004570:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004574:	4d0a      	ldr	r5, [pc, #40]	; (80045a0 <TIM_OC6_SetConfig+0x54>)
 8004576:	42a8      	cmp	r0, r5
 8004578:	d007      	beq.n	800458a <TIM_OC6_SetConfig+0x3e>
 800457a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800457e:	42a8      	cmp	r0, r5
 8004580:	d003      	beq.n	800458a <TIM_OC6_SetConfig+0x3e>
 8004582:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004586:	42a8      	cmp	r0, r5
 8004588:	d104      	bne.n	8004594 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800458a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800458c:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004590:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004594:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004596:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004598:	684b      	ldr	r3, [r1, #4]
 800459a:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800459c:	6202      	str	r2, [r0, #32]
}
 800459e:	bd30      	pop	{r4, r5, pc}
 80045a0:	40012c00 	.word	0x40012c00

080045a4 <HAL_TIM_OC_MspInit>:
 80045a4:	4770      	bx	lr

080045a6 <HAL_TIM_PWM_PulseFinishedCallback>:
 80045a6:	4770      	bx	lr

080045a8 <TIM_DMADelayPulseCplt>:
{
 80045a8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045aa:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80045ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80045ae:	4282      	cmp	r2, r0
 80045b0:	d10b      	bne.n	80045ca <TIM_DMADelayPulseCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045b2:	2301      	movs	r3, #1
 80045b4:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80045b6:	69d2      	ldr	r2, [r2, #28]
 80045b8:	b90a      	cbnz	r2, 80045be <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80045ba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045be:	4620      	mov	r0, r4
 80045c0:	f7ff fff1 	bl	80045a6 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c4:	2300      	movs	r3, #0
 80045c6:	7723      	strb	r3, [r4, #28]
}
 80045c8:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80045ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80045cc:	4283      	cmp	r3, r0
 80045ce:	d108      	bne.n	80045e2 <TIM_DMADelayPulseCplt+0x3a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045d0:	2202      	movs	r2, #2
 80045d2:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f1      	bne.n	80045be <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80045da:	2301      	movs	r3, #1
 80045dc:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80045e0:	e7ed      	b.n	80045be <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80045e2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80045e4:	4283      	cmp	r3, r0
 80045e6:	d108      	bne.n	80045fa <TIM_DMADelayPulseCplt+0x52>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045e8:	2204      	movs	r2, #4
 80045ea:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80045ec:	69db      	ldr	r3, [r3, #28]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1e5      	bne.n	80045be <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80045f2:	2301      	movs	r3, #1
 80045f4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80045f8:	e7e1      	b.n	80045be <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80045fa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80045fc:	4283      	cmp	r3, r0
 80045fe:	d1de      	bne.n	80045be <TIM_DMADelayPulseCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004600:	2208      	movs	r2, #8
 8004602:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8004604:	69db      	ldr	r3, [r3, #28]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1d9      	bne.n	80045be <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800460a:	2301      	movs	r3, #1
 800460c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004610:	e7d5      	b.n	80045be <TIM_DMADelayPulseCplt+0x16>

08004612 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
 8004612:	4770      	bx	lr

08004614 <TIM_DMADelayPulseHalfCplt>:
{
 8004614:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004616:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004618:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800461a:	4283      	cmp	r3, r0
 800461c:	d107      	bne.n	800462e <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800461e:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004620:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004622:	4620      	mov	r0, r4
 8004624:	f7ff fff5 	bl	8004612 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004628:	2300      	movs	r3, #0
 800462a:	7723      	strb	r3, [r4, #28]
}
 800462c:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800462e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004630:	4283      	cmp	r3, r0
 8004632:	d101      	bne.n	8004638 <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004634:	2302      	movs	r3, #2
 8004636:	e7f3      	b.n	8004620 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004638:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800463a:	4283      	cmp	r3, r0
 800463c:	d101      	bne.n	8004642 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800463e:	2304      	movs	r3, #4
 8004640:	e7ee      	b.n	8004620 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004642:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004644:	4283      	cmp	r3, r0
 8004646:	d1ec      	bne.n	8004622 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004648:	2308      	movs	r3, #8
 800464a:	e7e9      	b.n	8004620 <TIM_DMADelayPulseHalfCplt+0xc>

0800464c <HAL_TIM_ErrorCallback>:
 800464c:	4770      	bx	lr

0800464e <TIM_DMAError>:
{
 800464e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004650:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004652:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004654:	4283      	cmp	r3, r0
 8004656:	d109      	bne.n	800466c <TIM_DMAError+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004658:	2301      	movs	r3, #1
 800465a:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800465c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 8004660:	4620      	mov	r0, r4
 8004662:	f7ff fff3 	bl	800464c <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004666:	2300      	movs	r3, #0
 8004668:	7723      	strb	r3, [r4, #28]
}
 800466a:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800466c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800466e:	4283      	cmp	r3, r0
 8004670:	d105      	bne.n	800467e <TIM_DMAError+0x30>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004672:	2302      	movs	r3, #2
 8004674:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004676:	2301      	movs	r3, #1
 8004678:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800467c:	e7f0      	b.n	8004660 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800467e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004680:	4283      	cmp	r3, r0
 8004682:	f04f 0301 	mov.w	r3, #1
 8004686:	d104      	bne.n	8004692 <TIM_DMAError+0x44>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004688:	2204      	movs	r2, #4
 800468a:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800468c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004690:	e7e6      	b.n	8004660 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004692:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004694:	4282      	cmp	r2, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004696:	bf03      	ittte	eq
 8004698:	2208      	moveq	r2, #8
 800469a:	7722      	strbeq	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800469c:	f884 3041 	strbeq.w	r3, [r4, #65]	; 0x41
    htim->State = HAL_TIM_STATE_READY;
 80046a0:	f884 303d 	strbne.w	r3, [r4, #61]	; 0x3d
 80046a4:	e7dc      	b.n	8004660 <TIM_DMAError+0x12>
	...

080046a8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046a8:	4a1a      	ldr	r2, [pc, #104]	; (8004714 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80046aa:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046ac:	4290      	cmp	r0, r2
{
 80046ae:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046b0:	d002      	beq.n	80046b8 <TIM_Base_SetConfig+0x10>
 80046b2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80046b6:	d109      	bne.n	80046cc <TIM_Base_SetConfig+0x24>
    tmpcr1 |= Structure->CounterMode;
 80046b8:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046be:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 80046c0:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046c4:	d009      	beq.n	80046da <TIM_Base_SetConfig+0x32>
 80046c6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80046ca:	d006      	beq.n	80046da <TIM_Base_SetConfig+0x32>
 80046cc:	4a12      	ldr	r2, [pc, #72]	; (8004718 <TIM_Base_SetConfig+0x70>)
 80046ce:	4290      	cmp	r0, r2
 80046d0:	d003      	beq.n	80046da <TIM_Base_SetConfig+0x32>
 80046d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046d6:	4290      	cmp	r0, r2
 80046d8:	d103      	bne.n	80046e2 <TIM_Base_SetConfig+0x3a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046da:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80046dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046e0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046e2:	694a      	ldr	r2, [r1, #20]
 80046e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046e8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80046ea:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046ec:	688b      	ldr	r3, [r1, #8]
 80046ee:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80046f0:	680b      	ldr	r3, [r1, #0]
 80046f2:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046f4:	4b07      	ldr	r3, [pc, #28]	; (8004714 <TIM_Base_SetConfig+0x6c>)
 80046f6:	4298      	cmp	r0, r3
 80046f8:	d007      	beq.n	800470a <TIM_Base_SetConfig+0x62>
 80046fa:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80046fe:	4298      	cmp	r0, r3
 8004700:	d003      	beq.n	800470a <TIM_Base_SetConfig+0x62>
 8004702:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004706:	4298      	cmp	r0, r3
 8004708:	d101      	bne.n	800470e <TIM_Base_SetConfig+0x66>
    TIMx->RCR = Structure->RepetitionCounter;
 800470a:	690b      	ldr	r3, [r1, #16]
 800470c:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800470e:	2301      	movs	r3, #1
 8004710:	6143      	str	r3, [r0, #20]
}
 8004712:	bd10      	pop	{r4, pc}
 8004714:	40012c00 	.word	0x40012c00
 8004718:	40014000 	.word	0x40014000

0800471c <HAL_TIM_OC_Init>:
{
 800471c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800471e:	4604      	mov	r4, r0
 8004720:	b350      	cbz	r0, 8004778 <HAL_TIM_OC_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004722:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004726:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800472a:	b91b      	cbnz	r3, 8004734 <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800472c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8004730:	f7ff ff38 	bl	80045a4 <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004734:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004736:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004738:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800473c:	1d21      	adds	r1, r4, #4
 800473e:	f7ff ffb3 	bl	80046a8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004742:	2301      	movs	r3, #1
 8004744:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004748:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800474a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800474e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004752:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004756:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800475a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800475e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004762:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004766:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800476a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800476e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004772:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004776:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004778:	2001      	movs	r0, #1
 800477a:	e7fc      	b.n	8004776 <HAL_TIM_OC_Init+0x5a>

0800477c <HAL_TIM_PWM_Init>:
{
 800477c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800477e:	4604      	mov	r4, r0
 8004780:	b350      	cbz	r0, 80047d8 <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004782:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004786:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800478a:	b91b      	cbnz	r3, 8004794 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800478c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004790:	f7fd fbea 	bl	8001f68 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004794:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004796:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004798:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800479c:	1d21      	adds	r1, r4, #4
 800479e:	f7ff ff83 	bl	80046a8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047a2:	2301      	movs	r3, #1
 80047a4:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 80047a8:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047aa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80047ae:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80047b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80047b6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80047ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80047be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047c2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80047c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80047ca:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80047ce:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80047d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80047d6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80047d8:	2001      	movs	r0, #1
 80047da:	e7fc      	b.n	80047d6 <HAL_TIM_PWM_Init+0x5a>

080047dc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047dc:	6a03      	ldr	r3, [r0, #32]
 80047de:	f023 0310 	bic.w	r3, r3, #16
 80047e2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80047e4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80047e6:	6842      	ldr	r2, [r0, #4]
{
 80047e8:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 80047ea:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047ec:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047ee:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 80047f2:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047f6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047fa:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80047fc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004800:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004804:	4d0e      	ldr	r5, [pc, #56]	; (8004840 <TIM_OC2_SetConfig+0x64>)
 8004806:	42a8      	cmp	r0, r5
 8004808:	d10e      	bne.n	8004828 <TIM_OC2_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800480a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800480c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004810:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004814:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004818:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800481c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004820:	4335      	orrs	r5, r6
 8004822:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004826:	e005      	b.n	8004834 <TIM_OC2_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004828:	4d06      	ldr	r5, [pc, #24]	; (8004844 <TIM_OC2_SetConfig+0x68>)
 800482a:	42a8      	cmp	r0, r5
 800482c:	d0f4      	beq.n	8004818 <TIM_OC2_SetConfig+0x3c>
 800482e:	4d06      	ldr	r5, [pc, #24]	; (8004848 <TIM_OC2_SetConfig+0x6c>)
 8004830:	42a8      	cmp	r0, r5
 8004832:	d0f1      	beq.n	8004818 <TIM_OC2_SetConfig+0x3c>
  TIMx->CR2 = tmpcr2;
 8004834:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8004836:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004838:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800483a:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800483c:	6203      	str	r3, [r0, #32]
}
 800483e:	bd70      	pop	{r4, r5, r6, pc}
 8004840:	40012c00 	.word	0x40012c00
 8004844:	40014000 	.word	0x40014000
 8004848:	40014400 	.word	0x40014400

0800484c <HAL_TIM_OC_ConfigChannel>:
{
 800484c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800484e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004852:	2b01      	cmp	r3, #1
{
 8004854:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8004856:	d02b      	beq.n	80048b0 <HAL_TIM_OC_ConfigChannel+0x64>
 8004858:	2001      	movs	r0, #1
  switch (Channel)
 800485a:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 800485c:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8004860:	d01e      	beq.n	80048a0 <HAL_TIM_OC_ConfigChannel+0x54>
 8004862:	d808      	bhi.n	8004876 <HAL_TIM_OC_ConfigChannel+0x2a>
 8004864:	2a04      	cmp	r2, #4
 8004866:	d013      	beq.n	8004890 <HAL_TIM_OC_ConfigChannel+0x44>
 8004868:	2a08      	cmp	r2, #8
 800486a:	d015      	beq.n	8004898 <HAL_TIM_OC_ConfigChannel+0x4c>
 800486c:	b15a      	cbz	r2, 8004886 <HAL_TIM_OC_ConfigChannel+0x3a>
  __HAL_UNLOCK(htim);
 800486e:	2300      	movs	r3, #0
 8004870:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8004874:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8004876:	2a10      	cmp	r2, #16
 8004878:	d016      	beq.n	80048a8 <HAL_TIM_OC_ConfigChannel+0x5c>
 800487a:	2a14      	cmp	r2, #20
 800487c:	d1f7      	bne.n	800486e <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800487e:	6828      	ldr	r0, [r5, #0]
 8004880:	f7ff fe64 	bl	800454c <TIM_OC6_SetConfig>
 8004884:	e002      	b.n	800488c <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004886:	6828      	ldr	r0, [r5, #0]
 8004888:	f7ff fd94 	bl	80043b4 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800488c:	2000      	movs	r0, #0
      break;
 800488e:	e7ee      	b.n	800486e <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004890:	6828      	ldr	r0, [r5, #0]
 8004892:	f7ff ffa3 	bl	80047dc <TIM_OC2_SetConfig>
      break;
 8004896:	e7f9      	b.n	800488c <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004898:	6828      	ldr	r0, [r5, #0]
 800489a:	f7ff fdc7 	bl	800442c <TIM_OC3_SetConfig>
      break;
 800489e:	e7f5      	b.n	800488c <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048a0:	6828      	ldr	r0, [r5, #0]
 80048a2:	f7ff fdfb 	bl	800449c <TIM_OC4_SetConfig>
      break;
 80048a6:	e7f1      	b.n	800488c <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048a8:	6828      	ldr	r0, [r5, #0]
 80048aa:	f7ff fe23 	bl	80044f4 <TIM_OC5_SetConfig>
      break;
 80048ae:	e7ed      	b.n	800488c <HAL_TIM_OC_ConfigChannel+0x40>
  __HAL_LOCK(htim);
 80048b0:	2002      	movs	r0, #2
 80048b2:	e7df      	b.n	8004874 <HAL_TIM_OC_ConfigChannel+0x28>

080048b4 <HAL_TIM_PWM_ConfigChannel>:
{
 80048b4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80048b6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80048ba:	2b01      	cmp	r3, #1
{
 80048bc:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 80048be:	d079      	beq.n	80049b4 <HAL_TIM_PWM_ConfigChannel+0x100>
 80048c0:	2001      	movs	r0, #1
  switch (Channel)
 80048c2:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 80048c4:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 80048c8:	d052      	beq.n	8004970 <HAL_TIM_PWM_ConfigChannel+0xbc>
 80048ca:	d808      	bhi.n	80048de <HAL_TIM_PWM_ConfigChannel+0x2a>
 80048cc:	2a04      	cmp	r2, #4
 80048ce:	d02d      	beq.n	800492c <HAL_TIM_PWM_ConfigChannel+0x78>
 80048d0:	2a08      	cmp	r2, #8
 80048d2:	d03c      	beq.n	800494e <HAL_TIM_PWM_ConfigChannel+0x9a>
 80048d4:	b1c2      	cbz	r2, 8004908 <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_UNLOCK(htim);
 80048d6:	2300      	movs	r3, #0
 80048d8:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 80048dc:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 80048de:	2a10      	cmp	r2, #16
 80048e0:	d057      	beq.n	8004992 <HAL_TIM_PWM_ConfigChannel+0xde>
 80048e2:	2a14      	cmp	r2, #20
 80048e4:	d1f7      	bne.n	80048d6 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80048e6:	6828      	ldr	r0, [r5, #0]
 80048e8:	f7ff fe30 	bl	800454c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80048ec:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80048ee:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80048f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048f6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80048f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048fe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004900:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004902:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004906:	e053      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0xfc>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004908:	6828      	ldr	r0, [r5, #0]
 800490a:	f7ff fd53 	bl	80043b4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800490e:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004910:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004912:	699a      	ldr	r2, [r3, #24]
 8004914:	f042 0208 	orr.w	r2, r2, #8
 8004918:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800491a:	699a      	ldr	r2, [r3, #24]
 800491c:	f022 0204 	bic.w	r2, r2, #4
 8004920:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004922:	699a      	ldr	r2, [r3, #24]
 8004924:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004926:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004928:	2000      	movs	r0, #0
      break;
 800492a:	e7d4      	b.n	80048d6 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800492c:	6828      	ldr	r0, [r5, #0]
 800492e:	f7ff ff55 	bl	80047dc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004932:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004934:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004936:	699a      	ldr	r2, [r3, #24]
 8004938:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800493c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800493e:	699a      	ldr	r2, [r3, #24]
 8004940:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004944:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004946:	699a      	ldr	r2, [r3, #24]
 8004948:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800494c:	e7eb      	b.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800494e:	6828      	ldr	r0, [r5, #0]
 8004950:	f7ff fd6c 	bl	800442c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004954:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004956:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004958:	69da      	ldr	r2, [r3, #28]
 800495a:	f042 0208 	orr.w	r2, r2, #8
 800495e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004960:	69da      	ldr	r2, [r3, #28]
 8004962:	f022 0204 	bic.w	r2, r2, #4
 8004966:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004968:	69da      	ldr	r2, [r3, #28]
 800496a:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800496c:	61da      	str	r2, [r3, #28]
      break;
 800496e:	e7db      	b.n	8004928 <HAL_TIM_PWM_ConfigChannel+0x74>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004970:	6828      	ldr	r0, [r5, #0]
 8004972:	f7ff fd93 	bl	800449c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004976:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004978:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800497a:	69da      	ldr	r2, [r3, #28]
 800497c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004980:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004982:	69da      	ldr	r2, [r3, #28]
 8004984:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004988:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800498a:	69da      	ldr	r2, [r3, #28]
 800498c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004990:	e7ec      	b.n	800496c <HAL_TIM_PWM_ConfigChannel+0xb8>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004992:	6828      	ldr	r0, [r5, #0]
 8004994:	f7ff fdae 	bl	80044f4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004998:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800499a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800499c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800499e:	f042 0208 	orr.w	r2, r2, #8
 80049a2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80049a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80049a6:	f022 0204 	bic.w	r2, r2, #4
 80049aa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80049ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80049ae:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80049b0:	655a      	str	r2, [r3, #84]	; 0x54
 80049b2:	e7b9      	b.n	8004928 <HAL_TIM_PWM_ConfigChannel+0x74>
  __HAL_LOCK(htim);
 80049b4:	2002      	movs	r0, #2
 80049b6:	e791      	b.n	80048dc <HAL_TIM_PWM_ConfigChannel+0x28>

080049b8 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80049b8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049ba:	f001 011f 	and.w	r1, r1, #31
{
 80049be:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049c0:	2401      	movs	r4, #1
 80049c2:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80049c4:	ea23 0304 	bic.w	r3, r3, r4
 80049c8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049ca:	6a03      	ldr	r3, [r0, #32]
 80049cc:	408a      	lsls	r2, r1
 80049ce:	431a      	orrs	r2, r3
 80049d0:	6202      	str	r2, [r0, #32]
}
 80049d2:	bd10      	pop	{r4, pc}

080049d4 <HAL_TIM_OC_Start>:
{
 80049d4:	b510      	push	{r4, lr}
 80049d6:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049d8:	b929      	cbnz	r1, 80049e6 <HAL_TIM_OC_Start+0x12>
 80049da:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d027      	beq.n	8004a32 <HAL_TIM_OC_Start+0x5e>
    return HAL_ERROR;
 80049e2:	2001      	movs	r0, #1
 80049e4:	e043      	b.n	8004a6e <HAL_TIM_OC_Start+0x9a>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049e6:	2904      	cmp	r1, #4
 80049e8:	d107      	bne.n	80049fa <HAL_TIM_OC_Start+0x26>
 80049ea:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d1f7      	bne.n	80049e2 <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049f2:	2302      	movs	r3, #2
 80049f4:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 80049f8:	e01e      	b.n	8004a38 <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049fa:	2908      	cmp	r1, #8
 80049fc:	d10d      	bne.n	8004a1a <HAL_TIM_OC_Start+0x46>
 80049fe:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004a02:	3b01      	subs	r3, #1
 8004a04:	bf18      	it	ne
 8004a06:	2301      	movne	r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1ea      	bne.n	80049e2 <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a0c:	2908      	cmp	r1, #8
 8004a0e:	f04f 0302 	mov.w	r3, #2
 8004a12:	d12d      	bne.n	8004a70 <HAL_TIM_OC_Start+0x9c>
 8004a14:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004a18:	e00e      	b.n	8004a38 <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a1a:	290c      	cmp	r1, #12
 8004a1c:	d102      	bne.n	8004a24 <HAL_TIM_OC_Start+0x50>
 8004a1e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004a22:	e7ee      	b.n	8004a02 <HAL_TIM_OC_Start+0x2e>
 8004a24:	2910      	cmp	r1, #16
 8004a26:	bf0c      	ite	eq
 8004a28:	f890 3042 	ldrbeq.w	r3, [r0, #66]	; 0x42
 8004a2c:	f890 3043 	ldrbne.w	r3, [r0, #67]	; 0x43
 8004a30:	e7e7      	b.n	8004a02 <HAL_TIM_OC_Start+0x2e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a32:	2302      	movs	r3, #2
 8004a34:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a38:	6820      	ldr	r0, [r4, #0]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f7ff ffbc 	bl	80049b8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a40:	6823      	ldr	r3, [r4, #0]
 8004a42:	491a      	ldr	r1, [pc, #104]	; (8004aac <HAL_TIM_OC_Start+0xd8>)
 8004a44:	428b      	cmp	r3, r1
 8004a46:	d006      	beq.n	8004a56 <HAL_TIM_OC_Start+0x82>
 8004a48:	4a19      	ldr	r2, [pc, #100]	; (8004ab0 <HAL_TIM_OC_Start+0xdc>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d003      	beq.n	8004a56 <HAL_TIM_OC_Start+0x82>
 8004a4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d127      	bne.n	8004aa6 <HAL_TIM_OC_Start+0xd2>
    __HAL_TIM_MOE_ENABLE(htim);
 8004a56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a58:	428b      	cmp	r3, r1
    __HAL_TIM_MOE_ENABLE(htim);
 8004a5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a5e:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a60:	d112      	bne.n	8004a88 <HAL_TIM_OC_Start+0xb4>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a62:	6899      	ldr	r1, [r3, #8]
 8004a64:	4a13      	ldr	r2, [pc, #76]	; (8004ab4 <HAL_TIM_OC_Start+0xe0>)
 8004a66:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a68:	2a06      	cmp	r2, #6
 8004a6a:	d114      	bne.n	8004a96 <HAL_TIM_OC_Start+0xc2>
  return HAL_OK;
 8004a6c:	2000      	movs	r0, #0
}
 8004a6e:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a70:	290c      	cmp	r1, #12
 8004a72:	d102      	bne.n	8004a7a <HAL_TIM_OC_Start+0xa6>
 8004a74:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004a78:	e7de      	b.n	8004a38 <HAL_TIM_OC_Start+0x64>
 8004a7a:	2910      	cmp	r1, #16
 8004a7c:	bf0c      	ite	eq
 8004a7e:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 8004a82:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
 8004a86:	e7d7      	b.n	8004a38 <HAL_TIM_OC_Start+0x64>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a8c:	d0e9      	beq.n	8004a62 <HAL_TIM_OC_Start+0x8e>
 8004a8e:	4a08      	ldr	r2, [pc, #32]	; (8004ab0 <HAL_TIM_OC_Start+0xdc>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d103      	bne.n	8004a9c <HAL_TIM_OC_Start+0xc8>
 8004a94:	e7e5      	b.n	8004a62 <HAL_TIM_OC_Start+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a96:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004a9a:	d0e7      	beq.n	8004a6c <HAL_TIM_OC_Start+0x98>
    __HAL_TIM_ENABLE(htim);
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	f042 0201 	orr.w	r2, r2, #1
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	e7e2      	b.n	8004a6c <HAL_TIM_OC_Start+0x98>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aaa:	e7f2      	b.n	8004a92 <HAL_TIM_OC_Start+0xbe>
 8004aac:	40012c00 	.word	0x40012c00
 8004ab0:	40014000 	.word	0x40014000
 8004ab4:	00010007 	.word	0x00010007

08004ab8 <HAL_TIM_PWM_Start>:
 8004ab8:	f7ff bf8c 	b.w	80049d4 <HAL_TIM_OC_Start>

08004abc <HAL_TIM_OC_Stop>:
{
 8004abc:	b538      	push	{r3, r4, r5, lr}
 8004abe:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	6800      	ldr	r0, [r0, #0]
{
 8004ac4:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004ac6:	f7ff ff77 	bl	80049b8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	4a21      	ldr	r2, [pc, #132]	; (8004b54 <HAL_TIM_OC_Stop+0x98>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d007      	beq.n	8004ae2 <HAL_TIM_OC_Stop+0x26>
 8004ad2:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d003      	beq.n	8004ae2 <HAL_TIM_OC_Stop+0x26>
 8004ada:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d10d      	bne.n	8004afe <HAL_TIM_OC_Stop+0x42>
    __HAL_TIM_MOE_DISABLE(htim);
 8004ae2:	6a19      	ldr	r1, [r3, #32]
 8004ae4:	f241 1211 	movw	r2, #4369	; 0x1111
 8004ae8:	4211      	tst	r1, r2
 8004aea:	d108      	bne.n	8004afe <HAL_TIM_OC_Stop+0x42>
 8004aec:	6a19      	ldr	r1, [r3, #32]
 8004aee:	f240 4244 	movw	r2, #1092	; 0x444
 8004af2:	4211      	tst	r1, r2
 8004af4:	bf02      	ittt	eq
 8004af6:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8004af8:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8004afc:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8004afe:	6a19      	ldr	r1, [r3, #32]
 8004b00:	f241 1211 	movw	r2, #4369	; 0x1111
 8004b04:	4211      	tst	r1, r2
 8004b06:	d108      	bne.n	8004b1a <HAL_TIM_OC_Stop+0x5e>
 8004b08:	6a19      	ldr	r1, [r3, #32]
 8004b0a:	f240 4244 	movw	r2, #1092	; 0x444
 8004b0e:	4211      	tst	r1, r2
 8004b10:	bf02      	ittt	eq
 8004b12:	681a      	ldreq	r2, [r3, #0]
 8004b14:	f022 0201 	biceq.w	r2, r2, #1
 8004b18:	601a      	streq	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	b91d      	cbnz	r5, 8004b26 <HAL_TIM_OC_Stop+0x6a>
 8004b1e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8004b22:	2000      	movs	r0, #0
 8004b24:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004b26:	2d04      	cmp	r5, #4
 8004b28:	d102      	bne.n	8004b30 <HAL_TIM_OC_Stop+0x74>
 8004b2a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004b2e:	e7f8      	b.n	8004b22 <HAL_TIM_OC_Stop+0x66>
 8004b30:	2d08      	cmp	r5, #8
 8004b32:	d102      	bne.n	8004b3a <HAL_TIM_OC_Stop+0x7e>
 8004b34:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004b38:	e7f3      	b.n	8004b22 <HAL_TIM_OC_Stop+0x66>
 8004b3a:	2d0c      	cmp	r5, #12
 8004b3c:	d102      	bne.n	8004b44 <HAL_TIM_OC_Stop+0x88>
 8004b3e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004b42:	e7ee      	b.n	8004b22 <HAL_TIM_OC_Stop+0x66>
 8004b44:	2d10      	cmp	r5, #16
 8004b46:	bf0c      	ite	eq
 8004b48:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 8004b4c:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
 8004b50:	e7e7      	b.n	8004b22 <HAL_TIM_OC_Stop+0x66>
 8004b52:	bf00      	nop
 8004b54:	40012c00 	.word	0x40012c00

08004b58 <HAL_TIM_PWM_Stop>:
 8004b58:	f7ff bfb0 	b.w	8004abc <HAL_TIM_OC_Stop>

08004b5c <HAL_TIM_OC_Start_DMA>:
{
 8004b5c:	b538      	push	{r3, r4, r5, lr}
 8004b5e:	460d      	mov	r5, r1
 8004b60:	4604      	mov	r4, r0
 8004b62:	4611      	mov	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004b64:	b955      	cbnz	r5, 8004b7c <HAL_TIM_OC_Start_DMA+0x20>
 8004b66:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 8004b6a:	f1a0 0c02 	sub.w	ip, r0, #2
 8004b6e:	f1dc 0000 	rsbs	r0, ip, #0
 8004b72:	eb40 000c 	adc.w	r0, r0, ip
 8004b76:	b1c0      	cbz	r0, 8004baa <HAL_TIM_OC_Start_DMA+0x4e>
    return HAL_BUSY;
 8004b78:	2002      	movs	r0, #2
 8004b7a:	e01e      	b.n	8004bba <HAL_TIM_OC_Start_DMA+0x5e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004b7c:	2d04      	cmp	r5, #4
 8004b7e:	d102      	bne.n	8004b86 <HAL_TIM_OC_Start_DMA+0x2a>
 8004b80:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 8004b84:	e7f1      	b.n	8004b6a <HAL_TIM_OC_Start_DMA+0xe>
 8004b86:	2d08      	cmp	r5, #8
 8004b88:	d102      	bne.n	8004b90 <HAL_TIM_OC_Start_DMA+0x34>
 8004b8a:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8004b8e:	e7ec      	b.n	8004b6a <HAL_TIM_OC_Start_DMA+0xe>
 8004b90:	2d0c      	cmp	r5, #12
 8004b92:	d102      	bne.n	8004b9a <HAL_TIM_OC_Start_DMA+0x3e>
 8004b94:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8004b98:	e7e7      	b.n	8004b6a <HAL_TIM_OC_Start_DMA+0xe>
 8004b9a:	2d10      	cmp	r5, #16
 8004b9c:	d102      	bne.n	8004ba4 <HAL_TIM_OC_Start_DMA+0x48>
 8004b9e:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
 8004ba2:	e7e2      	b.n	8004b6a <HAL_TIM_OC_Start_DMA+0xe>
 8004ba4:	f890 0043 	ldrb.w	r0, [r0, #67]	; 0x43
 8004ba8:	e7df      	b.n	8004b6a <HAL_TIM_OC_Start_DMA+0xe>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004baa:	b93d      	cbnz	r5, 8004bbc <HAL_TIM_OC_Start_DMA+0x60>
 8004bac:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8004bb0:	1e50      	subs	r0, r2, #1
 8004bb2:	4242      	negs	r2, r0
 8004bb4:	4142      	adcs	r2, r0
 8004bb6:	b9c2      	cbnz	r2, 8004bea <HAL_TIM_OC_Start_DMA+0x8e>
      status = HAL_ERROR;
 8004bb8:	2001      	movs	r0, #1
}
 8004bba:	bd38      	pop	{r3, r4, r5, pc}
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004bbc:	2d04      	cmp	r5, #4
 8004bbe:	d102      	bne.n	8004bc6 <HAL_TIM_OC_Start_DMA+0x6a>
 8004bc0:	f894 203f 	ldrb.w	r2, [r4, #63]	; 0x3f
 8004bc4:	e7f4      	b.n	8004bb0 <HAL_TIM_OC_Start_DMA+0x54>
 8004bc6:	2d08      	cmp	r5, #8
 8004bc8:	d102      	bne.n	8004bd0 <HAL_TIM_OC_Start_DMA+0x74>
 8004bca:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8004bce:	e7ef      	b.n	8004bb0 <HAL_TIM_OC_Start_DMA+0x54>
 8004bd0:	2d0c      	cmp	r5, #12
 8004bd2:	d102      	bne.n	8004bda <HAL_TIM_OC_Start_DMA+0x7e>
 8004bd4:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8004bd8:	e7ea      	b.n	8004bb0 <HAL_TIM_OC_Start_DMA+0x54>
 8004bda:	2d10      	cmp	r5, #16
 8004bdc:	bf0c      	ite	eq
 8004bde:	f894 2042 	ldrbeq.w	r2, [r4, #66]	; 0x42
 8004be2:	f894 2043 	ldrbne.w	r2, [r4, #67]	; 0x43
 8004be6:	2a01      	cmp	r2, #1
 8004be8:	d1e6      	bne.n	8004bb8 <HAL_TIM_OC_Start_DMA+0x5c>
    if ((pData == NULL) || (Length == 0U))
 8004bea:	2900      	cmp	r1, #0
 8004bec:	d0e4      	beq.n	8004bb8 <HAL_TIM_OC_Start_DMA+0x5c>
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d0e2      	beq.n	8004bb8 <HAL_TIM_OC_Start_DMA+0x5c>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	2d00      	cmp	r5, #0
 8004bf6:	d130      	bne.n	8004c5a <HAL_TIM_OC_Start_DMA+0xfe>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004bf8:	6a60      	ldr	r0, [r4, #36]	; 0x24
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bfa:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004bfe:	4a45      	ldr	r2, [pc, #276]	; (8004d14 <HAL_TIM_OC_Start_DMA+0x1b8>)
 8004c00:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004c02:	4a45      	ldr	r2, [pc, #276]	; (8004d18 <HAL_TIM_OC_Start_DMA+0x1bc>)
 8004c04:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004c06:	4a45      	ldr	r2, [pc, #276]	; (8004d1c <HAL_TIM_OC_Start_DMA+0x1c0>)
 8004c08:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004c0a:	6822      	ldr	r2, [r4, #0]
 8004c0c:	3234      	adds	r2, #52	; 0x34
 8004c0e:	f7fe fb43 	bl	8003298 <HAL_DMA_Start_IT>
 8004c12:	2800      	cmp	r0, #0
 8004c14:	d1d0      	bne.n	8004bb8 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004c16:	6822      	ldr	r2, [r4, #0]
 8004c18:	68d3      	ldr	r3, [r2, #12]
 8004c1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004c1e:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c20:	4629      	mov	r1, r5
 8004c22:	6820      	ldr	r0, [r4, #0]
 8004c24:	2201      	movs	r2, #1
 8004c26:	f7ff fec7 	bl	80049b8 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c2a:	6823      	ldr	r3, [r4, #0]
 8004c2c:	493c      	ldr	r1, [pc, #240]	; (8004d20 <HAL_TIM_OC_Start_DMA+0x1c4>)
 8004c2e:	428b      	cmp	r3, r1
 8004c30:	d006      	beq.n	8004c40 <HAL_TIM_OC_Start_DMA+0xe4>
 8004c32:	4a3c      	ldr	r2, [pc, #240]	; (8004d24 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d003      	beq.n	8004c40 <HAL_TIM_OC_Start_DMA+0xe4>
 8004c38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d166      	bne.n	8004d0e <HAL_TIM_OC_Start_DMA+0x1b2>
      __HAL_TIM_MOE_ENABLE(htim);
 8004c40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c42:	428b      	cmp	r3, r1
      __HAL_TIM_MOE_ENABLE(htim);
 8004c44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c48:	645a      	str	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c4a:	d151      	bne.n	8004cf0 <HAL_TIM_OC_Start_DMA+0x194>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c4c:	6899      	ldr	r1, [r3, #8]
 8004c4e:	4a36      	ldr	r2, [pc, #216]	; (8004d28 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8004c50:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c52:	2a06      	cmp	r2, #6
 8004c54:	d153      	bne.n	8004cfe <HAL_TIM_OC_Start_DMA+0x1a2>
 8004c56:	2000      	movs	r0, #0
 8004c58:	e7af      	b.n	8004bba <HAL_TIM_OC_Start_DMA+0x5e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c5a:	2d04      	cmp	r5, #4
 8004c5c:	d113      	bne.n	8004c86 <HAL_TIM_OC_Start_DMA+0x12a>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c5e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c60:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c64:	4a2b      	ldr	r2, [pc, #172]	; (8004d14 <HAL_TIM_OC_Start_DMA+0x1b8>)
 8004c66:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004c68:	4a2b      	ldr	r2, [pc, #172]	; (8004d18 <HAL_TIM_OC_Start_DMA+0x1bc>)
 8004c6a:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004c6c:	4a2b      	ldr	r2, [pc, #172]	; (8004d1c <HAL_TIM_OC_Start_DMA+0x1c0>)
 8004c6e:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004c70:	6822      	ldr	r2, [r4, #0]
 8004c72:	3238      	adds	r2, #56	; 0x38
 8004c74:	f7fe fb10 	bl	8003298 <HAL_DMA_Start_IT>
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	d19d      	bne.n	8004bb8 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004c7c:	6822      	ldr	r2, [r4, #0]
 8004c7e:	68d3      	ldr	r3, [r2, #12]
 8004c80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c84:	e7cb      	b.n	8004c1e <HAL_TIM_OC_Start_DMA+0xc2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c86:	2d08      	cmp	r5, #8
 8004c88:	d113      	bne.n	8004cb2 <HAL_TIM_OC_Start_DMA+0x156>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c8a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c8c:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c90:	4a20      	ldr	r2, [pc, #128]	; (8004d14 <HAL_TIM_OC_Start_DMA+0x1b8>)
 8004c92:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004c94:	4a20      	ldr	r2, [pc, #128]	; (8004d18 <HAL_TIM_OC_Start_DMA+0x1bc>)
 8004c96:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004c98:	4a20      	ldr	r2, [pc, #128]	; (8004d1c <HAL_TIM_OC_Start_DMA+0x1c0>)
 8004c9a:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004c9c:	6822      	ldr	r2, [r4, #0]
 8004c9e:	323c      	adds	r2, #60	; 0x3c
 8004ca0:	f7fe fafa 	bl	8003298 <HAL_DMA_Start_IT>
 8004ca4:	2800      	cmp	r0, #0
 8004ca6:	d187      	bne.n	8004bb8 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004ca8:	6822      	ldr	r2, [r4, #0]
 8004caa:	68d3      	ldr	r3, [r2, #12]
 8004cac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004cb0:	e7b5      	b.n	8004c1e <HAL_TIM_OC_Start_DMA+0xc2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cb2:	2d0c      	cmp	r5, #12
 8004cb4:	d114      	bne.n	8004ce0 <HAL_TIM_OC_Start_DMA+0x184>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004cb6:	6b20      	ldr	r0, [r4, #48]	; 0x30
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cb8:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004cbc:	4a15      	ldr	r2, [pc, #84]	; (8004d14 <HAL_TIM_OC_Start_DMA+0x1b8>)
 8004cbe:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004cc0:	4a15      	ldr	r2, [pc, #84]	; (8004d18 <HAL_TIM_OC_Start_DMA+0x1bc>)
 8004cc2:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004cc4:	4a15      	ldr	r2, [pc, #84]	; (8004d1c <HAL_TIM_OC_Start_DMA+0x1c0>)
 8004cc6:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004cc8:	6822      	ldr	r2, [r4, #0]
 8004cca:	3240      	adds	r2, #64	; 0x40
 8004ccc:	f7fe fae4 	bl	8003298 <HAL_DMA_Start_IT>
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	f47f af71 	bne.w	8004bb8 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004cd6:	6822      	ldr	r2, [r4, #0]
 8004cd8:	68d3      	ldr	r3, [r2, #12]
 8004cda:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004cde:	e79e      	b.n	8004c1e <HAL_TIM_OC_Start_DMA+0xc2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ce0:	2d10      	cmp	r5, #16
 8004ce2:	d102      	bne.n	8004cea <HAL_TIM_OC_Start_DMA+0x18e>
 8004ce4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004ce8:	e766      	b.n	8004bb8 <HAL_TIM_OC_Start_DMA+0x5c>
 8004cea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  switch (Channel)
 8004cee:	e763      	b.n	8004bb8 <HAL_TIM_OC_Start_DMA+0x5c>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cf4:	d0aa      	beq.n	8004c4c <HAL_TIM_OC_Start_DMA+0xf0>
 8004cf6:	4a0b      	ldr	r2, [pc, #44]	; (8004d24 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d103      	bne.n	8004d04 <HAL_TIM_OC_Start_DMA+0x1a8>
 8004cfc:	e7a6      	b.n	8004c4c <HAL_TIM_OC_Start_DMA+0xf0>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cfe:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004d02:	d0a8      	beq.n	8004c56 <HAL_TIM_OC_Start_DMA+0xfa>
      __HAL_TIM_ENABLE(htim);
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	f042 0201 	orr.w	r2, r2, #1
 8004d0a:	601a      	str	r2, [r3, #0]
 8004d0c:	e7a3      	b.n	8004c56 <HAL_TIM_OC_Start_DMA+0xfa>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d12:	e7f2      	b.n	8004cfa <HAL_TIM_OC_Start_DMA+0x19e>
 8004d14:	080045a9 	.word	0x080045a9
 8004d18:	08004615 	.word	0x08004615
 8004d1c:	0800464f 	.word	0x0800464f
 8004d20:	40012c00 	.word	0x40012c00
 8004d24:	40014000 	.word	0x40014000
 8004d28:	00010007 	.word	0x00010007

08004d2c <HAL_TIM_OC_Stop_DMA>:
  switch (Channel)
 8004d2c:	2908      	cmp	r1, #8
{
 8004d2e:	b538      	push	{r3, r4, r5, lr}
 8004d30:	4605      	mov	r5, r0
 8004d32:	460c      	mov	r4, r1
  switch (Channel)
 8004d34:	d050      	beq.n	8004dd8 <HAL_TIM_OC_Stop_DMA+0xac>
 8004d36:	d804      	bhi.n	8004d42 <HAL_TIM_OC_Stop_DMA+0x16>
 8004d38:	b161      	cbz	r1, 8004d54 <HAL_TIM_OC_Stop_DMA+0x28>
 8004d3a:	2904      	cmp	r1, #4
 8004d3c:	d045      	beq.n	8004dca <HAL_TIM_OC_Stop_DMA+0x9e>
 8004d3e:	2001      	movs	r0, #1
}
 8004d40:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8004d42:	290c      	cmp	r1, #12
 8004d44:	d1fb      	bne.n	8004d3e <HAL_TIM_OC_Stop_DMA+0x12>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004d46:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004d48:	6b00      	ldr	r0, [r0, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004d4a:	68d3      	ldr	r3, [r2, #12]
 8004d4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d50:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004d52:	e005      	b.n	8004d60 <HAL_TIM_OC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004d54:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004d56:	6a40      	ldr	r0, [r0, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004d58:	68d3      	ldr	r3, [r2, #12]
 8004d5a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d5e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004d60:	f7fe fafc 	bl	800335c <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004d64:	2200      	movs	r2, #0
 8004d66:	6828      	ldr	r0, [r5, #0]
 8004d68:	4621      	mov	r1, r4
 8004d6a:	f7ff fe25 	bl	80049b8 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d6e:	682b      	ldr	r3, [r5, #0]
 8004d70:	4a28      	ldr	r2, [pc, #160]	; (8004e14 <HAL_TIM_OC_Stop_DMA+0xe8>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d007      	beq.n	8004d86 <HAL_TIM_OC_Stop_DMA+0x5a>
 8004d76:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d003      	beq.n	8004d86 <HAL_TIM_OC_Stop_DMA+0x5a>
 8004d7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d10d      	bne.n	8004da2 <HAL_TIM_OC_Stop_DMA+0x76>
      __HAL_TIM_MOE_DISABLE(htim);
 8004d86:	6a19      	ldr	r1, [r3, #32]
 8004d88:	f241 1211 	movw	r2, #4369	; 0x1111
 8004d8c:	4211      	tst	r1, r2
 8004d8e:	d108      	bne.n	8004da2 <HAL_TIM_OC_Stop_DMA+0x76>
 8004d90:	6a19      	ldr	r1, [r3, #32]
 8004d92:	f240 4244 	movw	r2, #1092	; 0x444
 8004d96:	4211      	tst	r1, r2
 8004d98:	bf02      	ittt	eq
 8004d9a:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8004d9c:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8004da0:	645a      	streq	r2, [r3, #68]	; 0x44
    __HAL_TIM_DISABLE(htim);
 8004da2:	6a19      	ldr	r1, [r3, #32]
 8004da4:	f241 1211 	movw	r2, #4369	; 0x1111
 8004da8:	4211      	tst	r1, r2
 8004daa:	d108      	bne.n	8004dbe <HAL_TIM_OC_Stop_DMA+0x92>
 8004dac:	6a19      	ldr	r1, [r3, #32]
 8004dae:	f240 4244 	movw	r2, #1092	; 0x444
 8004db2:	4211      	tst	r1, r2
 8004db4:	bf02      	ittt	eq
 8004db6:	681a      	ldreq	r2, [r3, #0]
 8004db8:	f022 0201 	biceq.w	r2, r2, #1
 8004dbc:	601a      	streq	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	b98c      	cbnz	r4, 8004de6 <HAL_TIM_OC_Stop_DMA+0xba>
 8004dc2:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
 8004dc6:	2000      	movs	r0, #0
 8004dc8:	e7ba      	b.n	8004d40 <HAL_TIM_OC_Stop_DMA+0x14>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004dca:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004dcc:	6a80      	ldr	r0, [r0, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004dce:	68d3      	ldr	r3, [r2, #12]
 8004dd0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dd4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004dd6:	e7c3      	b.n	8004d60 <HAL_TIM_OC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004dd8:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004dda:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004ddc:	68d3      	ldr	r3, [r2, #12]
 8004dde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004de2:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004de4:	e7bc      	b.n	8004d60 <HAL_TIM_OC_Stop_DMA+0x34>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004de6:	2c04      	cmp	r4, #4
 8004de8:	d102      	bne.n	8004df0 <HAL_TIM_OC_Stop_DMA+0xc4>
 8004dea:	f885 303f 	strb.w	r3, [r5, #63]	; 0x3f
 8004dee:	e7ea      	b.n	8004dc6 <HAL_TIM_OC_Stop_DMA+0x9a>
 8004df0:	2c08      	cmp	r4, #8
 8004df2:	d102      	bne.n	8004dfa <HAL_TIM_OC_Stop_DMA+0xce>
 8004df4:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
 8004df8:	e7e5      	b.n	8004dc6 <HAL_TIM_OC_Stop_DMA+0x9a>
 8004dfa:	2c0c      	cmp	r4, #12
 8004dfc:	d102      	bne.n	8004e04 <HAL_TIM_OC_Stop_DMA+0xd8>
 8004dfe:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
 8004e02:	e7e0      	b.n	8004dc6 <HAL_TIM_OC_Stop_DMA+0x9a>
 8004e04:	2c10      	cmp	r4, #16
 8004e06:	bf0c      	ite	eq
 8004e08:	f885 3042 	strbeq.w	r3, [r5, #66]	; 0x42
 8004e0c:	f885 3043 	strbne.w	r3, [r5, #67]	; 0x43
 8004e10:	e7d9      	b.n	8004dc6 <HAL_TIM_OC_Stop_DMA+0x9a>
 8004e12:	bf00      	nop
 8004e14:	40012c00 	.word	0x40012c00

08004e18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e18:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e1a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	f04f 0302 	mov.w	r3, #2
 8004e24:	d023      	beq.n	8004e6e <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e26:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e28:	4d12      	ldr	r5, [pc, #72]	; (8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004e2a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8004e2e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004e30:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e32:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e34:	bf02      	ittt	eq
 8004e36:	684e      	ldreq	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e38:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e3c:	4333      	orreq	r3, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e3e:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e44:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e46:	42aa      	cmp	r2, r5
  htim->Instance->CR2 = tmpcr2;
 8004e48:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e4a:	d005      	beq.n	8004e58 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8004e4c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004e50:	d002      	beq.n	8004e58 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8004e52:	4b09      	ldr	r3, [pc, #36]	; (8004e78 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d104      	bne.n	8004e62 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e58:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e5a:	f024 0380 	bic.w	r3, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e5e:	430b      	orrs	r3, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e60:	6093      	str	r3, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e62:	2301      	movs	r3, #1
 8004e64:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e68:	2300      	movs	r3, #0
 8004e6a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8004e6e:	4618      	mov	r0, r3

  return HAL_OK;
}
 8004e70:	bd70      	pop	{r4, r5, r6, pc}
 8004e72:	bf00      	nop
 8004e74:	40012c00 	.word	0x40012c00
 8004e78:	40014000 	.word	0x40014000

08004e7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e7c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e7e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d034      	beq.n	8004ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x74>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e86:	68cb      	ldr	r3, [r1, #12]
 8004e88:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004e8a:	4c1a      	ldr	r4, [pc, #104]	; (8004ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e90:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e92:	684a      	ldr	r2, [r1, #4]
 8004e94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e98:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e9a:	680a      	ldr	r2, [r1, #0]
 8004e9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ea0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004ea2:	690a      	ldr	r2, [r1, #16]
 8004ea4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ea8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004eaa:	694a      	ldr	r2, [r1, #20]
 8004eac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004eb0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004eb2:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8004eb4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004eb8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004eba:	698a      	ldr	r2, [r1, #24]
 8004ebc:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8004ec0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004ec4:	6802      	ldr	r2, [r0, #0]
 8004ec6:	42a2      	cmp	r2, r4
 8004ec8:	d10c      	bne.n	8004ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004eca:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8004ecc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004ed0:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004ed4:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004ed6:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004ed8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004edc:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004ede:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004ee2:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004ee4:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8004eec:	4618      	mov	r0, r3
}
 8004eee:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8004ef0:	2002      	movs	r0, #2
 8004ef2:	e7fc      	b.n	8004eee <HAL_TIMEx_ConfigBreakDeadTime+0x72>
 8004ef4:	40012c00 	.word	0x40012c00

08004ef8 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ef8:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efa:	e852 3f00 	ldrex	r3, [r2]
 8004efe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f02:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8004f06:	6802      	ldr	r2, [r0, #0]
 8004f08:	2900      	cmp	r1, #0
 8004f0a:	d1f5      	bne.n	8004ef8 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0c:	f102 0308 	add.w	r3, r2, #8
 8004f10:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f14:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f18:	f102 0c08 	add.w	ip, r2, #8
 8004f1c:	e84c 3100 	strex	r1, r3, [ip]
 8004f20:	2900      	cmp	r1, #0
 8004f22:	d1f3      	bne.n	8004f0c <UART_EndRxTransfer+0x14>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f24:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d107      	bne.n	8004f3a <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2a:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f2e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f32:	e842 3100 	strex	r1, r3, [r2]
 8004f36:	2900      	cmp	r1, #0
 8004f38:	d1f7      	bne.n	8004f2a <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f3a:	2320      	movs	r3, #32
 8004f3c:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f42:	6643      	str	r3, [r0, #100]	; 0x64
}
 8004f44:	4770      	bx	lr

08004f46 <HAL_UART_TxCpltCallback>:
 8004f46:	4770      	bx	lr

08004f48 <HAL_UART_ErrorCallback>:
 8004f48:	4770      	bx	lr

08004f4a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f4a:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f4c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004f54:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f58:	f7ff fff6 	bl	8004f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f5c:	bd08      	pop	{r3, pc}

08004f5e <HAL_UART_AbortReceiveCpltCallback>:
 8004f5e:	4770      	bx	lr

08004f60 <HAL_UART_AbortReceive_IT>:
{
 8004f60:	b510      	push	{r4, lr}
 8004f62:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f64:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f66:	e852 3f00 	ldrex	r3, [r2]
 8004f6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	2900      	cmp	r1, #0
 8004f76:	d1f5      	bne.n	8004f64 <HAL_UART_AbortReceive_IT+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f78:	f103 0208 	add.w	r2, r3, #8
 8004f7c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f80:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f84:	f103 0008 	add.w	r0, r3, #8
 8004f88:	e840 2100 	strex	r1, r2, [r0]
 8004f8c:	2900      	cmp	r1, #0
 8004f8e:	d1f3      	bne.n	8004f78 <HAL_UART_AbortReceive_IT+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f90:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004f92:	2a01      	cmp	r2, #1
 8004f94:	d107      	bne.n	8004fa6 <HAL_UART_AbortReceive_IT+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f96:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004f9a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f9e:	e843 2100 	strex	r1, r2, [r3]
 8004fa2:	2900      	cmp	r1, #0
 8004fa4:	d1f7      	bne.n	8004f96 <HAL_UART_AbortReceive_IT+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8004fac:	d028      	beq.n	8005000 <HAL_UART_AbortReceive_IT+0xa0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fae:	f103 0208 	add.w	r2, r3, #8
 8004fb2:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fba:	f103 0008 	add.w	r0, r3, #8
 8004fbe:	e840 2100 	strex	r1, r2, [r0]
 8004fc2:	2900      	cmp	r1, #0
 8004fc4:	d1f3      	bne.n	8004fae <HAL_UART_AbortReceive_IT+0x4e>
    if (huart->hdmarx != NULL)
 8004fc6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8004fc8:	b148      	cbz	r0, 8004fde <HAL_UART_AbortReceive_IT+0x7e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8004fca:	4b12      	ldr	r3, [pc, #72]	; (8005014 <HAL_UART_AbortReceive_IT+0xb4>)
 8004fcc:	6383      	str	r3, [r0, #56]	; 0x38
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fce:	f7fe f9c5 	bl	800335c <HAL_DMA_Abort_IT>
 8004fd2:	b110      	cbz	r0, 8004fda <HAL_UART_AbortReceive_IT+0x7a>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fd4:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8004fd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004fd8:	4798      	blx	r3
}
 8004fda:	2000      	movs	r0, #0
 8004fdc:	bd10      	pop	{r4, pc}
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004fde:	220f      	movs	r2, #15
      huart->RxXferCount = 0U;
 8004fe0:	f8a4 005a 	strh.w	r0, [r4, #90]	; 0x5a
      huart->pRxBuffPtr = NULL;
 8004fe4:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004fe6:	621a      	str	r2, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004fe8:	8b1a      	ldrh	r2, [r3, #24]
 8004fea:	b292      	uxth	r2, r2
 8004fec:	f042 0208 	orr.w	r2, r2, #8
 8004ff0:	831a      	strh	r2, [r3, #24]
      huart->RxState = HAL_UART_STATE_READY;
 8004ff2:	2320      	movs	r3, #32
 8004ff4:	67e3      	str	r3, [r4, #124]	; 0x7c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ff6:	6620      	str	r0, [r4, #96]	; 0x60
    HAL_UART_AbortReceiveCpltCallback(huart);
 8004ff8:	4620      	mov	r0, r4
 8004ffa:	f7ff ffb0 	bl	8004f5e <HAL_UART_AbortReceiveCpltCallback>
 8004ffe:	e7ec      	b.n	8004fda <HAL_UART_AbortReceive_IT+0x7a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005000:	210f      	movs	r1, #15
    huart->RxXferCount = 0U;
 8005002:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    huart->pRxBuffPtr = NULL;
 8005006:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005008:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 800500a:	2320      	movs	r3, #32
 800500c:	67e3      	str	r3, [r4, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800500e:	6622      	str	r2, [r4, #96]	; 0x60
 8005010:	e7f2      	b.n	8004ff8 <HAL_UART_AbortReceive_IT+0x98>
 8005012:	bf00      	nop
 8005014:	08005019 	.word	0x08005019

08005018 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005018:	6a80      	ldr	r0, [r0, #40]	; 0x28

  huart->RxXferCount = 0U;

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800501a:	6802      	ldr	r2, [r0, #0]
{
 800501c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 800501e:	2100      	movs	r1, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005020:	230f      	movs	r3, #15
  huart->RxXferCount = 0U;
 8005022:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005026:	6213      	str	r3, [r2, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005028:	8b13      	ldrh	r3, [r2, #24]
 800502a:	b29b      	uxth	r3, r3
 800502c:	f043 0308 	orr.w	r3, r3, #8
 8005030:	8313      	strh	r3, [r2, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005032:	2320      	movs	r3, #32
 8005034:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005036:	6601      	str	r1, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8005038:	f7ff ff91 	bl	8004f5e <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800503c:	bd08      	pop	{r3, pc}

0800503e <HAL_UARTEx_RxEventCallback>:
}
 800503e:	4770      	bx	lr

08005040 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005040:	6803      	ldr	r3, [r0, #0]
 8005042:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005044:	6819      	ldr	r1, [r3, #0]
{
 8005046:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 8005048:	f640 060f 	movw	r6, #2063	; 0x80f
 800504c:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800504e:	689d      	ldr	r5, [r3, #8]
{
 8005050:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8005052:	d10b      	bne.n	800506c <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005054:	0696      	lsls	r6, r2, #26
 8005056:	f140 8088 	bpl.w	800516a <HAL_UART_IRQHandler+0x12a>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800505a:	068e      	lsls	r6, r1, #26
 800505c:	f140 8085 	bpl.w	800516a <HAL_UART_IRQHandler+0x12a>
      if (huart->RxISR != NULL)
 8005060:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8005062:	2b00      	cmp	r3, #0
 8005064:	d07b      	beq.n	800515e <HAL_UART_IRQHandler+0x11e>
}
 8005066:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800506a:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800506c:	4e95      	ldr	r6, [pc, #596]	; (80052c4 <HAL_UART_IRQHandler+0x284>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800506e:	f005 0001 	and.w	r0, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005072:	400e      	ands	r6, r1
 8005074:	4306      	orrs	r6, r0
 8005076:	d078      	beq.n	800516a <HAL_UART_IRQHandler+0x12a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005078:	07d5      	lsls	r5, r2, #31
 800507a:	d509      	bpl.n	8005090 <HAL_UART_IRQHandler+0x50>
 800507c:	05ce      	lsls	r6, r1, #23
 800507e:	d507      	bpl.n	8005090 <HAL_UART_IRQHandler+0x50>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005080:	2501      	movs	r5, #1
 8005082:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005084:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8005088:	f045 0501 	orr.w	r5, r5, #1
 800508c:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005090:	0795      	lsls	r5, r2, #30
 8005092:	d508      	bpl.n	80050a6 <HAL_UART_IRQHandler+0x66>
 8005094:	b138      	cbz	r0, 80050a6 <HAL_UART_IRQHandler+0x66>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005096:	2502      	movs	r5, #2
 8005098:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800509a:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 800509e:	f045 0504 	orr.w	r5, r5, #4
 80050a2:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050a6:	0756      	lsls	r6, r2, #29
 80050a8:	d508      	bpl.n	80050bc <HAL_UART_IRQHandler+0x7c>
 80050aa:	b138      	cbz	r0, 80050bc <HAL_UART_IRQHandler+0x7c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80050ac:	2504      	movs	r5, #4
 80050ae:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050b0:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 80050b4:	f045 0502 	orr.w	r5, r5, #2
 80050b8:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 80050bc:	0715      	lsls	r5, r2, #28
 80050be:	d50b      	bpl.n	80050d8 <HAL_UART_IRQHandler+0x98>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80050c0:	f001 0520 	and.w	r5, r1, #32
 80050c4:	4328      	orrs	r0, r5
 80050c6:	d007      	beq.n	80050d8 <HAL_UART_IRQHandler+0x98>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050c8:	2008      	movs	r0, #8
 80050ca:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050cc:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80050d0:	f040 0008 	orr.w	r0, r0, #8
 80050d4:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80050d8:	0516      	lsls	r6, r2, #20
 80050da:	d50a      	bpl.n	80050f2 <HAL_UART_IRQHandler+0xb2>
 80050dc:	014d      	lsls	r5, r1, #5
 80050de:	d508      	bpl.n	80050f2 <HAL_UART_IRQHandler+0xb2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80050e4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80050e6:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80050ea:	f043 0320 	orr.w	r3, r3, #32
 80050ee:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050f2:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d031      	beq.n	800515e <HAL_UART_IRQHandler+0x11e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80050fa:	0690      	lsls	r0, r2, #26
 80050fc:	d505      	bpl.n	800510a <HAL_UART_IRQHandler+0xca>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80050fe:	068a      	lsls	r2, r1, #26
 8005100:	d503      	bpl.n	800510a <HAL_UART_IRQHandler+0xca>
        if (huart->RxISR != NULL)
 8005102:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005104:	b10b      	cbz	r3, 800510a <HAL_UART_IRQHandler+0xca>
          huart->RxISR(huart);
 8005106:	4620      	mov	r0, r4
 8005108:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800510a:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800510c:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005110:	689b      	ldr	r3, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005112:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800511a:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 800511c:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800511e:	d01f      	beq.n	8005160 <HAL_UART_IRQHandler+0x120>
        UART_EndRxTransfer(huart);
 8005120:	f7ff feea 	bl	8004ef8 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005124:	6822      	ldr	r2, [r4, #0]
 8005126:	6893      	ldr	r3, [r2, #8]
 8005128:	065b      	lsls	r3, r3, #25
 800512a:	d515      	bpl.n	8005158 <HAL_UART_IRQHandler+0x118>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512c:	f102 0308 	add.w	r3, r2, #8
 8005130:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005134:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005138:	f102 0008 	add.w	r0, r2, #8
 800513c:	e840 3100 	strex	r1, r3, [r0]
 8005140:	2900      	cmp	r1, #0
 8005142:	d1f3      	bne.n	800512c <HAL_UART_IRQHandler+0xec>
          if (huart->hdmarx != NULL)
 8005144:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005146:	b138      	cbz	r0, 8005158 <HAL_UART_IRQHandler+0x118>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005148:	4b5f      	ldr	r3, [pc, #380]	; (80052c8 <HAL_UART_IRQHandler+0x288>)
 800514a:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800514c:	f7fe f906 	bl	800335c <HAL_DMA_Abort_IT>
 8005150:	b128      	cbz	r0, 800515e <HAL_UART_IRQHandler+0x11e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005152:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005154:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005156:	e786      	b.n	8005066 <HAL_UART_IRQHandler+0x26>
            HAL_UART_ErrorCallback(huart);
 8005158:	4620      	mov	r0, r4
 800515a:	f7ff fef5 	bl	8004f48 <HAL_UART_ErrorCallback>
}
 800515e:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8005160:	f7ff fef2 	bl	8004f48 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005164:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8005168:	e7f9      	b.n	800515e <HAL_UART_IRQHandler+0x11e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800516a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800516c:	2801      	cmp	r0, #1
 800516e:	d17e      	bne.n	800526e <HAL_UART_IRQHandler+0x22e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005170:	06d6      	lsls	r6, r2, #27
 8005172:	d57c      	bpl.n	800526e <HAL_UART_IRQHandler+0x22e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005174:	06c8      	lsls	r0, r1, #27
 8005176:	d57a      	bpl.n	800526e <HAL_UART_IRQHandler+0x22e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005178:	2210      	movs	r2, #16
 800517a:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800517c:	689a      	ldr	r2, [r3, #8]
 800517e:	0651      	lsls	r1, r2, #25
 8005180:	d546      	bpl.n	8005210 <HAL_UART_IRQHandler+0x1d0>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005182:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8005184:	6811      	ldr	r1, [r2, #0]
 8005186:	684a      	ldr	r2, [r1, #4]
 8005188:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800518a:	2a00      	cmp	r2, #0
 800518c:	d0e7      	beq.n	800515e <HAL_UART_IRQHandler+0x11e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800518e:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
 8005192:	4290      	cmp	r0, r2
 8005194:	d9e3      	bls.n	800515e <HAL_UART_IRQHandler+0x11e>
        huart->RxXferCount = nb_remaining_rx_data;
 8005196:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800519a:	680a      	ldr	r2, [r1, #0]
 800519c:	0692      	lsls	r2, r2, #26
 800519e:	d42d      	bmi.n	80051fc <HAL_UART_IRQHandler+0x1bc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a0:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a8:	e843 2100 	strex	r1, r2, [r3]
 80051ac:	2900      	cmp	r1, #0
 80051ae:	d1f7      	bne.n	80051a0 <HAL_UART_IRQHandler+0x160>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b0:	f103 0208 	add.w	r2, r3, #8
 80051b4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051b8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051bc:	f103 0008 	add.w	r0, r3, #8
 80051c0:	e840 2100 	strex	r1, r2, [r0]
 80051c4:	2900      	cmp	r1, #0
 80051c6:	d1f3      	bne.n	80051b0 <HAL_UART_IRQHandler+0x170>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c8:	f103 0208 	add.w	r2, r3, #8
 80051cc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d4:	f103 0008 	add.w	r0, r3, #8
 80051d8:	e840 2100 	strex	r1, r2, [r0]
 80051dc:	2900      	cmp	r1, #0
 80051de:	d1f3      	bne.n	80051c8 <HAL_UART_IRQHandler+0x188>
          huart->RxState = HAL_UART_STATE_READY;
 80051e0:	2220      	movs	r2, #32
 80051e2:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e4:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051ea:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ee:	e843 2100 	strex	r1, r2, [r3]
 80051f2:	2900      	cmp	r1, #0
 80051f4:	d1f7      	bne.n	80051e6 <HAL_UART_IRQHandler+0x1a6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051f6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80051f8:	f7fe f88d 	bl	8003316 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051fc:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8005200:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8005204:	1ac9      	subs	r1, r1, r3
 8005206:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005208:	4620      	mov	r0, r4
 800520a:	f7ff ff18 	bl	800503e <HAL_UARTEx_RxEventCallback>
 800520e:	e7a6      	b.n	800515e <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005210:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 8005214:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 8005216:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 800521a:	b289      	uxth	r1, r1
 800521c:	2900      	cmp	r1, #0
 800521e:	d09e      	beq.n	800515e <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005220:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8005224:	1a89      	subs	r1, r1, r2
 8005226:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8005228:	2900      	cmp	r1, #0
 800522a:	d098      	beq.n	800515e <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005230:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005234:	e843 2000 	strex	r0, r2, [r3]
 8005238:	2800      	cmp	r0, #0
 800523a:	d1f7      	bne.n	800522c <HAL_UART_IRQHandler+0x1ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523c:	f103 0208 	add.w	r2, r3, #8
 8005240:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005244:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005248:	f103 0508 	add.w	r5, r3, #8
 800524c:	e845 2000 	strex	r0, r2, [r5]
 8005250:	2800      	cmp	r0, #0
 8005252:	d1f3      	bne.n	800523c <HAL_UART_IRQHandler+0x1fc>
        huart->RxState = HAL_UART_STATE_READY;
 8005254:	2220      	movs	r2, #32
 8005256:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->RxISR = NULL;
 8005258:	6660      	str	r0, [r4, #100]	; 0x64
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525a:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005260:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005264:	e843 2000 	strex	r0, r2, [r3]
 8005268:	2800      	cmp	r0, #0
 800526a:	d1f7      	bne.n	800525c <HAL_UART_IRQHandler+0x21c>
 800526c:	e7cc      	b.n	8005208 <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800526e:	02d6      	lsls	r6, r2, #11
 8005270:	d509      	bpl.n	8005286 <HAL_UART_IRQHandler+0x246>
 8005272:	0268      	lsls	r0, r5, #9
 8005274:	d507      	bpl.n	8005286 <HAL_UART_IRQHandler+0x246>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005276:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800527a:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800527c:	621a      	str	r2, [r3, #32]
}
 800527e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8005282:	f000 bbc9 	b.w	8005a18 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005286:	0616      	lsls	r6, r2, #24
 8005288:	d507      	bpl.n	800529a <HAL_UART_IRQHandler+0x25a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800528a:	060d      	lsls	r5, r1, #24
 800528c:	d505      	bpl.n	800529a <HAL_UART_IRQHandler+0x25a>
    if (huart->TxISR != NULL)
 800528e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005290:	2b00      	cmp	r3, #0
 8005292:	f43f af64 	beq.w	800515e <HAL_UART_IRQHandler+0x11e>
      huart->TxISR(huart);
 8005296:	4620      	mov	r0, r4
 8005298:	e6e5      	b.n	8005066 <HAL_UART_IRQHandler+0x26>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800529a:	0650      	lsls	r0, r2, #25
 800529c:	f57f af5f 	bpl.w	800515e <HAL_UART_IRQHandler+0x11e>
 80052a0:	064a      	lsls	r2, r1, #25
 80052a2:	f57f af5c 	bpl.w	800515e <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a6:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80052aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ae:	e843 2100 	strex	r1, r2, [r3]
 80052b2:	2900      	cmp	r1, #0
 80052b4:	d1f7      	bne.n	80052a6 <HAL_UART_IRQHandler+0x266>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052b6:	2320      	movs	r3, #32
 80052b8:	67a3      	str	r3, [r4, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80052ba:	66a1      	str	r1, [r4, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052bc:	4620      	mov	r0, r4
 80052be:	f7ff fe42 	bl	8004f46 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052c2:	e74c      	b.n	800515e <HAL_UART_IRQHandler+0x11e>
 80052c4:	04000120 	.word	0x04000120
 80052c8:	08004f4b 	.word	0x08004f4b

080052cc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80052cc:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052ce:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80052d0:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052d2:	2b22      	cmp	r3, #34	; 0x22
 80052d4:	d144      	bne.n	8005360 <UART_RxISR_8BIT+0x94>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80052d6:	8c93      	ldrh	r3, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80052d8:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 80052dc:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80052de:	400b      	ands	r3, r1
 80052e0:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 80052e2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80052e4:	3301      	adds	r3, #1
 80052e6:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80052e8:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80052ec:	3b01      	subs	r3, #1
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80052f4:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	bb6b      	cbnz	r3, 8005358 <UART_RxISR_8BIT+0x8c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052fc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fe:	e852 3f00 	ldrex	r3, [r2]
 8005302:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005306:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800530a:	6803      	ldr	r3, [r0, #0]
 800530c:	2900      	cmp	r1, #0
 800530e:	d1f5      	bne.n	80052fc <UART_RxISR_8BIT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005310:	f103 0208 	add.w	r2, r3, #8
 8005314:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005318:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531c:	f103 0c08 	add.w	ip, r3, #8
 8005320:	e84c 2100 	strex	r1, r2, [ip]
 8005324:	2900      	cmp	r1, #0
 8005326:	d1f3      	bne.n	8005310 <UART_RxISR_8BIT+0x44>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005328:	2220      	movs	r2, #32
 800532a:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800532c:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 800532e:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005330:	2a01      	cmp	r2, #1
 8005332:	d112      	bne.n	800535a <UART_RxISR_8BIT+0x8e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005334:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005336:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800533a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800533e:	e843 2100 	strex	r1, r2, [r3]
 8005342:	2900      	cmp	r1, #0
 8005344:	d1f7      	bne.n	8005336 <UART_RxISR_8BIT+0x6a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005346:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005348:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800534c:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800534e:	bf44      	itt	mi
 8005350:	2210      	movmi	r2, #16
 8005352:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005354:	f7ff fe73 	bl	800503e <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005358:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 800535a:	f7fc fb5b 	bl	8001a14 <HAL_UART_RxCpltCallback>
 800535e:	e7fb      	b.n	8005358 <UART_RxISR_8BIT+0x8c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005360:	8b13      	ldrh	r3, [r2, #24]
 8005362:	b29b      	uxth	r3, r3
 8005364:	f043 0308 	orr.w	r3, r3, #8
 8005368:	8313      	strh	r3, [r2, #24]
}
 800536a:	e7f5      	b.n	8005358 <UART_RxISR_8BIT+0x8c>

0800536c <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800536c:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 800536e:	2a22      	cmp	r2, #34	; 0x22
{
 8005370:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005372:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005374:	d141      	bne.n	80053fa <UART_RxISR_16BIT+0x8e>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005376:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8005378:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
 800537c:	4011      	ands	r1, r2
 800537e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005380:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 8005384:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8005386:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 800538a:	3a01      	subs	r2, #1
 800538c:	b292      	uxth	r2, r2
 800538e:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005392:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8005396:	b292      	uxth	r2, r2
 8005398:	bb5a      	cbnz	r2, 80053f2 <UART_RxISR_16BIT+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539a:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800539e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a2:	e843 2100 	strex	r1, r2, [r3]
 80053a6:	2900      	cmp	r1, #0
 80053a8:	d1f7      	bne.n	800539a <UART_RxISR_16BIT+0x2e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053aa:	f103 0208 	add.w	r2, r3, #8
 80053ae:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053b2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b6:	f103 0c08 	add.w	ip, r3, #8
 80053ba:	e84c 2100 	strex	r1, r2, [ip]
 80053be:	2900      	cmp	r1, #0
 80053c0:	d1f3      	bne.n	80053aa <UART_RxISR_16BIT+0x3e>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053c2:	2220      	movs	r2, #32
 80053c4:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053c6:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 80053c8:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053ca:	2a01      	cmp	r2, #1
 80053cc:	d112      	bne.n	80053f4 <UART_RxISR_16BIT+0x88>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ce:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d0:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053d4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d8:	e843 2100 	strex	r1, r2, [r3]
 80053dc:	2900      	cmp	r1, #0
 80053de:	d1f7      	bne.n	80053d0 <UART_RxISR_16BIT+0x64>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80053e0:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053e2:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80053e6:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80053e8:	bf44      	itt	mi
 80053ea:	2210      	movmi	r2, #16
 80053ec:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053ee:	f7ff fe26 	bl	800503e <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80053f2:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 80053f4:	f7fc fb0e 	bl	8001a14 <HAL_UART_RxCpltCallback>
 80053f8:	e7fb      	b.n	80053f2 <UART_RxISR_16BIT+0x86>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80053fa:	8b1a      	ldrh	r2, [r3, #24]
 80053fc:	b292      	uxth	r2, r2
 80053fe:	f042 0208 	orr.w	r2, r2, #8
 8005402:	831a      	strh	r2, [r3, #24]
}
 8005404:	e7f5      	b.n	80053f2 <UART_RxISR_16BIT+0x86>
	...

08005408 <UART_SetConfig>:
{
 8005408:	b570      	push	{r4, r5, r6, lr}
 800540a:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800540c:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800540e:	6921      	ldr	r1, [r4, #16]
 8005410:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005412:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005414:	69c0      	ldr	r0, [r0, #28]
 8005416:	430a      	orrs	r2, r1
 8005418:	6961      	ldr	r1, [r4, #20]
 800541a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800541c:	4979      	ldr	r1, [pc, #484]	; (8005604 <UART_SetConfig+0x1fc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800541e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005420:	4029      	ands	r1, r5
 8005422:	430a      	orrs	r2, r1
 8005424:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005426:	685a      	ldr	r2, [r3, #4]
 8005428:	68e1      	ldr	r1, [r4, #12]
 800542a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800542e:	430a      	orrs	r2, r1
 8005430:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005432:	4a75      	ldr	r2, [pc, #468]	; (8005608 <UART_SetConfig+0x200>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005434:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005436:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 8005438:	bf1c      	itt	ne
 800543a:	6a22      	ldrne	r2, [r4, #32]
 800543c:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800543e:	689a      	ldr	r2, [r3, #8]
 8005440:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8005444:	430a      	orrs	r2, r1
 8005446:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005448:	4a70      	ldr	r2, [pc, #448]	; (800560c <UART_SetConfig+0x204>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d117      	bne.n	800547e <UART_SetConfig+0x76>
 800544e:	4b70      	ldr	r3, [pc, #448]	; (8005610 <UART_SetConfig+0x208>)
 8005450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005454:	f003 0303 	and.w	r3, r3, #3
 8005458:	3b01      	subs	r3, #1
 800545a:	2b02      	cmp	r3, #2
 800545c:	f200 80b0 	bhi.w	80055c0 <UART_SetConfig+0x1b8>
 8005460:	4a6c      	ldr	r2, [pc, #432]	; (8005614 <UART_SetConfig+0x20c>)
 8005462:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005464:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005468:	f040 808b 	bne.w	8005582 <UART_SetConfig+0x17a>
    switch (clocksource)
 800546c:	2b08      	cmp	r3, #8
 800546e:	d822      	bhi.n	80054b6 <UART_SetConfig+0xae>
 8005470:	e8df f003 	tbb	[pc, r3]
 8005474:	2185a969 	.word	0x2185a969
 8005478:	21212182 	.word	0x21212182
 800547c:	6d          	.byte	0x6d
 800547d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800547e:	4a66      	ldr	r2, [pc, #408]	; (8005618 <UART_SetConfig+0x210>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d106      	bne.n	8005492 <UART_SetConfig+0x8a>
 8005484:	4b62      	ldr	r3, [pc, #392]	; (8005610 <UART_SetConfig+0x208>)
 8005486:	4a65      	ldr	r2, [pc, #404]	; (800561c <UART_SetConfig+0x214>)
 8005488:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800548c:	f003 030c 	and.w	r3, r3, #12
 8005490:	e7e7      	b.n	8005462 <UART_SetConfig+0x5a>
 8005492:	4a63      	ldr	r2, [pc, #396]	; (8005620 <UART_SetConfig+0x218>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d118      	bne.n	80054ca <UART_SetConfig+0xc2>
 8005498:	4b5d      	ldr	r3, [pc, #372]	; (8005610 <UART_SetConfig+0x208>)
 800549a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800549e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80054a2:	2b20      	cmp	r3, #32
 80054a4:	f000 8087 	beq.w	80055b6 <UART_SetConfig+0x1ae>
 80054a8:	d807      	bhi.n	80054ba <UART_SetConfig+0xb2>
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 8094 	beq.w	80055d8 <UART_SetConfig+0x1d0>
 80054b0:	2b10      	cmp	r3, #16
 80054b2:	f000 808b 	beq.w	80055cc <UART_SetConfig+0x1c4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054b6:	2001      	movs	r0, #1
 80054b8:	e024      	b.n	8005504 <UART_SetConfig+0xfc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054ba:	2b30      	cmp	r3, #48	; 0x30
 80054bc:	d1fb      	bne.n	80054b6 <UART_SetConfig+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054be:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80054c2:	d044      	beq.n	800554e <UART_SetConfig+0x146>
 80054c4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80054c8:	e08d      	b.n	80055e6 <UART_SetConfig+0x1de>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054ca:	4a4f      	ldr	r2, [pc, #316]	; (8005608 <UART_SetConfig+0x200>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d1f2      	bne.n	80054b6 <UART_SetConfig+0xae>
 80054d0:	4b4f      	ldr	r3, [pc, #316]	; (8005610 <UART_SetConfig+0x208>)
 80054d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054d6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80054da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054de:	d015      	beq.n	800550c <UART_SetConfig+0x104>
 80054e0:	d806      	bhi.n	80054f0 <UART_SetConfig+0xe8>
 80054e2:	b15b      	cbz	r3, 80054fc <UART_SetConfig+0xf4>
 80054e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054e8:	d1e5      	bne.n	80054b6 <UART_SetConfig+0xae>
        pclk = HAL_RCC_GetSysClockFreq();
 80054ea:	f7fe fa6d 	bl	80039c8 <HAL_RCC_GetSysClockFreq>
        break;
 80054ee:	e007      	b.n	8005500 <UART_SetConfig+0xf8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054f4:	d1df      	bne.n	80054b6 <UART_SetConfig+0xae>
        pclk = (uint32_t) LSE_VALUE;
 80054f6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80054fa:	e008      	b.n	800550e <UART_SetConfig+0x106>
        pclk = HAL_RCC_GetPCLK1Freq();
 80054fc:	f7fe fe38 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005500:	b928      	cbnz	r0, 800550e <UART_SetConfig+0x106>
 8005502:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8005504:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8005506:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 800550a:	bd70      	pop	{r4, r5, r6, pc}
        pclk = (uint32_t) HSI_VALUE;
 800550c:	4845      	ldr	r0, [pc, #276]	; (8005624 <UART_SetConfig+0x21c>)
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800550e:	6862      	ldr	r2, [r4, #4]
 8005510:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8005514:	4283      	cmp	r3, r0
 8005516:	d8ce      	bhi.n	80054b6 <UART_SetConfig+0xae>
 8005518:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800551c:	d8cb      	bhi.n	80054b6 <UART_SetConfig+0xae>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800551e:	0851      	lsrs	r1, r2, #1
 8005520:	2500      	movs	r5, #0
 8005522:	468c      	mov	ip, r1
 8005524:	f44f 7680 	mov.w	r6, #256	; 0x100
 8005528:	4629      	mov	r1, r5
 800552a:	fbe0 c106 	umlal	ip, r1, r0, r6
 800552e:	462b      	mov	r3, r5
 8005530:	4660      	mov	r0, ip
 8005532:	f7fb fba9 	bl	8000c88 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005536:	4b3c      	ldr	r3, [pc, #240]	; (8005628 <UART_SetConfig+0x220>)
 8005538:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800553c:	429a      	cmp	r2, r3
 800553e:	d8ba      	bhi.n	80054b6 <UART_SetConfig+0xae>
          huart->Instance->BRR = usartdiv;
 8005540:	6823      	ldr	r3, [r4, #0]
 8005542:	60d8      	str	r0, [r3, #12]
 8005544:	e7dd      	b.n	8005502 <UART_SetConfig+0xfa>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005546:	f7fe fe13 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800554a:	2800      	cmp	r0, #0
 800554c:	d0d9      	beq.n	8005502 <UART_SetConfig+0xfa>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800554e:	6862      	ldr	r2, [r4, #4]
 8005550:	0853      	lsrs	r3, r2, #1
 8005552:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005556:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800555a:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800555e:	f1a0 0210 	sub.w	r2, r0, #16
 8005562:	429a      	cmp	r2, r3
 8005564:	d8a7      	bhi.n	80054b6 <UART_SetConfig+0xae>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005566:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 800556a:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800556c:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800556e:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 8005572:	4318      	orrs	r0, r3
 8005574:	60d0      	str	r0, [r2, #12]
 8005576:	e7c4      	b.n	8005502 <UART_SetConfig+0xfa>
        pclk = HAL_RCC_GetSysClockFreq();
 8005578:	f7fe fa26 	bl	80039c8 <HAL_RCC_GetSysClockFreq>
        break;
 800557c:	e7e5      	b.n	800554a <UART_SetConfig+0x142>
        pclk = (uint32_t) HSI_VALUE;
 800557e:	4829      	ldr	r0, [pc, #164]	; (8005624 <UART_SetConfig+0x21c>)
 8005580:	e7e5      	b.n	800554e <UART_SetConfig+0x146>
    switch (clocksource)
 8005582:	2b08      	cmp	r3, #8
 8005584:	d897      	bhi.n	80054b6 <UART_SetConfig+0xae>
 8005586:	a201      	add	r2, pc, #4	; (adr r2, 800558c <UART_SetConfig+0x184>)
 8005588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800558c:	080055df 	.word	0x080055df
 8005590:	080055b1 	.word	0x080055b1
 8005594:	080055bd 	.word	0x080055bd
 8005598:	080054b7 	.word	0x080054b7
 800559c:	080055d3 	.word	0x080055d3
 80055a0:	080054b7 	.word	0x080054b7
 80055a4:	080054b7 	.word	0x080054b7
 80055a8:	080054b7 	.word	0x080054b7
 80055ac:	080054c5 	.word	0x080054c5
        pclk = HAL_RCC_GetPCLK2Freq();
 80055b0:	f7fe fdf0 	bl	8004194 <HAL_RCC_GetPCLK2Freq>
        break;
 80055b4:	e015      	b.n	80055e2 <UART_SetConfig+0x1da>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055b6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80055ba:	d0e0      	beq.n	800557e <UART_SetConfig+0x176>
        pclk = (uint32_t) HSI_VALUE;
 80055bc:	4819      	ldr	r0, [pc, #100]	; (8005624 <UART_SetConfig+0x21c>)
 80055be:	e012      	b.n	80055e6 <UART_SetConfig+0x1de>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055c0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80055c4:	d1f4      	bne.n	80055b0 <UART_SetConfig+0x1a8>
        pclk = HAL_RCC_GetPCLK2Freq();
 80055c6:	f7fe fde5 	bl	8004194 <HAL_RCC_GetPCLK2Freq>
        break;
 80055ca:	e7be      	b.n	800554a <UART_SetConfig+0x142>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055cc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80055d0:	d0d2      	beq.n	8005578 <UART_SetConfig+0x170>
        pclk = HAL_RCC_GetSysClockFreq();
 80055d2:	f7fe f9f9 	bl	80039c8 <HAL_RCC_GetSysClockFreq>
        break;
 80055d6:	e004      	b.n	80055e2 <UART_SetConfig+0x1da>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055d8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80055dc:	d0b3      	beq.n	8005546 <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80055de:	f7fe fdc7 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80055e2:	2800      	cmp	r0, #0
 80055e4:	d08d      	beq.n	8005502 <UART_SetConfig+0xfa>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055e6:	6862      	ldr	r2, [r4, #4]
 80055e8:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80055ec:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055f0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80055f4:	f1a3 0110 	sub.w	r1, r3, #16
 80055f8:	4291      	cmp	r1, r2
 80055fa:	f63f af5c 	bhi.w	80054b6 <UART_SetConfig+0xae>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055fe:	6822      	ldr	r2, [r4, #0]
 8005600:	60d3      	str	r3, [r2, #12]
 8005602:	e77e      	b.n	8005502 <UART_SetConfig+0xfa>
 8005604:	efff69f3 	.word	0xefff69f3
 8005608:	40008000 	.word	0x40008000
 800560c:	40013800 	.word	0x40013800
 8005610:	40021000 	.word	0x40021000
 8005614:	0800b2fc 	.word	0x0800b2fc
 8005618:	40004400 	.word	0x40004400
 800561c:	0800b2ff 	.word	0x0800b2ff
 8005620:	40004800 	.word	0x40004800
 8005624:	00f42400 	.word	0x00f42400
 8005628:	000ffcff 	.word	0x000ffcff

0800562c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800562c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800562e:	07da      	lsls	r2, r3, #31
{
 8005630:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005632:	d506      	bpl.n	8005642 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005634:	6801      	ldr	r1, [r0, #0]
 8005636:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8005638:	684a      	ldr	r2, [r1, #4]
 800563a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800563e:	4322      	orrs	r2, r4
 8005640:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005642:	079c      	lsls	r4, r3, #30
 8005644:	d506      	bpl.n	8005654 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005646:	6801      	ldr	r1, [r0, #0]
 8005648:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800564a:	684a      	ldr	r2, [r1, #4]
 800564c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005650:	4322      	orrs	r2, r4
 8005652:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005654:	0759      	lsls	r1, r3, #29
 8005656:	d506      	bpl.n	8005666 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005658:	6801      	ldr	r1, [r0, #0]
 800565a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800565c:	684a      	ldr	r2, [r1, #4]
 800565e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005662:	4322      	orrs	r2, r4
 8005664:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005666:	071a      	lsls	r2, r3, #28
 8005668:	d506      	bpl.n	8005678 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800566a:	6801      	ldr	r1, [r0, #0]
 800566c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800566e:	684a      	ldr	r2, [r1, #4]
 8005670:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005674:	4322      	orrs	r2, r4
 8005676:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005678:	06dc      	lsls	r4, r3, #27
 800567a:	d506      	bpl.n	800568a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800567c:	6801      	ldr	r1, [r0, #0]
 800567e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8005680:	688a      	ldr	r2, [r1, #8]
 8005682:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005686:	4322      	orrs	r2, r4
 8005688:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800568a:	0699      	lsls	r1, r3, #26
 800568c:	d506      	bpl.n	800569c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800568e:	6801      	ldr	r1, [r0, #0]
 8005690:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005692:	688a      	ldr	r2, [r1, #8]
 8005694:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005698:	4322      	orrs	r2, r4
 800569a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800569c:	065a      	lsls	r2, r3, #25
 800569e:	d50f      	bpl.n	80056c0 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056a0:	6801      	ldr	r1, [r0, #0]
 80056a2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80056a4:	684a      	ldr	r2, [r1, #4]
 80056a6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80056aa:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056ac:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056b0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056b2:	d105      	bne.n	80056c0 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056b4:	684a      	ldr	r2, [r1, #4]
 80056b6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80056b8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80056bc:	4322      	orrs	r2, r4
 80056be:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80056c0:	061b      	lsls	r3, r3, #24
 80056c2:	d506      	bpl.n	80056d2 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80056c4:	6802      	ldr	r2, [r0, #0]
 80056c6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80056c8:	6853      	ldr	r3, [r2, #4]
 80056ca:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80056ce:	430b      	orrs	r3, r1
 80056d0:	6053      	str	r3, [r2, #4]
}
 80056d2:	bd10      	pop	{r4, pc}

080056d4 <UART_WaitOnFlagUntilTimeout>:
{
 80056d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056d8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80056dc:	4604      	mov	r4, r0
 80056de:	460e      	mov	r6, r1
 80056e0:	4615      	mov	r5, r2
 80056e2:	461f      	mov	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056e4:	6822      	ldr	r2, [r4, #0]
 80056e6:	69d3      	ldr	r3, [r2, #28]
 80056e8:	ea36 0303 	bics.w	r3, r6, r3
 80056ec:	bf0c      	ite	eq
 80056ee:	2301      	moveq	r3, #1
 80056f0:	2300      	movne	r3, #0
 80056f2:	42ab      	cmp	r3, r5
 80056f4:	d001      	beq.n	80056fa <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80056f6:	2000      	movs	r0, #0
 80056f8:	e025      	b.n	8005746 <UART_WaitOnFlagUntilTimeout+0x72>
    if (Timeout != HAL_MAX_DELAY)
 80056fa:	f1b8 3fff 	cmp.w	r8, #4294967295
 80056fe:	d0f2      	beq.n	80056e6 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005700:	f7fc fe44 	bl	800238c <HAL_GetTick>
 8005704:	1bc0      	subs	r0, r0, r7
 8005706:	4540      	cmp	r0, r8
 8005708:	6820      	ldr	r0, [r4, #0]
 800570a:	d802      	bhi.n	8005712 <UART_WaitOnFlagUntilTimeout+0x3e>
 800570c:	f1b8 0f00 	cmp.w	r8, #0
 8005710:	d11b      	bne.n	800574a <UART_WaitOnFlagUntilTimeout+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005712:	e850 3f00 	ldrex	r3, [r0]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005716:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571a:	e840 3200 	strex	r2, r3, [r0]
 800571e:	2a00      	cmp	r2, #0
 8005720:	d1f7      	bne.n	8005712 <UART_WaitOnFlagUntilTimeout+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005722:	f100 0308 	add.w	r3, r0, #8
 8005726:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800572a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572e:	f100 0108 	add.w	r1, r0, #8
 8005732:	e841 3200 	strex	r2, r3, [r1]
 8005736:	2a00      	cmp	r2, #0
 8005738:	d1f3      	bne.n	8005722 <UART_WaitOnFlagUntilTimeout+0x4e>
        huart->gState = HAL_UART_STATE_READY;
 800573a:	2320      	movs	r3, #32
 800573c:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800573e:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8005740:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
          return HAL_TIMEOUT;
 8005744:	2003      	movs	r0, #3
}
 8005746:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800574a:	6803      	ldr	r3, [r0, #0]
 800574c:	075a      	lsls	r2, r3, #29
 800574e:	d5c9      	bpl.n	80056e4 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005750:	69c3      	ldr	r3, [r0, #28]
 8005752:	051b      	lsls	r3, r3, #20
 8005754:	d5c6      	bpl.n	80056e4 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005756:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800575a:	6203      	str	r3, [r0, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575c:	e850 3f00 	ldrex	r3, [r0]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005760:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005764:	e840 3200 	strex	r2, r3, [r0]
 8005768:	2a00      	cmp	r2, #0
 800576a:	d1f7      	bne.n	800575c <UART_WaitOnFlagUntilTimeout+0x88>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576c:	f100 0308 	add.w	r3, r0, #8
 8005770:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005774:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005778:	f100 0108 	add.w	r1, r0, #8
 800577c:	e841 3200 	strex	r2, r3, [r1]
 8005780:	2a00      	cmp	r2, #0
 8005782:	d1f3      	bne.n	800576c <UART_WaitOnFlagUntilTimeout+0x98>
          huart->gState = HAL_UART_STATE_READY;
 8005784:	2320      	movs	r3, #32
 8005786:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005788:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800578a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 800578e:	e7d7      	b.n	8005740 <UART_WaitOnFlagUntilTimeout+0x6c>

08005790 <HAL_UART_Transmit>:
{
 8005790:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8005794:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8005796:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005798:	2b20      	cmp	r3, #32
{
 800579a:	4604      	mov	r4, r0
 800579c:	460e      	mov	r6, r1
 800579e:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80057a0:	d14e      	bne.n	8005840 <HAL_UART_Transmit+0xb0>
    if ((pData == NULL) || (Size == 0U))
 80057a2:	2900      	cmp	r1, #0
 80057a4:	d04a      	beq.n	800583c <HAL_UART_Transmit+0xac>
 80057a6:	2a00      	cmp	r2, #0
 80057a8:	d048      	beq.n	800583c <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 80057aa:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d046      	beq.n	8005840 <HAL_UART_Transmit+0xb0>
 80057b2:	2301      	movs	r3, #1
 80057b4:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b8:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057ba:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057bc:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057c0:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 80057c2:	f7fc fde3 	bl	800238c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057c6:	68a2      	ldr	r2, [r4, #8]
    huart->TxXferSize  = Size;
 80057c8:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057cc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80057d0:	4603      	mov	r3, r0
    huart->TxXferCount = Size;
 80057d2:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057d6:	d103      	bne.n	80057e0 <HAL_UART_Transmit+0x50>
 80057d8:	6922      	ldr	r2, [r4, #16]
 80057da:	b90a      	cbnz	r2, 80057e0 <HAL_UART_Transmit+0x50>
 80057dc:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 80057de:	4616      	mov	r6, r2
    __HAL_UNLOCK(huart);
 80057e0:	2200      	movs	r2, #0
 80057e2:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 80057e6:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057ea:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 80057ee:	b292      	uxth	r2, r2
 80057f0:	b93a      	cbnz	r2, 8005802 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057f2:	2140      	movs	r1, #64	; 0x40
 80057f4:	4620      	mov	r0, r4
 80057f6:	f7ff ff6d 	bl	80056d4 <UART_WaitOnFlagUntilTimeout>
 80057fa:	b950      	cbnz	r0, 8005812 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 80057fc:	2320      	movs	r3, #32
 80057fe:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8005800:	e008      	b.n	8005814 <HAL_UART_Transmit+0x84>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005802:	2200      	movs	r2, #0
 8005804:	2180      	movs	r1, #128	; 0x80
 8005806:	4620      	mov	r0, r4
 8005808:	9303      	str	r3, [sp, #12]
 800580a:	f7ff ff63 	bl	80056d4 <UART_WaitOnFlagUntilTimeout>
 800580e:	9b03      	ldr	r3, [sp, #12]
 8005810:	b118      	cbz	r0, 800581a <HAL_UART_Transmit+0x8a>
        return HAL_TIMEOUT;
 8005812:	2003      	movs	r0, #3
}
 8005814:	b004      	add	sp, #16
 8005816:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800581a:	6821      	ldr	r1, [r4, #0]
      if (pdata8bits == NULL)
 800581c:	b95e      	cbnz	r6, 8005836 <HAL_UART_Transmit+0xa6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800581e:	f835 2b02 	ldrh.w	r2, [r5], #2
 8005822:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005826:	850a      	strh	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 8005828:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 800582c:	3a01      	subs	r2, #1
 800582e:	b292      	uxth	r2, r2
 8005830:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 8005834:	e7d7      	b.n	80057e6 <HAL_UART_Transmit+0x56>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005836:	f816 2b01 	ldrb.w	r2, [r6], #1
 800583a:	e7f4      	b.n	8005826 <HAL_UART_Transmit+0x96>
      return  HAL_ERROR;
 800583c:	2001      	movs	r0, #1
 800583e:	e7e9      	b.n	8005814 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 8005840:	2002      	movs	r0, #2
 8005842:	e7e7      	b.n	8005814 <HAL_UART_Transmit+0x84>

08005844 <UART_CheckIdleState>:
{
 8005844:	b530      	push	{r4, r5, lr}
 8005846:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005848:	2500      	movs	r5, #0
{
 800584a:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800584c:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8005850:	f7fc fd9c 	bl	800238c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005854:	6822      	ldr	r2, [r4, #0]
 8005856:	6812      	ldr	r2, [r2, #0]
 8005858:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 800585a:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800585c:	d415      	bmi.n	800588a <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800585e:	6822      	ldr	r2, [r4, #0]
 8005860:	6812      	ldr	r2, [r2, #0]
 8005862:	0752      	lsls	r2, r2, #29
 8005864:	d509      	bpl.n	800587a <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005866:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 800586a:	9200      	str	r2, [sp, #0]
 800586c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005870:	2200      	movs	r2, #0
 8005872:	4620      	mov	r0, r4
 8005874:	f7ff ff2e 	bl	80056d4 <UART_WaitOnFlagUntilTimeout>
 8005878:	b9a0      	cbnz	r0, 80058a4 <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 800587a:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800587c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800587e:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8005880:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005884:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005886:	6620      	str	r0, [r4, #96]	; 0x60
  return HAL_OK;
 8005888:	e00d      	b.n	80058a6 <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800588a:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 800588e:	9200      	str	r2, [sp, #0]
 8005890:	9003      	str	r0, [sp, #12]
 8005892:	462a      	mov	r2, r5
 8005894:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005898:	4620      	mov	r0, r4
 800589a:	f7ff ff1b 	bl	80056d4 <UART_WaitOnFlagUntilTimeout>
 800589e:	9b03      	ldr	r3, [sp, #12]
 80058a0:	2800      	cmp	r0, #0
 80058a2:	d0dc      	beq.n	800585e <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 80058a4:	2003      	movs	r0, #3
}
 80058a6:	b005      	add	sp, #20
 80058a8:	bd30      	pop	{r4, r5, pc}

080058aa <HAL_UART_Init>:
{
 80058aa:	b510      	push	{r4, lr}
  if (huart == NULL)
 80058ac:	4604      	mov	r4, r0
 80058ae:	b340      	cbz	r0, 8005902 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80058b0:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80058b2:	b91b      	cbnz	r3, 80058bc <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 80058b4:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80058b8:	f7fc fbd4 	bl	8002064 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80058bc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80058be:	2324      	movs	r3, #36	; 0x24
 80058c0:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80058c2:	6813      	ldr	r3, [r2, #0]
 80058c4:	f023 0301 	bic.w	r3, r3, #1
 80058c8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058ca:	4620      	mov	r0, r4
 80058cc:	f7ff fd9c 	bl	8005408 <UART_SetConfig>
 80058d0:	2801      	cmp	r0, #1
 80058d2:	d016      	beq.n	8005902 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058d6:	b113      	cbz	r3, 80058de <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 80058d8:	4620      	mov	r0, r4
 80058da:	f7ff fea7 	bl	800562c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058e8:	689a      	ldr	r2, [r3, #8]
 80058ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058ee:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80058f6:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80058f8:	601a      	str	r2, [r3, #0]
}
 80058fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80058fe:	f7ff bfa1 	b.w	8005844 <UART_CheckIdleState>
}
 8005902:	2001      	movs	r0, #1
 8005904:	bd10      	pop	{r4, pc}
	...

08005908 <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 8005908:	6883      	ldr	r3, [r0, #8]
{
 800590a:	b510      	push	{r4, lr}
  UART_MASK_COMPUTATION(huart);
 800590c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxXferSize  = Size;
 8005910:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8005914:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005918:	f04f 0200 	mov.w	r2, #0
  huart->pRxBuffPtr  = pData;
 800591c:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 800591e:	6642      	str	r2, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8005920:	d132      	bne.n	8005988 <UART_Start_Receive_IT+0x80>
 8005922:	6903      	ldr	r3, [r0, #16]
 8005924:	bb73      	cbnz	r3, 8005984 <UART_Start_Receive_IT+0x7c>
 8005926:	f240 13ff 	movw	r3, #511	; 0x1ff
 800592a:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800592e:	2300      	movs	r3, #0
 8005930:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005934:	2322      	movs	r3, #34	; 0x22
 8005936:	67c3      	str	r3, [r0, #124]	; 0x7c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005938:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593a:	f102 0308 	add.w	r3, r2, #8
 800593e:	e853 3f00 	ldrex	r3, [r3]
 8005942:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005946:	3208      	adds	r2, #8
 8005948:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800594c:	6802      	ldr	r2, [r0, #0]
 800594e:	2900      	cmp	r1, #0
 8005950:	d1f2      	bne.n	8005938 <UART_Start_Receive_IT+0x30>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005952:	6883      	ldr	r3, [r0, #8]
 8005954:	6901      	ldr	r1, [r0, #16]
 8005956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800595a:	d126      	bne.n	80059aa <UART_Start_Receive_IT+0xa2>
    huart->RxISR = UART_RxISR_8BIT;
 800595c:	4b18      	ldr	r3, [pc, #96]	; (80059c0 <UART_Start_Receive_IT+0xb8>)
 800595e:	4c19      	ldr	r4, [pc, #100]	; (80059c4 <UART_Start_Receive_IT+0xbc>)
 8005960:	2900      	cmp	r1, #0
 8005962:	bf18      	it	ne
 8005964:	4623      	movne	r3, r4
 8005966:	6643      	str	r3, [r0, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8005968:	2300      	movs	r3, #0
 800596a:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 800596e:	b1f1      	cbz	r1, 80059ae <UART_Start_Receive_IT+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005970:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005974:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	e842 3100 	strex	r1, r3, [r2]
 800597c:	2900      	cmp	r1, #0
 800597e:	d1f7      	bne.n	8005970 <UART_Start_Receive_IT+0x68>
}
 8005980:	2000      	movs	r0, #0
 8005982:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8005984:	23ff      	movs	r3, #255	; 0xff
 8005986:	e7d0      	b.n	800592a <UART_Start_Receive_IT+0x22>
 8005988:	b923      	cbnz	r3, 8005994 <UART_Start_Receive_IT+0x8c>
 800598a:	6903      	ldr	r3, [r0, #16]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0f9      	beq.n	8005984 <UART_Start_Receive_IT+0x7c>
 8005990:	237f      	movs	r3, #127	; 0x7f
 8005992:	e7ca      	b.n	800592a <UART_Start_Receive_IT+0x22>
 8005994:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005998:	d104      	bne.n	80059a4 <UART_Start_Receive_IT+0x9c>
 800599a:	6903      	ldr	r3, [r0, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0f7      	beq.n	8005990 <UART_Start_Receive_IT+0x88>
 80059a0:	233f      	movs	r3, #63	; 0x3f
 80059a2:	e7c2      	b.n	800592a <UART_Start_Receive_IT+0x22>
 80059a4:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 80059a8:	e7c1      	b.n	800592e <UART_Start_Receive_IT+0x26>
    huart->RxISR = UART_RxISR_8BIT;
 80059aa:	4b06      	ldr	r3, [pc, #24]	; (80059c4 <UART_Start_Receive_IT+0xbc>)
 80059ac:	e7db      	b.n	8005966 <UART_Start_Receive_IT+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ae:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80059b2:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b6:	e842 3100 	strex	r1, r3, [r2]
 80059ba:	2900      	cmp	r1, #0
 80059bc:	d1f7      	bne.n	80059ae <UART_Start_Receive_IT+0xa6>
 80059be:	e7df      	b.n	8005980 <UART_Start_Receive_IT+0x78>
 80059c0:	0800536d 	.word	0x0800536d
 80059c4:	080052cd 	.word	0x080052cd

080059c8 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80059c8:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80059ca:	2b20      	cmp	r3, #32
{
 80059cc:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 80059ce:	d11f      	bne.n	8005a10 <HAL_UART_Receive_IT+0x48>
    if ((pData == NULL) || (Size == 0U))
 80059d0:	b1d9      	cbz	r1, 8005a0a <HAL_UART_Receive_IT+0x42>
 80059d2:	b1d2      	cbz	r2, 8005a0a <HAL_UART_Receive_IT+0x42>
    __HAL_LOCK(huart);
 80059d4:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d019      	beq.n	8005a10 <HAL_UART_Receive_IT+0x48>
 80059dc:	2301      	movs	r3, #1
 80059de:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e2:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80059e4:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e6:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80059e8:	4b0a      	ldr	r3, [pc, #40]	; (8005a14 <HAL_UART_Receive_IT+0x4c>)
 80059ea:	429c      	cmp	r4, r3
 80059ec:	d00a      	beq.n	8005a04 <HAL_UART_Receive_IT+0x3c>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80059ee:	6863      	ldr	r3, [r4, #4]
 80059f0:	021b      	lsls	r3, r3, #8
 80059f2:	d507      	bpl.n	8005a04 <HAL_UART_Receive_IT+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f4:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80059f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fc:	e844 3500 	strex	r5, r3, [r4]
 8005a00:	2d00      	cmp	r5, #0
 8005a02:	d1f7      	bne.n	80059f4 <HAL_UART_Receive_IT+0x2c>
}
 8005a04:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8005a06:	f7ff bf7f 	b.w	8005908 <UART_Start_Receive_IT>
      return HAL_ERROR;
 8005a0a:	2001      	movs	r0, #1
}
 8005a0c:	bc30      	pop	{r4, r5}
 8005a0e:	4770      	bx	lr
    return HAL_BUSY;
 8005a10:	2002      	movs	r0, #2
 8005a12:	e7fb      	b.n	8005a0c <HAL_UART_Receive_IT+0x44>
 8005a14:	40008000 	.word	0x40008000

08005a18 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005a18:	4770      	bx	lr
	...

08005a1c <__errno>:
 8005a1c:	4b01      	ldr	r3, [pc, #4]	; (8005a24 <__errno+0x8>)
 8005a1e:	6818      	ldr	r0, [r3, #0]
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	2000003c 	.word	0x2000003c

08005a28 <__libc_init_array>:
 8005a28:	b570      	push	{r4, r5, r6, lr}
 8005a2a:	4d0d      	ldr	r5, [pc, #52]	; (8005a60 <__libc_init_array+0x38>)
 8005a2c:	4c0d      	ldr	r4, [pc, #52]	; (8005a64 <__libc_init_array+0x3c>)
 8005a2e:	1b64      	subs	r4, r4, r5
 8005a30:	10a4      	asrs	r4, r4, #2
 8005a32:	2600      	movs	r6, #0
 8005a34:	42a6      	cmp	r6, r4
 8005a36:	d109      	bne.n	8005a4c <__libc_init_array+0x24>
 8005a38:	4d0b      	ldr	r5, [pc, #44]	; (8005a68 <__libc_init_array+0x40>)
 8005a3a:	4c0c      	ldr	r4, [pc, #48]	; (8005a6c <__libc_init_array+0x44>)
 8005a3c:	f005 f9be 	bl	800adbc <_init>
 8005a40:	1b64      	subs	r4, r4, r5
 8005a42:	10a4      	asrs	r4, r4, #2
 8005a44:	2600      	movs	r6, #0
 8005a46:	42a6      	cmp	r6, r4
 8005a48:	d105      	bne.n	8005a56 <__libc_init_array+0x2e>
 8005a4a:	bd70      	pop	{r4, r5, r6, pc}
 8005a4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a50:	4798      	blx	r3
 8005a52:	3601      	adds	r6, #1
 8005a54:	e7ee      	b.n	8005a34 <__libc_init_array+0xc>
 8005a56:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a5a:	4798      	blx	r3
 8005a5c:	3601      	adds	r6, #1
 8005a5e:	e7f2      	b.n	8005a46 <__libc_init_array+0x1e>
 8005a60:	0800b7d4 	.word	0x0800b7d4
 8005a64:	0800b7d4 	.word	0x0800b7d4
 8005a68:	0800b7d4 	.word	0x0800b7d4
 8005a6c:	0800b7d8 	.word	0x0800b7d8

08005a70 <memset>:
 8005a70:	4402      	add	r2, r0
 8005a72:	4603      	mov	r3, r0
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d100      	bne.n	8005a7a <memset+0xa>
 8005a78:	4770      	bx	lr
 8005a7a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a7e:	e7f9      	b.n	8005a74 <memset+0x4>

08005a80 <__cvt>:
 8005a80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a84:	ec55 4b10 	vmov	r4, r5, d0
 8005a88:	2d00      	cmp	r5, #0
 8005a8a:	460e      	mov	r6, r1
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	462b      	mov	r3, r5
 8005a90:	bfbb      	ittet	lt
 8005a92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005a96:	461d      	movlt	r5, r3
 8005a98:	2300      	movge	r3, #0
 8005a9a:	232d      	movlt	r3, #45	; 0x2d
 8005a9c:	700b      	strb	r3, [r1, #0]
 8005a9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005aa0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005aa4:	4691      	mov	r9, r2
 8005aa6:	f023 0820 	bic.w	r8, r3, #32
 8005aaa:	bfbc      	itt	lt
 8005aac:	4622      	movlt	r2, r4
 8005aae:	4614      	movlt	r4, r2
 8005ab0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ab4:	d005      	beq.n	8005ac2 <__cvt+0x42>
 8005ab6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005aba:	d100      	bne.n	8005abe <__cvt+0x3e>
 8005abc:	3601      	adds	r6, #1
 8005abe:	2102      	movs	r1, #2
 8005ac0:	e000      	b.n	8005ac4 <__cvt+0x44>
 8005ac2:	2103      	movs	r1, #3
 8005ac4:	ab03      	add	r3, sp, #12
 8005ac6:	9301      	str	r3, [sp, #4]
 8005ac8:	ab02      	add	r3, sp, #8
 8005aca:	9300      	str	r3, [sp, #0]
 8005acc:	ec45 4b10 	vmov	d0, r4, r5
 8005ad0:	4653      	mov	r3, sl
 8005ad2:	4632      	mov	r2, r6
 8005ad4:	f001 ffc4 	bl	8007a60 <_dtoa_r>
 8005ad8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005adc:	4607      	mov	r7, r0
 8005ade:	d102      	bne.n	8005ae6 <__cvt+0x66>
 8005ae0:	f019 0f01 	tst.w	r9, #1
 8005ae4:	d022      	beq.n	8005b2c <__cvt+0xac>
 8005ae6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005aea:	eb07 0906 	add.w	r9, r7, r6
 8005aee:	d110      	bne.n	8005b12 <__cvt+0x92>
 8005af0:	783b      	ldrb	r3, [r7, #0]
 8005af2:	2b30      	cmp	r3, #48	; 0x30
 8005af4:	d10a      	bne.n	8005b0c <__cvt+0x8c>
 8005af6:	2200      	movs	r2, #0
 8005af8:	2300      	movs	r3, #0
 8005afa:	4620      	mov	r0, r4
 8005afc:	4629      	mov	r1, r5
 8005afe:	f7fa ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b02:	b918      	cbnz	r0, 8005b0c <__cvt+0x8c>
 8005b04:	f1c6 0601 	rsb	r6, r6, #1
 8005b08:	f8ca 6000 	str.w	r6, [sl]
 8005b0c:	f8da 3000 	ldr.w	r3, [sl]
 8005b10:	4499      	add	r9, r3
 8005b12:	2200      	movs	r2, #0
 8005b14:	2300      	movs	r3, #0
 8005b16:	4620      	mov	r0, r4
 8005b18:	4629      	mov	r1, r5
 8005b1a:	f7fa ffd5 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b1e:	b108      	cbz	r0, 8005b24 <__cvt+0xa4>
 8005b20:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b24:	2230      	movs	r2, #48	; 0x30
 8005b26:	9b03      	ldr	r3, [sp, #12]
 8005b28:	454b      	cmp	r3, r9
 8005b2a:	d307      	bcc.n	8005b3c <__cvt+0xbc>
 8005b2c:	9b03      	ldr	r3, [sp, #12]
 8005b2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b30:	1bdb      	subs	r3, r3, r7
 8005b32:	4638      	mov	r0, r7
 8005b34:	6013      	str	r3, [r2, #0]
 8005b36:	b004      	add	sp, #16
 8005b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b3c:	1c59      	adds	r1, r3, #1
 8005b3e:	9103      	str	r1, [sp, #12]
 8005b40:	701a      	strb	r2, [r3, #0]
 8005b42:	e7f0      	b.n	8005b26 <__cvt+0xa6>

08005b44 <__exponent>:
 8005b44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b46:	4603      	mov	r3, r0
 8005b48:	2900      	cmp	r1, #0
 8005b4a:	bfb8      	it	lt
 8005b4c:	4249      	neglt	r1, r1
 8005b4e:	f803 2b02 	strb.w	r2, [r3], #2
 8005b52:	bfb4      	ite	lt
 8005b54:	222d      	movlt	r2, #45	; 0x2d
 8005b56:	222b      	movge	r2, #43	; 0x2b
 8005b58:	2909      	cmp	r1, #9
 8005b5a:	7042      	strb	r2, [r0, #1]
 8005b5c:	dd2a      	ble.n	8005bb4 <__exponent+0x70>
 8005b5e:	f10d 0407 	add.w	r4, sp, #7
 8005b62:	46a4      	mov	ip, r4
 8005b64:	270a      	movs	r7, #10
 8005b66:	46a6      	mov	lr, r4
 8005b68:	460a      	mov	r2, r1
 8005b6a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005b6e:	fb07 1516 	mls	r5, r7, r6, r1
 8005b72:	3530      	adds	r5, #48	; 0x30
 8005b74:	2a63      	cmp	r2, #99	; 0x63
 8005b76:	f104 34ff 	add.w	r4, r4, #4294967295
 8005b7a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b7e:	4631      	mov	r1, r6
 8005b80:	dcf1      	bgt.n	8005b66 <__exponent+0x22>
 8005b82:	3130      	adds	r1, #48	; 0x30
 8005b84:	f1ae 0502 	sub.w	r5, lr, #2
 8005b88:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005b8c:	1c44      	adds	r4, r0, #1
 8005b8e:	4629      	mov	r1, r5
 8005b90:	4561      	cmp	r1, ip
 8005b92:	d30a      	bcc.n	8005baa <__exponent+0x66>
 8005b94:	f10d 0209 	add.w	r2, sp, #9
 8005b98:	eba2 020e 	sub.w	r2, r2, lr
 8005b9c:	4565      	cmp	r5, ip
 8005b9e:	bf88      	it	hi
 8005ba0:	2200      	movhi	r2, #0
 8005ba2:	4413      	add	r3, r2
 8005ba4:	1a18      	subs	r0, r3, r0
 8005ba6:	b003      	add	sp, #12
 8005ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005baa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bae:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005bb2:	e7ed      	b.n	8005b90 <__exponent+0x4c>
 8005bb4:	2330      	movs	r3, #48	; 0x30
 8005bb6:	3130      	adds	r1, #48	; 0x30
 8005bb8:	7083      	strb	r3, [r0, #2]
 8005bba:	70c1      	strb	r1, [r0, #3]
 8005bbc:	1d03      	adds	r3, r0, #4
 8005bbe:	e7f1      	b.n	8005ba4 <__exponent+0x60>

08005bc0 <_printf_float>:
 8005bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc4:	ed2d 8b02 	vpush	{d8}
 8005bc8:	b08d      	sub	sp, #52	; 0x34
 8005bca:	460c      	mov	r4, r1
 8005bcc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005bd0:	4616      	mov	r6, r2
 8005bd2:	461f      	mov	r7, r3
 8005bd4:	4605      	mov	r5, r0
 8005bd6:	f003 fa57 	bl	8009088 <_localeconv_r>
 8005bda:	f8d0 a000 	ldr.w	sl, [r0]
 8005bde:	4650      	mov	r0, sl
 8005be0:	f7fa faf6 	bl	80001d0 <strlen>
 8005be4:	2300      	movs	r3, #0
 8005be6:	930a      	str	r3, [sp, #40]	; 0x28
 8005be8:	6823      	ldr	r3, [r4, #0]
 8005bea:	9305      	str	r3, [sp, #20]
 8005bec:	f8d8 3000 	ldr.w	r3, [r8]
 8005bf0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005bf4:	3307      	adds	r3, #7
 8005bf6:	f023 0307 	bic.w	r3, r3, #7
 8005bfa:	f103 0208 	add.w	r2, r3, #8
 8005bfe:	f8c8 2000 	str.w	r2, [r8]
 8005c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c06:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005c0a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005c0e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005c12:	9307      	str	r3, [sp, #28]
 8005c14:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c18:	ee08 0a10 	vmov	s16, r0
 8005c1c:	4b9f      	ldr	r3, [pc, #636]	; (8005e9c <_printf_float+0x2dc>)
 8005c1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c22:	f04f 32ff 	mov.w	r2, #4294967295
 8005c26:	f7fa ff81 	bl	8000b2c <__aeabi_dcmpun>
 8005c2a:	bb88      	cbnz	r0, 8005c90 <_printf_float+0xd0>
 8005c2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c30:	4b9a      	ldr	r3, [pc, #616]	; (8005e9c <_printf_float+0x2dc>)
 8005c32:	f04f 32ff 	mov.w	r2, #4294967295
 8005c36:	f7fa ff5b 	bl	8000af0 <__aeabi_dcmple>
 8005c3a:	bb48      	cbnz	r0, 8005c90 <_printf_float+0xd0>
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	2300      	movs	r3, #0
 8005c40:	4640      	mov	r0, r8
 8005c42:	4649      	mov	r1, r9
 8005c44:	f7fa ff4a 	bl	8000adc <__aeabi_dcmplt>
 8005c48:	b110      	cbz	r0, 8005c50 <_printf_float+0x90>
 8005c4a:	232d      	movs	r3, #45	; 0x2d
 8005c4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c50:	4b93      	ldr	r3, [pc, #588]	; (8005ea0 <_printf_float+0x2e0>)
 8005c52:	4894      	ldr	r0, [pc, #592]	; (8005ea4 <_printf_float+0x2e4>)
 8005c54:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005c58:	bf94      	ite	ls
 8005c5a:	4698      	movls	r8, r3
 8005c5c:	4680      	movhi	r8, r0
 8005c5e:	2303      	movs	r3, #3
 8005c60:	6123      	str	r3, [r4, #16]
 8005c62:	9b05      	ldr	r3, [sp, #20]
 8005c64:	f023 0204 	bic.w	r2, r3, #4
 8005c68:	6022      	str	r2, [r4, #0]
 8005c6a:	f04f 0900 	mov.w	r9, #0
 8005c6e:	9700      	str	r7, [sp, #0]
 8005c70:	4633      	mov	r3, r6
 8005c72:	aa0b      	add	r2, sp, #44	; 0x2c
 8005c74:	4621      	mov	r1, r4
 8005c76:	4628      	mov	r0, r5
 8005c78:	f000 f9d8 	bl	800602c <_printf_common>
 8005c7c:	3001      	adds	r0, #1
 8005c7e:	f040 8090 	bne.w	8005da2 <_printf_float+0x1e2>
 8005c82:	f04f 30ff 	mov.w	r0, #4294967295
 8005c86:	b00d      	add	sp, #52	; 0x34
 8005c88:	ecbd 8b02 	vpop	{d8}
 8005c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c90:	4642      	mov	r2, r8
 8005c92:	464b      	mov	r3, r9
 8005c94:	4640      	mov	r0, r8
 8005c96:	4649      	mov	r1, r9
 8005c98:	f7fa ff48 	bl	8000b2c <__aeabi_dcmpun>
 8005c9c:	b140      	cbz	r0, 8005cb0 <_printf_float+0xf0>
 8005c9e:	464b      	mov	r3, r9
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	bfbc      	itt	lt
 8005ca4:	232d      	movlt	r3, #45	; 0x2d
 8005ca6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005caa:	487f      	ldr	r0, [pc, #508]	; (8005ea8 <_printf_float+0x2e8>)
 8005cac:	4b7f      	ldr	r3, [pc, #508]	; (8005eac <_printf_float+0x2ec>)
 8005cae:	e7d1      	b.n	8005c54 <_printf_float+0x94>
 8005cb0:	6863      	ldr	r3, [r4, #4]
 8005cb2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005cb6:	9206      	str	r2, [sp, #24]
 8005cb8:	1c5a      	adds	r2, r3, #1
 8005cba:	d13f      	bne.n	8005d3c <_printf_float+0x17c>
 8005cbc:	2306      	movs	r3, #6
 8005cbe:	6063      	str	r3, [r4, #4]
 8005cc0:	9b05      	ldr	r3, [sp, #20]
 8005cc2:	6861      	ldr	r1, [r4, #4]
 8005cc4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005cc8:	2300      	movs	r3, #0
 8005cca:	9303      	str	r3, [sp, #12]
 8005ccc:	ab0a      	add	r3, sp, #40	; 0x28
 8005cce:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005cd2:	ab09      	add	r3, sp, #36	; 0x24
 8005cd4:	ec49 8b10 	vmov	d0, r8, r9
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	6022      	str	r2, [r4, #0]
 8005cdc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	f7ff fecd 	bl	8005a80 <__cvt>
 8005ce6:	9b06      	ldr	r3, [sp, #24]
 8005ce8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005cea:	2b47      	cmp	r3, #71	; 0x47
 8005cec:	4680      	mov	r8, r0
 8005cee:	d108      	bne.n	8005d02 <_printf_float+0x142>
 8005cf0:	1cc8      	adds	r0, r1, #3
 8005cf2:	db02      	blt.n	8005cfa <_printf_float+0x13a>
 8005cf4:	6863      	ldr	r3, [r4, #4]
 8005cf6:	4299      	cmp	r1, r3
 8005cf8:	dd41      	ble.n	8005d7e <_printf_float+0x1be>
 8005cfa:	f1ab 0b02 	sub.w	fp, fp, #2
 8005cfe:	fa5f fb8b 	uxtb.w	fp, fp
 8005d02:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d06:	d820      	bhi.n	8005d4a <_printf_float+0x18a>
 8005d08:	3901      	subs	r1, #1
 8005d0a:	465a      	mov	r2, fp
 8005d0c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d10:	9109      	str	r1, [sp, #36]	; 0x24
 8005d12:	f7ff ff17 	bl	8005b44 <__exponent>
 8005d16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d18:	1813      	adds	r3, r2, r0
 8005d1a:	2a01      	cmp	r2, #1
 8005d1c:	4681      	mov	r9, r0
 8005d1e:	6123      	str	r3, [r4, #16]
 8005d20:	dc02      	bgt.n	8005d28 <_printf_float+0x168>
 8005d22:	6822      	ldr	r2, [r4, #0]
 8005d24:	07d2      	lsls	r2, r2, #31
 8005d26:	d501      	bpl.n	8005d2c <_printf_float+0x16c>
 8005d28:	3301      	adds	r3, #1
 8005d2a:	6123      	str	r3, [r4, #16]
 8005d2c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d09c      	beq.n	8005c6e <_printf_float+0xae>
 8005d34:	232d      	movs	r3, #45	; 0x2d
 8005d36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d3a:	e798      	b.n	8005c6e <_printf_float+0xae>
 8005d3c:	9a06      	ldr	r2, [sp, #24]
 8005d3e:	2a47      	cmp	r2, #71	; 0x47
 8005d40:	d1be      	bne.n	8005cc0 <_printf_float+0x100>
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1bc      	bne.n	8005cc0 <_printf_float+0x100>
 8005d46:	2301      	movs	r3, #1
 8005d48:	e7b9      	b.n	8005cbe <_printf_float+0xfe>
 8005d4a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005d4e:	d118      	bne.n	8005d82 <_printf_float+0x1c2>
 8005d50:	2900      	cmp	r1, #0
 8005d52:	6863      	ldr	r3, [r4, #4]
 8005d54:	dd0b      	ble.n	8005d6e <_printf_float+0x1ae>
 8005d56:	6121      	str	r1, [r4, #16]
 8005d58:	b913      	cbnz	r3, 8005d60 <_printf_float+0x1a0>
 8005d5a:	6822      	ldr	r2, [r4, #0]
 8005d5c:	07d0      	lsls	r0, r2, #31
 8005d5e:	d502      	bpl.n	8005d66 <_printf_float+0x1a6>
 8005d60:	3301      	adds	r3, #1
 8005d62:	440b      	add	r3, r1
 8005d64:	6123      	str	r3, [r4, #16]
 8005d66:	65a1      	str	r1, [r4, #88]	; 0x58
 8005d68:	f04f 0900 	mov.w	r9, #0
 8005d6c:	e7de      	b.n	8005d2c <_printf_float+0x16c>
 8005d6e:	b913      	cbnz	r3, 8005d76 <_printf_float+0x1b6>
 8005d70:	6822      	ldr	r2, [r4, #0]
 8005d72:	07d2      	lsls	r2, r2, #31
 8005d74:	d501      	bpl.n	8005d7a <_printf_float+0x1ba>
 8005d76:	3302      	adds	r3, #2
 8005d78:	e7f4      	b.n	8005d64 <_printf_float+0x1a4>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e7f2      	b.n	8005d64 <_printf_float+0x1a4>
 8005d7e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005d82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d84:	4299      	cmp	r1, r3
 8005d86:	db05      	blt.n	8005d94 <_printf_float+0x1d4>
 8005d88:	6823      	ldr	r3, [r4, #0]
 8005d8a:	6121      	str	r1, [r4, #16]
 8005d8c:	07d8      	lsls	r0, r3, #31
 8005d8e:	d5ea      	bpl.n	8005d66 <_printf_float+0x1a6>
 8005d90:	1c4b      	adds	r3, r1, #1
 8005d92:	e7e7      	b.n	8005d64 <_printf_float+0x1a4>
 8005d94:	2900      	cmp	r1, #0
 8005d96:	bfd4      	ite	le
 8005d98:	f1c1 0202 	rsble	r2, r1, #2
 8005d9c:	2201      	movgt	r2, #1
 8005d9e:	4413      	add	r3, r2
 8005da0:	e7e0      	b.n	8005d64 <_printf_float+0x1a4>
 8005da2:	6823      	ldr	r3, [r4, #0]
 8005da4:	055a      	lsls	r2, r3, #21
 8005da6:	d407      	bmi.n	8005db8 <_printf_float+0x1f8>
 8005da8:	6923      	ldr	r3, [r4, #16]
 8005daa:	4642      	mov	r2, r8
 8005dac:	4631      	mov	r1, r6
 8005dae:	4628      	mov	r0, r5
 8005db0:	47b8      	blx	r7
 8005db2:	3001      	adds	r0, #1
 8005db4:	d12c      	bne.n	8005e10 <_printf_float+0x250>
 8005db6:	e764      	b.n	8005c82 <_printf_float+0xc2>
 8005db8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005dbc:	f240 80e0 	bls.w	8005f80 <_printf_float+0x3c0>
 8005dc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	f7fa fe7e 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dcc:	2800      	cmp	r0, #0
 8005dce:	d034      	beq.n	8005e3a <_printf_float+0x27a>
 8005dd0:	4a37      	ldr	r2, [pc, #220]	; (8005eb0 <_printf_float+0x2f0>)
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	4631      	mov	r1, r6
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	47b8      	blx	r7
 8005dda:	3001      	adds	r0, #1
 8005ddc:	f43f af51 	beq.w	8005c82 <_printf_float+0xc2>
 8005de0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005de4:	429a      	cmp	r2, r3
 8005de6:	db02      	blt.n	8005dee <_printf_float+0x22e>
 8005de8:	6823      	ldr	r3, [r4, #0]
 8005dea:	07d8      	lsls	r0, r3, #31
 8005dec:	d510      	bpl.n	8005e10 <_printf_float+0x250>
 8005dee:	ee18 3a10 	vmov	r3, s16
 8005df2:	4652      	mov	r2, sl
 8005df4:	4631      	mov	r1, r6
 8005df6:	4628      	mov	r0, r5
 8005df8:	47b8      	blx	r7
 8005dfa:	3001      	adds	r0, #1
 8005dfc:	f43f af41 	beq.w	8005c82 <_printf_float+0xc2>
 8005e00:	f04f 0800 	mov.w	r8, #0
 8005e04:	f104 091a 	add.w	r9, r4, #26
 8005e08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	4543      	cmp	r3, r8
 8005e0e:	dc09      	bgt.n	8005e24 <_printf_float+0x264>
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	079b      	lsls	r3, r3, #30
 8005e14:	f100 8105 	bmi.w	8006022 <_printf_float+0x462>
 8005e18:	68e0      	ldr	r0, [r4, #12]
 8005e1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e1c:	4298      	cmp	r0, r3
 8005e1e:	bfb8      	it	lt
 8005e20:	4618      	movlt	r0, r3
 8005e22:	e730      	b.n	8005c86 <_printf_float+0xc6>
 8005e24:	2301      	movs	r3, #1
 8005e26:	464a      	mov	r2, r9
 8005e28:	4631      	mov	r1, r6
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	47b8      	blx	r7
 8005e2e:	3001      	adds	r0, #1
 8005e30:	f43f af27 	beq.w	8005c82 <_printf_float+0xc2>
 8005e34:	f108 0801 	add.w	r8, r8, #1
 8005e38:	e7e6      	b.n	8005e08 <_printf_float+0x248>
 8005e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	dc39      	bgt.n	8005eb4 <_printf_float+0x2f4>
 8005e40:	4a1b      	ldr	r2, [pc, #108]	; (8005eb0 <_printf_float+0x2f0>)
 8005e42:	2301      	movs	r3, #1
 8005e44:	4631      	mov	r1, r6
 8005e46:	4628      	mov	r0, r5
 8005e48:	47b8      	blx	r7
 8005e4a:	3001      	adds	r0, #1
 8005e4c:	f43f af19 	beq.w	8005c82 <_printf_float+0xc2>
 8005e50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e54:	4313      	orrs	r3, r2
 8005e56:	d102      	bne.n	8005e5e <_printf_float+0x29e>
 8005e58:	6823      	ldr	r3, [r4, #0]
 8005e5a:	07d9      	lsls	r1, r3, #31
 8005e5c:	d5d8      	bpl.n	8005e10 <_printf_float+0x250>
 8005e5e:	ee18 3a10 	vmov	r3, s16
 8005e62:	4652      	mov	r2, sl
 8005e64:	4631      	mov	r1, r6
 8005e66:	4628      	mov	r0, r5
 8005e68:	47b8      	blx	r7
 8005e6a:	3001      	adds	r0, #1
 8005e6c:	f43f af09 	beq.w	8005c82 <_printf_float+0xc2>
 8005e70:	f04f 0900 	mov.w	r9, #0
 8005e74:	f104 0a1a 	add.w	sl, r4, #26
 8005e78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e7a:	425b      	negs	r3, r3
 8005e7c:	454b      	cmp	r3, r9
 8005e7e:	dc01      	bgt.n	8005e84 <_printf_float+0x2c4>
 8005e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e82:	e792      	b.n	8005daa <_printf_float+0x1ea>
 8005e84:	2301      	movs	r3, #1
 8005e86:	4652      	mov	r2, sl
 8005e88:	4631      	mov	r1, r6
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	47b8      	blx	r7
 8005e8e:	3001      	adds	r0, #1
 8005e90:	f43f aef7 	beq.w	8005c82 <_printf_float+0xc2>
 8005e94:	f109 0901 	add.w	r9, r9, #1
 8005e98:	e7ee      	b.n	8005e78 <_printf_float+0x2b8>
 8005e9a:	bf00      	nop
 8005e9c:	7fefffff 	.word	0x7fefffff
 8005ea0:	0800b310 	.word	0x0800b310
 8005ea4:	0800b314 	.word	0x0800b314
 8005ea8:	0800b31c 	.word	0x0800b31c
 8005eac:	0800b318 	.word	0x0800b318
 8005eb0:	0800b779 	.word	0x0800b779
 8005eb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005eb6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	bfa8      	it	ge
 8005ebc:	461a      	movge	r2, r3
 8005ebe:	2a00      	cmp	r2, #0
 8005ec0:	4691      	mov	r9, r2
 8005ec2:	dc37      	bgt.n	8005f34 <_printf_float+0x374>
 8005ec4:	f04f 0b00 	mov.w	fp, #0
 8005ec8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ecc:	f104 021a 	add.w	r2, r4, #26
 8005ed0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ed2:	9305      	str	r3, [sp, #20]
 8005ed4:	eba3 0309 	sub.w	r3, r3, r9
 8005ed8:	455b      	cmp	r3, fp
 8005eda:	dc33      	bgt.n	8005f44 <_printf_float+0x384>
 8005edc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	db3b      	blt.n	8005f5c <_printf_float+0x39c>
 8005ee4:	6823      	ldr	r3, [r4, #0]
 8005ee6:	07da      	lsls	r2, r3, #31
 8005ee8:	d438      	bmi.n	8005f5c <_printf_float+0x39c>
 8005eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eec:	9a05      	ldr	r2, [sp, #20]
 8005eee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ef0:	1a9a      	subs	r2, r3, r2
 8005ef2:	eba3 0901 	sub.w	r9, r3, r1
 8005ef6:	4591      	cmp	r9, r2
 8005ef8:	bfa8      	it	ge
 8005efa:	4691      	movge	r9, r2
 8005efc:	f1b9 0f00 	cmp.w	r9, #0
 8005f00:	dc35      	bgt.n	8005f6e <_printf_float+0x3ae>
 8005f02:	f04f 0800 	mov.w	r8, #0
 8005f06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f0a:	f104 0a1a 	add.w	sl, r4, #26
 8005f0e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f12:	1a9b      	subs	r3, r3, r2
 8005f14:	eba3 0309 	sub.w	r3, r3, r9
 8005f18:	4543      	cmp	r3, r8
 8005f1a:	f77f af79 	ble.w	8005e10 <_printf_float+0x250>
 8005f1e:	2301      	movs	r3, #1
 8005f20:	4652      	mov	r2, sl
 8005f22:	4631      	mov	r1, r6
 8005f24:	4628      	mov	r0, r5
 8005f26:	47b8      	blx	r7
 8005f28:	3001      	adds	r0, #1
 8005f2a:	f43f aeaa 	beq.w	8005c82 <_printf_float+0xc2>
 8005f2e:	f108 0801 	add.w	r8, r8, #1
 8005f32:	e7ec      	b.n	8005f0e <_printf_float+0x34e>
 8005f34:	4613      	mov	r3, r2
 8005f36:	4631      	mov	r1, r6
 8005f38:	4642      	mov	r2, r8
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	47b8      	blx	r7
 8005f3e:	3001      	adds	r0, #1
 8005f40:	d1c0      	bne.n	8005ec4 <_printf_float+0x304>
 8005f42:	e69e      	b.n	8005c82 <_printf_float+0xc2>
 8005f44:	2301      	movs	r3, #1
 8005f46:	4631      	mov	r1, r6
 8005f48:	4628      	mov	r0, r5
 8005f4a:	9205      	str	r2, [sp, #20]
 8005f4c:	47b8      	blx	r7
 8005f4e:	3001      	adds	r0, #1
 8005f50:	f43f ae97 	beq.w	8005c82 <_printf_float+0xc2>
 8005f54:	9a05      	ldr	r2, [sp, #20]
 8005f56:	f10b 0b01 	add.w	fp, fp, #1
 8005f5a:	e7b9      	b.n	8005ed0 <_printf_float+0x310>
 8005f5c:	ee18 3a10 	vmov	r3, s16
 8005f60:	4652      	mov	r2, sl
 8005f62:	4631      	mov	r1, r6
 8005f64:	4628      	mov	r0, r5
 8005f66:	47b8      	blx	r7
 8005f68:	3001      	adds	r0, #1
 8005f6a:	d1be      	bne.n	8005eea <_printf_float+0x32a>
 8005f6c:	e689      	b.n	8005c82 <_printf_float+0xc2>
 8005f6e:	9a05      	ldr	r2, [sp, #20]
 8005f70:	464b      	mov	r3, r9
 8005f72:	4442      	add	r2, r8
 8005f74:	4631      	mov	r1, r6
 8005f76:	4628      	mov	r0, r5
 8005f78:	47b8      	blx	r7
 8005f7a:	3001      	adds	r0, #1
 8005f7c:	d1c1      	bne.n	8005f02 <_printf_float+0x342>
 8005f7e:	e680      	b.n	8005c82 <_printf_float+0xc2>
 8005f80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f82:	2a01      	cmp	r2, #1
 8005f84:	dc01      	bgt.n	8005f8a <_printf_float+0x3ca>
 8005f86:	07db      	lsls	r3, r3, #31
 8005f88:	d538      	bpl.n	8005ffc <_printf_float+0x43c>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	4642      	mov	r2, r8
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	f43f ae74 	beq.w	8005c82 <_printf_float+0xc2>
 8005f9a:	ee18 3a10 	vmov	r3, s16
 8005f9e:	4652      	mov	r2, sl
 8005fa0:	4631      	mov	r1, r6
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	47b8      	blx	r7
 8005fa6:	3001      	adds	r0, #1
 8005fa8:	f43f ae6b 	beq.w	8005c82 <_printf_float+0xc2>
 8005fac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	f7fa fd88 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fb8:	b9d8      	cbnz	r0, 8005ff2 <_printf_float+0x432>
 8005fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fbc:	f108 0201 	add.w	r2, r8, #1
 8005fc0:	3b01      	subs	r3, #1
 8005fc2:	4631      	mov	r1, r6
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	47b8      	blx	r7
 8005fc8:	3001      	adds	r0, #1
 8005fca:	d10e      	bne.n	8005fea <_printf_float+0x42a>
 8005fcc:	e659      	b.n	8005c82 <_printf_float+0xc2>
 8005fce:	2301      	movs	r3, #1
 8005fd0:	4652      	mov	r2, sl
 8005fd2:	4631      	mov	r1, r6
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	47b8      	blx	r7
 8005fd8:	3001      	adds	r0, #1
 8005fda:	f43f ae52 	beq.w	8005c82 <_printf_float+0xc2>
 8005fde:	f108 0801 	add.w	r8, r8, #1
 8005fe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	4543      	cmp	r3, r8
 8005fe8:	dcf1      	bgt.n	8005fce <_printf_float+0x40e>
 8005fea:	464b      	mov	r3, r9
 8005fec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005ff0:	e6dc      	b.n	8005dac <_printf_float+0x1ec>
 8005ff2:	f04f 0800 	mov.w	r8, #0
 8005ff6:	f104 0a1a 	add.w	sl, r4, #26
 8005ffa:	e7f2      	b.n	8005fe2 <_printf_float+0x422>
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	4642      	mov	r2, r8
 8006000:	e7df      	b.n	8005fc2 <_printf_float+0x402>
 8006002:	2301      	movs	r3, #1
 8006004:	464a      	mov	r2, r9
 8006006:	4631      	mov	r1, r6
 8006008:	4628      	mov	r0, r5
 800600a:	47b8      	blx	r7
 800600c:	3001      	adds	r0, #1
 800600e:	f43f ae38 	beq.w	8005c82 <_printf_float+0xc2>
 8006012:	f108 0801 	add.w	r8, r8, #1
 8006016:	68e3      	ldr	r3, [r4, #12]
 8006018:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800601a:	1a5b      	subs	r3, r3, r1
 800601c:	4543      	cmp	r3, r8
 800601e:	dcf0      	bgt.n	8006002 <_printf_float+0x442>
 8006020:	e6fa      	b.n	8005e18 <_printf_float+0x258>
 8006022:	f04f 0800 	mov.w	r8, #0
 8006026:	f104 0919 	add.w	r9, r4, #25
 800602a:	e7f4      	b.n	8006016 <_printf_float+0x456>

0800602c <_printf_common>:
 800602c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006030:	4616      	mov	r6, r2
 8006032:	4699      	mov	r9, r3
 8006034:	688a      	ldr	r2, [r1, #8]
 8006036:	690b      	ldr	r3, [r1, #16]
 8006038:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800603c:	4293      	cmp	r3, r2
 800603e:	bfb8      	it	lt
 8006040:	4613      	movlt	r3, r2
 8006042:	6033      	str	r3, [r6, #0]
 8006044:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006048:	4607      	mov	r7, r0
 800604a:	460c      	mov	r4, r1
 800604c:	b10a      	cbz	r2, 8006052 <_printf_common+0x26>
 800604e:	3301      	adds	r3, #1
 8006050:	6033      	str	r3, [r6, #0]
 8006052:	6823      	ldr	r3, [r4, #0]
 8006054:	0699      	lsls	r1, r3, #26
 8006056:	bf42      	ittt	mi
 8006058:	6833      	ldrmi	r3, [r6, #0]
 800605a:	3302      	addmi	r3, #2
 800605c:	6033      	strmi	r3, [r6, #0]
 800605e:	6825      	ldr	r5, [r4, #0]
 8006060:	f015 0506 	ands.w	r5, r5, #6
 8006064:	d106      	bne.n	8006074 <_printf_common+0x48>
 8006066:	f104 0a19 	add.w	sl, r4, #25
 800606a:	68e3      	ldr	r3, [r4, #12]
 800606c:	6832      	ldr	r2, [r6, #0]
 800606e:	1a9b      	subs	r3, r3, r2
 8006070:	42ab      	cmp	r3, r5
 8006072:	dc26      	bgt.n	80060c2 <_printf_common+0x96>
 8006074:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006078:	1e13      	subs	r3, r2, #0
 800607a:	6822      	ldr	r2, [r4, #0]
 800607c:	bf18      	it	ne
 800607e:	2301      	movne	r3, #1
 8006080:	0692      	lsls	r2, r2, #26
 8006082:	d42b      	bmi.n	80060dc <_printf_common+0xb0>
 8006084:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006088:	4649      	mov	r1, r9
 800608a:	4638      	mov	r0, r7
 800608c:	47c0      	blx	r8
 800608e:	3001      	adds	r0, #1
 8006090:	d01e      	beq.n	80060d0 <_printf_common+0xa4>
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	68e5      	ldr	r5, [r4, #12]
 8006096:	6832      	ldr	r2, [r6, #0]
 8006098:	f003 0306 	and.w	r3, r3, #6
 800609c:	2b04      	cmp	r3, #4
 800609e:	bf08      	it	eq
 80060a0:	1aad      	subeq	r5, r5, r2
 80060a2:	68a3      	ldr	r3, [r4, #8]
 80060a4:	6922      	ldr	r2, [r4, #16]
 80060a6:	bf0c      	ite	eq
 80060a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060ac:	2500      	movne	r5, #0
 80060ae:	4293      	cmp	r3, r2
 80060b0:	bfc4      	itt	gt
 80060b2:	1a9b      	subgt	r3, r3, r2
 80060b4:	18ed      	addgt	r5, r5, r3
 80060b6:	2600      	movs	r6, #0
 80060b8:	341a      	adds	r4, #26
 80060ba:	42b5      	cmp	r5, r6
 80060bc:	d11a      	bne.n	80060f4 <_printf_common+0xc8>
 80060be:	2000      	movs	r0, #0
 80060c0:	e008      	b.n	80060d4 <_printf_common+0xa8>
 80060c2:	2301      	movs	r3, #1
 80060c4:	4652      	mov	r2, sl
 80060c6:	4649      	mov	r1, r9
 80060c8:	4638      	mov	r0, r7
 80060ca:	47c0      	blx	r8
 80060cc:	3001      	adds	r0, #1
 80060ce:	d103      	bne.n	80060d8 <_printf_common+0xac>
 80060d0:	f04f 30ff 	mov.w	r0, #4294967295
 80060d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060d8:	3501      	adds	r5, #1
 80060da:	e7c6      	b.n	800606a <_printf_common+0x3e>
 80060dc:	18e1      	adds	r1, r4, r3
 80060de:	1c5a      	adds	r2, r3, #1
 80060e0:	2030      	movs	r0, #48	; 0x30
 80060e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060e6:	4422      	add	r2, r4
 80060e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060f0:	3302      	adds	r3, #2
 80060f2:	e7c7      	b.n	8006084 <_printf_common+0x58>
 80060f4:	2301      	movs	r3, #1
 80060f6:	4622      	mov	r2, r4
 80060f8:	4649      	mov	r1, r9
 80060fa:	4638      	mov	r0, r7
 80060fc:	47c0      	blx	r8
 80060fe:	3001      	adds	r0, #1
 8006100:	d0e6      	beq.n	80060d0 <_printf_common+0xa4>
 8006102:	3601      	adds	r6, #1
 8006104:	e7d9      	b.n	80060ba <_printf_common+0x8e>
	...

08006108 <_printf_i>:
 8006108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800610c:	7e0f      	ldrb	r7, [r1, #24]
 800610e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006110:	2f78      	cmp	r7, #120	; 0x78
 8006112:	4691      	mov	r9, r2
 8006114:	4680      	mov	r8, r0
 8006116:	460c      	mov	r4, r1
 8006118:	469a      	mov	sl, r3
 800611a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800611e:	d807      	bhi.n	8006130 <_printf_i+0x28>
 8006120:	2f62      	cmp	r7, #98	; 0x62
 8006122:	d80a      	bhi.n	800613a <_printf_i+0x32>
 8006124:	2f00      	cmp	r7, #0
 8006126:	f000 80d8 	beq.w	80062da <_printf_i+0x1d2>
 800612a:	2f58      	cmp	r7, #88	; 0x58
 800612c:	f000 80a3 	beq.w	8006276 <_printf_i+0x16e>
 8006130:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006134:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006138:	e03a      	b.n	80061b0 <_printf_i+0xa8>
 800613a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800613e:	2b15      	cmp	r3, #21
 8006140:	d8f6      	bhi.n	8006130 <_printf_i+0x28>
 8006142:	a101      	add	r1, pc, #4	; (adr r1, 8006148 <_printf_i+0x40>)
 8006144:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006148:	080061a1 	.word	0x080061a1
 800614c:	080061b5 	.word	0x080061b5
 8006150:	08006131 	.word	0x08006131
 8006154:	08006131 	.word	0x08006131
 8006158:	08006131 	.word	0x08006131
 800615c:	08006131 	.word	0x08006131
 8006160:	080061b5 	.word	0x080061b5
 8006164:	08006131 	.word	0x08006131
 8006168:	08006131 	.word	0x08006131
 800616c:	08006131 	.word	0x08006131
 8006170:	08006131 	.word	0x08006131
 8006174:	080062c1 	.word	0x080062c1
 8006178:	080061e5 	.word	0x080061e5
 800617c:	080062a3 	.word	0x080062a3
 8006180:	08006131 	.word	0x08006131
 8006184:	08006131 	.word	0x08006131
 8006188:	080062e3 	.word	0x080062e3
 800618c:	08006131 	.word	0x08006131
 8006190:	080061e5 	.word	0x080061e5
 8006194:	08006131 	.word	0x08006131
 8006198:	08006131 	.word	0x08006131
 800619c:	080062ab 	.word	0x080062ab
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	1d1a      	adds	r2, r3, #4
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	602a      	str	r2, [r5, #0]
 80061a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061b0:	2301      	movs	r3, #1
 80061b2:	e0a3      	b.n	80062fc <_printf_i+0x1f4>
 80061b4:	6820      	ldr	r0, [r4, #0]
 80061b6:	6829      	ldr	r1, [r5, #0]
 80061b8:	0606      	lsls	r6, r0, #24
 80061ba:	f101 0304 	add.w	r3, r1, #4
 80061be:	d50a      	bpl.n	80061d6 <_printf_i+0xce>
 80061c0:	680e      	ldr	r6, [r1, #0]
 80061c2:	602b      	str	r3, [r5, #0]
 80061c4:	2e00      	cmp	r6, #0
 80061c6:	da03      	bge.n	80061d0 <_printf_i+0xc8>
 80061c8:	232d      	movs	r3, #45	; 0x2d
 80061ca:	4276      	negs	r6, r6
 80061cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061d0:	485e      	ldr	r0, [pc, #376]	; (800634c <_printf_i+0x244>)
 80061d2:	230a      	movs	r3, #10
 80061d4:	e019      	b.n	800620a <_printf_i+0x102>
 80061d6:	680e      	ldr	r6, [r1, #0]
 80061d8:	602b      	str	r3, [r5, #0]
 80061da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061de:	bf18      	it	ne
 80061e0:	b236      	sxthne	r6, r6
 80061e2:	e7ef      	b.n	80061c4 <_printf_i+0xbc>
 80061e4:	682b      	ldr	r3, [r5, #0]
 80061e6:	6820      	ldr	r0, [r4, #0]
 80061e8:	1d19      	adds	r1, r3, #4
 80061ea:	6029      	str	r1, [r5, #0]
 80061ec:	0601      	lsls	r1, r0, #24
 80061ee:	d501      	bpl.n	80061f4 <_printf_i+0xec>
 80061f0:	681e      	ldr	r6, [r3, #0]
 80061f2:	e002      	b.n	80061fa <_printf_i+0xf2>
 80061f4:	0646      	lsls	r6, r0, #25
 80061f6:	d5fb      	bpl.n	80061f0 <_printf_i+0xe8>
 80061f8:	881e      	ldrh	r6, [r3, #0]
 80061fa:	4854      	ldr	r0, [pc, #336]	; (800634c <_printf_i+0x244>)
 80061fc:	2f6f      	cmp	r7, #111	; 0x6f
 80061fe:	bf0c      	ite	eq
 8006200:	2308      	moveq	r3, #8
 8006202:	230a      	movne	r3, #10
 8006204:	2100      	movs	r1, #0
 8006206:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800620a:	6865      	ldr	r5, [r4, #4]
 800620c:	60a5      	str	r5, [r4, #8]
 800620e:	2d00      	cmp	r5, #0
 8006210:	bfa2      	ittt	ge
 8006212:	6821      	ldrge	r1, [r4, #0]
 8006214:	f021 0104 	bicge.w	r1, r1, #4
 8006218:	6021      	strge	r1, [r4, #0]
 800621a:	b90e      	cbnz	r6, 8006220 <_printf_i+0x118>
 800621c:	2d00      	cmp	r5, #0
 800621e:	d04d      	beq.n	80062bc <_printf_i+0x1b4>
 8006220:	4615      	mov	r5, r2
 8006222:	fbb6 f1f3 	udiv	r1, r6, r3
 8006226:	fb03 6711 	mls	r7, r3, r1, r6
 800622a:	5dc7      	ldrb	r7, [r0, r7]
 800622c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006230:	4637      	mov	r7, r6
 8006232:	42bb      	cmp	r3, r7
 8006234:	460e      	mov	r6, r1
 8006236:	d9f4      	bls.n	8006222 <_printf_i+0x11a>
 8006238:	2b08      	cmp	r3, #8
 800623a:	d10b      	bne.n	8006254 <_printf_i+0x14c>
 800623c:	6823      	ldr	r3, [r4, #0]
 800623e:	07de      	lsls	r6, r3, #31
 8006240:	d508      	bpl.n	8006254 <_printf_i+0x14c>
 8006242:	6923      	ldr	r3, [r4, #16]
 8006244:	6861      	ldr	r1, [r4, #4]
 8006246:	4299      	cmp	r1, r3
 8006248:	bfde      	ittt	le
 800624a:	2330      	movle	r3, #48	; 0x30
 800624c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006250:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006254:	1b52      	subs	r2, r2, r5
 8006256:	6122      	str	r2, [r4, #16]
 8006258:	f8cd a000 	str.w	sl, [sp]
 800625c:	464b      	mov	r3, r9
 800625e:	aa03      	add	r2, sp, #12
 8006260:	4621      	mov	r1, r4
 8006262:	4640      	mov	r0, r8
 8006264:	f7ff fee2 	bl	800602c <_printf_common>
 8006268:	3001      	adds	r0, #1
 800626a:	d14c      	bne.n	8006306 <_printf_i+0x1fe>
 800626c:	f04f 30ff 	mov.w	r0, #4294967295
 8006270:	b004      	add	sp, #16
 8006272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006276:	4835      	ldr	r0, [pc, #212]	; (800634c <_printf_i+0x244>)
 8006278:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800627c:	6829      	ldr	r1, [r5, #0]
 800627e:	6823      	ldr	r3, [r4, #0]
 8006280:	f851 6b04 	ldr.w	r6, [r1], #4
 8006284:	6029      	str	r1, [r5, #0]
 8006286:	061d      	lsls	r5, r3, #24
 8006288:	d514      	bpl.n	80062b4 <_printf_i+0x1ac>
 800628a:	07df      	lsls	r7, r3, #31
 800628c:	bf44      	itt	mi
 800628e:	f043 0320 	orrmi.w	r3, r3, #32
 8006292:	6023      	strmi	r3, [r4, #0]
 8006294:	b91e      	cbnz	r6, 800629e <_printf_i+0x196>
 8006296:	6823      	ldr	r3, [r4, #0]
 8006298:	f023 0320 	bic.w	r3, r3, #32
 800629c:	6023      	str	r3, [r4, #0]
 800629e:	2310      	movs	r3, #16
 80062a0:	e7b0      	b.n	8006204 <_printf_i+0xfc>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	f043 0320 	orr.w	r3, r3, #32
 80062a8:	6023      	str	r3, [r4, #0]
 80062aa:	2378      	movs	r3, #120	; 0x78
 80062ac:	4828      	ldr	r0, [pc, #160]	; (8006350 <_printf_i+0x248>)
 80062ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062b2:	e7e3      	b.n	800627c <_printf_i+0x174>
 80062b4:	0659      	lsls	r1, r3, #25
 80062b6:	bf48      	it	mi
 80062b8:	b2b6      	uxthmi	r6, r6
 80062ba:	e7e6      	b.n	800628a <_printf_i+0x182>
 80062bc:	4615      	mov	r5, r2
 80062be:	e7bb      	b.n	8006238 <_printf_i+0x130>
 80062c0:	682b      	ldr	r3, [r5, #0]
 80062c2:	6826      	ldr	r6, [r4, #0]
 80062c4:	6961      	ldr	r1, [r4, #20]
 80062c6:	1d18      	adds	r0, r3, #4
 80062c8:	6028      	str	r0, [r5, #0]
 80062ca:	0635      	lsls	r5, r6, #24
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	d501      	bpl.n	80062d4 <_printf_i+0x1cc>
 80062d0:	6019      	str	r1, [r3, #0]
 80062d2:	e002      	b.n	80062da <_printf_i+0x1d2>
 80062d4:	0670      	lsls	r0, r6, #25
 80062d6:	d5fb      	bpl.n	80062d0 <_printf_i+0x1c8>
 80062d8:	8019      	strh	r1, [r3, #0]
 80062da:	2300      	movs	r3, #0
 80062dc:	6123      	str	r3, [r4, #16]
 80062de:	4615      	mov	r5, r2
 80062e0:	e7ba      	b.n	8006258 <_printf_i+0x150>
 80062e2:	682b      	ldr	r3, [r5, #0]
 80062e4:	1d1a      	adds	r2, r3, #4
 80062e6:	602a      	str	r2, [r5, #0]
 80062e8:	681d      	ldr	r5, [r3, #0]
 80062ea:	6862      	ldr	r2, [r4, #4]
 80062ec:	2100      	movs	r1, #0
 80062ee:	4628      	mov	r0, r5
 80062f0:	f7f9 ff76 	bl	80001e0 <memchr>
 80062f4:	b108      	cbz	r0, 80062fa <_printf_i+0x1f2>
 80062f6:	1b40      	subs	r0, r0, r5
 80062f8:	6060      	str	r0, [r4, #4]
 80062fa:	6863      	ldr	r3, [r4, #4]
 80062fc:	6123      	str	r3, [r4, #16]
 80062fe:	2300      	movs	r3, #0
 8006300:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006304:	e7a8      	b.n	8006258 <_printf_i+0x150>
 8006306:	6923      	ldr	r3, [r4, #16]
 8006308:	462a      	mov	r2, r5
 800630a:	4649      	mov	r1, r9
 800630c:	4640      	mov	r0, r8
 800630e:	47d0      	blx	sl
 8006310:	3001      	adds	r0, #1
 8006312:	d0ab      	beq.n	800626c <_printf_i+0x164>
 8006314:	6823      	ldr	r3, [r4, #0]
 8006316:	079b      	lsls	r3, r3, #30
 8006318:	d413      	bmi.n	8006342 <_printf_i+0x23a>
 800631a:	68e0      	ldr	r0, [r4, #12]
 800631c:	9b03      	ldr	r3, [sp, #12]
 800631e:	4298      	cmp	r0, r3
 8006320:	bfb8      	it	lt
 8006322:	4618      	movlt	r0, r3
 8006324:	e7a4      	b.n	8006270 <_printf_i+0x168>
 8006326:	2301      	movs	r3, #1
 8006328:	4632      	mov	r2, r6
 800632a:	4649      	mov	r1, r9
 800632c:	4640      	mov	r0, r8
 800632e:	47d0      	blx	sl
 8006330:	3001      	adds	r0, #1
 8006332:	d09b      	beq.n	800626c <_printf_i+0x164>
 8006334:	3501      	adds	r5, #1
 8006336:	68e3      	ldr	r3, [r4, #12]
 8006338:	9903      	ldr	r1, [sp, #12]
 800633a:	1a5b      	subs	r3, r3, r1
 800633c:	42ab      	cmp	r3, r5
 800633e:	dcf2      	bgt.n	8006326 <_printf_i+0x21e>
 8006340:	e7eb      	b.n	800631a <_printf_i+0x212>
 8006342:	2500      	movs	r5, #0
 8006344:	f104 0619 	add.w	r6, r4, #25
 8006348:	e7f5      	b.n	8006336 <_printf_i+0x22e>
 800634a:	bf00      	nop
 800634c:	0800b320 	.word	0x0800b320
 8006350:	0800b331 	.word	0x0800b331

08006354 <_scanf_float>:
 8006354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006358:	b087      	sub	sp, #28
 800635a:	4617      	mov	r7, r2
 800635c:	9303      	str	r3, [sp, #12]
 800635e:	688b      	ldr	r3, [r1, #8]
 8006360:	1e5a      	subs	r2, r3, #1
 8006362:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006366:	bf83      	ittte	hi
 8006368:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800636c:	195b      	addhi	r3, r3, r5
 800636e:	9302      	strhi	r3, [sp, #8]
 8006370:	2300      	movls	r3, #0
 8006372:	bf86      	itte	hi
 8006374:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006378:	608b      	strhi	r3, [r1, #8]
 800637a:	9302      	strls	r3, [sp, #8]
 800637c:	680b      	ldr	r3, [r1, #0]
 800637e:	468b      	mov	fp, r1
 8006380:	2500      	movs	r5, #0
 8006382:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006386:	f84b 3b1c 	str.w	r3, [fp], #28
 800638a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800638e:	4680      	mov	r8, r0
 8006390:	460c      	mov	r4, r1
 8006392:	465e      	mov	r6, fp
 8006394:	46aa      	mov	sl, r5
 8006396:	46a9      	mov	r9, r5
 8006398:	9501      	str	r5, [sp, #4]
 800639a:	68a2      	ldr	r2, [r4, #8]
 800639c:	b152      	cbz	r2, 80063b4 <_scanf_float+0x60>
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	2b4e      	cmp	r3, #78	; 0x4e
 80063a4:	d864      	bhi.n	8006470 <_scanf_float+0x11c>
 80063a6:	2b40      	cmp	r3, #64	; 0x40
 80063a8:	d83c      	bhi.n	8006424 <_scanf_float+0xd0>
 80063aa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80063ae:	b2c8      	uxtb	r0, r1
 80063b0:	280e      	cmp	r0, #14
 80063b2:	d93a      	bls.n	800642a <_scanf_float+0xd6>
 80063b4:	f1b9 0f00 	cmp.w	r9, #0
 80063b8:	d003      	beq.n	80063c2 <_scanf_float+0x6e>
 80063ba:	6823      	ldr	r3, [r4, #0]
 80063bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063c0:	6023      	str	r3, [r4, #0]
 80063c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063c6:	f1ba 0f01 	cmp.w	sl, #1
 80063ca:	f200 8113 	bhi.w	80065f4 <_scanf_float+0x2a0>
 80063ce:	455e      	cmp	r6, fp
 80063d0:	f200 8105 	bhi.w	80065de <_scanf_float+0x28a>
 80063d4:	2501      	movs	r5, #1
 80063d6:	4628      	mov	r0, r5
 80063d8:	b007      	add	sp, #28
 80063da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063de:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80063e2:	2a0d      	cmp	r2, #13
 80063e4:	d8e6      	bhi.n	80063b4 <_scanf_float+0x60>
 80063e6:	a101      	add	r1, pc, #4	; (adr r1, 80063ec <_scanf_float+0x98>)
 80063e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80063ec:	0800652b 	.word	0x0800652b
 80063f0:	080063b5 	.word	0x080063b5
 80063f4:	080063b5 	.word	0x080063b5
 80063f8:	080063b5 	.word	0x080063b5
 80063fc:	0800658b 	.word	0x0800658b
 8006400:	08006563 	.word	0x08006563
 8006404:	080063b5 	.word	0x080063b5
 8006408:	080063b5 	.word	0x080063b5
 800640c:	08006539 	.word	0x08006539
 8006410:	080063b5 	.word	0x080063b5
 8006414:	080063b5 	.word	0x080063b5
 8006418:	080063b5 	.word	0x080063b5
 800641c:	080063b5 	.word	0x080063b5
 8006420:	080064f1 	.word	0x080064f1
 8006424:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006428:	e7db      	b.n	80063e2 <_scanf_float+0x8e>
 800642a:	290e      	cmp	r1, #14
 800642c:	d8c2      	bhi.n	80063b4 <_scanf_float+0x60>
 800642e:	a001      	add	r0, pc, #4	; (adr r0, 8006434 <_scanf_float+0xe0>)
 8006430:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006434:	080064e3 	.word	0x080064e3
 8006438:	080063b5 	.word	0x080063b5
 800643c:	080064e3 	.word	0x080064e3
 8006440:	08006577 	.word	0x08006577
 8006444:	080063b5 	.word	0x080063b5
 8006448:	08006491 	.word	0x08006491
 800644c:	080064cd 	.word	0x080064cd
 8006450:	080064cd 	.word	0x080064cd
 8006454:	080064cd 	.word	0x080064cd
 8006458:	080064cd 	.word	0x080064cd
 800645c:	080064cd 	.word	0x080064cd
 8006460:	080064cd 	.word	0x080064cd
 8006464:	080064cd 	.word	0x080064cd
 8006468:	080064cd 	.word	0x080064cd
 800646c:	080064cd 	.word	0x080064cd
 8006470:	2b6e      	cmp	r3, #110	; 0x6e
 8006472:	d809      	bhi.n	8006488 <_scanf_float+0x134>
 8006474:	2b60      	cmp	r3, #96	; 0x60
 8006476:	d8b2      	bhi.n	80063de <_scanf_float+0x8a>
 8006478:	2b54      	cmp	r3, #84	; 0x54
 800647a:	d077      	beq.n	800656c <_scanf_float+0x218>
 800647c:	2b59      	cmp	r3, #89	; 0x59
 800647e:	d199      	bne.n	80063b4 <_scanf_float+0x60>
 8006480:	2d07      	cmp	r5, #7
 8006482:	d197      	bne.n	80063b4 <_scanf_float+0x60>
 8006484:	2508      	movs	r5, #8
 8006486:	e029      	b.n	80064dc <_scanf_float+0x188>
 8006488:	2b74      	cmp	r3, #116	; 0x74
 800648a:	d06f      	beq.n	800656c <_scanf_float+0x218>
 800648c:	2b79      	cmp	r3, #121	; 0x79
 800648e:	e7f6      	b.n	800647e <_scanf_float+0x12a>
 8006490:	6821      	ldr	r1, [r4, #0]
 8006492:	05c8      	lsls	r0, r1, #23
 8006494:	d51a      	bpl.n	80064cc <_scanf_float+0x178>
 8006496:	9b02      	ldr	r3, [sp, #8]
 8006498:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800649c:	6021      	str	r1, [r4, #0]
 800649e:	f109 0901 	add.w	r9, r9, #1
 80064a2:	b11b      	cbz	r3, 80064ac <_scanf_float+0x158>
 80064a4:	3b01      	subs	r3, #1
 80064a6:	3201      	adds	r2, #1
 80064a8:	9302      	str	r3, [sp, #8]
 80064aa:	60a2      	str	r2, [r4, #8]
 80064ac:	68a3      	ldr	r3, [r4, #8]
 80064ae:	3b01      	subs	r3, #1
 80064b0:	60a3      	str	r3, [r4, #8]
 80064b2:	6923      	ldr	r3, [r4, #16]
 80064b4:	3301      	adds	r3, #1
 80064b6:	6123      	str	r3, [r4, #16]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	3b01      	subs	r3, #1
 80064bc:	2b00      	cmp	r3, #0
 80064be:	607b      	str	r3, [r7, #4]
 80064c0:	f340 8084 	ble.w	80065cc <_scanf_float+0x278>
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	3301      	adds	r3, #1
 80064c8:	603b      	str	r3, [r7, #0]
 80064ca:	e766      	b.n	800639a <_scanf_float+0x46>
 80064cc:	eb1a 0f05 	cmn.w	sl, r5
 80064d0:	f47f af70 	bne.w	80063b4 <_scanf_float+0x60>
 80064d4:	6822      	ldr	r2, [r4, #0]
 80064d6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80064da:	6022      	str	r2, [r4, #0]
 80064dc:	f806 3b01 	strb.w	r3, [r6], #1
 80064e0:	e7e4      	b.n	80064ac <_scanf_float+0x158>
 80064e2:	6822      	ldr	r2, [r4, #0]
 80064e4:	0610      	lsls	r0, r2, #24
 80064e6:	f57f af65 	bpl.w	80063b4 <_scanf_float+0x60>
 80064ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064ee:	e7f4      	b.n	80064da <_scanf_float+0x186>
 80064f0:	f1ba 0f00 	cmp.w	sl, #0
 80064f4:	d10e      	bne.n	8006514 <_scanf_float+0x1c0>
 80064f6:	f1b9 0f00 	cmp.w	r9, #0
 80064fa:	d10e      	bne.n	800651a <_scanf_float+0x1c6>
 80064fc:	6822      	ldr	r2, [r4, #0]
 80064fe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006502:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006506:	d108      	bne.n	800651a <_scanf_float+0x1c6>
 8006508:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800650c:	6022      	str	r2, [r4, #0]
 800650e:	f04f 0a01 	mov.w	sl, #1
 8006512:	e7e3      	b.n	80064dc <_scanf_float+0x188>
 8006514:	f1ba 0f02 	cmp.w	sl, #2
 8006518:	d055      	beq.n	80065c6 <_scanf_float+0x272>
 800651a:	2d01      	cmp	r5, #1
 800651c:	d002      	beq.n	8006524 <_scanf_float+0x1d0>
 800651e:	2d04      	cmp	r5, #4
 8006520:	f47f af48 	bne.w	80063b4 <_scanf_float+0x60>
 8006524:	3501      	adds	r5, #1
 8006526:	b2ed      	uxtb	r5, r5
 8006528:	e7d8      	b.n	80064dc <_scanf_float+0x188>
 800652a:	f1ba 0f01 	cmp.w	sl, #1
 800652e:	f47f af41 	bne.w	80063b4 <_scanf_float+0x60>
 8006532:	f04f 0a02 	mov.w	sl, #2
 8006536:	e7d1      	b.n	80064dc <_scanf_float+0x188>
 8006538:	b97d      	cbnz	r5, 800655a <_scanf_float+0x206>
 800653a:	f1b9 0f00 	cmp.w	r9, #0
 800653e:	f47f af3c 	bne.w	80063ba <_scanf_float+0x66>
 8006542:	6822      	ldr	r2, [r4, #0]
 8006544:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006548:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800654c:	f47f af39 	bne.w	80063c2 <_scanf_float+0x6e>
 8006550:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006554:	6022      	str	r2, [r4, #0]
 8006556:	2501      	movs	r5, #1
 8006558:	e7c0      	b.n	80064dc <_scanf_float+0x188>
 800655a:	2d03      	cmp	r5, #3
 800655c:	d0e2      	beq.n	8006524 <_scanf_float+0x1d0>
 800655e:	2d05      	cmp	r5, #5
 8006560:	e7de      	b.n	8006520 <_scanf_float+0x1cc>
 8006562:	2d02      	cmp	r5, #2
 8006564:	f47f af26 	bne.w	80063b4 <_scanf_float+0x60>
 8006568:	2503      	movs	r5, #3
 800656a:	e7b7      	b.n	80064dc <_scanf_float+0x188>
 800656c:	2d06      	cmp	r5, #6
 800656e:	f47f af21 	bne.w	80063b4 <_scanf_float+0x60>
 8006572:	2507      	movs	r5, #7
 8006574:	e7b2      	b.n	80064dc <_scanf_float+0x188>
 8006576:	6822      	ldr	r2, [r4, #0]
 8006578:	0591      	lsls	r1, r2, #22
 800657a:	f57f af1b 	bpl.w	80063b4 <_scanf_float+0x60>
 800657e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006582:	6022      	str	r2, [r4, #0]
 8006584:	f8cd 9004 	str.w	r9, [sp, #4]
 8006588:	e7a8      	b.n	80064dc <_scanf_float+0x188>
 800658a:	6822      	ldr	r2, [r4, #0]
 800658c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006590:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006594:	d006      	beq.n	80065a4 <_scanf_float+0x250>
 8006596:	0550      	lsls	r0, r2, #21
 8006598:	f57f af0c 	bpl.w	80063b4 <_scanf_float+0x60>
 800659c:	f1b9 0f00 	cmp.w	r9, #0
 80065a0:	f43f af0f 	beq.w	80063c2 <_scanf_float+0x6e>
 80065a4:	0591      	lsls	r1, r2, #22
 80065a6:	bf58      	it	pl
 80065a8:	9901      	ldrpl	r1, [sp, #4]
 80065aa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80065ae:	bf58      	it	pl
 80065b0:	eba9 0101 	subpl.w	r1, r9, r1
 80065b4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80065b8:	bf58      	it	pl
 80065ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80065be:	6022      	str	r2, [r4, #0]
 80065c0:	f04f 0900 	mov.w	r9, #0
 80065c4:	e78a      	b.n	80064dc <_scanf_float+0x188>
 80065c6:	f04f 0a03 	mov.w	sl, #3
 80065ca:	e787      	b.n	80064dc <_scanf_float+0x188>
 80065cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80065d0:	4639      	mov	r1, r7
 80065d2:	4640      	mov	r0, r8
 80065d4:	4798      	blx	r3
 80065d6:	2800      	cmp	r0, #0
 80065d8:	f43f aedf 	beq.w	800639a <_scanf_float+0x46>
 80065dc:	e6ea      	b.n	80063b4 <_scanf_float+0x60>
 80065de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80065e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80065e6:	463a      	mov	r2, r7
 80065e8:	4640      	mov	r0, r8
 80065ea:	4798      	blx	r3
 80065ec:	6923      	ldr	r3, [r4, #16]
 80065ee:	3b01      	subs	r3, #1
 80065f0:	6123      	str	r3, [r4, #16]
 80065f2:	e6ec      	b.n	80063ce <_scanf_float+0x7a>
 80065f4:	1e6b      	subs	r3, r5, #1
 80065f6:	2b06      	cmp	r3, #6
 80065f8:	d825      	bhi.n	8006646 <_scanf_float+0x2f2>
 80065fa:	2d02      	cmp	r5, #2
 80065fc:	d836      	bhi.n	800666c <_scanf_float+0x318>
 80065fe:	455e      	cmp	r6, fp
 8006600:	f67f aee8 	bls.w	80063d4 <_scanf_float+0x80>
 8006604:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006608:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800660c:	463a      	mov	r2, r7
 800660e:	4640      	mov	r0, r8
 8006610:	4798      	blx	r3
 8006612:	6923      	ldr	r3, [r4, #16]
 8006614:	3b01      	subs	r3, #1
 8006616:	6123      	str	r3, [r4, #16]
 8006618:	e7f1      	b.n	80065fe <_scanf_float+0x2aa>
 800661a:	9802      	ldr	r0, [sp, #8]
 800661c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006620:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006624:	9002      	str	r0, [sp, #8]
 8006626:	463a      	mov	r2, r7
 8006628:	4640      	mov	r0, r8
 800662a:	4798      	blx	r3
 800662c:	6923      	ldr	r3, [r4, #16]
 800662e:	3b01      	subs	r3, #1
 8006630:	6123      	str	r3, [r4, #16]
 8006632:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006636:	fa5f fa8a 	uxtb.w	sl, sl
 800663a:	f1ba 0f02 	cmp.w	sl, #2
 800663e:	d1ec      	bne.n	800661a <_scanf_float+0x2c6>
 8006640:	3d03      	subs	r5, #3
 8006642:	b2ed      	uxtb	r5, r5
 8006644:	1b76      	subs	r6, r6, r5
 8006646:	6823      	ldr	r3, [r4, #0]
 8006648:	05da      	lsls	r2, r3, #23
 800664a:	d52f      	bpl.n	80066ac <_scanf_float+0x358>
 800664c:	055b      	lsls	r3, r3, #21
 800664e:	d510      	bpl.n	8006672 <_scanf_float+0x31e>
 8006650:	455e      	cmp	r6, fp
 8006652:	f67f aebf 	bls.w	80063d4 <_scanf_float+0x80>
 8006656:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800665a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800665e:	463a      	mov	r2, r7
 8006660:	4640      	mov	r0, r8
 8006662:	4798      	blx	r3
 8006664:	6923      	ldr	r3, [r4, #16]
 8006666:	3b01      	subs	r3, #1
 8006668:	6123      	str	r3, [r4, #16]
 800666a:	e7f1      	b.n	8006650 <_scanf_float+0x2fc>
 800666c:	46aa      	mov	sl, r5
 800666e:	9602      	str	r6, [sp, #8]
 8006670:	e7df      	b.n	8006632 <_scanf_float+0x2de>
 8006672:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006676:	6923      	ldr	r3, [r4, #16]
 8006678:	2965      	cmp	r1, #101	; 0x65
 800667a:	f103 33ff 	add.w	r3, r3, #4294967295
 800667e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006682:	6123      	str	r3, [r4, #16]
 8006684:	d00c      	beq.n	80066a0 <_scanf_float+0x34c>
 8006686:	2945      	cmp	r1, #69	; 0x45
 8006688:	d00a      	beq.n	80066a0 <_scanf_float+0x34c>
 800668a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800668e:	463a      	mov	r2, r7
 8006690:	4640      	mov	r0, r8
 8006692:	4798      	blx	r3
 8006694:	6923      	ldr	r3, [r4, #16]
 8006696:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800669a:	3b01      	subs	r3, #1
 800669c:	1eb5      	subs	r5, r6, #2
 800669e:	6123      	str	r3, [r4, #16]
 80066a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80066a4:	463a      	mov	r2, r7
 80066a6:	4640      	mov	r0, r8
 80066a8:	4798      	blx	r3
 80066aa:	462e      	mov	r6, r5
 80066ac:	6825      	ldr	r5, [r4, #0]
 80066ae:	f015 0510 	ands.w	r5, r5, #16
 80066b2:	d159      	bne.n	8006768 <_scanf_float+0x414>
 80066b4:	7035      	strb	r5, [r6, #0]
 80066b6:	6823      	ldr	r3, [r4, #0]
 80066b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80066bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066c0:	d11b      	bne.n	80066fa <_scanf_float+0x3a6>
 80066c2:	9b01      	ldr	r3, [sp, #4]
 80066c4:	454b      	cmp	r3, r9
 80066c6:	eba3 0209 	sub.w	r2, r3, r9
 80066ca:	d123      	bne.n	8006714 <_scanf_float+0x3c0>
 80066cc:	2200      	movs	r2, #0
 80066ce:	4659      	mov	r1, fp
 80066d0:	4640      	mov	r0, r8
 80066d2:	f000 ffcb 	bl	800766c <_strtod_r>
 80066d6:	6822      	ldr	r2, [r4, #0]
 80066d8:	9b03      	ldr	r3, [sp, #12]
 80066da:	f012 0f02 	tst.w	r2, #2
 80066de:	ec57 6b10 	vmov	r6, r7, d0
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	d021      	beq.n	800672a <_scanf_float+0x3d6>
 80066e6:	9903      	ldr	r1, [sp, #12]
 80066e8:	1d1a      	adds	r2, r3, #4
 80066ea:	600a      	str	r2, [r1, #0]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	e9c3 6700 	strd	r6, r7, [r3]
 80066f2:	68e3      	ldr	r3, [r4, #12]
 80066f4:	3301      	adds	r3, #1
 80066f6:	60e3      	str	r3, [r4, #12]
 80066f8:	e66d      	b.n	80063d6 <_scanf_float+0x82>
 80066fa:	9b04      	ldr	r3, [sp, #16]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d0e5      	beq.n	80066cc <_scanf_float+0x378>
 8006700:	9905      	ldr	r1, [sp, #20]
 8006702:	230a      	movs	r3, #10
 8006704:	462a      	mov	r2, r5
 8006706:	3101      	adds	r1, #1
 8006708:	4640      	mov	r0, r8
 800670a:	f001 f837 	bl	800777c <_strtol_r>
 800670e:	9b04      	ldr	r3, [sp, #16]
 8006710:	9e05      	ldr	r6, [sp, #20]
 8006712:	1ac2      	subs	r2, r0, r3
 8006714:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006718:	429e      	cmp	r6, r3
 800671a:	bf28      	it	cs
 800671c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006720:	4912      	ldr	r1, [pc, #72]	; (800676c <_scanf_float+0x418>)
 8006722:	4630      	mov	r0, r6
 8006724:	f000 f8d0 	bl	80068c8 <siprintf>
 8006728:	e7d0      	b.n	80066cc <_scanf_float+0x378>
 800672a:	9903      	ldr	r1, [sp, #12]
 800672c:	f012 0f04 	tst.w	r2, #4
 8006730:	f103 0204 	add.w	r2, r3, #4
 8006734:	600a      	str	r2, [r1, #0]
 8006736:	d1d9      	bne.n	80066ec <_scanf_float+0x398>
 8006738:	f8d3 8000 	ldr.w	r8, [r3]
 800673c:	ee10 2a10 	vmov	r2, s0
 8006740:	ee10 0a10 	vmov	r0, s0
 8006744:	463b      	mov	r3, r7
 8006746:	4639      	mov	r1, r7
 8006748:	f7fa f9f0 	bl	8000b2c <__aeabi_dcmpun>
 800674c:	b128      	cbz	r0, 800675a <_scanf_float+0x406>
 800674e:	4808      	ldr	r0, [pc, #32]	; (8006770 <_scanf_float+0x41c>)
 8006750:	f000 f8b4 	bl	80068bc <nanf>
 8006754:	ed88 0a00 	vstr	s0, [r8]
 8006758:	e7cb      	b.n	80066f2 <_scanf_float+0x39e>
 800675a:	4630      	mov	r0, r6
 800675c:	4639      	mov	r1, r7
 800675e:	f7fa fa43 	bl	8000be8 <__aeabi_d2f>
 8006762:	f8c8 0000 	str.w	r0, [r8]
 8006766:	e7c4      	b.n	80066f2 <_scanf_float+0x39e>
 8006768:	2500      	movs	r5, #0
 800676a:	e634      	b.n	80063d6 <_scanf_float+0x82>
 800676c:	0800b342 	.word	0x0800b342
 8006770:	0800b0cf 	.word	0x0800b0cf

08006774 <iprintf>:
 8006774:	b40f      	push	{r0, r1, r2, r3}
 8006776:	4b0a      	ldr	r3, [pc, #40]	; (80067a0 <iprintf+0x2c>)
 8006778:	b513      	push	{r0, r1, r4, lr}
 800677a:	681c      	ldr	r4, [r3, #0]
 800677c:	b124      	cbz	r4, 8006788 <iprintf+0x14>
 800677e:	69a3      	ldr	r3, [r4, #24]
 8006780:	b913      	cbnz	r3, 8006788 <iprintf+0x14>
 8006782:	4620      	mov	r0, r4
 8006784:	f002 f874 	bl	8008870 <__sinit>
 8006788:	ab05      	add	r3, sp, #20
 800678a:	9a04      	ldr	r2, [sp, #16]
 800678c:	68a1      	ldr	r1, [r4, #8]
 800678e:	9301      	str	r3, [sp, #4]
 8006790:	4620      	mov	r0, r4
 8006792:	f003 fe31 	bl	800a3f8 <_vfiprintf_r>
 8006796:	b002      	add	sp, #8
 8006798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800679c:	b004      	add	sp, #16
 800679e:	4770      	bx	lr
 80067a0:	2000003c 	.word	0x2000003c

080067a4 <putchar>:
 80067a4:	4b09      	ldr	r3, [pc, #36]	; (80067cc <putchar+0x28>)
 80067a6:	b513      	push	{r0, r1, r4, lr}
 80067a8:	681c      	ldr	r4, [r3, #0]
 80067aa:	4601      	mov	r1, r0
 80067ac:	b134      	cbz	r4, 80067bc <putchar+0x18>
 80067ae:	69a3      	ldr	r3, [r4, #24]
 80067b0:	b923      	cbnz	r3, 80067bc <putchar+0x18>
 80067b2:	9001      	str	r0, [sp, #4]
 80067b4:	4620      	mov	r0, r4
 80067b6:	f002 f85b 	bl	8008870 <__sinit>
 80067ba:	9901      	ldr	r1, [sp, #4]
 80067bc:	68a2      	ldr	r2, [r4, #8]
 80067be:	4620      	mov	r0, r4
 80067c0:	b002      	add	sp, #8
 80067c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067c6:	f004 b899 	b.w	800a8fc <_putc_r>
 80067ca:	bf00      	nop
 80067cc:	2000003c 	.word	0x2000003c

080067d0 <_puts_r>:
 80067d0:	b570      	push	{r4, r5, r6, lr}
 80067d2:	460e      	mov	r6, r1
 80067d4:	4605      	mov	r5, r0
 80067d6:	b118      	cbz	r0, 80067e0 <_puts_r+0x10>
 80067d8:	6983      	ldr	r3, [r0, #24]
 80067da:	b90b      	cbnz	r3, 80067e0 <_puts_r+0x10>
 80067dc:	f002 f848 	bl	8008870 <__sinit>
 80067e0:	69ab      	ldr	r3, [r5, #24]
 80067e2:	68ac      	ldr	r4, [r5, #8]
 80067e4:	b913      	cbnz	r3, 80067ec <_puts_r+0x1c>
 80067e6:	4628      	mov	r0, r5
 80067e8:	f002 f842 	bl	8008870 <__sinit>
 80067ec:	4b2c      	ldr	r3, [pc, #176]	; (80068a0 <_puts_r+0xd0>)
 80067ee:	429c      	cmp	r4, r3
 80067f0:	d120      	bne.n	8006834 <_puts_r+0x64>
 80067f2:	686c      	ldr	r4, [r5, #4]
 80067f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067f6:	07db      	lsls	r3, r3, #31
 80067f8:	d405      	bmi.n	8006806 <_puts_r+0x36>
 80067fa:	89a3      	ldrh	r3, [r4, #12]
 80067fc:	0598      	lsls	r0, r3, #22
 80067fe:	d402      	bmi.n	8006806 <_puts_r+0x36>
 8006800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006802:	f002 fc46 	bl	8009092 <__retarget_lock_acquire_recursive>
 8006806:	89a3      	ldrh	r3, [r4, #12]
 8006808:	0719      	lsls	r1, r3, #28
 800680a:	d51d      	bpl.n	8006848 <_puts_r+0x78>
 800680c:	6923      	ldr	r3, [r4, #16]
 800680e:	b1db      	cbz	r3, 8006848 <_puts_r+0x78>
 8006810:	3e01      	subs	r6, #1
 8006812:	68a3      	ldr	r3, [r4, #8]
 8006814:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006818:	3b01      	subs	r3, #1
 800681a:	60a3      	str	r3, [r4, #8]
 800681c:	bb39      	cbnz	r1, 800686e <_puts_r+0x9e>
 800681e:	2b00      	cmp	r3, #0
 8006820:	da38      	bge.n	8006894 <_puts_r+0xc4>
 8006822:	4622      	mov	r2, r4
 8006824:	210a      	movs	r1, #10
 8006826:	4628      	mov	r0, r5
 8006828:	f000 ffaa 	bl	8007780 <__swbuf_r>
 800682c:	3001      	adds	r0, #1
 800682e:	d011      	beq.n	8006854 <_puts_r+0x84>
 8006830:	250a      	movs	r5, #10
 8006832:	e011      	b.n	8006858 <_puts_r+0x88>
 8006834:	4b1b      	ldr	r3, [pc, #108]	; (80068a4 <_puts_r+0xd4>)
 8006836:	429c      	cmp	r4, r3
 8006838:	d101      	bne.n	800683e <_puts_r+0x6e>
 800683a:	68ac      	ldr	r4, [r5, #8]
 800683c:	e7da      	b.n	80067f4 <_puts_r+0x24>
 800683e:	4b1a      	ldr	r3, [pc, #104]	; (80068a8 <_puts_r+0xd8>)
 8006840:	429c      	cmp	r4, r3
 8006842:	bf08      	it	eq
 8006844:	68ec      	ldreq	r4, [r5, #12]
 8006846:	e7d5      	b.n	80067f4 <_puts_r+0x24>
 8006848:	4621      	mov	r1, r4
 800684a:	4628      	mov	r0, r5
 800684c:	f000 fffc 	bl	8007848 <__swsetup_r>
 8006850:	2800      	cmp	r0, #0
 8006852:	d0dd      	beq.n	8006810 <_puts_r+0x40>
 8006854:	f04f 35ff 	mov.w	r5, #4294967295
 8006858:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800685a:	07da      	lsls	r2, r3, #31
 800685c:	d405      	bmi.n	800686a <_puts_r+0x9a>
 800685e:	89a3      	ldrh	r3, [r4, #12]
 8006860:	059b      	lsls	r3, r3, #22
 8006862:	d402      	bmi.n	800686a <_puts_r+0x9a>
 8006864:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006866:	f002 fc15 	bl	8009094 <__retarget_lock_release_recursive>
 800686a:	4628      	mov	r0, r5
 800686c:	bd70      	pop	{r4, r5, r6, pc}
 800686e:	2b00      	cmp	r3, #0
 8006870:	da04      	bge.n	800687c <_puts_r+0xac>
 8006872:	69a2      	ldr	r2, [r4, #24]
 8006874:	429a      	cmp	r2, r3
 8006876:	dc06      	bgt.n	8006886 <_puts_r+0xb6>
 8006878:	290a      	cmp	r1, #10
 800687a:	d004      	beq.n	8006886 <_puts_r+0xb6>
 800687c:	6823      	ldr	r3, [r4, #0]
 800687e:	1c5a      	adds	r2, r3, #1
 8006880:	6022      	str	r2, [r4, #0]
 8006882:	7019      	strb	r1, [r3, #0]
 8006884:	e7c5      	b.n	8006812 <_puts_r+0x42>
 8006886:	4622      	mov	r2, r4
 8006888:	4628      	mov	r0, r5
 800688a:	f000 ff79 	bl	8007780 <__swbuf_r>
 800688e:	3001      	adds	r0, #1
 8006890:	d1bf      	bne.n	8006812 <_puts_r+0x42>
 8006892:	e7df      	b.n	8006854 <_puts_r+0x84>
 8006894:	6823      	ldr	r3, [r4, #0]
 8006896:	250a      	movs	r5, #10
 8006898:	1c5a      	adds	r2, r3, #1
 800689a:	6022      	str	r2, [r4, #0]
 800689c:	701d      	strb	r5, [r3, #0]
 800689e:	e7db      	b.n	8006858 <_puts_r+0x88>
 80068a0:	0800b54c 	.word	0x0800b54c
 80068a4:	0800b56c 	.word	0x0800b56c
 80068a8:	0800b52c 	.word	0x0800b52c

080068ac <puts>:
 80068ac:	4b02      	ldr	r3, [pc, #8]	; (80068b8 <puts+0xc>)
 80068ae:	4601      	mov	r1, r0
 80068b0:	6818      	ldr	r0, [r3, #0]
 80068b2:	f7ff bf8d 	b.w	80067d0 <_puts_r>
 80068b6:	bf00      	nop
 80068b8:	2000003c 	.word	0x2000003c

080068bc <nanf>:
 80068bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80068c4 <nanf+0x8>
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	7fc00000 	.word	0x7fc00000

080068c8 <siprintf>:
 80068c8:	b40e      	push	{r1, r2, r3}
 80068ca:	b500      	push	{lr}
 80068cc:	b09c      	sub	sp, #112	; 0x70
 80068ce:	ab1d      	add	r3, sp, #116	; 0x74
 80068d0:	9002      	str	r0, [sp, #8]
 80068d2:	9006      	str	r0, [sp, #24]
 80068d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068d8:	4809      	ldr	r0, [pc, #36]	; (8006900 <siprintf+0x38>)
 80068da:	9107      	str	r1, [sp, #28]
 80068dc:	9104      	str	r1, [sp, #16]
 80068de:	4909      	ldr	r1, [pc, #36]	; (8006904 <siprintf+0x3c>)
 80068e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80068e4:	9105      	str	r1, [sp, #20]
 80068e6:	6800      	ldr	r0, [r0, #0]
 80068e8:	9301      	str	r3, [sp, #4]
 80068ea:	a902      	add	r1, sp, #8
 80068ec:	f003 fa88 	bl	8009e00 <_svfiprintf_r>
 80068f0:	9b02      	ldr	r3, [sp, #8]
 80068f2:	2200      	movs	r2, #0
 80068f4:	701a      	strb	r2, [r3, #0]
 80068f6:	b01c      	add	sp, #112	; 0x70
 80068f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80068fc:	b003      	add	sp, #12
 80068fe:	4770      	bx	lr
 8006900:	2000003c 	.word	0x2000003c
 8006904:	ffff0208 	.word	0xffff0208

08006908 <siscanf>:
 8006908:	b40e      	push	{r1, r2, r3}
 800690a:	b510      	push	{r4, lr}
 800690c:	b09f      	sub	sp, #124	; 0x7c
 800690e:	ac21      	add	r4, sp, #132	; 0x84
 8006910:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006914:	f854 2b04 	ldr.w	r2, [r4], #4
 8006918:	9201      	str	r2, [sp, #4]
 800691a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800691e:	9004      	str	r0, [sp, #16]
 8006920:	9008      	str	r0, [sp, #32]
 8006922:	f7f9 fc55 	bl	80001d0 <strlen>
 8006926:	4b0c      	ldr	r3, [pc, #48]	; (8006958 <siscanf+0x50>)
 8006928:	9005      	str	r0, [sp, #20]
 800692a:	9009      	str	r0, [sp, #36]	; 0x24
 800692c:	930d      	str	r3, [sp, #52]	; 0x34
 800692e:	480b      	ldr	r0, [pc, #44]	; (800695c <siscanf+0x54>)
 8006930:	9a01      	ldr	r2, [sp, #4]
 8006932:	6800      	ldr	r0, [r0, #0]
 8006934:	9403      	str	r4, [sp, #12]
 8006936:	2300      	movs	r3, #0
 8006938:	9311      	str	r3, [sp, #68]	; 0x44
 800693a:	9316      	str	r3, [sp, #88]	; 0x58
 800693c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006940:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006944:	a904      	add	r1, sp, #16
 8006946:	4623      	mov	r3, r4
 8006948:	f003 fbb4 	bl	800a0b4 <__ssvfiscanf_r>
 800694c:	b01f      	add	sp, #124	; 0x7c
 800694e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006952:	b003      	add	sp, #12
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	08006983 	.word	0x08006983
 800695c:	2000003c 	.word	0x2000003c

08006960 <__sread>:
 8006960:	b510      	push	{r4, lr}
 8006962:	460c      	mov	r4, r1
 8006964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006968:	f004 f810 	bl	800a98c <_read_r>
 800696c:	2800      	cmp	r0, #0
 800696e:	bfab      	itete	ge
 8006970:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006972:	89a3      	ldrhlt	r3, [r4, #12]
 8006974:	181b      	addge	r3, r3, r0
 8006976:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800697a:	bfac      	ite	ge
 800697c:	6563      	strge	r3, [r4, #84]	; 0x54
 800697e:	81a3      	strhlt	r3, [r4, #12]
 8006980:	bd10      	pop	{r4, pc}

08006982 <__seofread>:
 8006982:	2000      	movs	r0, #0
 8006984:	4770      	bx	lr

08006986 <__swrite>:
 8006986:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800698a:	461f      	mov	r7, r3
 800698c:	898b      	ldrh	r3, [r1, #12]
 800698e:	05db      	lsls	r3, r3, #23
 8006990:	4605      	mov	r5, r0
 8006992:	460c      	mov	r4, r1
 8006994:	4616      	mov	r6, r2
 8006996:	d505      	bpl.n	80069a4 <__swrite+0x1e>
 8006998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800699c:	2302      	movs	r3, #2
 800699e:	2200      	movs	r2, #0
 80069a0:	f002 fb7a 	bl	8009098 <_lseek_r>
 80069a4:	89a3      	ldrh	r3, [r4, #12]
 80069a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069ae:	81a3      	strh	r3, [r4, #12]
 80069b0:	4632      	mov	r2, r6
 80069b2:	463b      	mov	r3, r7
 80069b4:	4628      	mov	r0, r5
 80069b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069ba:	f000 bf33 	b.w	8007824 <_write_r>

080069be <__sseek>:
 80069be:	b510      	push	{r4, lr}
 80069c0:	460c      	mov	r4, r1
 80069c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069c6:	f002 fb67 	bl	8009098 <_lseek_r>
 80069ca:	1c43      	adds	r3, r0, #1
 80069cc:	89a3      	ldrh	r3, [r4, #12]
 80069ce:	bf15      	itete	ne
 80069d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80069d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80069da:	81a3      	strheq	r3, [r4, #12]
 80069dc:	bf18      	it	ne
 80069de:	81a3      	strhne	r3, [r4, #12]
 80069e0:	bd10      	pop	{r4, pc}

080069e2 <__sclose>:
 80069e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069e6:	f000 bf9d 	b.w	8007924 <_close_r>

080069ea <strcpy>:
 80069ea:	4603      	mov	r3, r0
 80069ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069f0:	f803 2b01 	strb.w	r2, [r3], #1
 80069f4:	2a00      	cmp	r2, #0
 80069f6:	d1f9      	bne.n	80069ec <strcpy+0x2>
 80069f8:	4770      	bx	lr

080069fa <strncmp>:
 80069fa:	b510      	push	{r4, lr}
 80069fc:	b17a      	cbz	r2, 8006a1e <strncmp+0x24>
 80069fe:	4603      	mov	r3, r0
 8006a00:	3901      	subs	r1, #1
 8006a02:	1884      	adds	r4, r0, r2
 8006a04:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006a08:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006a0c:	4290      	cmp	r0, r2
 8006a0e:	d101      	bne.n	8006a14 <strncmp+0x1a>
 8006a10:	42a3      	cmp	r3, r4
 8006a12:	d101      	bne.n	8006a18 <strncmp+0x1e>
 8006a14:	1a80      	subs	r0, r0, r2
 8006a16:	bd10      	pop	{r4, pc}
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	d1f3      	bne.n	8006a04 <strncmp+0xa>
 8006a1c:	e7fa      	b.n	8006a14 <strncmp+0x1a>
 8006a1e:	4610      	mov	r0, r2
 8006a20:	e7f9      	b.n	8006a16 <strncmp+0x1c>

08006a22 <sulp>:
 8006a22:	b570      	push	{r4, r5, r6, lr}
 8006a24:	4604      	mov	r4, r0
 8006a26:	460d      	mov	r5, r1
 8006a28:	ec45 4b10 	vmov	d0, r4, r5
 8006a2c:	4616      	mov	r6, r2
 8006a2e:	f002 ff45 	bl	80098bc <__ulp>
 8006a32:	ec51 0b10 	vmov	r0, r1, d0
 8006a36:	b17e      	cbz	r6, 8006a58 <sulp+0x36>
 8006a38:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006a3c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	dd09      	ble.n	8006a58 <sulp+0x36>
 8006a44:	051b      	lsls	r3, r3, #20
 8006a46:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006a4a:	2400      	movs	r4, #0
 8006a4c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006a50:	4622      	mov	r2, r4
 8006a52:	462b      	mov	r3, r5
 8006a54:	f7f9 fdd0 	bl	80005f8 <__aeabi_dmul>
 8006a58:	bd70      	pop	{r4, r5, r6, pc}
 8006a5a:	0000      	movs	r0, r0
 8006a5c:	0000      	movs	r0, r0
	...

08006a60 <_strtod_l>:
 8006a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a64:	ed2d 8b02 	vpush	{d8}
 8006a68:	b09d      	sub	sp, #116	; 0x74
 8006a6a:	461f      	mov	r7, r3
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	9318      	str	r3, [sp, #96]	; 0x60
 8006a70:	4ba2      	ldr	r3, [pc, #648]	; (8006cfc <_strtod_l+0x29c>)
 8006a72:	9213      	str	r2, [sp, #76]	; 0x4c
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	9305      	str	r3, [sp, #20]
 8006a78:	4604      	mov	r4, r0
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	4688      	mov	r8, r1
 8006a7e:	f7f9 fba7 	bl	80001d0 <strlen>
 8006a82:	f04f 0a00 	mov.w	sl, #0
 8006a86:	4605      	mov	r5, r0
 8006a88:	f04f 0b00 	mov.w	fp, #0
 8006a8c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006a90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a92:	781a      	ldrb	r2, [r3, #0]
 8006a94:	2a2b      	cmp	r2, #43	; 0x2b
 8006a96:	d04e      	beq.n	8006b36 <_strtod_l+0xd6>
 8006a98:	d83b      	bhi.n	8006b12 <_strtod_l+0xb2>
 8006a9a:	2a0d      	cmp	r2, #13
 8006a9c:	d834      	bhi.n	8006b08 <_strtod_l+0xa8>
 8006a9e:	2a08      	cmp	r2, #8
 8006aa0:	d834      	bhi.n	8006b0c <_strtod_l+0xac>
 8006aa2:	2a00      	cmp	r2, #0
 8006aa4:	d03e      	beq.n	8006b24 <_strtod_l+0xc4>
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	930a      	str	r3, [sp, #40]	; 0x28
 8006aaa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006aac:	7833      	ldrb	r3, [r6, #0]
 8006aae:	2b30      	cmp	r3, #48	; 0x30
 8006ab0:	f040 80b0 	bne.w	8006c14 <_strtod_l+0x1b4>
 8006ab4:	7873      	ldrb	r3, [r6, #1]
 8006ab6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006aba:	2b58      	cmp	r3, #88	; 0x58
 8006abc:	d168      	bne.n	8006b90 <_strtod_l+0x130>
 8006abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ac0:	9301      	str	r3, [sp, #4]
 8006ac2:	ab18      	add	r3, sp, #96	; 0x60
 8006ac4:	9702      	str	r7, [sp, #8]
 8006ac6:	9300      	str	r3, [sp, #0]
 8006ac8:	4a8d      	ldr	r2, [pc, #564]	; (8006d00 <_strtod_l+0x2a0>)
 8006aca:	ab19      	add	r3, sp, #100	; 0x64
 8006acc:	a917      	add	r1, sp, #92	; 0x5c
 8006ace:	4620      	mov	r0, r4
 8006ad0:	f001 ffd2 	bl	8008a78 <__gethex>
 8006ad4:	f010 0707 	ands.w	r7, r0, #7
 8006ad8:	4605      	mov	r5, r0
 8006ada:	d005      	beq.n	8006ae8 <_strtod_l+0x88>
 8006adc:	2f06      	cmp	r7, #6
 8006ade:	d12c      	bne.n	8006b3a <_strtod_l+0xda>
 8006ae0:	3601      	adds	r6, #1
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	9617      	str	r6, [sp, #92]	; 0x5c
 8006ae6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ae8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	f040 8590 	bne.w	8007610 <_strtod_l+0xbb0>
 8006af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006af2:	b1eb      	cbz	r3, 8006b30 <_strtod_l+0xd0>
 8006af4:	4652      	mov	r2, sl
 8006af6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006afa:	ec43 2b10 	vmov	d0, r2, r3
 8006afe:	b01d      	add	sp, #116	; 0x74
 8006b00:	ecbd 8b02 	vpop	{d8}
 8006b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b08:	2a20      	cmp	r2, #32
 8006b0a:	d1cc      	bne.n	8006aa6 <_strtod_l+0x46>
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006b10:	e7be      	b.n	8006a90 <_strtod_l+0x30>
 8006b12:	2a2d      	cmp	r2, #45	; 0x2d
 8006b14:	d1c7      	bne.n	8006aa6 <_strtod_l+0x46>
 8006b16:	2201      	movs	r2, #1
 8006b18:	920a      	str	r2, [sp, #40]	; 0x28
 8006b1a:	1c5a      	adds	r2, r3, #1
 8006b1c:	9217      	str	r2, [sp, #92]	; 0x5c
 8006b1e:	785b      	ldrb	r3, [r3, #1]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d1c2      	bne.n	8006aaa <_strtod_l+0x4a>
 8006b24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006b26:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f040 856e 	bne.w	800760c <_strtod_l+0xbac>
 8006b30:	4652      	mov	r2, sl
 8006b32:	465b      	mov	r3, fp
 8006b34:	e7e1      	b.n	8006afa <_strtod_l+0x9a>
 8006b36:	2200      	movs	r2, #0
 8006b38:	e7ee      	b.n	8006b18 <_strtod_l+0xb8>
 8006b3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006b3c:	b13a      	cbz	r2, 8006b4e <_strtod_l+0xee>
 8006b3e:	2135      	movs	r1, #53	; 0x35
 8006b40:	a81a      	add	r0, sp, #104	; 0x68
 8006b42:	f002 ffc6 	bl	8009ad2 <__copybits>
 8006b46:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006b48:	4620      	mov	r0, r4
 8006b4a:	f002 fb85 	bl	8009258 <_Bfree>
 8006b4e:	3f01      	subs	r7, #1
 8006b50:	2f04      	cmp	r7, #4
 8006b52:	d806      	bhi.n	8006b62 <_strtod_l+0x102>
 8006b54:	e8df f007 	tbb	[pc, r7]
 8006b58:	1714030a 	.word	0x1714030a
 8006b5c:	0a          	.byte	0x0a
 8006b5d:	00          	.byte	0x00
 8006b5e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8006b62:	0728      	lsls	r0, r5, #28
 8006b64:	d5c0      	bpl.n	8006ae8 <_strtod_l+0x88>
 8006b66:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006b6a:	e7bd      	b.n	8006ae8 <_strtod_l+0x88>
 8006b6c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006b70:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b72:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006b76:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006b7a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006b7e:	e7f0      	b.n	8006b62 <_strtod_l+0x102>
 8006b80:	f8df b180 	ldr.w	fp, [pc, #384]	; 8006d04 <_strtod_l+0x2a4>
 8006b84:	e7ed      	b.n	8006b62 <_strtod_l+0x102>
 8006b86:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006b8a:	f04f 3aff 	mov.w	sl, #4294967295
 8006b8e:	e7e8      	b.n	8006b62 <_strtod_l+0x102>
 8006b90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b92:	1c5a      	adds	r2, r3, #1
 8006b94:	9217      	str	r2, [sp, #92]	; 0x5c
 8006b96:	785b      	ldrb	r3, [r3, #1]
 8006b98:	2b30      	cmp	r3, #48	; 0x30
 8006b9a:	d0f9      	beq.n	8006b90 <_strtod_l+0x130>
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d0a3      	beq.n	8006ae8 <_strtod_l+0x88>
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	f04f 0900 	mov.w	r9, #0
 8006ba6:	9304      	str	r3, [sp, #16]
 8006ba8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006baa:	9308      	str	r3, [sp, #32]
 8006bac:	f8cd 901c 	str.w	r9, [sp, #28]
 8006bb0:	464f      	mov	r7, r9
 8006bb2:	220a      	movs	r2, #10
 8006bb4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006bb6:	7806      	ldrb	r6, [r0, #0]
 8006bb8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006bbc:	b2d9      	uxtb	r1, r3
 8006bbe:	2909      	cmp	r1, #9
 8006bc0:	d92a      	bls.n	8006c18 <_strtod_l+0x1b8>
 8006bc2:	9905      	ldr	r1, [sp, #20]
 8006bc4:	462a      	mov	r2, r5
 8006bc6:	f7ff ff18 	bl	80069fa <strncmp>
 8006bca:	b398      	cbz	r0, 8006c34 <_strtod_l+0x1d4>
 8006bcc:	2000      	movs	r0, #0
 8006bce:	4632      	mov	r2, r6
 8006bd0:	463d      	mov	r5, r7
 8006bd2:	9005      	str	r0, [sp, #20]
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2a65      	cmp	r2, #101	; 0x65
 8006bd8:	d001      	beq.n	8006bde <_strtod_l+0x17e>
 8006bda:	2a45      	cmp	r2, #69	; 0x45
 8006bdc:	d118      	bne.n	8006c10 <_strtod_l+0x1b0>
 8006bde:	b91d      	cbnz	r5, 8006be8 <_strtod_l+0x188>
 8006be0:	9a04      	ldr	r2, [sp, #16]
 8006be2:	4302      	orrs	r2, r0
 8006be4:	d09e      	beq.n	8006b24 <_strtod_l+0xc4>
 8006be6:	2500      	movs	r5, #0
 8006be8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8006bec:	f108 0201 	add.w	r2, r8, #1
 8006bf0:	9217      	str	r2, [sp, #92]	; 0x5c
 8006bf2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006bf6:	2a2b      	cmp	r2, #43	; 0x2b
 8006bf8:	d075      	beq.n	8006ce6 <_strtod_l+0x286>
 8006bfa:	2a2d      	cmp	r2, #45	; 0x2d
 8006bfc:	d07b      	beq.n	8006cf6 <_strtod_l+0x296>
 8006bfe:	f04f 0c00 	mov.w	ip, #0
 8006c02:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006c06:	2909      	cmp	r1, #9
 8006c08:	f240 8082 	bls.w	8006d10 <_strtod_l+0x2b0>
 8006c0c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006c10:	2600      	movs	r6, #0
 8006c12:	e09d      	b.n	8006d50 <_strtod_l+0x2f0>
 8006c14:	2300      	movs	r3, #0
 8006c16:	e7c4      	b.n	8006ba2 <_strtod_l+0x142>
 8006c18:	2f08      	cmp	r7, #8
 8006c1a:	bfd8      	it	le
 8006c1c:	9907      	ldrle	r1, [sp, #28]
 8006c1e:	f100 0001 	add.w	r0, r0, #1
 8006c22:	bfda      	itte	le
 8006c24:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c28:	9307      	strle	r3, [sp, #28]
 8006c2a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006c2e:	3701      	adds	r7, #1
 8006c30:	9017      	str	r0, [sp, #92]	; 0x5c
 8006c32:	e7bf      	b.n	8006bb4 <_strtod_l+0x154>
 8006c34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c36:	195a      	adds	r2, r3, r5
 8006c38:	9217      	str	r2, [sp, #92]	; 0x5c
 8006c3a:	5d5a      	ldrb	r2, [r3, r5]
 8006c3c:	2f00      	cmp	r7, #0
 8006c3e:	d037      	beq.n	8006cb0 <_strtod_l+0x250>
 8006c40:	9005      	str	r0, [sp, #20]
 8006c42:	463d      	mov	r5, r7
 8006c44:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006c48:	2b09      	cmp	r3, #9
 8006c4a:	d912      	bls.n	8006c72 <_strtod_l+0x212>
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e7c2      	b.n	8006bd6 <_strtod_l+0x176>
 8006c50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c52:	1c5a      	adds	r2, r3, #1
 8006c54:	9217      	str	r2, [sp, #92]	; 0x5c
 8006c56:	785a      	ldrb	r2, [r3, #1]
 8006c58:	3001      	adds	r0, #1
 8006c5a:	2a30      	cmp	r2, #48	; 0x30
 8006c5c:	d0f8      	beq.n	8006c50 <_strtod_l+0x1f0>
 8006c5e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006c62:	2b08      	cmp	r3, #8
 8006c64:	f200 84d9 	bhi.w	800761a <_strtod_l+0xbba>
 8006c68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c6a:	9005      	str	r0, [sp, #20]
 8006c6c:	2000      	movs	r0, #0
 8006c6e:	9308      	str	r3, [sp, #32]
 8006c70:	4605      	mov	r5, r0
 8006c72:	3a30      	subs	r2, #48	; 0x30
 8006c74:	f100 0301 	add.w	r3, r0, #1
 8006c78:	d014      	beq.n	8006ca4 <_strtod_l+0x244>
 8006c7a:	9905      	ldr	r1, [sp, #20]
 8006c7c:	4419      	add	r1, r3
 8006c7e:	9105      	str	r1, [sp, #20]
 8006c80:	462b      	mov	r3, r5
 8006c82:	eb00 0e05 	add.w	lr, r0, r5
 8006c86:	210a      	movs	r1, #10
 8006c88:	4573      	cmp	r3, lr
 8006c8a:	d113      	bne.n	8006cb4 <_strtod_l+0x254>
 8006c8c:	182b      	adds	r3, r5, r0
 8006c8e:	2b08      	cmp	r3, #8
 8006c90:	f105 0501 	add.w	r5, r5, #1
 8006c94:	4405      	add	r5, r0
 8006c96:	dc1c      	bgt.n	8006cd2 <_strtod_l+0x272>
 8006c98:	9907      	ldr	r1, [sp, #28]
 8006c9a:	230a      	movs	r3, #10
 8006c9c:	fb03 2301 	mla	r3, r3, r1, r2
 8006ca0:	9307      	str	r3, [sp, #28]
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006ca6:	1c51      	adds	r1, r2, #1
 8006ca8:	9117      	str	r1, [sp, #92]	; 0x5c
 8006caa:	7852      	ldrb	r2, [r2, #1]
 8006cac:	4618      	mov	r0, r3
 8006cae:	e7c9      	b.n	8006c44 <_strtod_l+0x1e4>
 8006cb0:	4638      	mov	r0, r7
 8006cb2:	e7d2      	b.n	8006c5a <_strtod_l+0x1fa>
 8006cb4:	2b08      	cmp	r3, #8
 8006cb6:	dc04      	bgt.n	8006cc2 <_strtod_l+0x262>
 8006cb8:	9e07      	ldr	r6, [sp, #28]
 8006cba:	434e      	muls	r6, r1
 8006cbc:	9607      	str	r6, [sp, #28]
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	e7e2      	b.n	8006c88 <_strtod_l+0x228>
 8006cc2:	f103 0c01 	add.w	ip, r3, #1
 8006cc6:	f1bc 0f10 	cmp.w	ip, #16
 8006cca:	bfd8      	it	le
 8006ccc:	fb01 f909 	mulle.w	r9, r1, r9
 8006cd0:	e7f5      	b.n	8006cbe <_strtod_l+0x25e>
 8006cd2:	2d10      	cmp	r5, #16
 8006cd4:	bfdc      	itt	le
 8006cd6:	230a      	movle	r3, #10
 8006cd8:	fb03 2909 	mlale	r9, r3, r9, r2
 8006cdc:	e7e1      	b.n	8006ca2 <_strtod_l+0x242>
 8006cde:	2300      	movs	r3, #0
 8006ce0:	9305      	str	r3, [sp, #20]
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e77c      	b.n	8006be0 <_strtod_l+0x180>
 8006ce6:	f04f 0c00 	mov.w	ip, #0
 8006cea:	f108 0202 	add.w	r2, r8, #2
 8006cee:	9217      	str	r2, [sp, #92]	; 0x5c
 8006cf0:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006cf4:	e785      	b.n	8006c02 <_strtod_l+0x1a2>
 8006cf6:	f04f 0c01 	mov.w	ip, #1
 8006cfa:	e7f6      	b.n	8006cea <_strtod_l+0x28a>
 8006cfc:	0800b5f4 	.word	0x0800b5f4
 8006d00:	0800b348 	.word	0x0800b348
 8006d04:	7ff00000 	.word	0x7ff00000
 8006d08:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006d0a:	1c51      	adds	r1, r2, #1
 8006d0c:	9117      	str	r1, [sp, #92]	; 0x5c
 8006d0e:	7852      	ldrb	r2, [r2, #1]
 8006d10:	2a30      	cmp	r2, #48	; 0x30
 8006d12:	d0f9      	beq.n	8006d08 <_strtod_l+0x2a8>
 8006d14:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006d18:	2908      	cmp	r1, #8
 8006d1a:	f63f af79 	bhi.w	8006c10 <_strtod_l+0x1b0>
 8006d1e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006d22:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006d24:	9206      	str	r2, [sp, #24]
 8006d26:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006d28:	1c51      	adds	r1, r2, #1
 8006d2a:	9117      	str	r1, [sp, #92]	; 0x5c
 8006d2c:	7852      	ldrb	r2, [r2, #1]
 8006d2e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006d32:	2e09      	cmp	r6, #9
 8006d34:	d937      	bls.n	8006da6 <_strtod_l+0x346>
 8006d36:	9e06      	ldr	r6, [sp, #24]
 8006d38:	1b89      	subs	r1, r1, r6
 8006d3a:	2908      	cmp	r1, #8
 8006d3c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006d40:	dc02      	bgt.n	8006d48 <_strtod_l+0x2e8>
 8006d42:	4576      	cmp	r6, lr
 8006d44:	bfa8      	it	ge
 8006d46:	4676      	movge	r6, lr
 8006d48:	f1bc 0f00 	cmp.w	ip, #0
 8006d4c:	d000      	beq.n	8006d50 <_strtod_l+0x2f0>
 8006d4e:	4276      	negs	r6, r6
 8006d50:	2d00      	cmp	r5, #0
 8006d52:	d14d      	bne.n	8006df0 <_strtod_l+0x390>
 8006d54:	9904      	ldr	r1, [sp, #16]
 8006d56:	4301      	orrs	r1, r0
 8006d58:	f47f aec6 	bne.w	8006ae8 <_strtod_l+0x88>
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f47f aee1 	bne.w	8006b24 <_strtod_l+0xc4>
 8006d62:	2a69      	cmp	r2, #105	; 0x69
 8006d64:	d027      	beq.n	8006db6 <_strtod_l+0x356>
 8006d66:	dc24      	bgt.n	8006db2 <_strtod_l+0x352>
 8006d68:	2a49      	cmp	r2, #73	; 0x49
 8006d6a:	d024      	beq.n	8006db6 <_strtod_l+0x356>
 8006d6c:	2a4e      	cmp	r2, #78	; 0x4e
 8006d6e:	f47f aed9 	bne.w	8006b24 <_strtod_l+0xc4>
 8006d72:	499f      	ldr	r1, [pc, #636]	; (8006ff0 <_strtod_l+0x590>)
 8006d74:	a817      	add	r0, sp, #92	; 0x5c
 8006d76:	f002 f8d7 	bl	8008f28 <__match>
 8006d7a:	2800      	cmp	r0, #0
 8006d7c:	f43f aed2 	beq.w	8006b24 <_strtod_l+0xc4>
 8006d80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	2b28      	cmp	r3, #40	; 0x28
 8006d86:	d12d      	bne.n	8006de4 <_strtod_l+0x384>
 8006d88:	499a      	ldr	r1, [pc, #616]	; (8006ff4 <_strtod_l+0x594>)
 8006d8a:	aa1a      	add	r2, sp, #104	; 0x68
 8006d8c:	a817      	add	r0, sp, #92	; 0x5c
 8006d8e:	f002 f8df 	bl	8008f50 <__hexnan>
 8006d92:	2805      	cmp	r0, #5
 8006d94:	d126      	bne.n	8006de4 <_strtod_l+0x384>
 8006d96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d98:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8006d9c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006da0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006da4:	e6a0      	b.n	8006ae8 <_strtod_l+0x88>
 8006da6:	210a      	movs	r1, #10
 8006da8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8006dac:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006db0:	e7b9      	b.n	8006d26 <_strtod_l+0x2c6>
 8006db2:	2a6e      	cmp	r2, #110	; 0x6e
 8006db4:	e7db      	b.n	8006d6e <_strtod_l+0x30e>
 8006db6:	4990      	ldr	r1, [pc, #576]	; (8006ff8 <_strtod_l+0x598>)
 8006db8:	a817      	add	r0, sp, #92	; 0x5c
 8006dba:	f002 f8b5 	bl	8008f28 <__match>
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	f43f aeb0 	beq.w	8006b24 <_strtod_l+0xc4>
 8006dc4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006dc6:	498d      	ldr	r1, [pc, #564]	; (8006ffc <_strtod_l+0x59c>)
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	a817      	add	r0, sp, #92	; 0x5c
 8006dcc:	9317      	str	r3, [sp, #92]	; 0x5c
 8006dce:	f002 f8ab 	bl	8008f28 <__match>
 8006dd2:	b910      	cbnz	r0, 8006dda <_strtod_l+0x37a>
 8006dd4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	9317      	str	r3, [sp, #92]	; 0x5c
 8006dda:	f8df b230 	ldr.w	fp, [pc, #560]	; 800700c <_strtod_l+0x5ac>
 8006dde:	f04f 0a00 	mov.w	sl, #0
 8006de2:	e681      	b.n	8006ae8 <_strtod_l+0x88>
 8006de4:	4886      	ldr	r0, [pc, #536]	; (8007000 <_strtod_l+0x5a0>)
 8006de6:	f003 fde3 	bl	800a9b0 <nan>
 8006dea:	ec5b ab10 	vmov	sl, fp, d0
 8006dee:	e67b      	b.n	8006ae8 <_strtod_l+0x88>
 8006df0:	9b05      	ldr	r3, [sp, #20]
 8006df2:	9807      	ldr	r0, [sp, #28]
 8006df4:	1af3      	subs	r3, r6, r3
 8006df6:	2f00      	cmp	r7, #0
 8006df8:	bf08      	it	eq
 8006dfa:	462f      	moveq	r7, r5
 8006dfc:	2d10      	cmp	r5, #16
 8006dfe:	9306      	str	r3, [sp, #24]
 8006e00:	46a8      	mov	r8, r5
 8006e02:	bfa8      	it	ge
 8006e04:	f04f 0810 	movge.w	r8, #16
 8006e08:	f7f9 fb7c 	bl	8000504 <__aeabi_ui2d>
 8006e0c:	2d09      	cmp	r5, #9
 8006e0e:	4682      	mov	sl, r0
 8006e10:	468b      	mov	fp, r1
 8006e12:	dd13      	ble.n	8006e3c <_strtod_l+0x3dc>
 8006e14:	4b7b      	ldr	r3, [pc, #492]	; (8007004 <_strtod_l+0x5a4>)
 8006e16:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006e1a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006e1e:	f7f9 fbeb 	bl	80005f8 <__aeabi_dmul>
 8006e22:	4682      	mov	sl, r0
 8006e24:	4648      	mov	r0, r9
 8006e26:	468b      	mov	fp, r1
 8006e28:	f7f9 fb6c 	bl	8000504 <__aeabi_ui2d>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	460b      	mov	r3, r1
 8006e30:	4650      	mov	r0, sl
 8006e32:	4659      	mov	r1, fp
 8006e34:	f7f9 fa2a 	bl	800028c <__adddf3>
 8006e38:	4682      	mov	sl, r0
 8006e3a:	468b      	mov	fp, r1
 8006e3c:	2d0f      	cmp	r5, #15
 8006e3e:	dc38      	bgt.n	8006eb2 <_strtod_l+0x452>
 8006e40:	9b06      	ldr	r3, [sp, #24]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f43f ae50 	beq.w	8006ae8 <_strtod_l+0x88>
 8006e48:	dd24      	ble.n	8006e94 <_strtod_l+0x434>
 8006e4a:	2b16      	cmp	r3, #22
 8006e4c:	dc0b      	bgt.n	8006e66 <_strtod_l+0x406>
 8006e4e:	496d      	ldr	r1, [pc, #436]	; (8007004 <_strtod_l+0x5a4>)
 8006e50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e58:	4652      	mov	r2, sl
 8006e5a:	465b      	mov	r3, fp
 8006e5c:	f7f9 fbcc 	bl	80005f8 <__aeabi_dmul>
 8006e60:	4682      	mov	sl, r0
 8006e62:	468b      	mov	fp, r1
 8006e64:	e640      	b.n	8006ae8 <_strtod_l+0x88>
 8006e66:	9a06      	ldr	r2, [sp, #24]
 8006e68:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	db20      	blt.n	8006eb2 <_strtod_l+0x452>
 8006e70:	4c64      	ldr	r4, [pc, #400]	; (8007004 <_strtod_l+0x5a4>)
 8006e72:	f1c5 050f 	rsb	r5, r5, #15
 8006e76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e7a:	4652      	mov	r2, sl
 8006e7c:	465b      	mov	r3, fp
 8006e7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e82:	f7f9 fbb9 	bl	80005f8 <__aeabi_dmul>
 8006e86:	9b06      	ldr	r3, [sp, #24]
 8006e88:	1b5d      	subs	r5, r3, r5
 8006e8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e92:	e7e3      	b.n	8006e5c <_strtod_l+0x3fc>
 8006e94:	9b06      	ldr	r3, [sp, #24]
 8006e96:	3316      	adds	r3, #22
 8006e98:	db0b      	blt.n	8006eb2 <_strtod_l+0x452>
 8006e9a:	9b05      	ldr	r3, [sp, #20]
 8006e9c:	1b9e      	subs	r6, r3, r6
 8006e9e:	4b59      	ldr	r3, [pc, #356]	; (8007004 <_strtod_l+0x5a4>)
 8006ea0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006ea4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ea8:	4650      	mov	r0, sl
 8006eaa:	4659      	mov	r1, fp
 8006eac:	f7f9 fcce 	bl	800084c <__aeabi_ddiv>
 8006eb0:	e7d6      	b.n	8006e60 <_strtod_l+0x400>
 8006eb2:	9b06      	ldr	r3, [sp, #24]
 8006eb4:	eba5 0808 	sub.w	r8, r5, r8
 8006eb8:	4498      	add	r8, r3
 8006eba:	f1b8 0f00 	cmp.w	r8, #0
 8006ebe:	dd74      	ble.n	8006faa <_strtod_l+0x54a>
 8006ec0:	f018 030f 	ands.w	r3, r8, #15
 8006ec4:	d00a      	beq.n	8006edc <_strtod_l+0x47c>
 8006ec6:	494f      	ldr	r1, [pc, #316]	; (8007004 <_strtod_l+0x5a4>)
 8006ec8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ecc:	4652      	mov	r2, sl
 8006ece:	465b      	mov	r3, fp
 8006ed0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ed4:	f7f9 fb90 	bl	80005f8 <__aeabi_dmul>
 8006ed8:	4682      	mov	sl, r0
 8006eda:	468b      	mov	fp, r1
 8006edc:	f038 080f 	bics.w	r8, r8, #15
 8006ee0:	d04f      	beq.n	8006f82 <_strtod_l+0x522>
 8006ee2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006ee6:	dd22      	ble.n	8006f2e <_strtod_l+0x4ce>
 8006ee8:	2500      	movs	r5, #0
 8006eea:	462e      	mov	r6, r5
 8006eec:	9507      	str	r5, [sp, #28]
 8006eee:	9505      	str	r5, [sp, #20]
 8006ef0:	2322      	movs	r3, #34	; 0x22
 8006ef2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800700c <_strtod_l+0x5ac>
 8006ef6:	6023      	str	r3, [r4, #0]
 8006ef8:	f04f 0a00 	mov.w	sl, #0
 8006efc:	9b07      	ldr	r3, [sp, #28]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	f43f adf2 	beq.w	8006ae8 <_strtod_l+0x88>
 8006f04:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006f06:	4620      	mov	r0, r4
 8006f08:	f002 f9a6 	bl	8009258 <_Bfree>
 8006f0c:	9905      	ldr	r1, [sp, #20]
 8006f0e:	4620      	mov	r0, r4
 8006f10:	f002 f9a2 	bl	8009258 <_Bfree>
 8006f14:	4631      	mov	r1, r6
 8006f16:	4620      	mov	r0, r4
 8006f18:	f002 f99e 	bl	8009258 <_Bfree>
 8006f1c:	9907      	ldr	r1, [sp, #28]
 8006f1e:	4620      	mov	r0, r4
 8006f20:	f002 f99a 	bl	8009258 <_Bfree>
 8006f24:	4629      	mov	r1, r5
 8006f26:	4620      	mov	r0, r4
 8006f28:	f002 f996 	bl	8009258 <_Bfree>
 8006f2c:	e5dc      	b.n	8006ae8 <_strtod_l+0x88>
 8006f2e:	4b36      	ldr	r3, [pc, #216]	; (8007008 <_strtod_l+0x5a8>)
 8006f30:	9304      	str	r3, [sp, #16]
 8006f32:	2300      	movs	r3, #0
 8006f34:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006f38:	4650      	mov	r0, sl
 8006f3a:	4659      	mov	r1, fp
 8006f3c:	4699      	mov	r9, r3
 8006f3e:	f1b8 0f01 	cmp.w	r8, #1
 8006f42:	dc21      	bgt.n	8006f88 <_strtod_l+0x528>
 8006f44:	b10b      	cbz	r3, 8006f4a <_strtod_l+0x4ea>
 8006f46:	4682      	mov	sl, r0
 8006f48:	468b      	mov	fp, r1
 8006f4a:	4b2f      	ldr	r3, [pc, #188]	; (8007008 <_strtod_l+0x5a8>)
 8006f4c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006f50:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006f54:	4652      	mov	r2, sl
 8006f56:	465b      	mov	r3, fp
 8006f58:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006f5c:	f7f9 fb4c 	bl	80005f8 <__aeabi_dmul>
 8006f60:	4b2a      	ldr	r3, [pc, #168]	; (800700c <_strtod_l+0x5ac>)
 8006f62:	460a      	mov	r2, r1
 8006f64:	400b      	ands	r3, r1
 8006f66:	492a      	ldr	r1, [pc, #168]	; (8007010 <_strtod_l+0x5b0>)
 8006f68:	428b      	cmp	r3, r1
 8006f6a:	4682      	mov	sl, r0
 8006f6c:	d8bc      	bhi.n	8006ee8 <_strtod_l+0x488>
 8006f6e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006f72:	428b      	cmp	r3, r1
 8006f74:	bf86      	itte	hi
 8006f76:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007014 <_strtod_l+0x5b4>
 8006f7a:	f04f 3aff 	movhi.w	sl, #4294967295
 8006f7e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006f82:	2300      	movs	r3, #0
 8006f84:	9304      	str	r3, [sp, #16]
 8006f86:	e084      	b.n	8007092 <_strtod_l+0x632>
 8006f88:	f018 0f01 	tst.w	r8, #1
 8006f8c:	d005      	beq.n	8006f9a <_strtod_l+0x53a>
 8006f8e:	9b04      	ldr	r3, [sp, #16]
 8006f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f94:	f7f9 fb30 	bl	80005f8 <__aeabi_dmul>
 8006f98:	2301      	movs	r3, #1
 8006f9a:	9a04      	ldr	r2, [sp, #16]
 8006f9c:	3208      	adds	r2, #8
 8006f9e:	f109 0901 	add.w	r9, r9, #1
 8006fa2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006fa6:	9204      	str	r2, [sp, #16]
 8006fa8:	e7c9      	b.n	8006f3e <_strtod_l+0x4de>
 8006faa:	d0ea      	beq.n	8006f82 <_strtod_l+0x522>
 8006fac:	f1c8 0800 	rsb	r8, r8, #0
 8006fb0:	f018 020f 	ands.w	r2, r8, #15
 8006fb4:	d00a      	beq.n	8006fcc <_strtod_l+0x56c>
 8006fb6:	4b13      	ldr	r3, [pc, #76]	; (8007004 <_strtod_l+0x5a4>)
 8006fb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fbc:	4650      	mov	r0, sl
 8006fbe:	4659      	mov	r1, fp
 8006fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc4:	f7f9 fc42 	bl	800084c <__aeabi_ddiv>
 8006fc8:	4682      	mov	sl, r0
 8006fca:	468b      	mov	fp, r1
 8006fcc:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006fd0:	d0d7      	beq.n	8006f82 <_strtod_l+0x522>
 8006fd2:	f1b8 0f1f 	cmp.w	r8, #31
 8006fd6:	dd1f      	ble.n	8007018 <_strtod_l+0x5b8>
 8006fd8:	2500      	movs	r5, #0
 8006fda:	462e      	mov	r6, r5
 8006fdc:	9507      	str	r5, [sp, #28]
 8006fde:	9505      	str	r5, [sp, #20]
 8006fe0:	2322      	movs	r3, #34	; 0x22
 8006fe2:	f04f 0a00 	mov.w	sl, #0
 8006fe6:	f04f 0b00 	mov.w	fp, #0
 8006fea:	6023      	str	r3, [r4, #0]
 8006fec:	e786      	b.n	8006efc <_strtod_l+0x49c>
 8006fee:	bf00      	nop
 8006ff0:	0800b31d 	.word	0x0800b31d
 8006ff4:	0800b35c 	.word	0x0800b35c
 8006ff8:	0800b315 	.word	0x0800b315
 8006ffc:	0800b49c 	.word	0x0800b49c
 8007000:	0800b0cf 	.word	0x0800b0cf
 8007004:	0800b690 	.word	0x0800b690
 8007008:	0800b668 	.word	0x0800b668
 800700c:	7ff00000 	.word	0x7ff00000
 8007010:	7ca00000 	.word	0x7ca00000
 8007014:	7fefffff 	.word	0x7fefffff
 8007018:	f018 0310 	ands.w	r3, r8, #16
 800701c:	bf18      	it	ne
 800701e:	236a      	movne	r3, #106	; 0x6a
 8007020:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80073d0 <_strtod_l+0x970>
 8007024:	9304      	str	r3, [sp, #16]
 8007026:	4650      	mov	r0, sl
 8007028:	4659      	mov	r1, fp
 800702a:	2300      	movs	r3, #0
 800702c:	f018 0f01 	tst.w	r8, #1
 8007030:	d004      	beq.n	800703c <_strtod_l+0x5dc>
 8007032:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007036:	f7f9 fadf 	bl	80005f8 <__aeabi_dmul>
 800703a:	2301      	movs	r3, #1
 800703c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007040:	f109 0908 	add.w	r9, r9, #8
 8007044:	d1f2      	bne.n	800702c <_strtod_l+0x5cc>
 8007046:	b10b      	cbz	r3, 800704c <_strtod_l+0x5ec>
 8007048:	4682      	mov	sl, r0
 800704a:	468b      	mov	fp, r1
 800704c:	9b04      	ldr	r3, [sp, #16]
 800704e:	b1c3      	cbz	r3, 8007082 <_strtod_l+0x622>
 8007050:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007054:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007058:	2b00      	cmp	r3, #0
 800705a:	4659      	mov	r1, fp
 800705c:	dd11      	ble.n	8007082 <_strtod_l+0x622>
 800705e:	2b1f      	cmp	r3, #31
 8007060:	f340 8124 	ble.w	80072ac <_strtod_l+0x84c>
 8007064:	2b34      	cmp	r3, #52	; 0x34
 8007066:	bfde      	ittt	le
 8007068:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800706c:	f04f 33ff 	movle.w	r3, #4294967295
 8007070:	fa03 f202 	lslle.w	r2, r3, r2
 8007074:	f04f 0a00 	mov.w	sl, #0
 8007078:	bfcc      	ite	gt
 800707a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800707e:	ea02 0b01 	andle.w	fp, r2, r1
 8007082:	2200      	movs	r2, #0
 8007084:	2300      	movs	r3, #0
 8007086:	4650      	mov	r0, sl
 8007088:	4659      	mov	r1, fp
 800708a:	f7f9 fd1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800708e:	2800      	cmp	r0, #0
 8007090:	d1a2      	bne.n	8006fd8 <_strtod_l+0x578>
 8007092:	9b07      	ldr	r3, [sp, #28]
 8007094:	9300      	str	r3, [sp, #0]
 8007096:	9908      	ldr	r1, [sp, #32]
 8007098:	462b      	mov	r3, r5
 800709a:	463a      	mov	r2, r7
 800709c:	4620      	mov	r0, r4
 800709e:	f002 f943 	bl	8009328 <__s2b>
 80070a2:	9007      	str	r0, [sp, #28]
 80070a4:	2800      	cmp	r0, #0
 80070a6:	f43f af1f 	beq.w	8006ee8 <_strtod_l+0x488>
 80070aa:	9b05      	ldr	r3, [sp, #20]
 80070ac:	1b9e      	subs	r6, r3, r6
 80070ae:	9b06      	ldr	r3, [sp, #24]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	bfb4      	ite	lt
 80070b4:	4633      	movlt	r3, r6
 80070b6:	2300      	movge	r3, #0
 80070b8:	930c      	str	r3, [sp, #48]	; 0x30
 80070ba:	9b06      	ldr	r3, [sp, #24]
 80070bc:	2500      	movs	r5, #0
 80070be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80070c2:	9312      	str	r3, [sp, #72]	; 0x48
 80070c4:	462e      	mov	r6, r5
 80070c6:	9b07      	ldr	r3, [sp, #28]
 80070c8:	4620      	mov	r0, r4
 80070ca:	6859      	ldr	r1, [r3, #4]
 80070cc:	f002 f884 	bl	80091d8 <_Balloc>
 80070d0:	9005      	str	r0, [sp, #20]
 80070d2:	2800      	cmp	r0, #0
 80070d4:	f43f af0c 	beq.w	8006ef0 <_strtod_l+0x490>
 80070d8:	9b07      	ldr	r3, [sp, #28]
 80070da:	691a      	ldr	r2, [r3, #16]
 80070dc:	3202      	adds	r2, #2
 80070de:	f103 010c 	add.w	r1, r3, #12
 80070e2:	0092      	lsls	r2, r2, #2
 80070e4:	300c      	adds	r0, #12
 80070e6:	f002 f869 	bl	80091bc <memcpy>
 80070ea:	ec4b ab10 	vmov	d0, sl, fp
 80070ee:	aa1a      	add	r2, sp, #104	; 0x68
 80070f0:	a919      	add	r1, sp, #100	; 0x64
 80070f2:	4620      	mov	r0, r4
 80070f4:	f002 fc5e 	bl	80099b4 <__d2b>
 80070f8:	ec4b ab18 	vmov	d8, sl, fp
 80070fc:	9018      	str	r0, [sp, #96]	; 0x60
 80070fe:	2800      	cmp	r0, #0
 8007100:	f43f aef6 	beq.w	8006ef0 <_strtod_l+0x490>
 8007104:	2101      	movs	r1, #1
 8007106:	4620      	mov	r0, r4
 8007108:	f002 f9a8 	bl	800945c <__i2b>
 800710c:	4606      	mov	r6, r0
 800710e:	2800      	cmp	r0, #0
 8007110:	f43f aeee 	beq.w	8006ef0 <_strtod_l+0x490>
 8007114:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007116:	9904      	ldr	r1, [sp, #16]
 8007118:	2b00      	cmp	r3, #0
 800711a:	bfab      	itete	ge
 800711c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800711e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007120:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007122:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007126:	bfac      	ite	ge
 8007128:	eb03 0902 	addge.w	r9, r3, r2
 800712c:	1ad7      	sublt	r7, r2, r3
 800712e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007130:	eba3 0801 	sub.w	r8, r3, r1
 8007134:	4490      	add	r8, r2
 8007136:	4ba1      	ldr	r3, [pc, #644]	; (80073bc <_strtod_l+0x95c>)
 8007138:	f108 38ff 	add.w	r8, r8, #4294967295
 800713c:	4598      	cmp	r8, r3
 800713e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007142:	f280 80c7 	bge.w	80072d4 <_strtod_l+0x874>
 8007146:	eba3 0308 	sub.w	r3, r3, r8
 800714a:	2b1f      	cmp	r3, #31
 800714c:	eba2 0203 	sub.w	r2, r2, r3
 8007150:	f04f 0101 	mov.w	r1, #1
 8007154:	f300 80b1 	bgt.w	80072ba <_strtod_l+0x85a>
 8007158:	fa01 f303 	lsl.w	r3, r1, r3
 800715c:	930d      	str	r3, [sp, #52]	; 0x34
 800715e:	2300      	movs	r3, #0
 8007160:	9308      	str	r3, [sp, #32]
 8007162:	eb09 0802 	add.w	r8, r9, r2
 8007166:	9b04      	ldr	r3, [sp, #16]
 8007168:	45c1      	cmp	r9, r8
 800716a:	4417      	add	r7, r2
 800716c:	441f      	add	r7, r3
 800716e:	464b      	mov	r3, r9
 8007170:	bfa8      	it	ge
 8007172:	4643      	movge	r3, r8
 8007174:	42bb      	cmp	r3, r7
 8007176:	bfa8      	it	ge
 8007178:	463b      	movge	r3, r7
 800717a:	2b00      	cmp	r3, #0
 800717c:	bfc2      	ittt	gt
 800717e:	eba8 0803 	subgt.w	r8, r8, r3
 8007182:	1aff      	subgt	r7, r7, r3
 8007184:	eba9 0903 	subgt.w	r9, r9, r3
 8007188:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800718a:	2b00      	cmp	r3, #0
 800718c:	dd17      	ble.n	80071be <_strtod_l+0x75e>
 800718e:	4631      	mov	r1, r6
 8007190:	461a      	mov	r2, r3
 8007192:	4620      	mov	r0, r4
 8007194:	f002 fa22 	bl	80095dc <__pow5mult>
 8007198:	4606      	mov	r6, r0
 800719a:	2800      	cmp	r0, #0
 800719c:	f43f aea8 	beq.w	8006ef0 <_strtod_l+0x490>
 80071a0:	4601      	mov	r1, r0
 80071a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80071a4:	4620      	mov	r0, r4
 80071a6:	f002 f96f 	bl	8009488 <__multiply>
 80071aa:	900b      	str	r0, [sp, #44]	; 0x2c
 80071ac:	2800      	cmp	r0, #0
 80071ae:	f43f ae9f 	beq.w	8006ef0 <_strtod_l+0x490>
 80071b2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80071b4:	4620      	mov	r0, r4
 80071b6:	f002 f84f 	bl	8009258 <_Bfree>
 80071ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071bc:	9318      	str	r3, [sp, #96]	; 0x60
 80071be:	f1b8 0f00 	cmp.w	r8, #0
 80071c2:	f300 808c 	bgt.w	80072de <_strtod_l+0x87e>
 80071c6:	9b06      	ldr	r3, [sp, #24]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	dd08      	ble.n	80071de <_strtod_l+0x77e>
 80071cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80071ce:	9905      	ldr	r1, [sp, #20]
 80071d0:	4620      	mov	r0, r4
 80071d2:	f002 fa03 	bl	80095dc <__pow5mult>
 80071d6:	9005      	str	r0, [sp, #20]
 80071d8:	2800      	cmp	r0, #0
 80071da:	f43f ae89 	beq.w	8006ef0 <_strtod_l+0x490>
 80071de:	2f00      	cmp	r7, #0
 80071e0:	dd08      	ble.n	80071f4 <_strtod_l+0x794>
 80071e2:	9905      	ldr	r1, [sp, #20]
 80071e4:	463a      	mov	r2, r7
 80071e6:	4620      	mov	r0, r4
 80071e8:	f002 fa52 	bl	8009690 <__lshift>
 80071ec:	9005      	str	r0, [sp, #20]
 80071ee:	2800      	cmp	r0, #0
 80071f0:	f43f ae7e 	beq.w	8006ef0 <_strtod_l+0x490>
 80071f4:	f1b9 0f00 	cmp.w	r9, #0
 80071f8:	dd08      	ble.n	800720c <_strtod_l+0x7ac>
 80071fa:	4631      	mov	r1, r6
 80071fc:	464a      	mov	r2, r9
 80071fe:	4620      	mov	r0, r4
 8007200:	f002 fa46 	bl	8009690 <__lshift>
 8007204:	4606      	mov	r6, r0
 8007206:	2800      	cmp	r0, #0
 8007208:	f43f ae72 	beq.w	8006ef0 <_strtod_l+0x490>
 800720c:	9a05      	ldr	r2, [sp, #20]
 800720e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007210:	4620      	mov	r0, r4
 8007212:	f002 fac9 	bl	80097a8 <__mdiff>
 8007216:	4605      	mov	r5, r0
 8007218:	2800      	cmp	r0, #0
 800721a:	f43f ae69 	beq.w	8006ef0 <_strtod_l+0x490>
 800721e:	68c3      	ldr	r3, [r0, #12]
 8007220:	930b      	str	r3, [sp, #44]	; 0x2c
 8007222:	2300      	movs	r3, #0
 8007224:	60c3      	str	r3, [r0, #12]
 8007226:	4631      	mov	r1, r6
 8007228:	f002 faa2 	bl	8009770 <__mcmp>
 800722c:	2800      	cmp	r0, #0
 800722e:	da60      	bge.n	80072f2 <_strtod_l+0x892>
 8007230:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007232:	ea53 030a 	orrs.w	r3, r3, sl
 8007236:	f040 8082 	bne.w	800733e <_strtod_l+0x8de>
 800723a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800723e:	2b00      	cmp	r3, #0
 8007240:	d17d      	bne.n	800733e <_strtod_l+0x8de>
 8007242:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007246:	0d1b      	lsrs	r3, r3, #20
 8007248:	051b      	lsls	r3, r3, #20
 800724a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800724e:	d976      	bls.n	800733e <_strtod_l+0x8de>
 8007250:	696b      	ldr	r3, [r5, #20]
 8007252:	b913      	cbnz	r3, 800725a <_strtod_l+0x7fa>
 8007254:	692b      	ldr	r3, [r5, #16]
 8007256:	2b01      	cmp	r3, #1
 8007258:	dd71      	ble.n	800733e <_strtod_l+0x8de>
 800725a:	4629      	mov	r1, r5
 800725c:	2201      	movs	r2, #1
 800725e:	4620      	mov	r0, r4
 8007260:	f002 fa16 	bl	8009690 <__lshift>
 8007264:	4631      	mov	r1, r6
 8007266:	4605      	mov	r5, r0
 8007268:	f002 fa82 	bl	8009770 <__mcmp>
 800726c:	2800      	cmp	r0, #0
 800726e:	dd66      	ble.n	800733e <_strtod_l+0x8de>
 8007270:	9904      	ldr	r1, [sp, #16]
 8007272:	4a53      	ldr	r2, [pc, #332]	; (80073c0 <_strtod_l+0x960>)
 8007274:	465b      	mov	r3, fp
 8007276:	2900      	cmp	r1, #0
 8007278:	f000 8081 	beq.w	800737e <_strtod_l+0x91e>
 800727c:	ea02 010b 	and.w	r1, r2, fp
 8007280:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007284:	dc7b      	bgt.n	800737e <_strtod_l+0x91e>
 8007286:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800728a:	f77f aea9 	ble.w	8006fe0 <_strtod_l+0x580>
 800728e:	4b4d      	ldr	r3, [pc, #308]	; (80073c4 <_strtod_l+0x964>)
 8007290:	4650      	mov	r0, sl
 8007292:	4659      	mov	r1, fp
 8007294:	2200      	movs	r2, #0
 8007296:	f7f9 f9af 	bl	80005f8 <__aeabi_dmul>
 800729a:	460b      	mov	r3, r1
 800729c:	4303      	orrs	r3, r0
 800729e:	bf08      	it	eq
 80072a0:	2322      	moveq	r3, #34	; 0x22
 80072a2:	4682      	mov	sl, r0
 80072a4:	468b      	mov	fp, r1
 80072a6:	bf08      	it	eq
 80072a8:	6023      	streq	r3, [r4, #0]
 80072aa:	e62b      	b.n	8006f04 <_strtod_l+0x4a4>
 80072ac:	f04f 32ff 	mov.w	r2, #4294967295
 80072b0:	fa02 f303 	lsl.w	r3, r2, r3
 80072b4:	ea03 0a0a 	and.w	sl, r3, sl
 80072b8:	e6e3      	b.n	8007082 <_strtod_l+0x622>
 80072ba:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80072be:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80072c2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80072c6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80072ca:	fa01 f308 	lsl.w	r3, r1, r8
 80072ce:	9308      	str	r3, [sp, #32]
 80072d0:	910d      	str	r1, [sp, #52]	; 0x34
 80072d2:	e746      	b.n	8007162 <_strtod_l+0x702>
 80072d4:	2300      	movs	r3, #0
 80072d6:	9308      	str	r3, [sp, #32]
 80072d8:	2301      	movs	r3, #1
 80072da:	930d      	str	r3, [sp, #52]	; 0x34
 80072dc:	e741      	b.n	8007162 <_strtod_l+0x702>
 80072de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80072e0:	4642      	mov	r2, r8
 80072e2:	4620      	mov	r0, r4
 80072e4:	f002 f9d4 	bl	8009690 <__lshift>
 80072e8:	9018      	str	r0, [sp, #96]	; 0x60
 80072ea:	2800      	cmp	r0, #0
 80072ec:	f47f af6b 	bne.w	80071c6 <_strtod_l+0x766>
 80072f0:	e5fe      	b.n	8006ef0 <_strtod_l+0x490>
 80072f2:	465f      	mov	r7, fp
 80072f4:	d16e      	bne.n	80073d4 <_strtod_l+0x974>
 80072f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072fc:	b342      	cbz	r2, 8007350 <_strtod_l+0x8f0>
 80072fe:	4a32      	ldr	r2, [pc, #200]	; (80073c8 <_strtod_l+0x968>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d128      	bne.n	8007356 <_strtod_l+0x8f6>
 8007304:	9b04      	ldr	r3, [sp, #16]
 8007306:	4651      	mov	r1, sl
 8007308:	b1eb      	cbz	r3, 8007346 <_strtod_l+0x8e6>
 800730a:	4b2d      	ldr	r3, [pc, #180]	; (80073c0 <_strtod_l+0x960>)
 800730c:	403b      	ands	r3, r7
 800730e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007312:	f04f 32ff 	mov.w	r2, #4294967295
 8007316:	d819      	bhi.n	800734c <_strtod_l+0x8ec>
 8007318:	0d1b      	lsrs	r3, r3, #20
 800731a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800731e:	fa02 f303 	lsl.w	r3, r2, r3
 8007322:	4299      	cmp	r1, r3
 8007324:	d117      	bne.n	8007356 <_strtod_l+0x8f6>
 8007326:	4b29      	ldr	r3, [pc, #164]	; (80073cc <_strtod_l+0x96c>)
 8007328:	429f      	cmp	r7, r3
 800732a:	d102      	bne.n	8007332 <_strtod_l+0x8d2>
 800732c:	3101      	adds	r1, #1
 800732e:	f43f addf 	beq.w	8006ef0 <_strtod_l+0x490>
 8007332:	4b23      	ldr	r3, [pc, #140]	; (80073c0 <_strtod_l+0x960>)
 8007334:	403b      	ands	r3, r7
 8007336:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800733a:	f04f 0a00 	mov.w	sl, #0
 800733e:	9b04      	ldr	r3, [sp, #16]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1a4      	bne.n	800728e <_strtod_l+0x82e>
 8007344:	e5de      	b.n	8006f04 <_strtod_l+0x4a4>
 8007346:	f04f 33ff 	mov.w	r3, #4294967295
 800734a:	e7ea      	b.n	8007322 <_strtod_l+0x8c2>
 800734c:	4613      	mov	r3, r2
 800734e:	e7e8      	b.n	8007322 <_strtod_l+0x8c2>
 8007350:	ea53 030a 	orrs.w	r3, r3, sl
 8007354:	d08c      	beq.n	8007270 <_strtod_l+0x810>
 8007356:	9b08      	ldr	r3, [sp, #32]
 8007358:	b1db      	cbz	r3, 8007392 <_strtod_l+0x932>
 800735a:	423b      	tst	r3, r7
 800735c:	d0ef      	beq.n	800733e <_strtod_l+0x8de>
 800735e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007360:	9a04      	ldr	r2, [sp, #16]
 8007362:	4650      	mov	r0, sl
 8007364:	4659      	mov	r1, fp
 8007366:	b1c3      	cbz	r3, 800739a <_strtod_l+0x93a>
 8007368:	f7ff fb5b 	bl	8006a22 <sulp>
 800736c:	4602      	mov	r2, r0
 800736e:	460b      	mov	r3, r1
 8007370:	ec51 0b18 	vmov	r0, r1, d8
 8007374:	f7f8 ff8a 	bl	800028c <__adddf3>
 8007378:	4682      	mov	sl, r0
 800737a:	468b      	mov	fp, r1
 800737c:	e7df      	b.n	800733e <_strtod_l+0x8de>
 800737e:	4013      	ands	r3, r2
 8007380:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007384:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007388:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800738c:	f04f 3aff 	mov.w	sl, #4294967295
 8007390:	e7d5      	b.n	800733e <_strtod_l+0x8de>
 8007392:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007394:	ea13 0f0a 	tst.w	r3, sl
 8007398:	e7e0      	b.n	800735c <_strtod_l+0x8fc>
 800739a:	f7ff fb42 	bl	8006a22 <sulp>
 800739e:	4602      	mov	r2, r0
 80073a0:	460b      	mov	r3, r1
 80073a2:	ec51 0b18 	vmov	r0, r1, d8
 80073a6:	f7f8 ff6f 	bl	8000288 <__aeabi_dsub>
 80073aa:	2200      	movs	r2, #0
 80073ac:	2300      	movs	r3, #0
 80073ae:	4682      	mov	sl, r0
 80073b0:	468b      	mov	fp, r1
 80073b2:	f7f9 fb89 	bl	8000ac8 <__aeabi_dcmpeq>
 80073b6:	2800      	cmp	r0, #0
 80073b8:	d0c1      	beq.n	800733e <_strtod_l+0x8de>
 80073ba:	e611      	b.n	8006fe0 <_strtod_l+0x580>
 80073bc:	fffffc02 	.word	0xfffffc02
 80073c0:	7ff00000 	.word	0x7ff00000
 80073c4:	39500000 	.word	0x39500000
 80073c8:	000fffff 	.word	0x000fffff
 80073cc:	7fefffff 	.word	0x7fefffff
 80073d0:	0800b370 	.word	0x0800b370
 80073d4:	4631      	mov	r1, r6
 80073d6:	4628      	mov	r0, r5
 80073d8:	f002 fb48 	bl	8009a6c <__ratio>
 80073dc:	ec59 8b10 	vmov	r8, r9, d0
 80073e0:	ee10 0a10 	vmov	r0, s0
 80073e4:	2200      	movs	r2, #0
 80073e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80073ea:	4649      	mov	r1, r9
 80073ec:	f7f9 fb80 	bl	8000af0 <__aeabi_dcmple>
 80073f0:	2800      	cmp	r0, #0
 80073f2:	d07a      	beq.n	80074ea <_strtod_l+0xa8a>
 80073f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d04a      	beq.n	8007490 <_strtod_l+0xa30>
 80073fa:	4b95      	ldr	r3, [pc, #596]	; (8007650 <_strtod_l+0xbf0>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007402:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007650 <_strtod_l+0xbf0>
 8007406:	f04f 0800 	mov.w	r8, #0
 800740a:	4b92      	ldr	r3, [pc, #584]	; (8007654 <_strtod_l+0xbf4>)
 800740c:	403b      	ands	r3, r7
 800740e:	930d      	str	r3, [sp, #52]	; 0x34
 8007410:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007412:	4b91      	ldr	r3, [pc, #580]	; (8007658 <_strtod_l+0xbf8>)
 8007414:	429a      	cmp	r2, r3
 8007416:	f040 80b0 	bne.w	800757a <_strtod_l+0xb1a>
 800741a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800741e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007422:	ec4b ab10 	vmov	d0, sl, fp
 8007426:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800742a:	f002 fa47 	bl	80098bc <__ulp>
 800742e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007432:	ec53 2b10 	vmov	r2, r3, d0
 8007436:	f7f9 f8df 	bl	80005f8 <__aeabi_dmul>
 800743a:	4652      	mov	r2, sl
 800743c:	465b      	mov	r3, fp
 800743e:	f7f8 ff25 	bl	800028c <__adddf3>
 8007442:	460b      	mov	r3, r1
 8007444:	4983      	ldr	r1, [pc, #524]	; (8007654 <_strtod_l+0xbf4>)
 8007446:	4a85      	ldr	r2, [pc, #532]	; (800765c <_strtod_l+0xbfc>)
 8007448:	4019      	ands	r1, r3
 800744a:	4291      	cmp	r1, r2
 800744c:	4682      	mov	sl, r0
 800744e:	d960      	bls.n	8007512 <_strtod_l+0xab2>
 8007450:	ee18 3a90 	vmov	r3, s17
 8007454:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007458:	4293      	cmp	r3, r2
 800745a:	d104      	bne.n	8007466 <_strtod_l+0xa06>
 800745c:	ee18 3a10 	vmov	r3, s16
 8007460:	3301      	adds	r3, #1
 8007462:	f43f ad45 	beq.w	8006ef0 <_strtod_l+0x490>
 8007466:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007668 <_strtod_l+0xc08>
 800746a:	f04f 3aff 	mov.w	sl, #4294967295
 800746e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007470:	4620      	mov	r0, r4
 8007472:	f001 fef1 	bl	8009258 <_Bfree>
 8007476:	9905      	ldr	r1, [sp, #20]
 8007478:	4620      	mov	r0, r4
 800747a:	f001 feed 	bl	8009258 <_Bfree>
 800747e:	4631      	mov	r1, r6
 8007480:	4620      	mov	r0, r4
 8007482:	f001 fee9 	bl	8009258 <_Bfree>
 8007486:	4629      	mov	r1, r5
 8007488:	4620      	mov	r0, r4
 800748a:	f001 fee5 	bl	8009258 <_Bfree>
 800748e:	e61a      	b.n	80070c6 <_strtod_l+0x666>
 8007490:	f1ba 0f00 	cmp.w	sl, #0
 8007494:	d11b      	bne.n	80074ce <_strtod_l+0xa6e>
 8007496:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800749a:	b9f3      	cbnz	r3, 80074da <_strtod_l+0xa7a>
 800749c:	4b6c      	ldr	r3, [pc, #432]	; (8007650 <_strtod_l+0xbf0>)
 800749e:	2200      	movs	r2, #0
 80074a0:	4640      	mov	r0, r8
 80074a2:	4649      	mov	r1, r9
 80074a4:	f7f9 fb1a 	bl	8000adc <__aeabi_dcmplt>
 80074a8:	b9d0      	cbnz	r0, 80074e0 <_strtod_l+0xa80>
 80074aa:	4640      	mov	r0, r8
 80074ac:	4649      	mov	r1, r9
 80074ae:	4b6c      	ldr	r3, [pc, #432]	; (8007660 <_strtod_l+0xc00>)
 80074b0:	2200      	movs	r2, #0
 80074b2:	f7f9 f8a1 	bl	80005f8 <__aeabi_dmul>
 80074b6:	4680      	mov	r8, r0
 80074b8:	4689      	mov	r9, r1
 80074ba:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80074be:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80074c2:	9315      	str	r3, [sp, #84]	; 0x54
 80074c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80074c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80074cc:	e79d      	b.n	800740a <_strtod_l+0x9aa>
 80074ce:	f1ba 0f01 	cmp.w	sl, #1
 80074d2:	d102      	bne.n	80074da <_strtod_l+0xa7a>
 80074d4:	2f00      	cmp	r7, #0
 80074d6:	f43f ad83 	beq.w	8006fe0 <_strtod_l+0x580>
 80074da:	4b62      	ldr	r3, [pc, #392]	; (8007664 <_strtod_l+0xc04>)
 80074dc:	2200      	movs	r2, #0
 80074de:	e78e      	b.n	80073fe <_strtod_l+0x99e>
 80074e0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007660 <_strtod_l+0xc00>
 80074e4:	f04f 0800 	mov.w	r8, #0
 80074e8:	e7e7      	b.n	80074ba <_strtod_l+0xa5a>
 80074ea:	4b5d      	ldr	r3, [pc, #372]	; (8007660 <_strtod_l+0xc00>)
 80074ec:	4640      	mov	r0, r8
 80074ee:	4649      	mov	r1, r9
 80074f0:	2200      	movs	r2, #0
 80074f2:	f7f9 f881 	bl	80005f8 <__aeabi_dmul>
 80074f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074f8:	4680      	mov	r8, r0
 80074fa:	4689      	mov	r9, r1
 80074fc:	b933      	cbnz	r3, 800750c <_strtod_l+0xaac>
 80074fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007502:	900e      	str	r0, [sp, #56]	; 0x38
 8007504:	930f      	str	r3, [sp, #60]	; 0x3c
 8007506:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800750a:	e7dd      	b.n	80074c8 <_strtod_l+0xa68>
 800750c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007510:	e7f9      	b.n	8007506 <_strtod_l+0xaa6>
 8007512:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007516:	9b04      	ldr	r3, [sp, #16]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d1a8      	bne.n	800746e <_strtod_l+0xa0e>
 800751c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007520:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007522:	0d1b      	lsrs	r3, r3, #20
 8007524:	051b      	lsls	r3, r3, #20
 8007526:	429a      	cmp	r2, r3
 8007528:	d1a1      	bne.n	800746e <_strtod_l+0xa0e>
 800752a:	4640      	mov	r0, r8
 800752c:	4649      	mov	r1, r9
 800752e:	f7f9 fbc3 	bl	8000cb8 <__aeabi_d2lz>
 8007532:	f7f9 f833 	bl	800059c <__aeabi_l2d>
 8007536:	4602      	mov	r2, r0
 8007538:	460b      	mov	r3, r1
 800753a:	4640      	mov	r0, r8
 800753c:	4649      	mov	r1, r9
 800753e:	f7f8 fea3 	bl	8000288 <__aeabi_dsub>
 8007542:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007544:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007548:	ea43 030a 	orr.w	r3, r3, sl
 800754c:	4313      	orrs	r3, r2
 800754e:	4680      	mov	r8, r0
 8007550:	4689      	mov	r9, r1
 8007552:	d055      	beq.n	8007600 <_strtod_l+0xba0>
 8007554:	a336      	add	r3, pc, #216	; (adr r3, 8007630 <_strtod_l+0xbd0>)
 8007556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755a:	f7f9 fabf 	bl	8000adc <__aeabi_dcmplt>
 800755e:	2800      	cmp	r0, #0
 8007560:	f47f acd0 	bne.w	8006f04 <_strtod_l+0x4a4>
 8007564:	a334      	add	r3, pc, #208	; (adr r3, 8007638 <_strtod_l+0xbd8>)
 8007566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800756a:	4640      	mov	r0, r8
 800756c:	4649      	mov	r1, r9
 800756e:	f7f9 fad3 	bl	8000b18 <__aeabi_dcmpgt>
 8007572:	2800      	cmp	r0, #0
 8007574:	f43f af7b 	beq.w	800746e <_strtod_l+0xa0e>
 8007578:	e4c4      	b.n	8006f04 <_strtod_l+0x4a4>
 800757a:	9b04      	ldr	r3, [sp, #16]
 800757c:	b333      	cbz	r3, 80075cc <_strtod_l+0xb6c>
 800757e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007580:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007584:	d822      	bhi.n	80075cc <_strtod_l+0xb6c>
 8007586:	a32e      	add	r3, pc, #184	; (adr r3, 8007640 <_strtod_l+0xbe0>)
 8007588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758c:	4640      	mov	r0, r8
 800758e:	4649      	mov	r1, r9
 8007590:	f7f9 faae 	bl	8000af0 <__aeabi_dcmple>
 8007594:	b1a0      	cbz	r0, 80075c0 <_strtod_l+0xb60>
 8007596:	4649      	mov	r1, r9
 8007598:	4640      	mov	r0, r8
 800759a:	f7f9 fb05 	bl	8000ba8 <__aeabi_d2uiz>
 800759e:	2801      	cmp	r0, #1
 80075a0:	bf38      	it	cc
 80075a2:	2001      	movcc	r0, #1
 80075a4:	f7f8 ffae 	bl	8000504 <__aeabi_ui2d>
 80075a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075aa:	4680      	mov	r8, r0
 80075ac:	4689      	mov	r9, r1
 80075ae:	bb23      	cbnz	r3, 80075fa <_strtod_l+0xb9a>
 80075b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075b4:	9010      	str	r0, [sp, #64]	; 0x40
 80075b6:	9311      	str	r3, [sp, #68]	; 0x44
 80075b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80075bc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80075c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075c4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80075c8:	1a9b      	subs	r3, r3, r2
 80075ca:	9309      	str	r3, [sp, #36]	; 0x24
 80075cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80075d0:	eeb0 0a48 	vmov.f32	s0, s16
 80075d4:	eef0 0a68 	vmov.f32	s1, s17
 80075d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80075dc:	f002 f96e 	bl	80098bc <__ulp>
 80075e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80075e4:	ec53 2b10 	vmov	r2, r3, d0
 80075e8:	f7f9 f806 	bl	80005f8 <__aeabi_dmul>
 80075ec:	ec53 2b18 	vmov	r2, r3, d8
 80075f0:	f7f8 fe4c 	bl	800028c <__adddf3>
 80075f4:	4682      	mov	sl, r0
 80075f6:	468b      	mov	fp, r1
 80075f8:	e78d      	b.n	8007516 <_strtod_l+0xab6>
 80075fa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80075fe:	e7db      	b.n	80075b8 <_strtod_l+0xb58>
 8007600:	a311      	add	r3, pc, #68	; (adr r3, 8007648 <_strtod_l+0xbe8>)
 8007602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007606:	f7f9 fa69 	bl	8000adc <__aeabi_dcmplt>
 800760a:	e7b2      	b.n	8007572 <_strtod_l+0xb12>
 800760c:	2300      	movs	r3, #0
 800760e:	930a      	str	r3, [sp, #40]	; 0x28
 8007610:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007612:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007614:	6013      	str	r3, [r2, #0]
 8007616:	f7ff ba6b 	b.w	8006af0 <_strtod_l+0x90>
 800761a:	2a65      	cmp	r2, #101	; 0x65
 800761c:	f43f ab5f 	beq.w	8006cde <_strtod_l+0x27e>
 8007620:	2a45      	cmp	r2, #69	; 0x45
 8007622:	f43f ab5c 	beq.w	8006cde <_strtod_l+0x27e>
 8007626:	2301      	movs	r3, #1
 8007628:	f7ff bb94 	b.w	8006d54 <_strtod_l+0x2f4>
 800762c:	f3af 8000 	nop.w
 8007630:	94a03595 	.word	0x94a03595
 8007634:	3fdfffff 	.word	0x3fdfffff
 8007638:	35afe535 	.word	0x35afe535
 800763c:	3fe00000 	.word	0x3fe00000
 8007640:	ffc00000 	.word	0xffc00000
 8007644:	41dfffff 	.word	0x41dfffff
 8007648:	94a03595 	.word	0x94a03595
 800764c:	3fcfffff 	.word	0x3fcfffff
 8007650:	3ff00000 	.word	0x3ff00000
 8007654:	7ff00000 	.word	0x7ff00000
 8007658:	7fe00000 	.word	0x7fe00000
 800765c:	7c9fffff 	.word	0x7c9fffff
 8007660:	3fe00000 	.word	0x3fe00000
 8007664:	bff00000 	.word	0xbff00000
 8007668:	7fefffff 	.word	0x7fefffff

0800766c <_strtod_r>:
 800766c:	4b01      	ldr	r3, [pc, #4]	; (8007674 <_strtod_r+0x8>)
 800766e:	f7ff b9f7 	b.w	8006a60 <_strtod_l>
 8007672:	bf00      	nop
 8007674:	200000a4 	.word	0x200000a4

08007678 <_strtol_l.constprop.0>:
 8007678:	2b01      	cmp	r3, #1
 800767a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800767e:	d001      	beq.n	8007684 <_strtol_l.constprop.0+0xc>
 8007680:	2b24      	cmp	r3, #36	; 0x24
 8007682:	d906      	bls.n	8007692 <_strtol_l.constprop.0+0x1a>
 8007684:	f7fe f9ca 	bl	8005a1c <__errno>
 8007688:	2316      	movs	r3, #22
 800768a:	6003      	str	r3, [r0, #0]
 800768c:	2000      	movs	r0, #0
 800768e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007692:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007778 <_strtol_l.constprop.0+0x100>
 8007696:	460d      	mov	r5, r1
 8007698:	462e      	mov	r6, r5
 800769a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800769e:	f814 700c 	ldrb.w	r7, [r4, ip]
 80076a2:	f017 0708 	ands.w	r7, r7, #8
 80076a6:	d1f7      	bne.n	8007698 <_strtol_l.constprop.0+0x20>
 80076a8:	2c2d      	cmp	r4, #45	; 0x2d
 80076aa:	d132      	bne.n	8007712 <_strtol_l.constprop.0+0x9a>
 80076ac:	782c      	ldrb	r4, [r5, #0]
 80076ae:	2701      	movs	r7, #1
 80076b0:	1cb5      	adds	r5, r6, #2
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d05b      	beq.n	800776e <_strtol_l.constprop.0+0xf6>
 80076b6:	2b10      	cmp	r3, #16
 80076b8:	d109      	bne.n	80076ce <_strtol_l.constprop.0+0x56>
 80076ba:	2c30      	cmp	r4, #48	; 0x30
 80076bc:	d107      	bne.n	80076ce <_strtol_l.constprop.0+0x56>
 80076be:	782c      	ldrb	r4, [r5, #0]
 80076c0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80076c4:	2c58      	cmp	r4, #88	; 0x58
 80076c6:	d14d      	bne.n	8007764 <_strtol_l.constprop.0+0xec>
 80076c8:	786c      	ldrb	r4, [r5, #1]
 80076ca:	2310      	movs	r3, #16
 80076cc:	3502      	adds	r5, #2
 80076ce:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80076d2:	f108 38ff 	add.w	r8, r8, #4294967295
 80076d6:	f04f 0c00 	mov.w	ip, #0
 80076da:	fbb8 f9f3 	udiv	r9, r8, r3
 80076de:	4666      	mov	r6, ip
 80076e0:	fb03 8a19 	mls	sl, r3, r9, r8
 80076e4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80076e8:	f1be 0f09 	cmp.w	lr, #9
 80076ec:	d816      	bhi.n	800771c <_strtol_l.constprop.0+0xa4>
 80076ee:	4674      	mov	r4, lr
 80076f0:	42a3      	cmp	r3, r4
 80076f2:	dd24      	ble.n	800773e <_strtol_l.constprop.0+0xc6>
 80076f4:	f1bc 0f00 	cmp.w	ip, #0
 80076f8:	db1e      	blt.n	8007738 <_strtol_l.constprop.0+0xc0>
 80076fa:	45b1      	cmp	r9, r6
 80076fc:	d31c      	bcc.n	8007738 <_strtol_l.constprop.0+0xc0>
 80076fe:	d101      	bne.n	8007704 <_strtol_l.constprop.0+0x8c>
 8007700:	45a2      	cmp	sl, r4
 8007702:	db19      	blt.n	8007738 <_strtol_l.constprop.0+0xc0>
 8007704:	fb06 4603 	mla	r6, r6, r3, r4
 8007708:	f04f 0c01 	mov.w	ip, #1
 800770c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007710:	e7e8      	b.n	80076e4 <_strtol_l.constprop.0+0x6c>
 8007712:	2c2b      	cmp	r4, #43	; 0x2b
 8007714:	bf04      	itt	eq
 8007716:	782c      	ldrbeq	r4, [r5, #0]
 8007718:	1cb5      	addeq	r5, r6, #2
 800771a:	e7ca      	b.n	80076b2 <_strtol_l.constprop.0+0x3a>
 800771c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007720:	f1be 0f19 	cmp.w	lr, #25
 8007724:	d801      	bhi.n	800772a <_strtol_l.constprop.0+0xb2>
 8007726:	3c37      	subs	r4, #55	; 0x37
 8007728:	e7e2      	b.n	80076f0 <_strtol_l.constprop.0+0x78>
 800772a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800772e:	f1be 0f19 	cmp.w	lr, #25
 8007732:	d804      	bhi.n	800773e <_strtol_l.constprop.0+0xc6>
 8007734:	3c57      	subs	r4, #87	; 0x57
 8007736:	e7db      	b.n	80076f0 <_strtol_l.constprop.0+0x78>
 8007738:	f04f 3cff 	mov.w	ip, #4294967295
 800773c:	e7e6      	b.n	800770c <_strtol_l.constprop.0+0x94>
 800773e:	f1bc 0f00 	cmp.w	ip, #0
 8007742:	da05      	bge.n	8007750 <_strtol_l.constprop.0+0xd8>
 8007744:	2322      	movs	r3, #34	; 0x22
 8007746:	6003      	str	r3, [r0, #0]
 8007748:	4646      	mov	r6, r8
 800774a:	b942      	cbnz	r2, 800775e <_strtol_l.constprop.0+0xe6>
 800774c:	4630      	mov	r0, r6
 800774e:	e79e      	b.n	800768e <_strtol_l.constprop.0+0x16>
 8007750:	b107      	cbz	r7, 8007754 <_strtol_l.constprop.0+0xdc>
 8007752:	4276      	negs	r6, r6
 8007754:	2a00      	cmp	r2, #0
 8007756:	d0f9      	beq.n	800774c <_strtol_l.constprop.0+0xd4>
 8007758:	f1bc 0f00 	cmp.w	ip, #0
 800775c:	d000      	beq.n	8007760 <_strtol_l.constprop.0+0xe8>
 800775e:	1e69      	subs	r1, r5, #1
 8007760:	6011      	str	r1, [r2, #0]
 8007762:	e7f3      	b.n	800774c <_strtol_l.constprop.0+0xd4>
 8007764:	2430      	movs	r4, #48	; 0x30
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1b1      	bne.n	80076ce <_strtol_l.constprop.0+0x56>
 800776a:	2308      	movs	r3, #8
 800776c:	e7af      	b.n	80076ce <_strtol_l.constprop.0+0x56>
 800776e:	2c30      	cmp	r4, #48	; 0x30
 8007770:	d0a5      	beq.n	80076be <_strtol_l.constprop.0+0x46>
 8007772:	230a      	movs	r3, #10
 8007774:	e7ab      	b.n	80076ce <_strtol_l.constprop.0+0x56>
 8007776:	bf00      	nop
 8007778:	0800b399 	.word	0x0800b399

0800777c <_strtol_r>:
 800777c:	f7ff bf7c 	b.w	8007678 <_strtol_l.constprop.0>

08007780 <__swbuf_r>:
 8007780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007782:	460e      	mov	r6, r1
 8007784:	4614      	mov	r4, r2
 8007786:	4605      	mov	r5, r0
 8007788:	b118      	cbz	r0, 8007792 <__swbuf_r+0x12>
 800778a:	6983      	ldr	r3, [r0, #24]
 800778c:	b90b      	cbnz	r3, 8007792 <__swbuf_r+0x12>
 800778e:	f001 f86f 	bl	8008870 <__sinit>
 8007792:	4b21      	ldr	r3, [pc, #132]	; (8007818 <__swbuf_r+0x98>)
 8007794:	429c      	cmp	r4, r3
 8007796:	d12b      	bne.n	80077f0 <__swbuf_r+0x70>
 8007798:	686c      	ldr	r4, [r5, #4]
 800779a:	69a3      	ldr	r3, [r4, #24]
 800779c:	60a3      	str	r3, [r4, #8]
 800779e:	89a3      	ldrh	r3, [r4, #12]
 80077a0:	071a      	lsls	r2, r3, #28
 80077a2:	d52f      	bpl.n	8007804 <__swbuf_r+0x84>
 80077a4:	6923      	ldr	r3, [r4, #16]
 80077a6:	b36b      	cbz	r3, 8007804 <__swbuf_r+0x84>
 80077a8:	6923      	ldr	r3, [r4, #16]
 80077aa:	6820      	ldr	r0, [r4, #0]
 80077ac:	1ac0      	subs	r0, r0, r3
 80077ae:	6963      	ldr	r3, [r4, #20]
 80077b0:	b2f6      	uxtb	r6, r6
 80077b2:	4283      	cmp	r3, r0
 80077b4:	4637      	mov	r7, r6
 80077b6:	dc04      	bgt.n	80077c2 <__swbuf_r+0x42>
 80077b8:	4621      	mov	r1, r4
 80077ba:	4628      	mov	r0, r5
 80077bc:	f000 ffc4 	bl	8008748 <_fflush_r>
 80077c0:	bb30      	cbnz	r0, 8007810 <__swbuf_r+0x90>
 80077c2:	68a3      	ldr	r3, [r4, #8]
 80077c4:	3b01      	subs	r3, #1
 80077c6:	60a3      	str	r3, [r4, #8]
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	1c5a      	adds	r2, r3, #1
 80077cc:	6022      	str	r2, [r4, #0]
 80077ce:	701e      	strb	r6, [r3, #0]
 80077d0:	6963      	ldr	r3, [r4, #20]
 80077d2:	3001      	adds	r0, #1
 80077d4:	4283      	cmp	r3, r0
 80077d6:	d004      	beq.n	80077e2 <__swbuf_r+0x62>
 80077d8:	89a3      	ldrh	r3, [r4, #12]
 80077da:	07db      	lsls	r3, r3, #31
 80077dc:	d506      	bpl.n	80077ec <__swbuf_r+0x6c>
 80077de:	2e0a      	cmp	r6, #10
 80077e0:	d104      	bne.n	80077ec <__swbuf_r+0x6c>
 80077e2:	4621      	mov	r1, r4
 80077e4:	4628      	mov	r0, r5
 80077e6:	f000 ffaf 	bl	8008748 <_fflush_r>
 80077ea:	b988      	cbnz	r0, 8007810 <__swbuf_r+0x90>
 80077ec:	4638      	mov	r0, r7
 80077ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077f0:	4b0a      	ldr	r3, [pc, #40]	; (800781c <__swbuf_r+0x9c>)
 80077f2:	429c      	cmp	r4, r3
 80077f4:	d101      	bne.n	80077fa <__swbuf_r+0x7a>
 80077f6:	68ac      	ldr	r4, [r5, #8]
 80077f8:	e7cf      	b.n	800779a <__swbuf_r+0x1a>
 80077fa:	4b09      	ldr	r3, [pc, #36]	; (8007820 <__swbuf_r+0xa0>)
 80077fc:	429c      	cmp	r4, r3
 80077fe:	bf08      	it	eq
 8007800:	68ec      	ldreq	r4, [r5, #12]
 8007802:	e7ca      	b.n	800779a <__swbuf_r+0x1a>
 8007804:	4621      	mov	r1, r4
 8007806:	4628      	mov	r0, r5
 8007808:	f000 f81e 	bl	8007848 <__swsetup_r>
 800780c:	2800      	cmp	r0, #0
 800780e:	d0cb      	beq.n	80077a8 <__swbuf_r+0x28>
 8007810:	f04f 37ff 	mov.w	r7, #4294967295
 8007814:	e7ea      	b.n	80077ec <__swbuf_r+0x6c>
 8007816:	bf00      	nop
 8007818:	0800b54c 	.word	0x0800b54c
 800781c:	0800b56c 	.word	0x0800b56c
 8007820:	0800b52c 	.word	0x0800b52c

08007824 <_write_r>:
 8007824:	b538      	push	{r3, r4, r5, lr}
 8007826:	4d07      	ldr	r5, [pc, #28]	; (8007844 <_write_r+0x20>)
 8007828:	4604      	mov	r4, r0
 800782a:	4608      	mov	r0, r1
 800782c:	4611      	mov	r1, r2
 800782e:	2200      	movs	r2, #0
 8007830:	602a      	str	r2, [r5, #0]
 8007832:	461a      	mov	r2, r3
 8007834:	f7fa fcfa 	bl	800222c <_write>
 8007838:	1c43      	adds	r3, r0, #1
 800783a:	d102      	bne.n	8007842 <_write_r+0x1e>
 800783c:	682b      	ldr	r3, [r5, #0]
 800783e:	b103      	cbz	r3, 8007842 <_write_r+0x1e>
 8007840:	6023      	str	r3, [r4, #0]
 8007842:	bd38      	pop	{r3, r4, r5, pc}
 8007844:	20000850 	.word	0x20000850

08007848 <__swsetup_r>:
 8007848:	4b32      	ldr	r3, [pc, #200]	; (8007914 <__swsetup_r+0xcc>)
 800784a:	b570      	push	{r4, r5, r6, lr}
 800784c:	681d      	ldr	r5, [r3, #0]
 800784e:	4606      	mov	r6, r0
 8007850:	460c      	mov	r4, r1
 8007852:	b125      	cbz	r5, 800785e <__swsetup_r+0x16>
 8007854:	69ab      	ldr	r3, [r5, #24]
 8007856:	b913      	cbnz	r3, 800785e <__swsetup_r+0x16>
 8007858:	4628      	mov	r0, r5
 800785a:	f001 f809 	bl	8008870 <__sinit>
 800785e:	4b2e      	ldr	r3, [pc, #184]	; (8007918 <__swsetup_r+0xd0>)
 8007860:	429c      	cmp	r4, r3
 8007862:	d10f      	bne.n	8007884 <__swsetup_r+0x3c>
 8007864:	686c      	ldr	r4, [r5, #4]
 8007866:	89a3      	ldrh	r3, [r4, #12]
 8007868:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800786c:	0719      	lsls	r1, r3, #28
 800786e:	d42c      	bmi.n	80078ca <__swsetup_r+0x82>
 8007870:	06dd      	lsls	r5, r3, #27
 8007872:	d411      	bmi.n	8007898 <__swsetup_r+0x50>
 8007874:	2309      	movs	r3, #9
 8007876:	6033      	str	r3, [r6, #0]
 8007878:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800787c:	81a3      	strh	r3, [r4, #12]
 800787e:	f04f 30ff 	mov.w	r0, #4294967295
 8007882:	e03e      	b.n	8007902 <__swsetup_r+0xba>
 8007884:	4b25      	ldr	r3, [pc, #148]	; (800791c <__swsetup_r+0xd4>)
 8007886:	429c      	cmp	r4, r3
 8007888:	d101      	bne.n	800788e <__swsetup_r+0x46>
 800788a:	68ac      	ldr	r4, [r5, #8]
 800788c:	e7eb      	b.n	8007866 <__swsetup_r+0x1e>
 800788e:	4b24      	ldr	r3, [pc, #144]	; (8007920 <__swsetup_r+0xd8>)
 8007890:	429c      	cmp	r4, r3
 8007892:	bf08      	it	eq
 8007894:	68ec      	ldreq	r4, [r5, #12]
 8007896:	e7e6      	b.n	8007866 <__swsetup_r+0x1e>
 8007898:	0758      	lsls	r0, r3, #29
 800789a:	d512      	bpl.n	80078c2 <__swsetup_r+0x7a>
 800789c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800789e:	b141      	cbz	r1, 80078b2 <__swsetup_r+0x6a>
 80078a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078a4:	4299      	cmp	r1, r3
 80078a6:	d002      	beq.n	80078ae <__swsetup_r+0x66>
 80078a8:	4630      	mov	r0, r6
 80078aa:	f002 f96d 	bl	8009b88 <_free_r>
 80078ae:	2300      	movs	r3, #0
 80078b0:	6363      	str	r3, [r4, #52]	; 0x34
 80078b2:	89a3      	ldrh	r3, [r4, #12]
 80078b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80078b8:	81a3      	strh	r3, [r4, #12]
 80078ba:	2300      	movs	r3, #0
 80078bc:	6063      	str	r3, [r4, #4]
 80078be:	6923      	ldr	r3, [r4, #16]
 80078c0:	6023      	str	r3, [r4, #0]
 80078c2:	89a3      	ldrh	r3, [r4, #12]
 80078c4:	f043 0308 	orr.w	r3, r3, #8
 80078c8:	81a3      	strh	r3, [r4, #12]
 80078ca:	6923      	ldr	r3, [r4, #16]
 80078cc:	b94b      	cbnz	r3, 80078e2 <__swsetup_r+0x9a>
 80078ce:	89a3      	ldrh	r3, [r4, #12]
 80078d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80078d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078d8:	d003      	beq.n	80078e2 <__swsetup_r+0x9a>
 80078da:	4621      	mov	r1, r4
 80078dc:	4630      	mov	r0, r6
 80078de:	f001 fc13 	bl	8009108 <__smakebuf_r>
 80078e2:	89a0      	ldrh	r0, [r4, #12]
 80078e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078e8:	f010 0301 	ands.w	r3, r0, #1
 80078ec:	d00a      	beq.n	8007904 <__swsetup_r+0xbc>
 80078ee:	2300      	movs	r3, #0
 80078f0:	60a3      	str	r3, [r4, #8]
 80078f2:	6963      	ldr	r3, [r4, #20]
 80078f4:	425b      	negs	r3, r3
 80078f6:	61a3      	str	r3, [r4, #24]
 80078f8:	6923      	ldr	r3, [r4, #16]
 80078fa:	b943      	cbnz	r3, 800790e <__swsetup_r+0xc6>
 80078fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007900:	d1ba      	bne.n	8007878 <__swsetup_r+0x30>
 8007902:	bd70      	pop	{r4, r5, r6, pc}
 8007904:	0781      	lsls	r1, r0, #30
 8007906:	bf58      	it	pl
 8007908:	6963      	ldrpl	r3, [r4, #20]
 800790a:	60a3      	str	r3, [r4, #8]
 800790c:	e7f4      	b.n	80078f8 <__swsetup_r+0xb0>
 800790e:	2000      	movs	r0, #0
 8007910:	e7f7      	b.n	8007902 <__swsetup_r+0xba>
 8007912:	bf00      	nop
 8007914:	2000003c 	.word	0x2000003c
 8007918:	0800b54c 	.word	0x0800b54c
 800791c:	0800b56c 	.word	0x0800b56c
 8007920:	0800b52c 	.word	0x0800b52c

08007924 <_close_r>:
 8007924:	b538      	push	{r3, r4, r5, lr}
 8007926:	4d06      	ldr	r5, [pc, #24]	; (8007940 <_close_r+0x1c>)
 8007928:	2300      	movs	r3, #0
 800792a:	4604      	mov	r4, r0
 800792c:	4608      	mov	r0, r1
 800792e:	602b      	str	r3, [r5, #0]
 8007930:	f7fa fc8a 	bl	8002248 <_close>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d102      	bne.n	800793e <_close_r+0x1a>
 8007938:	682b      	ldr	r3, [r5, #0]
 800793a:	b103      	cbz	r3, 800793e <_close_r+0x1a>
 800793c:	6023      	str	r3, [r4, #0]
 800793e:	bd38      	pop	{r3, r4, r5, pc}
 8007940:	20000850 	.word	0x20000850

08007944 <quorem>:
 8007944:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007948:	6903      	ldr	r3, [r0, #16]
 800794a:	690c      	ldr	r4, [r1, #16]
 800794c:	42a3      	cmp	r3, r4
 800794e:	4607      	mov	r7, r0
 8007950:	f2c0 8081 	blt.w	8007a56 <quorem+0x112>
 8007954:	3c01      	subs	r4, #1
 8007956:	f101 0814 	add.w	r8, r1, #20
 800795a:	f100 0514 	add.w	r5, r0, #20
 800795e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007962:	9301      	str	r3, [sp, #4]
 8007964:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007968:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800796c:	3301      	adds	r3, #1
 800796e:	429a      	cmp	r2, r3
 8007970:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007974:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007978:	fbb2 f6f3 	udiv	r6, r2, r3
 800797c:	d331      	bcc.n	80079e2 <quorem+0x9e>
 800797e:	f04f 0e00 	mov.w	lr, #0
 8007982:	4640      	mov	r0, r8
 8007984:	46ac      	mov	ip, r5
 8007986:	46f2      	mov	sl, lr
 8007988:	f850 2b04 	ldr.w	r2, [r0], #4
 800798c:	b293      	uxth	r3, r2
 800798e:	fb06 e303 	mla	r3, r6, r3, lr
 8007992:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007996:	b29b      	uxth	r3, r3
 8007998:	ebaa 0303 	sub.w	r3, sl, r3
 800799c:	f8dc a000 	ldr.w	sl, [ip]
 80079a0:	0c12      	lsrs	r2, r2, #16
 80079a2:	fa13 f38a 	uxtah	r3, r3, sl
 80079a6:	fb06 e202 	mla	r2, r6, r2, lr
 80079aa:	9300      	str	r3, [sp, #0]
 80079ac:	9b00      	ldr	r3, [sp, #0]
 80079ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80079b2:	b292      	uxth	r2, r2
 80079b4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80079b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80079bc:	f8bd 3000 	ldrh.w	r3, [sp]
 80079c0:	4581      	cmp	r9, r0
 80079c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079c6:	f84c 3b04 	str.w	r3, [ip], #4
 80079ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80079ce:	d2db      	bcs.n	8007988 <quorem+0x44>
 80079d0:	f855 300b 	ldr.w	r3, [r5, fp]
 80079d4:	b92b      	cbnz	r3, 80079e2 <quorem+0x9e>
 80079d6:	9b01      	ldr	r3, [sp, #4]
 80079d8:	3b04      	subs	r3, #4
 80079da:	429d      	cmp	r5, r3
 80079dc:	461a      	mov	r2, r3
 80079de:	d32e      	bcc.n	8007a3e <quorem+0xfa>
 80079e0:	613c      	str	r4, [r7, #16]
 80079e2:	4638      	mov	r0, r7
 80079e4:	f001 fec4 	bl	8009770 <__mcmp>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	db24      	blt.n	8007a36 <quorem+0xf2>
 80079ec:	3601      	adds	r6, #1
 80079ee:	4628      	mov	r0, r5
 80079f0:	f04f 0c00 	mov.w	ip, #0
 80079f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80079f8:	f8d0 e000 	ldr.w	lr, [r0]
 80079fc:	b293      	uxth	r3, r2
 80079fe:	ebac 0303 	sub.w	r3, ip, r3
 8007a02:	0c12      	lsrs	r2, r2, #16
 8007a04:	fa13 f38e 	uxtah	r3, r3, lr
 8007a08:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007a0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a16:	45c1      	cmp	r9, r8
 8007a18:	f840 3b04 	str.w	r3, [r0], #4
 8007a1c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007a20:	d2e8      	bcs.n	80079f4 <quorem+0xb0>
 8007a22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a2a:	b922      	cbnz	r2, 8007a36 <quorem+0xf2>
 8007a2c:	3b04      	subs	r3, #4
 8007a2e:	429d      	cmp	r5, r3
 8007a30:	461a      	mov	r2, r3
 8007a32:	d30a      	bcc.n	8007a4a <quorem+0x106>
 8007a34:	613c      	str	r4, [r7, #16]
 8007a36:	4630      	mov	r0, r6
 8007a38:	b003      	add	sp, #12
 8007a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a3e:	6812      	ldr	r2, [r2, #0]
 8007a40:	3b04      	subs	r3, #4
 8007a42:	2a00      	cmp	r2, #0
 8007a44:	d1cc      	bne.n	80079e0 <quorem+0x9c>
 8007a46:	3c01      	subs	r4, #1
 8007a48:	e7c7      	b.n	80079da <quorem+0x96>
 8007a4a:	6812      	ldr	r2, [r2, #0]
 8007a4c:	3b04      	subs	r3, #4
 8007a4e:	2a00      	cmp	r2, #0
 8007a50:	d1f0      	bne.n	8007a34 <quorem+0xf0>
 8007a52:	3c01      	subs	r4, #1
 8007a54:	e7eb      	b.n	8007a2e <quorem+0xea>
 8007a56:	2000      	movs	r0, #0
 8007a58:	e7ee      	b.n	8007a38 <quorem+0xf4>
 8007a5a:	0000      	movs	r0, r0
 8007a5c:	0000      	movs	r0, r0
	...

08007a60 <_dtoa_r>:
 8007a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a64:	ed2d 8b04 	vpush	{d8-d9}
 8007a68:	ec57 6b10 	vmov	r6, r7, d0
 8007a6c:	b093      	sub	sp, #76	; 0x4c
 8007a6e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007a70:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007a74:	9106      	str	r1, [sp, #24]
 8007a76:	ee10 aa10 	vmov	sl, s0
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	9209      	str	r2, [sp, #36]	; 0x24
 8007a7e:	930c      	str	r3, [sp, #48]	; 0x30
 8007a80:	46bb      	mov	fp, r7
 8007a82:	b975      	cbnz	r5, 8007aa2 <_dtoa_r+0x42>
 8007a84:	2010      	movs	r0, #16
 8007a86:	f001 fb7f 	bl	8009188 <malloc>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	6260      	str	r0, [r4, #36]	; 0x24
 8007a8e:	b920      	cbnz	r0, 8007a9a <_dtoa_r+0x3a>
 8007a90:	4ba7      	ldr	r3, [pc, #668]	; (8007d30 <_dtoa_r+0x2d0>)
 8007a92:	21ea      	movs	r1, #234	; 0xea
 8007a94:	48a7      	ldr	r0, [pc, #668]	; (8007d34 <_dtoa_r+0x2d4>)
 8007a96:	f003 f897 	bl	800abc8 <__assert_func>
 8007a9a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007a9e:	6005      	str	r5, [r0, #0]
 8007aa0:	60c5      	str	r5, [r0, #12]
 8007aa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aa4:	6819      	ldr	r1, [r3, #0]
 8007aa6:	b151      	cbz	r1, 8007abe <_dtoa_r+0x5e>
 8007aa8:	685a      	ldr	r2, [r3, #4]
 8007aaa:	604a      	str	r2, [r1, #4]
 8007aac:	2301      	movs	r3, #1
 8007aae:	4093      	lsls	r3, r2
 8007ab0:	608b      	str	r3, [r1, #8]
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	f001 fbd0 	bl	8009258 <_Bfree>
 8007ab8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aba:	2200      	movs	r2, #0
 8007abc:	601a      	str	r2, [r3, #0]
 8007abe:	1e3b      	subs	r3, r7, #0
 8007ac0:	bfaa      	itet	ge
 8007ac2:	2300      	movge	r3, #0
 8007ac4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007ac8:	f8c8 3000 	strge.w	r3, [r8]
 8007acc:	4b9a      	ldr	r3, [pc, #616]	; (8007d38 <_dtoa_r+0x2d8>)
 8007ace:	bfbc      	itt	lt
 8007ad0:	2201      	movlt	r2, #1
 8007ad2:	f8c8 2000 	strlt.w	r2, [r8]
 8007ad6:	ea33 030b 	bics.w	r3, r3, fp
 8007ada:	d11b      	bne.n	8007b14 <_dtoa_r+0xb4>
 8007adc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ade:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ae2:	6013      	str	r3, [r2, #0]
 8007ae4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ae8:	4333      	orrs	r3, r6
 8007aea:	f000 8592 	beq.w	8008612 <_dtoa_r+0xbb2>
 8007aee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007af0:	b963      	cbnz	r3, 8007b0c <_dtoa_r+0xac>
 8007af2:	4b92      	ldr	r3, [pc, #584]	; (8007d3c <_dtoa_r+0x2dc>)
 8007af4:	e022      	b.n	8007b3c <_dtoa_r+0xdc>
 8007af6:	4b92      	ldr	r3, [pc, #584]	; (8007d40 <_dtoa_r+0x2e0>)
 8007af8:	9301      	str	r3, [sp, #4]
 8007afa:	3308      	adds	r3, #8
 8007afc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007afe:	6013      	str	r3, [r2, #0]
 8007b00:	9801      	ldr	r0, [sp, #4]
 8007b02:	b013      	add	sp, #76	; 0x4c
 8007b04:	ecbd 8b04 	vpop	{d8-d9}
 8007b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b0c:	4b8b      	ldr	r3, [pc, #556]	; (8007d3c <_dtoa_r+0x2dc>)
 8007b0e:	9301      	str	r3, [sp, #4]
 8007b10:	3303      	adds	r3, #3
 8007b12:	e7f3      	b.n	8007afc <_dtoa_r+0x9c>
 8007b14:	2200      	movs	r2, #0
 8007b16:	2300      	movs	r3, #0
 8007b18:	4650      	mov	r0, sl
 8007b1a:	4659      	mov	r1, fp
 8007b1c:	f7f8 ffd4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b20:	ec4b ab19 	vmov	d9, sl, fp
 8007b24:	4680      	mov	r8, r0
 8007b26:	b158      	cbz	r0, 8007b40 <_dtoa_r+0xe0>
 8007b28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	6013      	str	r3, [r2, #0]
 8007b2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	f000 856b 	beq.w	800860c <_dtoa_r+0xbac>
 8007b36:	4883      	ldr	r0, [pc, #524]	; (8007d44 <_dtoa_r+0x2e4>)
 8007b38:	6018      	str	r0, [r3, #0]
 8007b3a:	1e43      	subs	r3, r0, #1
 8007b3c:	9301      	str	r3, [sp, #4]
 8007b3e:	e7df      	b.n	8007b00 <_dtoa_r+0xa0>
 8007b40:	ec4b ab10 	vmov	d0, sl, fp
 8007b44:	aa10      	add	r2, sp, #64	; 0x40
 8007b46:	a911      	add	r1, sp, #68	; 0x44
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f001 ff33 	bl	80099b4 <__d2b>
 8007b4e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007b52:	ee08 0a10 	vmov	s16, r0
 8007b56:	2d00      	cmp	r5, #0
 8007b58:	f000 8084 	beq.w	8007c64 <_dtoa_r+0x204>
 8007b5c:	ee19 3a90 	vmov	r3, s19
 8007b60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b64:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007b68:	4656      	mov	r6, sl
 8007b6a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007b6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007b72:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007b76:	4b74      	ldr	r3, [pc, #464]	; (8007d48 <_dtoa_r+0x2e8>)
 8007b78:	2200      	movs	r2, #0
 8007b7a:	4630      	mov	r0, r6
 8007b7c:	4639      	mov	r1, r7
 8007b7e:	f7f8 fb83 	bl	8000288 <__aeabi_dsub>
 8007b82:	a365      	add	r3, pc, #404	; (adr r3, 8007d18 <_dtoa_r+0x2b8>)
 8007b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b88:	f7f8 fd36 	bl	80005f8 <__aeabi_dmul>
 8007b8c:	a364      	add	r3, pc, #400	; (adr r3, 8007d20 <_dtoa_r+0x2c0>)
 8007b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b92:	f7f8 fb7b 	bl	800028c <__adddf3>
 8007b96:	4606      	mov	r6, r0
 8007b98:	4628      	mov	r0, r5
 8007b9a:	460f      	mov	r7, r1
 8007b9c:	f7f8 fcc2 	bl	8000524 <__aeabi_i2d>
 8007ba0:	a361      	add	r3, pc, #388	; (adr r3, 8007d28 <_dtoa_r+0x2c8>)
 8007ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba6:	f7f8 fd27 	bl	80005f8 <__aeabi_dmul>
 8007baa:	4602      	mov	r2, r0
 8007bac:	460b      	mov	r3, r1
 8007bae:	4630      	mov	r0, r6
 8007bb0:	4639      	mov	r1, r7
 8007bb2:	f7f8 fb6b 	bl	800028c <__adddf3>
 8007bb6:	4606      	mov	r6, r0
 8007bb8:	460f      	mov	r7, r1
 8007bba:	f7f8 ffcd 	bl	8000b58 <__aeabi_d2iz>
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	9000      	str	r0, [sp, #0]
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	4630      	mov	r0, r6
 8007bc6:	4639      	mov	r1, r7
 8007bc8:	f7f8 ff88 	bl	8000adc <__aeabi_dcmplt>
 8007bcc:	b150      	cbz	r0, 8007be4 <_dtoa_r+0x184>
 8007bce:	9800      	ldr	r0, [sp, #0]
 8007bd0:	f7f8 fca8 	bl	8000524 <__aeabi_i2d>
 8007bd4:	4632      	mov	r2, r6
 8007bd6:	463b      	mov	r3, r7
 8007bd8:	f7f8 ff76 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bdc:	b910      	cbnz	r0, 8007be4 <_dtoa_r+0x184>
 8007bde:	9b00      	ldr	r3, [sp, #0]
 8007be0:	3b01      	subs	r3, #1
 8007be2:	9300      	str	r3, [sp, #0]
 8007be4:	9b00      	ldr	r3, [sp, #0]
 8007be6:	2b16      	cmp	r3, #22
 8007be8:	d85a      	bhi.n	8007ca0 <_dtoa_r+0x240>
 8007bea:	9a00      	ldr	r2, [sp, #0]
 8007bec:	4b57      	ldr	r3, [pc, #348]	; (8007d4c <_dtoa_r+0x2ec>)
 8007bee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf6:	ec51 0b19 	vmov	r0, r1, d9
 8007bfa:	f7f8 ff6f 	bl	8000adc <__aeabi_dcmplt>
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	d050      	beq.n	8007ca4 <_dtoa_r+0x244>
 8007c02:	9b00      	ldr	r3, [sp, #0]
 8007c04:	3b01      	subs	r3, #1
 8007c06:	9300      	str	r3, [sp, #0]
 8007c08:	2300      	movs	r3, #0
 8007c0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c0e:	1b5d      	subs	r5, r3, r5
 8007c10:	1e6b      	subs	r3, r5, #1
 8007c12:	9305      	str	r3, [sp, #20]
 8007c14:	bf45      	ittet	mi
 8007c16:	f1c5 0301 	rsbmi	r3, r5, #1
 8007c1a:	9304      	strmi	r3, [sp, #16]
 8007c1c:	2300      	movpl	r3, #0
 8007c1e:	2300      	movmi	r3, #0
 8007c20:	bf4c      	ite	mi
 8007c22:	9305      	strmi	r3, [sp, #20]
 8007c24:	9304      	strpl	r3, [sp, #16]
 8007c26:	9b00      	ldr	r3, [sp, #0]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	db3d      	blt.n	8007ca8 <_dtoa_r+0x248>
 8007c2c:	9b05      	ldr	r3, [sp, #20]
 8007c2e:	9a00      	ldr	r2, [sp, #0]
 8007c30:	920a      	str	r2, [sp, #40]	; 0x28
 8007c32:	4413      	add	r3, r2
 8007c34:	9305      	str	r3, [sp, #20]
 8007c36:	2300      	movs	r3, #0
 8007c38:	9307      	str	r3, [sp, #28]
 8007c3a:	9b06      	ldr	r3, [sp, #24]
 8007c3c:	2b09      	cmp	r3, #9
 8007c3e:	f200 8089 	bhi.w	8007d54 <_dtoa_r+0x2f4>
 8007c42:	2b05      	cmp	r3, #5
 8007c44:	bfc4      	itt	gt
 8007c46:	3b04      	subgt	r3, #4
 8007c48:	9306      	strgt	r3, [sp, #24]
 8007c4a:	9b06      	ldr	r3, [sp, #24]
 8007c4c:	f1a3 0302 	sub.w	r3, r3, #2
 8007c50:	bfcc      	ite	gt
 8007c52:	2500      	movgt	r5, #0
 8007c54:	2501      	movle	r5, #1
 8007c56:	2b03      	cmp	r3, #3
 8007c58:	f200 8087 	bhi.w	8007d6a <_dtoa_r+0x30a>
 8007c5c:	e8df f003 	tbb	[pc, r3]
 8007c60:	59383a2d 	.word	0x59383a2d
 8007c64:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007c68:	441d      	add	r5, r3
 8007c6a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007c6e:	2b20      	cmp	r3, #32
 8007c70:	bfc1      	itttt	gt
 8007c72:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007c76:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007c7a:	fa0b f303 	lslgt.w	r3, fp, r3
 8007c7e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007c82:	bfda      	itte	le
 8007c84:	f1c3 0320 	rsble	r3, r3, #32
 8007c88:	fa06 f003 	lslle.w	r0, r6, r3
 8007c8c:	4318      	orrgt	r0, r3
 8007c8e:	f7f8 fc39 	bl	8000504 <__aeabi_ui2d>
 8007c92:	2301      	movs	r3, #1
 8007c94:	4606      	mov	r6, r0
 8007c96:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007c9a:	3d01      	subs	r5, #1
 8007c9c:	930e      	str	r3, [sp, #56]	; 0x38
 8007c9e:	e76a      	b.n	8007b76 <_dtoa_r+0x116>
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	e7b2      	b.n	8007c0a <_dtoa_r+0x1aa>
 8007ca4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ca6:	e7b1      	b.n	8007c0c <_dtoa_r+0x1ac>
 8007ca8:	9b04      	ldr	r3, [sp, #16]
 8007caa:	9a00      	ldr	r2, [sp, #0]
 8007cac:	1a9b      	subs	r3, r3, r2
 8007cae:	9304      	str	r3, [sp, #16]
 8007cb0:	4253      	negs	r3, r2
 8007cb2:	9307      	str	r3, [sp, #28]
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	930a      	str	r3, [sp, #40]	; 0x28
 8007cb8:	e7bf      	b.n	8007c3a <_dtoa_r+0x1da>
 8007cba:	2300      	movs	r3, #0
 8007cbc:	9308      	str	r3, [sp, #32]
 8007cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	dc55      	bgt.n	8007d70 <_dtoa_r+0x310>
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007cca:	461a      	mov	r2, r3
 8007ccc:	9209      	str	r2, [sp, #36]	; 0x24
 8007cce:	e00c      	b.n	8007cea <_dtoa_r+0x28a>
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e7f3      	b.n	8007cbc <_dtoa_r+0x25c>
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cd8:	9308      	str	r3, [sp, #32]
 8007cda:	9b00      	ldr	r3, [sp, #0]
 8007cdc:	4413      	add	r3, r2
 8007cde:	9302      	str	r3, [sp, #8]
 8007ce0:	3301      	adds	r3, #1
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	9303      	str	r3, [sp, #12]
 8007ce6:	bfb8      	it	lt
 8007ce8:	2301      	movlt	r3, #1
 8007cea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007cec:	2200      	movs	r2, #0
 8007cee:	6042      	str	r2, [r0, #4]
 8007cf0:	2204      	movs	r2, #4
 8007cf2:	f102 0614 	add.w	r6, r2, #20
 8007cf6:	429e      	cmp	r6, r3
 8007cf8:	6841      	ldr	r1, [r0, #4]
 8007cfa:	d93d      	bls.n	8007d78 <_dtoa_r+0x318>
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	f001 fa6b 	bl	80091d8 <_Balloc>
 8007d02:	9001      	str	r0, [sp, #4]
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d13b      	bne.n	8007d80 <_dtoa_r+0x320>
 8007d08:	4b11      	ldr	r3, [pc, #68]	; (8007d50 <_dtoa_r+0x2f0>)
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007d10:	e6c0      	b.n	8007a94 <_dtoa_r+0x34>
 8007d12:	2301      	movs	r3, #1
 8007d14:	e7df      	b.n	8007cd6 <_dtoa_r+0x276>
 8007d16:	bf00      	nop
 8007d18:	636f4361 	.word	0x636f4361
 8007d1c:	3fd287a7 	.word	0x3fd287a7
 8007d20:	8b60c8b3 	.word	0x8b60c8b3
 8007d24:	3fc68a28 	.word	0x3fc68a28
 8007d28:	509f79fb 	.word	0x509f79fb
 8007d2c:	3fd34413 	.word	0x3fd34413
 8007d30:	0800b4a6 	.word	0x0800b4a6
 8007d34:	0800b4bd 	.word	0x0800b4bd
 8007d38:	7ff00000 	.word	0x7ff00000
 8007d3c:	0800b4a2 	.word	0x0800b4a2
 8007d40:	0800b499 	.word	0x0800b499
 8007d44:	0800b77a 	.word	0x0800b77a
 8007d48:	3ff80000 	.word	0x3ff80000
 8007d4c:	0800b690 	.word	0x0800b690
 8007d50:	0800b518 	.word	0x0800b518
 8007d54:	2501      	movs	r5, #1
 8007d56:	2300      	movs	r3, #0
 8007d58:	9306      	str	r3, [sp, #24]
 8007d5a:	9508      	str	r5, [sp, #32]
 8007d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8007d60:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d64:	2200      	movs	r2, #0
 8007d66:	2312      	movs	r3, #18
 8007d68:	e7b0      	b.n	8007ccc <_dtoa_r+0x26c>
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	9308      	str	r3, [sp, #32]
 8007d6e:	e7f5      	b.n	8007d5c <_dtoa_r+0x2fc>
 8007d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d72:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d76:	e7b8      	b.n	8007cea <_dtoa_r+0x28a>
 8007d78:	3101      	adds	r1, #1
 8007d7a:	6041      	str	r1, [r0, #4]
 8007d7c:	0052      	lsls	r2, r2, #1
 8007d7e:	e7b8      	b.n	8007cf2 <_dtoa_r+0x292>
 8007d80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d82:	9a01      	ldr	r2, [sp, #4]
 8007d84:	601a      	str	r2, [r3, #0]
 8007d86:	9b03      	ldr	r3, [sp, #12]
 8007d88:	2b0e      	cmp	r3, #14
 8007d8a:	f200 809d 	bhi.w	8007ec8 <_dtoa_r+0x468>
 8007d8e:	2d00      	cmp	r5, #0
 8007d90:	f000 809a 	beq.w	8007ec8 <_dtoa_r+0x468>
 8007d94:	9b00      	ldr	r3, [sp, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	dd32      	ble.n	8007e00 <_dtoa_r+0x3a0>
 8007d9a:	4ab7      	ldr	r2, [pc, #732]	; (8008078 <_dtoa_r+0x618>)
 8007d9c:	f003 030f 	and.w	r3, r3, #15
 8007da0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007da4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007da8:	9b00      	ldr	r3, [sp, #0]
 8007daa:	05d8      	lsls	r0, r3, #23
 8007dac:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007db0:	d516      	bpl.n	8007de0 <_dtoa_r+0x380>
 8007db2:	4bb2      	ldr	r3, [pc, #712]	; (800807c <_dtoa_r+0x61c>)
 8007db4:	ec51 0b19 	vmov	r0, r1, d9
 8007db8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007dbc:	f7f8 fd46 	bl	800084c <__aeabi_ddiv>
 8007dc0:	f007 070f 	and.w	r7, r7, #15
 8007dc4:	4682      	mov	sl, r0
 8007dc6:	468b      	mov	fp, r1
 8007dc8:	2503      	movs	r5, #3
 8007dca:	4eac      	ldr	r6, [pc, #688]	; (800807c <_dtoa_r+0x61c>)
 8007dcc:	b957      	cbnz	r7, 8007de4 <_dtoa_r+0x384>
 8007dce:	4642      	mov	r2, r8
 8007dd0:	464b      	mov	r3, r9
 8007dd2:	4650      	mov	r0, sl
 8007dd4:	4659      	mov	r1, fp
 8007dd6:	f7f8 fd39 	bl	800084c <__aeabi_ddiv>
 8007dda:	4682      	mov	sl, r0
 8007ddc:	468b      	mov	fp, r1
 8007dde:	e028      	b.n	8007e32 <_dtoa_r+0x3d2>
 8007de0:	2502      	movs	r5, #2
 8007de2:	e7f2      	b.n	8007dca <_dtoa_r+0x36a>
 8007de4:	07f9      	lsls	r1, r7, #31
 8007de6:	d508      	bpl.n	8007dfa <_dtoa_r+0x39a>
 8007de8:	4640      	mov	r0, r8
 8007dea:	4649      	mov	r1, r9
 8007dec:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007df0:	f7f8 fc02 	bl	80005f8 <__aeabi_dmul>
 8007df4:	3501      	adds	r5, #1
 8007df6:	4680      	mov	r8, r0
 8007df8:	4689      	mov	r9, r1
 8007dfa:	107f      	asrs	r7, r7, #1
 8007dfc:	3608      	adds	r6, #8
 8007dfe:	e7e5      	b.n	8007dcc <_dtoa_r+0x36c>
 8007e00:	f000 809b 	beq.w	8007f3a <_dtoa_r+0x4da>
 8007e04:	9b00      	ldr	r3, [sp, #0]
 8007e06:	4f9d      	ldr	r7, [pc, #628]	; (800807c <_dtoa_r+0x61c>)
 8007e08:	425e      	negs	r6, r3
 8007e0a:	4b9b      	ldr	r3, [pc, #620]	; (8008078 <_dtoa_r+0x618>)
 8007e0c:	f006 020f 	and.w	r2, r6, #15
 8007e10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e18:	ec51 0b19 	vmov	r0, r1, d9
 8007e1c:	f7f8 fbec 	bl	80005f8 <__aeabi_dmul>
 8007e20:	1136      	asrs	r6, r6, #4
 8007e22:	4682      	mov	sl, r0
 8007e24:	468b      	mov	fp, r1
 8007e26:	2300      	movs	r3, #0
 8007e28:	2502      	movs	r5, #2
 8007e2a:	2e00      	cmp	r6, #0
 8007e2c:	d17a      	bne.n	8007f24 <_dtoa_r+0x4c4>
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d1d3      	bne.n	8007dda <_dtoa_r+0x37a>
 8007e32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	f000 8082 	beq.w	8007f3e <_dtoa_r+0x4de>
 8007e3a:	4b91      	ldr	r3, [pc, #580]	; (8008080 <_dtoa_r+0x620>)
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	4650      	mov	r0, sl
 8007e40:	4659      	mov	r1, fp
 8007e42:	f7f8 fe4b 	bl	8000adc <__aeabi_dcmplt>
 8007e46:	2800      	cmp	r0, #0
 8007e48:	d079      	beq.n	8007f3e <_dtoa_r+0x4de>
 8007e4a:	9b03      	ldr	r3, [sp, #12]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d076      	beq.n	8007f3e <_dtoa_r+0x4de>
 8007e50:	9b02      	ldr	r3, [sp, #8]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	dd36      	ble.n	8007ec4 <_dtoa_r+0x464>
 8007e56:	9b00      	ldr	r3, [sp, #0]
 8007e58:	4650      	mov	r0, sl
 8007e5a:	4659      	mov	r1, fp
 8007e5c:	1e5f      	subs	r7, r3, #1
 8007e5e:	2200      	movs	r2, #0
 8007e60:	4b88      	ldr	r3, [pc, #544]	; (8008084 <_dtoa_r+0x624>)
 8007e62:	f7f8 fbc9 	bl	80005f8 <__aeabi_dmul>
 8007e66:	9e02      	ldr	r6, [sp, #8]
 8007e68:	4682      	mov	sl, r0
 8007e6a:	468b      	mov	fp, r1
 8007e6c:	3501      	adds	r5, #1
 8007e6e:	4628      	mov	r0, r5
 8007e70:	f7f8 fb58 	bl	8000524 <__aeabi_i2d>
 8007e74:	4652      	mov	r2, sl
 8007e76:	465b      	mov	r3, fp
 8007e78:	f7f8 fbbe 	bl	80005f8 <__aeabi_dmul>
 8007e7c:	4b82      	ldr	r3, [pc, #520]	; (8008088 <_dtoa_r+0x628>)
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f7f8 fa04 	bl	800028c <__adddf3>
 8007e84:	46d0      	mov	r8, sl
 8007e86:	46d9      	mov	r9, fp
 8007e88:	4682      	mov	sl, r0
 8007e8a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007e8e:	2e00      	cmp	r6, #0
 8007e90:	d158      	bne.n	8007f44 <_dtoa_r+0x4e4>
 8007e92:	4b7e      	ldr	r3, [pc, #504]	; (800808c <_dtoa_r+0x62c>)
 8007e94:	2200      	movs	r2, #0
 8007e96:	4640      	mov	r0, r8
 8007e98:	4649      	mov	r1, r9
 8007e9a:	f7f8 f9f5 	bl	8000288 <__aeabi_dsub>
 8007e9e:	4652      	mov	r2, sl
 8007ea0:	465b      	mov	r3, fp
 8007ea2:	4680      	mov	r8, r0
 8007ea4:	4689      	mov	r9, r1
 8007ea6:	f7f8 fe37 	bl	8000b18 <__aeabi_dcmpgt>
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	f040 8295 	bne.w	80083da <_dtoa_r+0x97a>
 8007eb0:	4652      	mov	r2, sl
 8007eb2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007eb6:	4640      	mov	r0, r8
 8007eb8:	4649      	mov	r1, r9
 8007eba:	f7f8 fe0f 	bl	8000adc <__aeabi_dcmplt>
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	f040 8289 	bne.w	80083d6 <_dtoa_r+0x976>
 8007ec4:	ec5b ab19 	vmov	sl, fp, d9
 8007ec8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	f2c0 8148 	blt.w	8008160 <_dtoa_r+0x700>
 8007ed0:	9a00      	ldr	r2, [sp, #0]
 8007ed2:	2a0e      	cmp	r2, #14
 8007ed4:	f300 8144 	bgt.w	8008160 <_dtoa_r+0x700>
 8007ed8:	4b67      	ldr	r3, [pc, #412]	; (8008078 <_dtoa_r+0x618>)
 8007eda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ede:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ee2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f280 80d5 	bge.w	8008094 <_dtoa_r+0x634>
 8007eea:	9b03      	ldr	r3, [sp, #12]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	f300 80d1 	bgt.w	8008094 <_dtoa_r+0x634>
 8007ef2:	f040 826f 	bne.w	80083d4 <_dtoa_r+0x974>
 8007ef6:	4b65      	ldr	r3, [pc, #404]	; (800808c <_dtoa_r+0x62c>)
 8007ef8:	2200      	movs	r2, #0
 8007efa:	4640      	mov	r0, r8
 8007efc:	4649      	mov	r1, r9
 8007efe:	f7f8 fb7b 	bl	80005f8 <__aeabi_dmul>
 8007f02:	4652      	mov	r2, sl
 8007f04:	465b      	mov	r3, fp
 8007f06:	f7f8 fdfd 	bl	8000b04 <__aeabi_dcmpge>
 8007f0a:	9e03      	ldr	r6, [sp, #12]
 8007f0c:	4637      	mov	r7, r6
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	f040 8245 	bne.w	800839e <_dtoa_r+0x93e>
 8007f14:	9d01      	ldr	r5, [sp, #4]
 8007f16:	2331      	movs	r3, #49	; 0x31
 8007f18:	f805 3b01 	strb.w	r3, [r5], #1
 8007f1c:	9b00      	ldr	r3, [sp, #0]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	e240      	b.n	80083a6 <_dtoa_r+0x946>
 8007f24:	07f2      	lsls	r2, r6, #31
 8007f26:	d505      	bpl.n	8007f34 <_dtoa_r+0x4d4>
 8007f28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f2c:	f7f8 fb64 	bl	80005f8 <__aeabi_dmul>
 8007f30:	3501      	adds	r5, #1
 8007f32:	2301      	movs	r3, #1
 8007f34:	1076      	asrs	r6, r6, #1
 8007f36:	3708      	adds	r7, #8
 8007f38:	e777      	b.n	8007e2a <_dtoa_r+0x3ca>
 8007f3a:	2502      	movs	r5, #2
 8007f3c:	e779      	b.n	8007e32 <_dtoa_r+0x3d2>
 8007f3e:	9f00      	ldr	r7, [sp, #0]
 8007f40:	9e03      	ldr	r6, [sp, #12]
 8007f42:	e794      	b.n	8007e6e <_dtoa_r+0x40e>
 8007f44:	9901      	ldr	r1, [sp, #4]
 8007f46:	4b4c      	ldr	r3, [pc, #304]	; (8008078 <_dtoa_r+0x618>)
 8007f48:	4431      	add	r1, r6
 8007f4a:	910d      	str	r1, [sp, #52]	; 0x34
 8007f4c:	9908      	ldr	r1, [sp, #32]
 8007f4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007f52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f56:	2900      	cmp	r1, #0
 8007f58:	d043      	beq.n	8007fe2 <_dtoa_r+0x582>
 8007f5a:	494d      	ldr	r1, [pc, #308]	; (8008090 <_dtoa_r+0x630>)
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	f7f8 fc75 	bl	800084c <__aeabi_ddiv>
 8007f62:	4652      	mov	r2, sl
 8007f64:	465b      	mov	r3, fp
 8007f66:	f7f8 f98f 	bl	8000288 <__aeabi_dsub>
 8007f6a:	9d01      	ldr	r5, [sp, #4]
 8007f6c:	4682      	mov	sl, r0
 8007f6e:	468b      	mov	fp, r1
 8007f70:	4649      	mov	r1, r9
 8007f72:	4640      	mov	r0, r8
 8007f74:	f7f8 fdf0 	bl	8000b58 <__aeabi_d2iz>
 8007f78:	4606      	mov	r6, r0
 8007f7a:	f7f8 fad3 	bl	8000524 <__aeabi_i2d>
 8007f7e:	4602      	mov	r2, r0
 8007f80:	460b      	mov	r3, r1
 8007f82:	4640      	mov	r0, r8
 8007f84:	4649      	mov	r1, r9
 8007f86:	f7f8 f97f 	bl	8000288 <__aeabi_dsub>
 8007f8a:	3630      	adds	r6, #48	; 0x30
 8007f8c:	f805 6b01 	strb.w	r6, [r5], #1
 8007f90:	4652      	mov	r2, sl
 8007f92:	465b      	mov	r3, fp
 8007f94:	4680      	mov	r8, r0
 8007f96:	4689      	mov	r9, r1
 8007f98:	f7f8 fda0 	bl	8000adc <__aeabi_dcmplt>
 8007f9c:	2800      	cmp	r0, #0
 8007f9e:	d163      	bne.n	8008068 <_dtoa_r+0x608>
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	464b      	mov	r3, r9
 8007fa4:	4936      	ldr	r1, [pc, #216]	; (8008080 <_dtoa_r+0x620>)
 8007fa6:	2000      	movs	r0, #0
 8007fa8:	f7f8 f96e 	bl	8000288 <__aeabi_dsub>
 8007fac:	4652      	mov	r2, sl
 8007fae:	465b      	mov	r3, fp
 8007fb0:	f7f8 fd94 	bl	8000adc <__aeabi_dcmplt>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	f040 80b5 	bne.w	8008124 <_dtoa_r+0x6c4>
 8007fba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fbc:	429d      	cmp	r5, r3
 8007fbe:	d081      	beq.n	8007ec4 <_dtoa_r+0x464>
 8007fc0:	4b30      	ldr	r3, [pc, #192]	; (8008084 <_dtoa_r+0x624>)
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	4650      	mov	r0, sl
 8007fc6:	4659      	mov	r1, fp
 8007fc8:	f7f8 fb16 	bl	80005f8 <__aeabi_dmul>
 8007fcc:	4b2d      	ldr	r3, [pc, #180]	; (8008084 <_dtoa_r+0x624>)
 8007fce:	4682      	mov	sl, r0
 8007fd0:	468b      	mov	fp, r1
 8007fd2:	4640      	mov	r0, r8
 8007fd4:	4649      	mov	r1, r9
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	f7f8 fb0e 	bl	80005f8 <__aeabi_dmul>
 8007fdc:	4680      	mov	r8, r0
 8007fde:	4689      	mov	r9, r1
 8007fe0:	e7c6      	b.n	8007f70 <_dtoa_r+0x510>
 8007fe2:	4650      	mov	r0, sl
 8007fe4:	4659      	mov	r1, fp
 8007fe6:	f7f8 fb07 	bl	80005f8 <__aeabi_dmul>
 8007fea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fec:	9d01      	ldr	r5, [sp, #4]
 8007fee:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ff0:	4682      	mov	sl, r0
 8007ff2:	468b      	mov	fp, r1
 8007ff4:	4649      	mov	r1, r9
 8007ff6:	4640      	mov	r0, r8
 8007ff8:	f7f8 fdae 	bl	8000b58 <__aeabi_d2iz>
 8007ffc:	4606      	mov	r6, r0
 8007ffe:	f7f8 fa91 	bl	8000524 <__aeabi_i2d>
 8008002:	3630      	adds	r6, #48	; 0x30
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	4640      	mov	r0, r8
 800800a:	4649      	mov	r1, r9
 800800c:	f7f8 f93c 	bl	8000288 <__aeabi_dsub>
 8008010:	f805 6b01 	strb.w	r6, [r5], #1
 8008014:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008016:	429d      	cmp	r5, r3
 8008018:	4680      	mov	r8, r0
 800801a:	4689      	mov	r9, r1
 800801c:	f04f 0200 	mov.w	r2, #0
 8008020:	d124      	bne.n	800806c <_dtoa_r+0x60c>
 8008022:	4b1b      	ldr	r3, [pc, #108]	; (8008090 <_dtoa_r+0x630>)
 8008024:	4650      	mov	r0, sl
 8008026:	4659      	mov	r1, fp
 8008028:	f7f8 f930 	bl	800028c <__adddf3>
 800802c:	4602      	mov	r2, r0
 800802e:	460b      	mov	r3, r1
 8008030:	4640      	mov	r0, r8
 8008032:	4649      	mov	r1, r9
 8008034:	f7f8 fd70 	bl	8000b18 <__aeabi_dcmpgt>
 8008038:	2800      	cmp	r0, #0
 800803a:	d173      	bne.n	8008124 <_dtoa_r+0x6c4>
 800803c:	4652      	mov	r2, sl
 800803e:	465b      	mov	r3, fp
 8008040:	4913      	ldr	r1, [pc, #76]	; (8008090 <_dtoa_r+0x630>)
 8008042:	2000      	movs	r0, #0
 8008044:	f7f8 f920 	bl	8000288 <__aeabi_dsub>
 8008048:	4602      	mov	r2, r0
 800804a:	460b      	mov	r3, r1
 800804c:	4640      	mov	r0, r8
 800804e:	4649      	mov	r1, r9
 8008050:	f7f8 fd44 	bl	8000adc <__aeabi_dcmplt>
 8008054:	2800      	cmp	r0, #0
 8008056:	f43f af35 	beq.w	8007ec4 <_dtoa_r+0x464>
 800805a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800805c:	1e6b      	subs	r3, r5, #1
 800805e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008060:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008064:	2b30      	cmp	r3, #48	; 0x30
 8008066:	d0f8      	beq.n	800805a <_dtoa_r+0x5fa>
 8008068:	9700      	str	r7, [sp, #0]
 800806a:	e049      	b.n	8008100 <_dtoa_r+0x6a0>
 800806c:	4b05      	ldr	r3, [pc, #20]	; (8008084 <_dtoa_r+0x624>)
 800806e:	f7f8 fac3 	bl	80005f8 <__aeabi_dmul>
 8008072:	4680      	mov	r8, r0
 8008074:	4689      	mov	r9, r1
 8008076:	e7bd      	b.n	8007ff4 <_dtoa_r+0x594>
 8008078:	0800b690 	.word	0x0800b690
 800807c:	0800b668 	.word	0x0800b668
 8008080:	3ff00000 	.word	0x3ff00000
 8008084:	40240000 	.word	0x40240000
 8008088:	401c0000 	.word	0x401c0000
 800808c:	40140000 	.word	0x40140000
 8008090:	3fe00000 	.word	0x3fe00000
 8008094:	9d01      	ldr	r5, [sp, #4]
 8008096:	4656      	mov	r6, sl
 8008098:	465f      	mov	r7, fp
 800809a:	4642      	mov	r2, r8
 800809c:	464b      	mov	r3, r9
 800809e:	4630      	mov	r0, r6
 80080a0:	4639      	mov	r1, r7
 80080a2:	f7f8 fbd3 	bl	800084c <__aeabi_ddiv>
 80080a6:	f7f8 fd57 	bl	8000b58 <__aeabi_d2iz>
 80080aa:	4682      	mov	sl, r0
 80080ac:	f7f8 fa3a 	bl	8000524 <__aeabi_i2d>
 80080b0:	4642      	mov	r2, r8
 80080b2:	464b      	mov	r3, r9
 80080b4:	f7f8 faa0 	bl	80005f8 <__aeabi_dmul>
 80080b8:	4602      	mov	r2, r0
 80080ba:	460b      	mov	r3, r1
 80080bc:	4630      	mov	r0, r6
 80080be:	4639      	mov	r1, r7
 80080c0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80080c4:	f7f8 f8e0 	bl	8000288 <__aeabi_dsub>
 80080c8:	f805 6b01 	strb.w	r6, [r5], #1
 80080cc:	9e01      	ldr	r6, [sp, #4]
 80080ce:	9f03      	ldr	r7, [sp, #12]
 80080d0:	1bae      	subs	r6, r5, r6
 80080d2:	42b7      	cmp	r7, r6
 80080d4:	4602      	mov	r2, r0
 80080d6:	460b      	mov	r3, r1
 80080d8:	d135      	bne.n	8008146 <_dtoa_r+0x6e6>
 80080da:	f7f8 f8d7 	bl	800028c <__adddf3>
 80080de:	4642      	mov	r2, r8
 80080e0:	464b      	mov	r3, r9
 80080e2:	4606      	mov	r6, r0
 80080e4:	460f      	mov	r7, r1
 80080e6:	f7f8 fd17 	bl	8000b18 <__aeabi_dcmpgt>
 80080ea:	b9d0      	cbnz	r0, 8008122 <_dtoa_r+0x6c2>
 80080ec:	4642      	mov	r2, r8
 80080ee:	464b      	mov	r3, r9
 80080f0:	4630      	mov	r0, r6
 80080f2:	4639      	mov	r1, r7
 80080f4:	f7f8 fce8 	bl	8000ac8 <__aeabi_dcmpeq>
 80080f8:	b110      	cbz	r0, 8008100 <_dtoa_r+0x6a0>
 80080fa:	f01a 0f01 	tst.w	sl, #1
 80080fe:	d110      	bne.n	8008122 <_dtoa_r+0x6c2>
 8008100:	4620      	mov	r0, r4
 8008102:	ee18 1a10 	vmov	r1, s16
 8008106:	f001 f8a7 	bl	8009258 <_Bfree>
 800810a:	2300      	movs	r3, #0
 800810c:	9800      	ldr	r0, [sp, #0]
 800810e:	702b      	strb	r3, [r5, #0]
 8008110:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008112:	3001      	adds	r0, #1
 8008114:	6018      	str	r0, [r3, #0]
 8008116:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008118:	2b00      	cmp	r3, #0
 800811a:	f43f acf1 	beq.w	8007b00 <_dtoa_r+0xa0>
 800811e:	601d      	str	r5, [r3, #0]
 8008120:	e4ee      	b.n	8007b00 <_dtoa_r+0xa0>
 8008122:	9f00      	ldr	r7, [sp, #0]
 8008124:	462b      	mov	r3, r5
 8008126:	461d      	mov	r5, r3
 8008128:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800812c:	2a39      	cmp	r2, #57	; 0x39
 800812e:	d106      	bne.n	800813e <_dtoa_r+0x6de>
 8008130:	9a01      	ldr	r2, [sp, #4]
 8008132:	429a      	cmp	r2, r3
 8008134:	d1f7      	bne.n	8008126 <_dtoa_r+0x6c6>
 8008136:	9901      	ldr	r1, [sp, #4]
 8008138:	2230      	movs	r2, #48	; 0x30
 800813a:	3701      	adds	r7, #1
 800813c:	700a      	strb	r2, [r1, #0]
 800813e:	781a      	ldrb	r2, [r3, #0]
 8008140:	3201      	adds	r2, #1
 8008142:	701a      	strb	r2, [r3, #0]
 8008144:	e790      	b.n	8008068 <_dtoa_r+0x608>
 8008146:	4ba6      	ldr	r3, [pc, #664]	; (80083e0 <_dtoa_r+0x980>)
 8008148:	2200      	movs	r2, #0
 800814a:	f7f8 fa55 	bl	80005f8 <__aeabi_dmul>
 800814e:	2200      	movs	r2, #0
 8008150:	2300      	movs	r3, #0
 8008152:	4606      	mov	r6, r0
 8008154:	460f      	mov	r7, r1
 8008156:	f7f8 fcb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800815a:	2800      	cmp	r0, #0
 800815c:	d09d      	beq.n	800809a <_dtoa_r+0x63a>
 800815e:	e7cf      	b.n	8008100 <_dtoa_r+0x6a0>
 8008160:	9a08      	ldr	r2, [sp, #32]
 8008162:	2a00      	cmp	r2, #0
 8008164:	f000 80d7 	beq.w	8008316 <_dtoa_r+0x8b6>
 8008168:	9a06      	ldr	r2, [sp, #24]
 800816a:	2a01      	cmp	r2, #1
 800816c:	f300 80ba 	bgt.w	80082e4 <_dtoa_r+0x884>
 8008170:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008172:	2a00      	cmp	r2, #0
 8008174:	f000 80b2 	beq.w	80082dc <_dtoa_r+0x87c>
 8008178:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800817c:	9e07      	ldr	r6, [sp, #28]
 800817e:	9d04      	ldr	r5, [sp, #16]
 8008180:	9a04      	ldr	r2, [sp, #16]
 8008182:	441a      	add	r2, r3
 8008184:	9204      	str	r2, [sp, #16]
 8008186:	9a05      	ldr	r2, [sp, #20]
 8008188:	2101      	movs	r1, #1
 800818a:	441a      	add	r2, r3
 800818c:	4620      	mov	r0, r4
 800818e:	9205      	str	r2, [sp, #20]
 8008190:	f001 f964 	bl	800945c <__i2b>
 8008194:	4607      	mov	r7, r0
 8008196:	2d00      	cmp	r5, #0
 8008198:	dd0c      	ble.n	80081b4 <_dtoa_r+0x754>
 800819a:	9b05      	ldr	r3, [sp, #20]
 800819c:	2b00      	cmp	r3, #0
 800819e:	dd09      	ble.n	80081b4 <_dtoa_r+0x754>
 80081a0:	42ab      	cmp	r3, r5
 80081a2:	9a04      	ldr	r2, [sp, #16]
 80081a4:	bfa8      	it	ge
 80081a6:	462b      	movge	r3, r5
 80081a8:	1ad2      	subs	r2, r2, r3
 80081aa:	9204      	str	r2, [sp, #16]
 80081ac:	9a05      	ldr	r2, [sp, #20]
 80081ae:	1aed      	subs	r5, r5, r3
 80081b0:	1ad3      	subs	r3, r2, r3
 80081b2:	9305      	str	r3, [sp, #20]
 80081b4:	9b07      	ldr	r3, [sp, #28]
 80081b6:	b31b      	cbz	r3, 8008200 <_dtoa_r+0x7a0>
 80081b8:	9b08      	ldr	r3, [sp, #32]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	f000 80af 	beq.w	800831e <_dtoa_r+0x8be>
 80081c0:	2e00      	cmp	r6, #0
 80081c2:	dd13      	ble.n	80081ec <_dtoa_r+0x78c>
 80081c4:	4639      	mov	r1, r7
 80081c6:	4632      	mov	r2, r6
 80081c8:	4620      	mov	r0, r4
 80081ca:	f001 fa07 	bl	80095dc <__pow5mult>
 80081ce:	ee18 2a10 	vmov	r2, s16
 80081d2:	4601      	mov	r1, r0
 80081d4:	4607      	mov	r7, r0
 80081d6:	4620      	mov	r0, r4
 80081d8:	f001 f956 	bl	8009488 <__multiply>
 80081dc:	ee18 1a10 	vmov	r1, s16
 80081e0:	4680      	mov	r8, r0
 80081e2:	4620      	mov	r0, r4
 80081e4:	f001 f838 	bl	8009258 <_Bfree>
 80081e8:	ee08 8a10 	vmov	s16, r8
 80081ec:	9b07      	ldr	r3, [sp, #28]
 80081ee:	1b9a      	subs	r2, r3, r6
 80081f0:	d006      	beq.n	8008200 <_dtoa_r+0x7a0>
 80081f2:	ee18 1a10 	vmov	r1, s16
 80081f6:	4620      	mov	r0, r4
 80081f8:	f001 f9f0 	bl	80095dc <__pow5mult>
 80081fc:	ee08 0a10 	vmov	s16, r0
 8008200:	2101      	movs	r1, #1
 8008202:	4620      	mov	r0, r4
 8008204:	f001 f92a 	bl	800945c <__i2b>
 8008208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800820a:	2b00      	cmp	r3, #0
 800820c:	4606      	mov	r6, r0
 800820e:	f340 8088 	ble.w	8008322 <_dtoa_r+0x8c2>
 8008212:	461a      	mov	r2, r3
 8008214:	4601      	mov	r1, r0
 8008216:	4620      	mov	r0, r4
 8008218:	f001 f9e0 	bl	80095dc <__pow5mult>
 800821c:	9b06      	ldr	r3, [sp, #24]
 800821e:	2b01      	cmp	r3, #1
 8008220:	4606      	mov	r6, r0
 8008222:	f340 8081 	ble.w	8008328 <_dtoa_r+0x8c8>
 8008226:	f04f 0800 	mov.w	r8, #0
 800822a:	6933      	ldr	r3, [r6, #16]
 800822c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008230:	6918      	ldr	r0, [r3, #16]
 8008232:	f001 f8c3 	bl	80093bc <__hi0bits>
 8008236:	f1c0 0020 	rsb	r0, r0, #32
 800823a:	9b05      	ldr	r3, [sp, #20]
 800823c:	4418      	add	r0, r3
 800823e:	f010 001f 	ands.w	r0, r0, #31
 8008242:	f000 8092 	beq.w	800836a <_dtoa_r+0x90a>
 8008246:	f1c0 0320 	rsb	r3, r0, #32
 800824a:	2b04      	cmp	r3, #4
 800824c:	f340 808a 	ble.w	8008364 <_dtoa_r+0x904>
 8008250:	f1c0 001c 	rsb	r0, r0, #28
 8008254:	9b04      	ldr	r3, [sp, #16]
 8008256:	4403      	add	r3, r0
 8008258:	9304      	str	r3, [sp, #16]
 800825a:	9b05      	ldr	r3, [sp, #20]
 800825c:	4403      	add	r3, r0
 800825e:	4405      	add	r5, r0
 8008260:	9305      	str	r3, [sp, #20]
 8008262:	9b04      	ldr	r3, [sp, #16]
 8008264:	2b00      	cmp	r3, #0
 8008266:	dd07      	ble.n	8008278 <_dtoa_r+0x818>
 8008268:	ee18 1a10 	vmov	r1, s16
 800826c:	461a      	mov	r2, r3
 800826e:	4620      	mov	r0, r4
 8008270:	f001 fa0e 	bl	8009690 <__lshift>
 8008274:	ee08 0a10 	vmov	s16, r0
 8008278:	9b05      	ldr	r3, [sp, #20]
 800827a:	2b00      	cmp	r3, #0
 800827c:	dd05      	ble.n	800828a <_dtoa_r+0x82a>
 800827e:	4631      	mov	r1, r6
 8008280:	461a      	mov	r2, r3
 8008282:	4620      	mov	r0, r4
 8008284:	f001 fa04 	bl	8009690 <__lshift>
 8008288:	4606      	mov	r6, r0
 800828a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800828c:	2b00      	cmp	r3, #0
 800828e:	d06e      	beq.n	800836e <_dtoa_r+0x90e>
 8008290:	ee18 0a10 	vmov	r0, s16
 8008294:	4631      	mov	r1, r6
 8008296:	f001 fa6b 	bl	8009770 <__mcmp>
 800829a:	2800      	cmp	r0, #0
 800829c:	da67      	bge.n	800836e <_dtoa_r+0x90e>
 800829e:	9b00      	ldr	r3, [sp, #0]
 80082a0:	3b01      	subs	r3, #1
 80082a2:	ee18 1a10 	vmov	r1, s16
 80082a6:	9300      	str	r3, [sp, #0]
 80082a8:	220a      	movs	r2, #10
 80082aa:	2300      	movs	r3, #0
 80082ac:	4620      	mov	r0, r4
 80082ae:	f000 fff5 	bl	800929c <__multadd>
 80082b2:	9b08      	ldr	r3, [sp, #32]
 80082b4:	ee08 0a10 	vmov	s16, r0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	f000 81b1 	beq.w	8008620 <_dtoa_r+0xbc0>
 80082be:	2300      	movs	r3, #0
 80082c0:	4639      	mov	r1, r7
 80082c2:	220a      	movs	r2, #10
 80082c4:	4620      	mov	r0, r4
 80082c6:	f000 ffe9 	bl	800929c <__multadd>
 80082ca:	9b02      	ldr	r3, [sp, #8]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	4607      	mov	r7, r0
 80082d0:	f300 808e 	bgt.w	80083f0 <_dtoa_r+0x990>
 80082d4:	9b06      	ldr	r3, [sp, #24]
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	dc51      	bgt.n	800837e <_dtoa_r+0x91e>
 80082da:	e089      	b.n	80083f0 <_dtoa_r+0x990>
 80082dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80082de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80082e2:	e74b      	b.n	800817c <_dtoa_r+0x71c>
 80082e4:	9b03      	ldr	r3, [sp, #12]
 80082e6:	1e5e      	subs	r6, r3, #1
 80082e8:	9b07      	ldr	r3, [sp, #28]
 80082ea:	42b3      	cmp	r3, r6
 80082ec:	bfbf      	itttt	lt
 80082ee:	9b07      	ldrlt	r3, [sp, #28]
 80082f0:	9607      	strlt	r6, [sp, #28]
 80082f2:	1af2      	sublt	r2, r6, r3
 80082f4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80082f6:	bfb6      	itet	lt
 80082f8:	189b      	addlt	r3, r3, r2
 80082fa:	1b9e      	subge	r6, r3, r6
 80082fc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80082fe:	9b03      	ldr	r3, [sp, #12]
 8008300:	bfb8      	it	lt
 8008302:	2600      	movlt	r6, #0
 8008304:	2b00      	cmp	r3, #0
 8008306:	bfb7      	itett	lt
 8008308:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800830c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008310:	1a9d      	sublt	r5, r3, r2
 8008312:	2300      	movlt	r3, #0
 8008314:	e734      	b.n	8008180 <_dtoa_r+0x720>
 8008316:	9e07      	ldr	r6, [sp, #28]
 8008318:	9d04      	ldr	r5, [sp, #16]
 800831a:	9f08      	ldr	r7, [sp, #32]
 800831c:	e73b      	b.n	8008196 <_dtoa_r+0x736>
 800831e:	9a07      	ldr	r2, [sp, #28]
 8008320:	e767      	b.n	80081f2 <_dtoa_r+0x792>
 8008322:	9b06      	ldr	r3, [sp, #24]
 8008324:	2b01      	cmp	r3, #1
 8008326:	dc18      	bgt.n	800835a <_dtoa_r+0x8fa>
 8008328:	f1ba 0f00 	cmp.w	sl, #0
 800832c:	d115      	bne.n	800835a <_dtoa_r+0x8fa>
 800832e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008332:	b993      	cbnz	r3, 800835a <_dtoa_r+0x8fa>
 8008334:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008338:	0d1b      	lsrs	r3, r3, #20
 800833a:	051b      	lsls	r3, r3, #20
 800833c:	b183      	cbz	r3, 8008360 <_dtoa_r+0x900>
 800833e:	9b04      	ldr	r3, [sp, #16]
 8008340:	3301      	adds	r3, #1
 8008342:	9304      	str	r3, [sp, #16]
 8008344:	9b05      	ldr	r3, [sp, #20]
 8008346:	3301      	adds	r3, #1
 8008348:	9305      	str	r3, [sp, #20]
 800834a:	f04f 0801 	mov.w	r8, #1
 800834e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008350:	2b00      	cmp	r3, #0
 8008352:	f47f af6a 	bne.w	800822a <_dtoa_r+0x7ca>
 8008356:	2001      	movs	r0, #1
 8008358:	e76f      	b.n	800823a <_dtoa_r+0x7da>
 800835a:	f04f 0800 	mov.w	r8, #0
 800835e:	e7f6      	b.n	800834e <_dtoa_r+0x8ee>
 8008360:	4698      	mov	r8, r3
 8008362:	e7f4      	b.n	800834e <_dtoa_r+0x8ee>
 8008364:	f43f af7d 	beq.w	8008262 <_dtoa_r+0x802>
 8008368:	4618      	mov	r0, r3
 800836a:	301c      	adds	r0, #28
 800836c:	e772      	b.n	8008254 <_dtoa_r+0x7f4>
 800836e:	9b03      	ldr	r3, [sp, #12]
 8008370:	2b00      	cmp	r3, #0
 8008372:	dc37      	bgt.n	80083e4 <_dtoa_r+0x984>
 8008374:	9b06      	ldr	r3, [sp, #24]
 8008376:	2b02      	cmp	r3, #2
 8008378:	dd34      	ble.n	80083e4 <_dtoa_r+0x984>
 800837a:	9b03      	ldr	r3, [sp, #12]
 800837c:	9302      	str	r3, [sp, #8]
 800837e:	9b02      	ldr	r3, [sp, #8]
 8008380:	b96b      	cbnz	r3, 800839e <_dtoa_r+0x93e>
 8008382:	4631      	mov	r1, r6
 8008384:	2205      	movs	r2, #5
 8008386:	4620      	mov	r0, r4
 8008388:	f000 ff88 	bl	800929c <__multadd>
 800838c:	4601      	mov	r1, r0
 800838e:	4606      	mov	r6, r0
 8008390:	ee18 0a10 	vmov	r0, s16
 8008394:	f001 f9ec 	bl	8009770 <__mcmp>
 8008398:	2800      	cmp	r0, #0
 800839a:	f73f adbb 	bgt.w	8007f14 <_dtoa_r+0x4b4>
 800839e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083a0:	9d01      	ldr	r5, [sp, #4]
 80083a2:	43db      	mvns	r3, r3
 80083a4:	9300      	str	r3, [sp, #0]
 80083a6:	f04f 0800 	mov.w	r8, #0
 80083aa:	4631      	mov	r1, r6
 80083ac:	4620      	mov	r0, r4
 80083ae:	f000 ff53 	bl	8009258 <_Bfree>
 80083b2:	2f00      	cmp	r7, #0
 80083b4:	f43f aea4 	beq.w	8008100 <_dtoa_r+0x6a0>
 80083b8:	f1b8 0f00 	cmp.w	r8, #0
 80083bc:	d005      	beq.n	80083ca <_dtoa_r+0x96a>
 80083be:	45b8      	cmp	r8, r7
 80083c0:	d003      	beq.n	80083ca <_dtoa_r+0x96a>
 80083c2:	4641      	mov	r1, r8
 80083c4:	4620      	mov	r0, r4
 80083c6:	f000 ff47 	bl	8009258 <_Bfree>
 80083ca:	4639      	mov	r1, r7
 80083cc:	4620      	mov	r0, r4
 80083ce:	f000 ff43 	bl	8009258 <_Bfree>
 80083d2:	e695      	b.n	8008100 <_dtoa_r+0x6a0>
 80083d4:	2600      	movs	r6, #0
 80083d6:	4637      	mov	r7, r6
 80083d8:	e7e1      	b.n	800839e <_dtoa_r+0x93e>
 80083da:	9700      	str	r7, [sp, #0]
 80083dc:	4637      	mov	r7, r6
 80083de:	e599      	b.n	8007f14 <_dtoa_r+0x4b4>
 80083e0:	40240000 	.word	0x40240000
 80083e4:	9b08      	ldr	r3, [sp, #32]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f000 80ca 	beq.w	8008580 <_dtoa_r+0xb20>
 80083ec:	9b03      	ldr	r3, [sp, #12]
 80083ee:	9302      	str	r3, [sp, #8]
 80083f0:	2d00      	cmp	r5, #0
 80083f2:	dd05      	ble.n	8008400 <_dtoa_r+0x9a0>
 80083f4:	4639      	mov	r1, r7
 80083f6:	462a      	mov	r2, r5
 80083f8:	4620      	mov	r0, r4
 80083fa:	f001 f949 	bl	8009690 <__lshift>
 80083fe:	4607      	mov	r7, r0
 8008400:	f1b8 0f00 	cmp.w	r8, #0
 8008404:	d05b      	beq.n	80084be <_dtoa_r+0xa5e>
 8008406:	6879      	ldr	r1, [r7, #4]
 8008408:	4620      	mov	r0, r4
 800840a:	f000 fee5 	bl	80091d8 <_Balloc>
 800840e:	4605      	mov	r5, r0
 8008410:	b928      	cbnz	r0, 800841e <_dtoa_r+0x9be>
 8008412:	4b87      	ldr	r3, [pc, #540]	; (8008630 <_dtoa_r+0xbd0>)
 8008414:	4602      	mov	r2, r0
 8008416:	f240 21ea 	movw	r1, #746	; 0x2ea
 800841a:	f7ff bb3b 	b.w	8007a94 <_dtoa_r+0x34>
 800841e:	693a      	ldr	r2, [r7, #16]
 8008420:	3202      	adds	r2, #2
 8008422:	0092      	lsls	r2, r2, #2
 8008424:	f107 010c 	add.w	r1, r7, #12
 8008428:	300c      	adds	r0, #12
 800842a:	f000 fec7 	bl	80091bc <memcpy>
 800842e:	2201      	movs	r2, #1
 8008430:	4629      	mov	r1, r5
 8008432:	4620      	mov	r0, r4
 8008434:	f001 f92c 	bl	8009690 <__lshift>
 8008438:	9b01      	ldr	r3, [sp, #4]
 800843a:	f103 0901 	add.w	r9, r3, #1
 800843e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008442:	4413      	add	r3, r2
 8008444:	9305      	str	r3, [sp, #20]
 8008446:	f00a 0301 	and.w	r3, sl, #1
 800844a:	46b8      	mov	r8, r7
 800844c:	9304      	str	r3, [sp, #16]
 800844e:	4607      	mov	r7, r0
 8008450:	4631      	mov	r1, r6
 8008452:	ee18 0a10 	vmov	r0, s16
 8008456:	f7ff fa75 	bl	8007944 <quorem>
 800845a:	4641      	mov	r1, r8
 800845c:	9002      	str	r0, [sp, #8]
 800845e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008462:	ee18 0a10 	vmov	r0, s16
 8008466:	f001 f983 	bl	8009770 <__mcmp>
 800846a:	463a      	mov	r2, r7
 800846c:	9003      	str	r0, [sp, #12]
 800846e:	4631      	mov	r1, r6
 8008470:	4620      	mov	r0, r4
 8008472:	f001 f999 	bl	80097a8 <__mdiff>
 8008476:	68c2      	ldr	r2, [r0, #12]
 8008478:	f109 3bff 	add.w	fp, r9, #4294967295
 800847c:	4605      	mov	r5, r0
 800847e:	bb02      	cbnz	r2, 80084c2 <_dtoa_r+0xa62>
 8008480:	4601      	mov	r1, r0
 8008482:	ee18 0a10 	vmov	r0, s16
 8008486:	f001 f973 	bl	8009770 <__mcmp>
 800848a:	4602      	mov	r2, r0
 800848c:	4629      	mov	r1, r5
 800848e:	4620      	mov	r0, r4
 8008490:	9207      	str	r2, [sp, #28]
 8008492:	f000 fee1 	bl	8009258 <_Bfree>
 8008496:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800849a:	ea43 0102 	orr.w	r1, r3, r2
 800849e:	9b04      	ldr	r3, [sp, #16]
 80084a0:	430b      	orrs	r3, r1
 80084a2:	464d      	mov	r5, r9
 80084a4:	d10f      	bne.n	80084c6 <_dtoa_r+0xa66>
 80084a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80084aa:	d02a      	beq.n	8008502 <_dtoa_r+0xaa2>
 80084ac:	9b03      	ldr	r3, [sp, #12]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	dd02      	ble.n	80084b8 <_dtoa_r+0xa58>
 80084b2:	9b02      	ldr	r3, [sp, #8]
 80084b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80084b8:	f88b a000 	strb.w	sl, [fp]
 80084bc:	e775      	b.n	80083aa <_dtoa_r+0x94a>
 80084be:	4638      	mov	r0, r7
 80084c0:	e7ba      	b.n	8008438 <_dtoa_r+0x9d8>
 80084c2:	2201      	movs	r2, #1
 80084c4:	e7e2      	b.n	800848c <_dtoa_r+0xa2c>
 80084c6:	9b03      	ldr	r3, [sp, #12]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	db04      	blt.n	80084d6 <_dtoa_r+0xa76>
 80084cc:	9906      	ldr	r1, [sp, #24]
 80084ce:	430b      	orrs	r3, r1
 80084d0:	9904      	ldr	r1, [sp, #16]
 80084d2:	430b      	orrs	r3, r1
 80084d4:	d122      	bne.n	800851c <_dtoa_r+0xabc>
 80084d6:	2a00      	cmp	r2, #0
 80084d8:	ddee      	ble.n	80084b8 <_dtoa_r+0xa58>
 80084da:	ee18 1a10 	vmov	r1, s16
 80084de:	2201      	movs	r2, #1
 80084e0:	4620      	mov	r0, r4
 80084e2:	f001 f8d5 	bl	8009690 <__lshift>
 80084e6:	4631      	mov	r1, r6
 80084e8:	ee08 0a10 	vmov	s16, r0
 80084ec:	f001 f940 	bl	8009770 <__mcmp>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	dc03      	bgt.n	80084fc <_dtoa_r+0xa9c>
 80084f4:	d1e0      	bne.n	80084b8 <_dtoa_r+0xa58>
 80084f6:	f01a 0f01 	tst.w	sl, #1
 80084fa:	d0dd      	beq.n	80084b8 <_dtoa_r+0xa58>
 80084fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008500:	d1d7      	bne.n	80084b2 <_dtoa_r+0xa52>
 8008502:	2339      	movs	r3, #57	; 0x39
 8008504:	f88b 3000 	strb.w	r3, [fp]
 8008508:	462b      	mov	r3, r5
 800850a:	461d      	mov	r5, r3
 800850c:	3b01      	subs	r3, #1
 800850e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008512:	2a39      	cmp	r2, #57	; 0x39
 8008514:	d071      	beq.n	80085fa <_dtoa_r+0xb9a>
 8008516:	3201      	adds	r2, #1
 8008518:	701a      	strb	r2, [r3, #0]
 800851a:	e746      	b.n	80083aa <_dtoa_r+0x94a>
 800851c:	2a00      	cmp	r2, #0
 800851e:	dd07      	ble.n	8008530 <_dtoa_r+0xad0>
 8008520:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008524:	d0ed      	beq.n	8008502 <_dtoa_r+0xaa2>
 8008526:	f10a 0301 	add.w	r3, sl, #1
 800852a:	f88b 3000 	strb.w	r3, [fp]
 800852e:	e73c      	b.n	80083aa <_dtoa_r+0x94a>
 8008530:	9b05      	ldr	r3, [sp, #20]
 8008532:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008536:	4599      	cmp	r9, r3
 8008538:	d047      	beq.n	80085ca <_dtoa_r+0xb6a>
 800853a:	ee18 1a10 	vmov	r1, s16
 800853e:	2300      	movs	r3, #0
 8008540:	220a      	movs	r2, #10
 8008542:	4620      	mov	r0, r4
 8008544:	f000 feaa 	bl	800929c <__multadd>
 8008548:	45b8      	cmp	r8, r7
 800854a:	ee08 0a10 	vmov	s16, r0
 800854e:	f04f 0300 	mov.w	r3, #0
 8008552:	f04f 020a 	mov.w	r2, #10
 8008556:	4641      	mov	r1, r8
 8008558:	4620      	mov	r0, r4
 800855a:	d106      	bne.n	800856a <_dtoa_r+0xb0a>
 800855c:	f000 fe9e 	bl	800929c <__multadd>
 8008560:	4680      	mov	r8, r0
 8008562:	4607      	mov	r7, r0
 8008564:	f109 0901 	add.w	r9, r9, #1
 8008568:	e772      	b.n	8008450 <_dtoa_r+0x9f0>
 800856a:	f000 fe97 	bl	800929c <__multadd>
 800856e:	4639      	mov	r1, r7
 8008570:	4680      	mov	r8, r0
 8008572:	2300      	movs	r3, #0
 8008574:	220a      	movs	r2, #10
 8008576:	4620      	mov	r0, r4
 8008578:	f000 fe90 	bl	800929c <__multadd>
 800857c:	4607      	mov	r7, r0
 800857e:	e7f1      	b.n	8008564 <_dtoa_r+0xb04>
 8008580:	9b03      	ldr	r3, [sp, #12]
 8008582:	9302      	str	r3, [sp, #8]
 8008584:	9d01      	ldr	r5, [sp, #4]
 8008586:	ee18 0a10 	vmov	r0, s16
 800858a:	4631      	mov	r1, r6
 800858c:	f7ff f9da 	bl	8007944 <quorem>
 8008590:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008594:	9b01      	ldr	r3, [sp, #4]
 8008596:	f805 ab01 	strb.w	sl, [r5], #1
 800859a:	1aea      	subs	r2, r5, r3
 800859c:	9b02      	ldr	r3, [sp, #8]
 800859e:	4293      	cmp	r3, r2
 80085a0:	dd09      	ble.n	80085b6 <_dtoa_r+0xb56>
 80085a2:	ee18 1a10 	vmov	r1, s16
 80085a6:	2300      	movs	r3, #0
 80085a8:	220a      	movs	r2, #10
 80085aa:	4620      	mov	r0, r4
 80085ac:	f000 fe76 	bl	800929c <__multadd>
 80085b0:	ee08 0a10 	vmov	s16, r0
 80085b4:	e7e7      	b.n	8008586 <_dtoa_r+0xb26>
 80085b6:	9b02      	ldr	r3, [sp, #8]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	bfc8      	it	gt
 80085bc:	461d      	movgt	r5, r3
 80085be:	9b01      	ldr	r3, [sp, #4]
 80085c0:	bfd8      	it	le
 80085c2:	2501      	movle	r5, #1
 80085c4:	441d      	add	r5, r3
 80085c6:	f04f 0800 	mov.w	r8, #0
 80085ca:	ee18 1a10 	vmov	r1, s16
 80085ce:	2201      	movs	r2, #1
 80085d0:	4620      	mov	r0, r4
 80085d2:	f001 f85d 	bl	8009690 <__lshift>
 80085d6:	4631      	mov	r1, r6
 80085d8:	ee08 0a10 	vmov	s16, r0
 80085dc:	f001 f8c8 	bl	8009770 <__mcmp>
 80085e0:	2800      	cmp	r0, #0
 80085e2:	dc91      	bgt.n	8008508 <_dtoa_r+0xaa8>
 80085e4:	d102      	bne.n	80085ec <_dtoa_r+0xb8c>
 80085e6:	f01a 0f01 	tst.w	sl, #1
 80085ea:	d18d      	bne.n	8008508 <_dtoa_r+0xaa8>
 80085ec:	462b      	mov	r3, r5
 80085ee:	461d      	mov	r5, r3
 80085f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085f4:	2a30      	cmp	r2, #48	; 0x30
 80085f6:	d0fa      	beq.n	80085ee <_dtoa_r+0xb8e>
 80085f8:	e6d7      	b.n	80083aa <_dtoa_r+0x94a>
 80085fa:	9a01      	ldr	r2, [sp, #4]
 80085fc:	429a      	cmp	r2, r3
 80085fe:	d184      	bne.n	800850a <_dtoa_r+0xaaa>
 8008600:	9b00      	ldr	r3, [sp, #0]
 8008602:	3301      	adds	r3, #1
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	2331      	movs	r3, #49	; 0x31
 8008608:	7013      	strb	r3, [r2, #0]
 800860a:	e6ce      	b.n	80083aa <_dtoa_r+0x94a>
 800860c:	4b09      	ldr	r3, [pc, #36]	; (8008634 <_dtoa_r+0xbd4>)
 800860e:	f7ff ba95 	b.w	8007b3c <_dtoa_r+0xdc>
 8008612:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008614:	2b00      	cmp	r3, #0
 8008616:	f47f aa6e 	bne.w	8007af6 <_dtoa_r+0x96>
 800861a:	4b07      	ldr	r3, [pc, #28]	; (8008638 <_dtoa_r+0xbd8>)
 800861c:	f7ff ba8e 	b.w	8007b3c <_dtoa_r+0xdc>
 8008620:	9b02      	ldr	r3, [sp, #8]
 8008622:	2b00      	cmp	r3, #0
 8008624:	dcae      	bgt.n	8008584 <_dtoa_r+0xb24>
 8008626:	9b06      	ldr	r3, [sp, #24]
 8008628:	2b02      	cmp	r3, #2
 800862a:	f73f aea8 	bgt.w	800837e <_dtoa_r+0x91e>
 800862e:	e7a9      	b.n	8008584 <_dtoa_r+0xb24>
 8008630:	0800b518 	.word	0x0800b518
 8008634:	0800b779 	.word	0x0800b779
 8008638:	0800b499 	.word	0x0800b499

0800863c <__sflush_r>:
 800863c:	898a      	ldrh	r2, [r1, #12]
 800863e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008642:	4605      	mov	r5, r0
 8008644:	0710      	lsls	r0, r2, #28
 8008646:	460c      	mov	r4, r1
 8008648:	d458      	bmi.n	80086fc <__sflush_r+0xc0>
 800864a:	684b      	ldr	r3, [r1, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	dc05      	bgt.n	800865c <__sflush_r+0x20>
 8008650:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008652:	2b00      	cmp	r3, #0
 8008654:	dc02      	bgt.n	800865c <__sflush_r+0x20>
 8008656:	2000      	movs	r0, #0
 8008658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800865c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800865e:	2e00      	cmp	r6, #0
 8008660:	d0f9      	beq.n	8008656 <__sflush_r+0x1a>
 8008662:	2300      	movs	r3, #0
 8008664:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008668:	682f      	ldr	r7, [r5, #0]
 800866a:	602b      	str	r3, [r5, #0]
 800866c:	d032      	beq.n	80086d4 <__sflush_r+0x98>
 800866e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008670:	89a3      	ldrh	r3, [r4, #12]
 8008672:	075a      	lsls	r2, r3, #29
 8008674:	d505      	bpl.n	8008682 <__sflush_r+0x46>
 8008676:	6863      	ldr	r3, [r4, #4]
 8008678:	1ac0      	subs	r0, r0, r3
 800867a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800867c:	b10b      	cbz	r3, 8008682 <__sflush_r+0x46>
 800867e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008680:	1ac0      	subs	r0, r0, r3
 8008682:	2300      	movs	r3, #0
 8008684:	4602      	mov	r2, r0
 8008686:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008688:	6a21      	ldr	r1, [r4, #32]
 800868a:	4628      	mov	r0, r5
 800868c:	47b0      	blx	r6
 800868e:	1c43      	adds	r3, r0, #1
 8008690:	89a3      	ldrh	r3, [r4, #12]
 8008692:	d106      	bne.n	80086a2 <__sflush_r+0x66>
 8008694:	6829      	ldr	r1, [r5, #0]
 8008696:	291d      	cmp	r1, #29
 8008698:	d82c      	bhi.n	80086f4 <__sflush_r+0xb8>
 800869a:	4a2a      	ldr	r2, [pc, #168]	; (8008744 <__sflush_r+0x108>)
 800869c:	40ca      	lsrs	r2, r1
 800869e:	07d6      	lsls	r6, r2, #31
 80086a0:	d528      	bpl.n	80086f4 <__sflush_r+0xb8>
 80086a2:	2200      	movs	r2, #0
 80086a4:	6062      	str	r2, [r4, #4]
 80086a6:	04d9      	lsls	r1, r3, #19
 80086a8:	6922      	ldr	r2, [r4, #16]
 80086aa:	6022      	str	r2, [r4, #0]
 80086ac:	d504      	bpl.n	80086b8 <__sflush_r+0x7c>
 80086ae:	1c42      	adds	r2, r0, #1
 80086b0:	d101      	bne.n	80086b6 <__sflush_r+0x7a>
 80086b2:	682b      	ldr	r3, [r5, #0]
 80086b4:	b903      	cbnz	r3, 80086b8 <__sflush_r+0x7c>
 80086b6:	6560      	str	r0, [r4, #84]	; 0x54
 80086b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086ba:	602f      	str	r7, [r5, #0]
 80086bc:	2900      	cmp	r1, #0
 80086be:	d0ca      	beq.n	8008656 <__sflush_r+0x1a>
 80086c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086c4:	4299      	cmp	r1, r3
 80086c6:	d002      	beq.n	80086ce <__sflush_r+0x92>
 80086c8:	4628      	mov	r0, r5
 80086ca:	f001 fa5d 	bl	8009b88 <_free_r>
 80086ce:	2000      	movs	r0, #0
 80086d0:	6360      	str	r0, [r4, #52]	; 0x34
 80086d2:	e7c1      	b.n	8008658 <__sflush_r+0x1c>
 80086d4:	6a21      	ldr	r1, [r4, #32]
 80086d6:	2301      	movs	r3, #1
 80086d8:	4628      	mov	r0, r5
 80086da:	47b0      	blx	r6
 80086dc:	1c41      	adds	r1, r0, #1
 80086de:	d1c7      	bne.n	8008670 <__sflush_r+0x34>
 80086e0:	682b      	ldr	r3, [r5, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d0c4      	beq.n	8008670 <__sflush_r+0x34>
 80086e6:	2b1d      	cmp	r3, #29
 80086e8:	d001      	beq.n	80086ee <__sflush_r+0xb2>
 80086ea:	2b16      	cmp	r3, #22
 80086ec:	d101      	bne.n	80086f2 <__sflush_r+0xb6>
 80086ee:	602f      	str	r7, [r5, #0]
 80086f0:	e7b1      	b.n	8008656 <__sflush_r+0x1a>
 80086f2:	89a3      	ldrh	r3, [r4, #12]
 80086f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086f8:	81a3      	strh	r3, [r4, #12]
 80086fa:	e7ad      	b.n	8008658 <__sflush_r+0x1c>
 80086fc:	690f      	ldr	r7, [r1, #16]
 80086fe:	2f00      	cmp	r7, #0
 8008700:	d0a9      	beq.n	8008656 <__sflush_r+0x1a>
 8008702:	0793      	lsls	r3, r2, #30
 8008704:	680e      	ldr	r6, [r1, #0]
 8008706:	bf08      	it	eq
 8008708:	694b      	ldreq	r3, [r1, #20]
 800870a:	600f      	str	r7, [r1, #0]
 800870c:	bf18      	it	ne
 800870e:	2300      	movne	r3, #0
 8008710:	eba6 0807 	sub.w	r8, r6, r7
 8008714:	608b      	str	r3, [r1, #8]
 8008716:	f1b8 0f00 	cmp.w	r8, #0
 800871a:	dd9c      	ble.n	8008656 <__sflush_r+0x1a>
 800871c:	6a21      	ldr	r1, [r4, #32]
 800871e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008720:	4643      	mov	r3, r8
 8008722:	463a      	mov	r2, r7
 8008724:	4628      	mov	r0, r5
 8008726:	47b0      	blx	r6
 8008728:	2800      	cmp	r0, #0
 800872a:	dc06      	bgt.n	800873a <__sflush_r+0xfe>
 800872c:	89a3      	ldrh	r3, [r4, #12]
 800872e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008732:	81a3      	strh	r3, [r4, #12]
 8008734:	f04f 30ff 	mov.w	r0, #4294967295
 8008738:	e78e      	b.n	8008658 <__sflush_r+0x1c>
 800873a:	4407      	add	r7, r0
 800873c:	eba8 0800 	sub.w	r8, r8, r0
 8008740:	e7e9      	b.n	8008716 <__sflush_r+0xda>
 8008742:	bf00      	nop
 8008744:	20400001 	.word	0x20400001

08008748 <_fflush_r>:
 8008748:	b538      	push	{r3, r4, r5, lr}
 800874a:	690b      	ldr	r3, [r1, #16]
 800874c:	4605      	mov	r5, r0
 800874e:	460c      	mov	r4, r1
 8008750:	b913      	cbnz	r3, 8008758 <_fflush_r+0x10>
 8008752:	2500      	movs	r5, #0
 8008754:	4628      	mov	r0, r5
 8008756:	bd38      	pop	{r3, r4, r5, pc}
 8008758:	b118      	cbz	r0, 8008762 <_fflush_r+0x1a>
 800875a:	6983      	ldr	r3, [r0, #24]
 800875c:	b90b      	cbnz	r3, 8008762 <_fflush_r+0x1a>
 800875e:	f000 f887 	bl	8008870 <__sinit>
 8008762:	4b14      	ldr	r3, [pc, #80]	; (80087b4 <_fflush_r+0x6c>)
 8008764:	429c      	cmp	r4, r3
 8008766:	d11b      	bne.n	80087a0 <_fflush_r+0x58>
 8008768:	686c      	ldr	r4, [r5, #4]
 800876a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d0ef      	beq.n	8008752 <_fflush_r+0xa>
 8008772:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008774:	07d0      	lsls	r0, r2, #31
 8008776:	d404      	bmi.n	8008782 <_fflush_r+0x3a>
 8008778:	0599      	lsls	r1, r3, #22
 800877a:	d402      	bmi.n	8008782 <_fflush_r+0x3a>
 800877c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800877e:	f000 fc88 	bl	8009092 <__retarget_lock_acquire_recursive>
 8008782:	4628      	mov	r0, r5
 8008784:	4621      	mov	r1, r4
 8008786:	f7ff ff59 	bl	800863c <__sflush_r>
 800878a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800878c:	07da      	lsls	r2, r3, #31
 800878e:	4605      	mov	r5, r0
 8008790:	d4e0      	bmi.n	8008754 <_fflush_r+0xc>
 8008792:	89a3      	ldrh	r3, [r4, #12]
 8008794:	059b      	lsls	r3, r3, #22
 8008796:	d4dd      	bmi.n	8008754 <_fflush_r+0xc>
 8008798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800879a:	f000 fc7b 	bl	8009094 <__retarget_lock_release_recursive>
 800879e:	e7d9      	b.n	8008754 <_fflush_r+0xc>
 80087a0:	4b05      	ldr	r3, [pc, #20]	; (80087b8 <_fflush_r+0x70>)
 80087a2:	429c      	cmp	r4, r3
 80087a4:	d101      	bne.n	80087aa <_fflush_r+0x62>
 80087a6:	68ac      	ldr	r4, [r5, #8]
 80087a8:	e7df      	b.n	800876a <_fflush_r+0x22>
 80087aa:	4b04      	ldr	r3, [pc, #16]	; (80087bc <_fflush_r+0x74>)
 80087ac:	429c      	cmp	r4, r3
 80087ae:	bf08      	it	eq
 80087b0:	68ec      	ldreq	r4, [r5, #12]
 80087b2:	e7da      	b.n	800876a <_fflush_r+0x22>
 80087b4:	0800b54c 	.word	0x0800b54c
 80087b8:	0800b56c 	.word	0x0800b56c
 80087bc:	0800b52c 	.word	0x0800b52c

080087c0 <std>:
 80087c0:	2300      	movs	r3, #0
 80087c2:	b510      	push	{r4, lr}
 80087c4:	4604      	mov	r4, r0
 80087c6:	e9c0 3300 	strd	r3, r3, [r0]
 80087ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087ce:	6083      	str	r3, [r0, #8]
 80087d0:	8181      	strh	r1, [r0, #12]
 80087d2:	6643      	str	r3, [r0, #100]	; 0x64
 80087d4:	81c2      	strh	r2, [r0, #14]
 80087d6:	6183      	str	r3, [r0, #24]
 80087d8:	4619      	mov	r1, r3
 80087da:	2208      	movs	r2, #8
 80087dc:	305c      	adds	r0, #92	; 0x5c
 80087de:	f7fd f947 	bl	8005a70 <memset>
 80087e2:	4b05      	ldr	r3, [pc, #20]	; (80087f8 <std+0x38>)
 80087e4:	6263      	str	r3, [r4, #36]	; 0x24
 80087e6:	4b05      	ldr	r3, [pc, #20]	; (80087fc <std+0x3c>)
 80087e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80087ea:	4b05      	ldr	r3, [pc, #20]	; (8008800 <std+0x40>)
 80087ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087ee:	4b05      	ldr	r3, [pc, #20]	; (8008804 <std+0x44>)
 80087f0:	6224      	str	r4, [r4, #32]
 80087f2:	6323      	str	r3, [r4, #48]	; 0x30
 80087f4:	bd10      	pop	{r4, pc}
 80087f6:	bf00      	nop
 80087f8:	08006961 	.word	0x08006961
 80087fc:	08006987 	.word	0x08006987
 8008800:	080069bf 	.word	0x080069bf
 8008804:	080069e3 	.word	0x080069e3

08008808 <_cleanup_r>:
 8008808:	4901      	ldr	r1, [pc, #4]	; (8008810 <_cleanup_r+0x8>)
 800880a:	f000 b8af 	b.w	800896c <_fwalk_reent>
 800880e:	bf00      	nop
 8008810:	08008749 	.word	0x08008749

08008814 <__sfmoreglue>:
 8008814:	b570      	push	{r4, r5, r6, lr}
 8008816:	2268      	movs	r2, #104	; 0x68
 8008818:	1e4d      	subs	r5, r1, #1
 800881a:	4355      	muls	r5, r2
 800881c:	460e      	mov	r6, r1
 800881e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008822:	f001 fa1d 	bl	8009c60 <_malloc_r>
 8008826:	4604      	mov	r4, r0
 8008828:	b140      	cbz	r0, 800883c <__sfmoreglue+0x28>
 800882a:	2100      	movs	r1, #0
 800882c:	e9c0 1600 	strd	r1, r6, [r0]
 8008830:	300c      	adds	r0, #12
 8008832:	60a0      	str	r0, [r4, #8]
 8008834:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008838:	f7fd f91a 	bl	8005a70 <memset>
 800883c:	4620      	mov	r0, r4
 800883e:	bd70      	pop	{r4, r5, r6, pc}

08008840 <__sfp_lock_acquire>:
 8008840:	4801      	ldr	r0, [pc, #4]	; (8008848 <__sfp_lock_acquire+0x8>)
 8008842:	f000 bc26 	b.w	8009092 <__retarget_lock_acquire_recursive>
 8008846:	bf00      	nop
 8008848:	20000845 	.word	0x20000845

0800884c <__sfp_lock_release>:
 800884c:	4801      	ldr	r0, [pc, #4]	; (8008854 <__sfp_lock_release+0x8>)
 800884e:	f000 bc21 	b.w	8009094 <__retarget_lock_release_recursive>
 8008852:	bf00      	nop
 8008854:	20000845 	.word	0x20000845

08008858 <__sinit_lock_acquire>:
 8008858:	4801      	ldr	r0, [pc, #4]	; (8008860 <__sinit_lock_acquire+0x8>)
 800885a:	f000 bc1a 	b.w	8009092 <__retarget_lock_acquire_recursive>
 800885e:	bf00      	nop
 8008860:	20000846 	.word	0x20000846

08008864 <__sinit_lock_release>:
 8008864:	4801      	ldr	r0, [pc, #4]	; (800886c <__sinit_lock_release+0x8>)
 8008866:	f000 bc15 	b.w	8009094 <__retarget_lock_release_recursive>
 800886a:	bf00      	nop
 800886c:	20000846 	.word	0x20000846

08008870 <__sinit>:
 8008870:	b510      	push	{r4, lr}
 8008872:	4604      	mov	r4, r0
 8008874:	f7ff fff0 	bl	8008858 <__sinit_lock_acquire>
 8008878:	69a3      	ldr	r3, [r4, #24]
 800887a:	b11b      	cbz	r3, 8008884 <__sinit+0x14>
 800887c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008880:	f7ff bff0 	b.w	8008864 <__sinit_lock_release>
 8008884:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008888:	6523      	str	r3, [r4, #80]	; 0x50
 800888a:	4b13      	ldr	r3, [pc, #76]	; (80088d8 <__sinit+0x68>)
 800888c:	4a13      	ldr	r2, [pc, #76]	; (80088dc <__sinit+0x6c>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	62a2      	str	r2, [r4, #40]	; 0x28
 8008892:	42a3      	cmp	r3, r4
 8008894:	bf04      	itt	eq
 8008896:	2301      	moveq	r3, #1
 8008898:	61a3      	streq	r3, [r4, #24]
 800889a:	4620      	mov	r0, r4
 800889c:	f000 f820 	bl	80088e0 <__sfp>
 80088a0:	6060      	str	r0, [r4, #4]
 80088a2:	4620      	mov	r0, r4
 80088a4:	f000 f81c 	bl	80088e0 <__sfp>
 80088a8:	60a0      	str	r0, [r4, #8]
 80088aa:	4620      	mov	r0, r4
 80088ac:	f000 f818 	bl	80088e0 <__sfp>
 80088b0:	2200      	movs	r2, #0
 80088b2:	60e0      	str	r0, [r4, #12]
 80088b4:	2104      	movs	r1, #4
 80088b6:	6860      	ldr	r0, [r4, #4]
 80088b8:	f7ff ff82 	bl	80087c0 <std>
 80088bc:	68a0      	ldr	r0, [r4, #8]
 80088be:	2201      	movs	r2, #1
 80088c0:	2109      	movs	r1, #9
 80088c2:	f7ff ff7d 	bl	80087c0 <std>
 80088c6:	68e0      	ldr	r0, [r4, #12]
 80088c8:	2202      	movs	r2, #2
 80088ca:	2112      	movs	r1, #18
 80088cc:	f7ff ff78 	bl	80087c0 <std>
 80088d0:	2301      	movs	r3, #1
 80088d2:	61a3      	str	r3, [r4, #24]
 80088d4:	e7d2      	b.n	800887c <__sinit+0xc>
 80088d6:	bf00      	nop
 80088d8:	0800b30c 	.word	0x0800b30c
 80088dc:	08008809 	.word	0x08008809

080088e0 <__sfp>:
 80088e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e2:	4607      	mov	r7, r0
 80088e4:	f7ff ffac 	bl	8008840 <__sfp_lock_acquire>
 80088e8:	4b1e      	ldr	r3, [pc, #120]	; (8008964 <__sfp+0x84>)
 80088ea:	681e      	ldr	r6, [r3, #0]
 80088ec:	69b3      	ldr	r3, [r6, #24]
 80088ee:	b913      	cbnz	r3, 80088f6 <__sfp+0x16>
 80088f0:	4630      	mov	r0, r6
 80088f2:	f7ff ffbd 	bl	8008870 <__sinit>
 80088f6:	3648      	adds	r6, #72	; 0x48
 80088f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80088fc:	3b01      	subs	r3, #1
 80088fe:	d503      	bpl.n	8008908 <__sfp+0x28>
 8008900:	6833      	ldr	r3, [r6, #0]
 8008902:	b30b      	cbz	r3, 8008948 <__sfp+0x68>
 8008904:	6836      	ldr	r6, [r6, #0]
 8008906:	e7f7      	b.n	80088f8 <__sfp+0x18>
 8008908:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800890c:	b9d5      	cbnz	r5, 8008944 <__sfp+0x64>
 800890e:	4b16      	ldr	r3, [pc, #88]	; (8008968 <__sfp+0x88>)
 8008910:	60e3      	str	r3, [r4, #12]
 8008912:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008916:	6665      	str	r5, [r4, #100]	; 0x64
 8008918:	f000 fbba 	bl	8009090 <__retarget_lock_init_recursive>
 800891c:	f7ff ff96 	bl	800884c <__sfp_lock_release>
 8008920:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008924:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008928:	6025      	str	r5, [r4, #0]
 800892a:	61a5      	str	r5, [r4, #24]
 800892c:	2208      	movs	r2, #8
 800892e:	4629      	mov	r1, r5
 8008930:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008934:	f7fd f89c 	bl	8005a70 <memset>
 8008938:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800893c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008940:	4620      	mov	r0, r4
 8008942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008944:	3468      	adds	r4, #104	; 0x68
 8008946:	e7d9      	b.n	80088fc <__sfp+0x1c>
 8008948:	2104      	movs	r1, #4
 800894a:	4638      	mov	r0, r7
 800894c:	f7ff ff62 	bl	8008814 <__sfmoreglue>
 8008950:	4604      	mov	r4, r0
 8008952:	6030      	str	r0, [r6, #0]
 8008954:	2800      	cmp	r0, #0
 8008956:	d1d5      	bne.n	8008904 <__sfp+0x24>
 8008958:	f7ff ff78 	bl	800884c <__sfp_lock_release>
 800895c:	230c      	movs	r3, #12
 800895e:	603b      	str	r3, [r7, #0]
 8008960:	e7ee      	b.n	8008940 <__sfp+0x60>
 8008962:	bf00      	nop
 8008964:	0800b30c 	.word	0x0800b30c
 8008968:	ffff0001 	.word	0xffff0001

0800896c <_fwalk_reent>:
 800896c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008970:	4606      	mov	r6, r0
 8008972:	4688      	mov	r8, r1
 8008974:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008978:	2700      	movs	r7, #0
 800897a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800897e:	f1b9 0901 	subs.w	r9, r9, #1
 8008982:	d505      	bpl.n	8008990 <_fwalk_reent+0x24>
 8008984:	6824      	ldr	r4, [r4, #0]
 8008986:	2c00      	cmp	r4, #0
 8008988:	d1f7      	bne.n	800897a <_fwalk_reent+0xe>
 800898a:	4638      	mov	r0, r7
 800898c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008990:	89ab      	ldrh	r3, [r5, #12]
 8008992:	2b01      	cmp	r3, #1
 8008994:	d907      	bls.n	80089a6 <_fwalk_reent+0x3a>
 8008996:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800899a:	3301      	adds	r3, #1
 800899c:	d003      	beq.n	80089a6 <_fwalk_reent+0x3a>
 800899e:	4629      	mov	r1, r5
 80089a0:	4630      	mov	r0, r6
 80089a2:	47c0      	blx	r8
 80089a4:	4307      	orrs	r7, r0
 80089a6:	3568      	adds	r5, #104	; 0x68
 80089a8:	e7e9      	b.n	800897e <_fwalk_reent+0x12>

080089aa <rshift>:
 80089aa:	6903      	ldr	r3, [r0, #16]
 80089ac:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80089b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089b4:	ea4f 1261 	mov.w	r2, r1, asr #5
 80089b8:	f100 0414 	add.w	r4, r0, #20
 80089bc:	dd45      	ble.n	8008a4a <rshift+0xa0>
 80089be:	f011 011f 	ands.w	r1, r1, #31
 80089c2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80089c6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80089ca:	d10c      	bne.n	80089e6 <rshift+0x3c>
 80089cc:	f100 0710 	add.w	r7, r0, #16
 80089d0:	4629      	mov	r1, r5
 80089d2:	42b1      	cmp	r1, r6
 80089d4:	d334      	bcc.n	8008a40 <rshift+0x96>
 80089d6:	1a9b      	subs	r3, r3, r2
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	1eea      	subs	r2, r5, #3
 80089dc:	4296      	cmp	r6, r2
 80089de:	bf38      	it	cc
 80089e0:	2300      	movcc	r3, #0
 80089e2:	4423      	add	r3, r4
 80089e4:	e015      	b.n	8008a12 <rshift+0x68>
 80089e6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80089ea:	f1c1 0820 	rsb	r8, r1, #32
 80089ee:	40cf      	lsrs	r7, r1
 80089f0:	f105 0e04 	add.w	lr, r5, #4
 80089f4:	46a1      	mov	r9, r4
 80089f6:	4576      	cmp	r6, lr
 80089f8:	46f4      	mov	ip, lr
 80089fa:	d815      	bhi.n	8008a28 <rshift+0x7e>
 80089fc:	1a9a      	subs	r2, r3, r2
 80089fe:	0092      	lsls	r2, r2, #2
 8008a00:	3a04      	subs	r2, #4
 8008a02:	3501      	adds	r5, #1
 8008a04:	42ae      	cmp	r6, r5
 8008a06:	bf38      	it	cc
 8008a08:	2200      	movcc	r2, #0
 8008a0a:	18a3      	adds	r3, r4, r2
 8008a0c:	50a7      	str	r7, [r4, r2]
 8008a0e:	b107      	cbz	r7, 8008a12 <rshift+0x68>
 8008a10:	3304      	adds	r3, #4
 8008a12:	1b1a      	subs	r2, r3, r4
 8008a14:	42a3      	cmp	r3, r4
 8008a16:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008a1a:	bf08      	it	eq
 8008a1c:	2300      	moveq	r3, #0
 8008a1e:	6102      	str	r2, [r0, #16]
 8008a20:	bf08      	it	eq
 8008a22:	6143      	streq	r3, [r0, #20]
 8008a24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a28:	f8dc c000 	ldr.w	ip, [ip]
 8008a2c:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a30:	ea4c 0707 	orr.w	r7, ip, r7
 8008a34:	f849 7b04 	str.w	r7, [r9], #4
 8008a38:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a3c:	40cf      	lsrs	r7, r1
 8008a3e:	e7da      	b.n	80089f6 <rshift+0x4c>
 8008a40:	f851 cb04 	ldr.w	ip, [r1], #4
 8008a44:	f847 cf04 	str.w	ip, [r7, #4]!
 8008a48:	e7c3      	b.n	80089d2 <rshift+0x28>
 8008a4a:	4623      	mov	r3, r4
 8008a4c:	e7e1      	b.n	8008a12 <rshift+0x68>

08008a4e <__hexdig_fun>:
 8008a4e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008a52:	2b09      	cmp	r3, #9
 8008a54:	d802      	bhi.n	8008a5c <__hexdig_fun+0xe>
 8008a56:	3820      	subs	r0, #32
 8008a58:	b2c0      	uxtb	r0, r0
 8008a5a:	4770      	bx	lr
 8008a5c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008a60:	2b05      	cmp	r3, #5
 8008a62:	d801      	bhi.n	8008a68 <__hexdig_fun+0x1a>
 8008a64:	3847      	subs	r0, #71	; 0x47
 8008a66:	e7f7      	b.n	8008a58 <__hexdig_fun+0xa>
 8008a68:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008a6c:	2b05      	cmp	r3, #5
 8008a6e:	d801      	bhi.n	8008a74 <__hexdig_fun+0x26>
 8008a70:	3827      	subs	r0, #39	; 0x27
 8008a72:	e7f1      	b.n	8008a58 <__hexdig_fun+0xa>
 8008a74:	2000      	movs	r0, #0
 8008a76:	4770      	bx	lr

08008a78 <__gethex>:
 8008a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	ed2d 8b02 	vpush	{d8}
 8008a80:	b089      	sub	sp, #36	; 0x24
 8008a82:	ee08 0a10 	vmov	s16, r0
 8008a86:	9304      	str	r3, [sp, #16]
 8008a88:	4bb4      	ldr	r3, [pc, #720]	; (8008d5c <__gethex+0x2e4>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	9301      	str	r3, [sp, #4]
 8008a8e:	4618      	mov	r0, r3
 8008a90:	468b      	mov	fp, r1
 8008a92:	4690      	mov	r8, r2
 8008a94:	f7f7 fb9c 	bl	80001d0 <strlen>
 8008a98:	9b01      	ldr	r3, [sp, #4]
 8008a9a:	f8db 2000 	ldr.w	r2, [fp]
 8008a9e:	4403      	add	r3, r0
 8008aa0:	4682      	mov	sl, r0
 8008aa2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008aa6:	9305      	str	r3, [sp, #20]
 8008aa8:	1c93      	adds	r3, r2, #2
 8008aaa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008aae:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008ab2:	32fe      	adds	r2, #254	; 0xfe
 8008ab4:	18d1      	adds	r1, r2, r3
 8008ab6:	461f      	mov	r7, r3
 8008ab8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008abc:	9100      	str	r1, [sp, #0]
 8008abe:	2830      	cmp	r0, #48	; 0x30
 8008ac0:	d0f8      	beq.n	8008ab4 <__gethex+0x3c>
 8008ac2:	f7ff ffc4 	bl	8008a4e <__hexdig_fun>
 8008ac6:	4604      	mov	r4, r0
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	d13a      	bne.n	8008b42 <__gethex+0xca>
 8008acc:	9901      	ldr	r1, [sp, #4]
 8008ace:	4652      	mov	r2, sl
 8008ad0:	4638      	mov	r0, r7
 8008ad2:	f7fd ff92 	bl	80069fa <strncmp>
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d168      	bne.n	8008bae <__gethex+0x136>
 8008adc:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008ae0:	eb07 060a 	add.w	r6, r7, sl
 8008ae4:	f7ff ffb3 	bl	8008a4e <__hexdig_fun>
 8008ae8:	2800      	cmp	r0, #0
 8008aea:	d062      	beq.n	8008bb2 <__gethex+0x13a>
 8008aec:	4633      	mov	r3, r6
 8008aee:	7818      	ldrb	r0, [r3, #0]
 8008af0:	2830      	cmp	r0, #48	; 0x30
 8008af2:	461f      	mov	r7, r3
 8008af4:	f103 0301 	add.w	r3, r3, #1
 8008af8:	d0f9      	beq.n	8008aee <__gethex+0x76>
 8008afa:	f7ff ffa8 	bl	8008a4e <__hexdig_fun>
 8008afe:	2301      	movs	r3, #1
 8008b00:	fab0 f480 	clz	r4, r0
 8008b04:	0964      	lsrs	r4, r4, #5
 8008b06:	4635      	mov	r5, r6
 8008b08:	9300      	str	r3, [sp, #0]
 8008b0a:	463a      	mov	r2, r7
 8008b0c:	4616      	mov	r6, r2
 8008b0e:	3201      	adds	r2, #1
 8008b10:	7830      	ldrb	r0, [r6, #0]
 8008b12:	f7ff ff9c 	bl	8008a4e <__hexdig_fun>
 8008b16:	2800      	cmp	r0, #0
 8008b18:	d1f8      	bne.n	8008b0c <__gethex+0x94>
 8008b1a:	9901      	ldr	r1, [sp, #4]
 8008b1c:	4652      	mov	r2, sl
 8008b1e:	4630      	mov	r0, r6
 8008b20:	f7fd ff6b 	bl	80069fa <strncmp>
 8008b24:	b980      	cbnz	r0, 8008b48 <__gethex+0xd0>
 8008b26:	b94d      	cbnz	r5, 8008b3c <__gethex+0xc4>
 8008b28:	eb06 050a 	add.w	r5, r6, sl
 8008b2c:	462a      	mov	r2, r5
 8008b2e:	4616      	mov	r6, r2
 8008b30:	3201      	adds	r2, #1
 8008b32:	7830      	ldrb	r0, [r6, #0]
 8008b34:	f7ff ff8b 	bl	8008a4e <__hexdig_fun>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	d1f8      	bne.n	8008b2e <__gethex+0xb6>
 8008b3c:	1bad      	subs	r5, r5, r6
 8008b3e:	00ad      	lsls	r5, r5, #2
 8008b40:	e004      	b.n	8008b4c <__gethex+0xd4>
 8008b42:	2400      	movs	r4, #0
 8008b44:	4625      	mov	r5, r4
 8008b46:	e7e0      	b.n	8008b0a <__gethex+0x92>
 8008b48:	2d00      	cmp	r5, #0
 8008b4a:	d1f7      	bne.n	8008b3c <__gethex+0xc4>
 8008b4c:	7833      	ldrb	r3, [r6, #0]
 8008b4e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008b52:	2b50      	cmp	r3, #80	; 0x50
 8008b54:	d13b      	bne.n	8008bce <__gethex+0x156>
 8008b56:	7873      	ldrb	r3, [r6, #1]
 8008b58:	2b2b      	cmp	r3, #43	; 0x2b
 8008b5a:	d02c      	beq.n	8008bb6 <__gethex+0x13e>
 8008b5c:	2b2d      	cmp	r3, #45	; 0x2d
 8008b5e:	d02e      	beq.n	8008bbe <__gethex+0x146>
 8008b60:	1c71      	adds	r1, r6, #1
 8008b62:	f04f 0900 	mov.w	r9, #0
 8008b66:	7808      	ldrb	r0, [r1, #0]
 8008b68:	f7ff ff71 	bl	8008a4e <__hexdig_fun>
 8008b6c:	1e43      	subs	r3, r0, #1
 8008b6e:	b2db      	uxtb	r3, r3
 8008b70:	2b18      	cmp	r3, #24
 8008b72:	d82c      	bhi.n	8008bce <__gethex+0x156>
 8008b74:	f1a0 0210 	sub.w	r2, r0, #16
 8008b78:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b7c:	f7ff ff67 	bl	8008a4e <__hexdig_fun>
 8008b80:	1e43      	subs	r3, r0, #1
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	2b18      	cmp	r3, #24
 8008b86:	d91d      	bls.n	8008bc4 <__gethex+0x14c>
 8008b88:	f1b9 0f00 	cmp.w	r9, #0
 8008b8c:	d000      	beq.n	8008b90 <__gethex+0x118>
 8008b8e:	4252      	negs	r2, r2
 8008b90:	4415      	add	r5, r2
 8008b92:	f8cb 1000 	str.w	r1, [fp]
 8008b96:	b1e4      	cbz	r4, 8008bd2 <__gethex+0x15a>
 8008b98:	9b00      	ldr	r3, [sp, #0]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	bf14      	ite	ne
 8008b9e:	2700      	movne	r7, #0
 8008ba0:	2706      	moveq	r7, #6
 8008ba2:	4638      	mov	r0, r7
 8008ba4:	b009      	add	sp, #36	; 0x24
 8008ba6:	ecbd 8b02 	vpop	{d8}
 8008baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bae:	463e      	mov	r6, r7
 8008bb0:	4625      	mov	r5, r4
 8008bb2:	2401      	movs	r4, #1
 8008bb4:	e7ca      	b.n	8008b4c <__gethex+0xd4>
 8008bb6:	f04f 0900 	mov.w	r9, #0
 8008bba:	1cb1      	adds	r1, r6, #2
 8008bbc:	e7d3      	b.n	8008b66 <__gethex+0xee>
 8008bbe:	f04f 0901 	mov.w	r9, #1
 8008bc2:	e7fa      	b.n	8008bba <__gethex+0x142>
 8008bc4:	230a      	movs	r3, #10
 8008bc6:	fb03 0202 	mla	r2, r3, r2, r0
 8008bca:	3a10      	subs	r2, #16
 8008bcc:	e7d4      	b.n	8008b78 <__gethex+0x100>
 8008bce:	4631      	mov	r1, r6
 8008bd0:	e7df      	b.n	8008b92 <__gethex+0x11a>
 8008bd2:	1bf3      	subs	r3, r6, r7
 8008bd4:	3b01      	subs	r3, #1
 8008bd6:	4621      	mov	r1, r4
 8008bd8:	2b07      	cmp	r3, #7
 8008bda:	dc0b      	bgt.n	8008bf4 <__gethex+0x17c>
 8008bdc:	ee18 0a10 	vmov	r0, s16
 8008be0:	f000 fafa 	bl	80091d8 <_Balloc>
 8008be4:	4604      	mov	r4, r0
 8008be6:	b940      	cbnz	r0, 8008bfa <__gethex+0x182>
 8008be8:	4b5d      	ldr	r3, [pc, #372]	; (8008d60 <__gethex+0x2e8>)
 8008bea:	4602      	mov	r2, r0
 8008bec:	21de      	movs	r1, #222	; 0xde
 8008bee:	485d      	ldr	r0, [pc, #372]	; (8008d64 <__gethex+0x2ec>)
 8008bf0:	f001 ffea 	bl	800abc8 <__assert_func>
 8008bf4:	3101      	adds	r1, #1
 8008bf6:	105b      	asrs	r3, r3, #1
 8008bf8:	e7ee      	b.n	8008bd8 <__gethex+0x160>
 8008bfa:	f100 0914 	add.w	r9, r0, #20
 8008bfe:	f04f 0b00 	mov.w	fp, #0
 8008c02:	f1ca 0301 	rsb	r3, sl, #1
 8008c06:	f8cd 9008 	str.w	r9, [sp, #8]
 8008c0a:	f8cd b000 	str.w	fp, [sp]
 8008c0e:	9306      	str	r3, [sp, #24]
 8008c10:	42b7      	cmp	r7, r6
 8008c12:	d340      	bcc.n	8008c96 <__gethex+0x21e>
 8008c14:	9802      	ldr	r0, [sp, #8]
 8008c16:	9b00      	ldr	r3, [sp, #0]
 8008c18:	f840 3b04 	str.w	r3, [r0], #4
 8008c1c:	eba0 0009 	sub.w	r0, r0, r9
 8008c20:	1080      	asrs	r0, r0, #2
 8008c22:	0146      	lsls	r6, r0, #5
 8008c24:	6120      	str	r0, [r4, #16]
 8008c26:	4618      	mov	r0, r3
 8008c28:	f000 fbc8 	bl	80093bc <__hi0bits>
 8008c2c:	1a30      	subs	r0, r6, r0
 8008c2e:	f8d8 6000 	ldr.w	r6, [r8]
 8008c32:	42b0      	cmp	r0, r6
 8008c34:	dd63      	ble.n	8008cfe <__gethex+0x286>
 8008c36:	1b87      	subs	r7, r0, r6
 8008c38:	4639      	mov	r1, r7
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	f000 ff6c 	bl	8009b18 <__any_on>
 8008c40:	4682      	mov	sl, r0
 8008c42:	b1a8      	cbz	r0, 8008c70 <__gethex+0x1f8>
 8008c44:	1e7b      	subs	r3, r7, #1
 8008c46:	1159      	asrs	r1, r3, #5
 8008c48:	f003 021f 	and.w	r2, r3, #31
 8008c4c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008c50:	f04f 0a01 	mov.w	sl, #1
 8008c54:	fa0a f202 	lsl.w	r2, sl, r2
 8008c58:	420a      	tst	r2, r1
 8008c5a:	d009      	beq.n	8008c70 <__gethex+0x1f8>
 8008c5c:	4553      	cmp	r3, sl
 8008c5e:	dd05      	ble.n	8008c6c <__gethex+0x1f4>
 8008c60:	1eb9      	subs	r1, r7, #2
 8008c62:	4620      	mov	r0, r4
 8008c64:	f000 ff58 	bl	8009b18 <__any_on>
 8008c68:	2800      	cmp	r0, #0
 8008c6a:	d145      	bne.n	8008cf8 <__gethex+0x280>
 8008c6c:	f04f 0a02 	mov.w	sl, #2
 8008c70:	4639      	mov	r1, r7
 8008c72:	4620      	mov	r0, r4
 8008c74:	f7ff fe99 	bl	80089aa <rshift>
 8008c78:	443d      	add	r5, r7
 8008c7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c7e:	42ab      	cmp	r3, r5
 8008c80:	da4c      	bge.n	8008d1c <__gethex+0x2a4>
 8008c82:	ee18 0a10 	vmov	r0, s16
 8008c86:	4621      	mov	r1, r4
 8008c88:	f000 fae6 	bl	8009258 <_Bfree>
 8008c8c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c8e:	2300      	movs	r3, #0
 8008c90:	6013      	str	r3, [r2, #0]
 8008c92:	27a3      	movs	r7, #163	; 0xa3
 8008c94:	e785      	b.n	8008ba2 <__gethex+0x12a>
 8008c96:	1e73      	subs	r3, r6, #1
 8008c98:	9a05      	ldr	r2, [sp, #20]
 8008c9a:	9303      	str	r3, [sp, #12]
 8008c9c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d019      	beq.n	8008cd8 <__gethex+0x260>
 8008ca4:	f1bb 0f20 	cmp.w	fp, #32
 8008ca8:	d107      	bne.n	8008cba <__gethex+0x242>
 8008caa:	9b02      	ldr	r3, [sp, #8]
 8008cac:	9a00      	ldr	r2, [sp, #0]
 8008cae:	f843 2b04 	str.w	r2, [r3], #4
 8008cb2:	9302      	str	r3, [sp, #8]
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	9300      	str	r3, [sp, #0]
 8008cb8:	469b      	mov	fp, r3
 8008cba:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008cbe:	f7ff fec6 	bl	8008a4e <__hexdig_fun>
 8008cc2:	9b00      	ldr	r3, [sp, #0]
 8008cc4:	f000 000f 	and.w	r0, r0, #15
 8008cc8:	fa00 f00b 	lsl.w	r0, r0, fp
 8008ccc:	4303      	orrs	r3, r0
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	f10b 0b04 	add.w	fp, fp, #4
 8008cd4:	9b03      	ldr	r3, [sp, #12]
 8008cd6:	e00d      	b.n	8008cf4 <__gethex+0x27c>
 8008cd8:	9b03      	ldr	r3, [sp, #12]
 8008cda:	9a06      	ldr	r2, [sp, #24]
 8008cdc:	4413      	add	r3, r2
 8008cde:	42bb      	cmp	r3, r7
 8008ce0:	d3e0      	bcc.n	8008ca4 <__gethex+0x22c>
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	9901      	ldr	r1, [sp, #4]
 8008ce6:	9307      	str	r3, [sp, #28]
 8008ce8:	4652      	mov	r2, sl
 8008cea:	f7fd fe86 	bl	80069fa <strncmp>
 8008cee:	9b07      	ldr	r3, [sp, #28]
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	d1d7      	bne.n	8008ca4 <__gethex+0x22c>
 8008cf4:	461e      	mov	r6, r3
 8008cf6:	e78b      	b.n	8008c10 <__gethex+0x198>
 8008cf8:	f04f 0a03 	mov.w	sl, #3
 8008cfc:	e7b8      	b.n	8008c70 <__gethex+0x1f8>
 8008cfe:	da0a      	bge.n	8008d16 <__gethex+0x29e>
 8008d00:	1a37      	subs	r7, r6, r0
 8008d02:	4621      	mov	r1, r4
 8008d04:	ee18 0a10 	vmov	r0, s16
 8008d08:	463a      	mov	r2, r7
 8008d0a:	f000 fcc1 	bl	8009690 <__lshift>
 8008d0e:	1bed      	subs	r5, r5, r7
 8008d10:	4604      	mov	r4, r0
 8008d12:	f100 0914 	add.w	r9, r0, #20
 8008d16:	f04f 0a00 	mov.w	sl, #0
 8008d1a:	e7ae      	b.n	8008c7a <__gethex+0x202>
 8008d1c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008d20:	42a8      	cmp	r0, r5
 8008d22:	dd72      	ble.n	8008e0a <__gethex+0x392>
 8008d24:	1b45      	subs	r5, r0, r5
 8008d26:	42ae      	cmp	r6, r5
 8008d28:	dc36      	bgt.n	8008d98 <__gethex+0x320>
 8008d2a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d2e:	2b02      	cmp	r3, #2
 8008d30:	d02a      	beq.n	8008d88 <__gethex+0x310>
 8008d32:	2b03      	cmp	r3, #3
 8008d34:	d02c      	beq.n	8008d90 <__gethex+0x318>
 8008d36:	2b01      	cmp	r3, #1
 8008d38:	d11c      	bne.n	8008d74 <__gethex+0x2fc>
 8008d3a:	42ae      	cmp	r6, r5
 8008d3c:	d11a      	bne.n	8008d74 <__gethex+0x2fc>
 8008d3e:	2e01      	cmp	r6, #1
 8008d40:	d112      	bne.n	8008d68 <__gethex+0x2f0>
 8008d42:	9a04      	ldr	r2, [sp, #16]
 8008d44:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d48:	6013      	str	r3, [r2, #0]
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	6123      	str	r3, [r4, #16]
 8008d4e:	f8c9 3000 	str.w	r3, [r9]
 8008d52:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d54:	2762      	movs	r7, #98	; 0x62
 8008d56:	601c      	str	r4, [r3, #0]
 8008d58:	e723      	b.n	8008ba2 <__gethex+0x12a>
 8008d5a:	bf00      	nop
 8008d5c:	0800b5f4 	.word	0x0800b5f4
 8008d60:	0800b518 	.word	0x0800b518
 8008d64:	0800b58c 	.word	0x0800b58c
 8008d68:	1e71      	subs	r1, r6, #1
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	f000 fed4 	bl	8009b18 <__any_on>
 8008d70:	2800      	cmp	r0, #0
 8008d72:	d1e6      	bne.n	8008d42 <__gethex+0x2ca>
 8008d74:	ee18 0a10 	vmov	r0, s16
 8008d78:	4621      	mov	r1, r4
 8008d7a:	f000 fa6d 	bl	8009258 <_Bfree>
 8008d7e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d80:	2300      	movs	r3, #0
 8008d82:	6013      	str	r3, [r2, #0]
 8008d84:	2750      	movs	r7, #80	; 0x50
 8008d86:	e70c      	b.n	8008ba2 <__gethex+0x12a>
 8008d88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d1f2      	bne.n	8008d74 <__gethex+0x2fc>
 8008d8e:	e7d8      	b.n	8008d42 <__gethex+0x2ca>
 8008d90:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1d5      	bne.n	8008d42 <__gethex+0x2ca>
 8008d96:	e7ed      	b.n	8008d74 <__gethex+0x2fc>
 8008d98:	1e6f      	subs	r7, r5, #1
 8008d9a:	f1ba 0f00 	cmp.w	sl, #0
 8008d9e:	d131      	bne.n	8008e04 <__gethex+0x38c>
 8008da0:	b127      	cbz	r7, 8008dac <__gethex+0x334>
 8008da2:	4639      	mov	r1, r7
 8008da4:	4620      	mov	r0, r4
 8008da6:	f000 feb7 	bl	8009b18 <__any_on>
 8008daa:	4682      	mov	sl, r0
 8008dac:	117b      	asrs	r3, r7, #5
 8008dae:	2101      	movs	r1, #1
 8008db0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008db4:	f007 071f 	and.w	r7, r7, #31
 8008db8:	fa01 f707 	lsl.w	r7, r1, r7
 8008dbc:	421f      	tst	r7, r3
 8008dbe:	4629      	mov	r1, r5
 8008dc0:	4620      	mov	r0, r4
 8008dc2:	bf18      	it	ne
 8008dc4:	f04a 0a02 	orrne.w	sl, sl, #2
 8008dc8:	1b76      	subs	r6, r6, r5
 8008dca:	f7ff fdee 	bl	80089aa <rshift>
 8008dce:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008dd2:	2702      	movs	r7, #2
 8008dd4:	f1ba 0f00 	cmp.w	sl, #0
 8008dd8:	d048      	beq.n	8008e6c <__gethex+0x3f4>
 8008dda:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d015      	beq.n	8008e0e <__gethex+0x396>
 8008de2:	2b03      	cmp	r3, #3
 8008de4:	d017      	beq.n	8008e16 <__gethex+0x39e>
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d109      	bne.n	8008dfe <__gethex+0x386>
 8008dea:	f01a 0f02 	tst.w	sl, #2
 8008dee:	d006      	beq.n	8008dfe <__gethex+0x386>
 8008df0:	f8d9 0000 	ldr.w	r0, [r9]
 8008df4:	ea4a 0a00 	orr.w	sl, sl, r0
 8008df8:	f01a 0f01 	tst.w	sl, #1
 8008dfc:	d10e      	bne.n	8008e1c <__gethex+0x3a4>
 8008dfe:	f047 0710 	orr.w	r7, r7, #16
 8008e02:	e033      	b.n	8008e6c <__gethex+0x3f4>
 8008e04:	f04f 0a01 	mov.w	sl, #1
 8008e08:	e7d0      	b.n	8008dac <__gethex+0x334>
 8008e0a:	2701      	movs	r7, #1
 8008e0c:	e7e2      	b.n	8008dd4 <__gethex+0x35c>
 8008e0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e10:	f1c3 0301 	rsb	r3, r3, #1
 8008e14:	9315      	str	r3, [sp, #84]	; 0x54
 8008e16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d0f0      	beq.n	8008dfe <__gethex+0x386>
 8008e1c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008e20:	f104 0314 	add.w	r3, r4, #20
 8008e24:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e28:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e2c:	f04f 0c00 	mov.w	ip, #0
 8008e30:	4618      	mov	r0, r3
 8008e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e36:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e3a:	d01c      	beq.n	8008e76 <__gethex+0x3fe>
 8008e3c:	3201      	adds	r2, #1
 8008e3e:	6002      	str	r2, [r0, #0]
 8008e40:	2f02      	cmp	r7, #2
 8008e42:	f104 0314 	add.w	r3, r4, #20
 8008e46:	d13f      	bne.n	8008ec8 <__gethex+0x450>
 8008e48:	f8d8 2000 	ldr.w	r2, [r8]
 8008e4c:	3a01      	subs	r2, #1
 8008e4e:	42b2      	cmp	r2, r6
 8008e50:	d10a      	bne.n	8008e68 <__gethex+0x3f0>
 8008e52:	1171      	asrs	r1, r6, #5
 8008e54:	2201      	movs	r2, #1
 8008e56:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e5a:	f006 061f 	and.w	r6, r6, #31
 8008e5e:	fa02 f606 	lsl.w	r6, r2, r6
 8008e62:	421e      	tst	r6, r3
 8008e64:	bf18      	it	ne
 8008e66:	4617      	movne	r7, r2
 8008e68:	f047 0720 	orr.w	r7, r7, #32
 8008e6c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e6e:	601c      	str	r4, [r3, #0]
 8008e70:	9b04      	ldr	r3, [sp, #16]
 8008e72:	601d      	str	r5, [r3, #0]
 8008e74:	e695      	b.n	8008ba2 <__gethex+0x12a>
 8008e76:	4299      	cmp	r1, r3
 8008e78:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e7c:	d8d8      	bhi.n	8008e30 <__gethex+0x3b8>
 8008e7e:	68a3      	ldr	r3, [r4, #8]
 8008e80:	459b      	cmp	fp, r3
 8008e82:	db19      	blt.n	8008eb8 <__gethex+0x440>
 8008e84:	6861      	ldr	r1, [r4, #4]
 8008e86:	ee18 0a10 	vmov	r0, s16
 8008e8a:	3101      	adds	r1, #1
 8008e8c:	f000 f9a4 	bl	80091d8 <_Balloc>
 8008e90:	4681      	mov	r9, r0
 8008e92:	b918      	cbnz	r0, 8008e9c <__gethex+0x424>
 8008e94:	4b1a      	ldr	r3, [pc, #104]	; (8008f00 <__gethex+0x488>)
 8008e96:	4602      	mov	r2, r0
 8008e98:	2184      	movs	r1, #132	; 0x84
 8008e9a:	e6a8      	b.n	8008bee <__gethex+0x176>
 8008e9c:	6922      	ldr	r2, [r4, #16]
 8008e9e:	3202      	adds	r2, #2
 8008ea0:	f104 010c 	add.w	r1, r4, #12
 8008ea4:	0092      	lsls	r2, r2, #2
 8008ea6:	300c      	adds	r0, #12
 8008ea8:	f000 f988 	bl	80091bc <memcpy>
 8008eac:	4621      	mov	r1, r4
 8008eae:	ee18 0a10 	vmov	r0, s16
 8008eb2:	f000 f9d1 	bl	8009258 <_Bfree>
 8008eb6:	464c      	mov	r4, r9
 8008eb8:	6923      	ldr	r3, [r4, #16]
 8008eba:	1c5a      	adds	r2, r3, #1
 8008ebc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ec0:	6122      	str	r2, [r4, #16]
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	615a      	str	r2, [r3, #20]
 8008ec6:	e7bb      	b.n	8008e40 <__gethex+0x3c8>
 8008ec8:	6922      	ldr	r2, [r4, #16]
 8008eca:	455a      	cmp	r2, fp
 8008ecc:	dd0b      	ble.n	8008ee6 <__gethex+0x46e>
 8008ece:	2101      	movs	r1, #1
 8008ed0:	4620      	mov	r0, r4
 8008ed2:	f7ff fd6a 	bl	80089aa <rshift>
 8008ed6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008eda:	3501      	adds	r5, #1
 8008edc:	42ab      	cmp	r3, r5
 8008ede:	f6ff aed0 	blt.w	8008c82 <__gethex+0x20a>
 8008ee2:	2701      	movs	r7, #1
 8008ee4:	e7c0      	b.n	8008e68 <__gethex+0x3f0>
 8008ee6:	f016 061f 	ands.w	r6, r6, #31
 8008eea:	d0fa      	beq.n	8008ee2 <__gethex+0x46a>
 8008eec:	4453      	add	r3, sl
 8008eee:	f1c6 0620 	rsb	r6, r6, #32
 8008ef2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008ef6:	f000 fa61 	bl	80093bc <__hi0bits>
 8008efa:	42b0      	cmp	r0, r6
 8008efc:	dbe7      	blt.n	8008ece <__gethex+0x456>
 8008efe:	e7f0      	b.n	8008ee2 <__gethex+0x46a>
 8008f00:	0800b518 	.word	0x0800b518

08008f04 <L_shift>:
 8008f04:	f1c2 0208 	rsb	r2, r2, #8
 8008f08:	0092      	lsls	r2, r2, #2
 8008f0a:	b570      	push	{r4, r5, r6, lr}
 8008f0c:	f1c2 0620 	rsb	r6, r2, #32
 8008f10:	6843      	ldr	r3, [r0, #4]
 8008f12:	6804      	ldr	r4, [r0, #0]
 8008f14:	fa03 f506 	lsl.w	r5, r3, r6
 8008f18:	432c      	orrs	r4, r5
 8008f1a:	40d3      	lsrs	r3, r2
 8008f1c:	6004      	str	r4, [r0, #0]
 8008f1e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008f22:	4288      	cmp	r0, r1
 8008f24:	d3f4      	bcc.n	8008f10 <L_shift+0xc>
 8008f26:	bd70      	pop	{r4, r5, r6, pc}

08008f28 <__match>:
 8008f28:	b530      	push	{r4, r5, lr}
 8008f2a:	6803      	ldr	r3, [r0, #0]
 8008f2c:	3301      	adds	r3, #1
 8008f2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f32:	b914      	cbnz	r4, 8008f3a <__match+0x12>
 8008f34:	6003      	str	r3, [r0, #0]
 8008f36:	2001      	movs	r0, #1
 8008f38:	bd30      	pop	{r4, r5, pc}
 8008f3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f3e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008f42:	2d19      	cmp	r5, #25
 8008f44:	bf98      	it	ls
 8008f46:	3220      	addls	r2, #32
 8008f48:	42a2      	cmp	r2, r4
 8008f4a:	d0f0      	beq.n	8008f2e <__match+0x6>
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	e7f3      	b.n	8008f38 <__match+0x10>

08008f50 <__hexnan>:
 8008f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f54:	680b      	ldr	r3, [r1, #0]
 8008f56:	115e      	asrs	r6, r3, #5
 8008f58:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f5c:	f013 031f 	ands.w	r3, r3, #31
 8008f60:	b087      	sub	sp, #28
 8008f62:	bf18      	it	ne
 8008f64:	3604      	addne	r6, #4
 8008f66:	2500      	movs	r5, #0
 8008f68:	1f37      	subs	r7, r6, #4
 8008f6a:	4690      	mov	r8, r2
 8008f6c:	6802      	ldr	r2, [r0, #0]
 8008f6e:	9301      	str	r3, [sp, #4]
 8008f70:	4682      	mov	sl, r0
 8008f72:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f76:	46b9      	mov	r9, r7
 8008f78:	463c      	mov	r4, r7
 8008f7a:	9502      	str	r5, [sp, #8]
 8008f7c:	46ab      	mov	fp, r5
 8008f7e:	7851      	ldrb	r1, [r2, #1]
 8008f80:	1c53      	adds	r3, r2, #1
 8008f82:	9303      	str	r3, [sp, #12]
 8008f84:	b341      	cbz	r1, 8008fd8 <__hexnan+0x88>
 8008f86:	4608      	mov	r0, r1
 8008f88:	9205      	str	r2, [sp, #20]
 8008f8a:	9104      	str	r1, [sp, #16]
 8008f8c:	f7ff fd5f 	bl	8008a4e <__hexdig_fun>
 8008f90:	2800      	cmp	r0, #0
 8008f92:	d14f      	bne.n	8009034 <__hexnan+0xe4>
 8008f94:	9904      	ldr	r1, [sp, #16]
 8008f96:	9a05      	ldr	r2, [sp, #20]
 8008f98:	2920      	cmp	r1, #32
 8008f9a:	d818      	bhi.n	8008fce <__hexnan+0x7e>
 8008f9c:	9b02      	ldr	r3, [sp, #8]
 8008f9e:	459b      	cmp	fp, r3
 8008fa0:	dd13      	ble.n	8008fca <__hexnan+0x7a>
 8008fa2:	454c      	cmp	r4, r9
 8008fa4:	d206      	bcs.n	8008fb4 <__hexnan+0x64>
 8008fa6:	2d07      	cmp	r5, #7
 8008fa8:	dc04      	bgt.n	8008fb4 <__hexnan+0x64>
 8008faa:	462a      	mov	r2, r5
 8008fac:	4649      	mov	r1, r9
 8008fae:	4620      	mov	r0, r4
 8008fb0:	f7ff ffa8 	bl	8008f04 <L_shift>
 8008fb4:	4544      	cmp	r4, r8
 8008fb6:	d950      	bls.n	800905a <__hexnan+0x10a>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	f1a4 0904 	sub.w	r9, r4, #4
 8008fbe:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fc2:	f8cd b008 	str.w	fp, [sp, #8]
 8008fc6:	464c      	mov	r4, r9
 8008fc8:	461d      	mov	r5, r3
 8008fca:	9a03      	ldr	r2, [sp, #12]
 8008fcc:	e7d7      	b.n	8008f7e <__hexnan+0x2e>
 8008fce:	2929      	cmp	r1, #41	; 0x29
 8008fd0:	d156      	bne.n	8009080 <__hexnan+0x130>
 8008fd2:	3202      	adds	r2, #2
 8008fd4:	f8ca 2000 	str.w	r2, [sl]
 8008fd8:	f1bb 0f00 	cmp.w	fp, #0
 8008fdc:	d050      	beq.n	8009080 <__hexnan+0x130>
 8008fde:	454c      	cmp	r4, r9
 8008fe0:	d206      	bcs.n	8008ff0 <__hexnan+0xa0>
 8008fe2:	2d07      	cmp	r5, #7
 8008fe4:	dc04      	bgt.n	8008ff0 <__hexnan+0xa0>
 8008fe6:	462a      	mov	r2, r5
 8008fe8:	4649      	mov	r1, r9
 8008fea:	4620      	mov	r0, r4
 8008fec:	f7ff ff8a 	bl	8008f04 <L_shift>
 8008ff0:	4544      	cmp	r4, r8
 8008ff2:	d934      	bls.n	800905e <__hexnan+0x10e>
 8008ff4:	f1a8 0204 	sub.w	r2, r8, #4
 8008ff8:	4623      	mov	r3, r4
 8008ffa:	f853 1b04 	ldr.w	r1, [r3], #4
 8008ffe:	f842 1f04 	str.w	r1, [r2, #4]!
 8009002:	429f      	cmp	r7, r3
 8009004:	d2f9      	bcs.n	8008ffa <__hexnan+0xaa>
 8009006:	1b3b      	subs	r3, r7, r4
 8009008:	f023 0303 	bic.w	r3, r3, #3
 800900c:	3304      	adds	r3, #4
 800900e:	3401      	adds	r4, #1
 8009010:	3e03      	subs	r6, #3
 8009012:	42b4      	cmp	r4, r6
 8009014:	bf88      	it	hi
 8009016:	2304      	movhi	r3, #4
 8009018:	4443      	add	r3, r8
 800901a:	2200      	movs	r2, #0
 800901c:	f843 2b04 	str.w	r2, [r3], #4
 8009020:	429f      	cmp	r7, r3
 8009022:	d2fb      	bcs.n	800901c <__hexnan+0xcc>
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	b91b      	cbnz	r3, 8009030 <__hexnan+0xe0>
 8009028:	4547      	cmp	r7, r8
 800902a:	d127      	bne.n	800907c <__hexnan+0x12c>
 800902c:	2301      	movs	r3, #1
 800902e:	603b      	str	r3, [r7, #0]
 8009030:	2005      	movs	r0, #5
 8009032:	e026      	b.n	8009082 <__hexnan+0x132>
 8009034:	3501      	adds	r5, #1
 8009036:	2d08      	cmp	r5, #8
 8009038:	f10b 0b01 	add.w	fp, fp, #1
 800903c:	dd06      	ble.n	800904c <__hexnan+0xfc>
 800903e:	4544      	cmp	r4, r8
 8009040:	d9c3      	bls.n	8008fca <__hexnan+0x7a>
 8009042:	2300      	movs	r3, #0
 8009044:	f844 3c04 	str.w	r3, [r4, #-4]
 8009048:	2501      	movs	r5, #1
 800904a:	3c04      	subs	r4, #4
 800904c:	6822      	ldr	r2, [r4, #0]
 800904e:	f000 000f 	and.w	r0, r0, #15
 8009052:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009056:	6022      	str	r2, [r4, #0]
 8009058:	e7b7      	b.n	8008fca <__hexnan+0x7a>
 800905a:	2508      	movs	r5, #8
 800905c:	e7b5      	b.n	8008fca <__hexnan+0x7a>
 800905e:	9b01      	ldr	r3, [sp, #4]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d0df      	beq.n	8009024 <__hexnan+0xd4>
 8009064:	f04f 32ff 	mov.w	r2, #4294967295
 8009068:	f1c3 0320 	rsb	r3, r3, #32
 800906c:	fa22 f303 	lsr.w	r3, r2, r3
 8009070:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009074:	401a      	ands	r2, r3
 8009076:	f846 2c04 	str.w	r2, [r6, #-4]
 800907a:	e7d3      	b.n	8009024 <__hexnan+0xd4>
 800907c:	3f04      	subs	r7, #4
 800907e:	e7d1      	b.n	8009024 <__hexnan+0xd4>
 8009080:	2004      	movs	r0, #4
 8009082:	b007      	add	sp, #28
 8009084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009088 <_localeconv_r>:
 8009088:	4800      	ldr	r0, [pc, #0]	; (800908c <_localeconv_r+0x4>)
 800908a:	4770      	bx	lr
 800908c:	20000194 	.word	0x20000194

08009090 <__retarget_lock_init_recursive>:
 8009090:	4770      	bx	lr

08009092 <__retarget_lock_acquire_recursive>:
 8009092:	4770      	bx	lr

08009094 <__retarget_lock_release_recursive>:
 8009094:	4770      	bx	lr
	...

08009098 <_lseek_r>:
 8009098:	b538      	push	{r3, r4, r5, lr}
 800909a:	4d07      	ldr	r5, [pc, #28]	; (80090b8 <_lseek_r+0x20>)
 800909c:	4604      	mov	r4, r0
 800909e:	4608      	mov	r0, r1
 80090a0:	4611      	mov	r1, r2
 80090a2:	2200      	movs	r2, #0
 80090a4:	602a      	str	r2, [r5, #0]
 80090a6:	461a      	mov	r2, r3
 80090a8:	f7f9 f8d8 	bl	800225c <_lseek>
 80090ac:	1c43      	adds	r3, r0, #1
 80090ae:	d102      	bne.n	80090b6 <_lseek_r+0x1e>
 80090b0:	682b      	ldr	r3, [r5, #0]
 80090b2:	b103      	cbz	r3, 80090b6 <_lseek_r+0x1e>
 80090b4:	6023      	str	r3, [r4, #0]
 80090b6:	bd38      	pop	{r3, r4, r5, pc}
 80090b8:	20000850 	.word	0x20000850

080090bc <__swhatbuf_r>:
 80090bc:	b570      	push	{r4, r5, r6, lr}
 80090be:	460e      	mov	r6, r1
 80090c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090c4:	2900      	cmp	r1, #0
 80090c6:	b096      	sub	sp, #88	; 0x58
 80090c8:	4614      	mov	r4, r2
 80090ca:	461d      	mov	r5, r3
 80090cc:	da08      	bge.n	80090e0 <__swhatbuf_r+0x24>
 80090ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	602a      	str	r2, [r5, #0]
 80090d6:	061a      	lsls	r2, r3, #24
 80090d8:	d410      	bmi.n	80090fc <__swhatbuf_r+0x40>
 80090da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090de:	e00e      	b.n	80090fe <__swhatbuf_r+0x42>
 80090e0:	466a      	mov	r2, sp
 80090e2:	f001 fda1 	bl	800ac28 <_fstat_r>
 80090e6:	2800      	cmp	r0, #0
 80090e8:	dbf1      	blt.n	80090ce <__swhatbuf_r+0x12>
 80090ea:	9a01      	ldr	r2, [sp, #4]
 80090ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090f4:	425a      	negs	r2, r3
 80090f6:	415a      	adcs	r2, r3
 80090f8:	602a      	str	r2, [r5, #0]
 80090fa:	e7ee      	b.n	80090da <__swhatbuf_r+0x1e>
 80090fc:	2340      	movs	r3, #64	; 0x40
 80090fe:	2000      	movs	r0, #0
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	b016      	add	sp, #88	; 0x58
 8009104:	bd70      	pop	{r4, r5, r6, pc}
	...

08009108 <__smakebuf_r>:
 8009108:	898b      	ldrh	r3, [r1, #12]
 800910a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800910c:	079d      	lsls	r5, r3, #30
 800910e:	4606      	mov	r6, r0
 8009110:	460c      	mov	r4, r1
 8009112:	d507      	bpl.n	8009124 <__smakebuf_r+0x1c>
 8009114:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009118:	6023      	str	r3, [r4, #0]
 800911a:	6123      	str	r3, [r4, #16]
 800911c:	2301      	movs	r3, #1
 800911e:	6163      	str	r3, [r4, #20]
 8009120:	b002      	add	sp, #8
 8009122:	bd70      	pop	{r4, r5, r6, pc}
 8009124:	ab01      	add	r3, sp, #4
 8009126:	466a      	mov	r2, sp
 8009128:	f7ff ffc8 	bl	80090bc <__swhatbuf_r>
 800912c:	9900      	ldr	r1, [sp, #0]
 800912e:	4605      	mov	r5, r0
 8009130:	4630      	mov	r0, r6
 8009132:	f000 fd95 	bl	8009c60 <_malloc_r>
 8009136:	b948      	cbnz	r0, 800914c <__smakebuf_r+0x44>
 8009138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800913c:	059a      	lsls	r2, r3, #22
 800913e:	d4ef      	bmi.n	8009120 <__smakebuf_r+0x18>
 8009140:	f023 0303 	bic.w	r3, r3, #3
 8009144:	f043 0302 	orr.w	r3, r3, #2
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	e7e3      	b.n	8009114 <__smakebuf_r+0xc>
 800914c:	4b0d      	ldr	r3, [pc, #52]	; (8009184 <__smakebuf_r+0x7c>)
 800914e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009150:	89a3      	ldrh	r3, [r4, #12]
 8009152:	6020      	str	r0, [r4, #0]
 8009154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009158:	81a3      	strh	r3, [r4, #12]
 800915a:	9b00      	ldr	r3, [sp, #0]
 800915c:	6163      	str	r3, [r4, #20]
 800915e:	9b01      	ldr	r3, [sp, #4]
 8009160:	6120      	str	r0, [r4, #16]
 8009162:	b15b      	cbz	r3, 800917c <__smakebuf_r+0x74>
 8009164:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009168:	4630      	mov	r0, r6
 800916a:	f001 fd6f 	bl	800ac4c <_isatty_r>
 800916e:	b128      	cbz	r0, 800917c <__smakebuf_r+0x74>
 8009170:	89a3      	ldrh	r3, [r4, #12]
 8009172:	f023 0303 	bic.w	r3, r3, #3
 8009176:	f043 0301 	orr.w	r3, r3, #1
 800917a:	81a3      	strh	r3, [r4, #12]
 800917c:	89a0      	ldrh	r0, [r4, #12]
 800917e:	4305      	orrs	r5, r0
 8009180:	81a5      	strh	r5, [r4, #12]
 8009182:	e7cd      	b.n	8009120 <__smakebuf_r+0x18>
 8009184:	08008809 	.word	0x08008809

08009188 <malloc>:
 8009188:	4b02      	ldr	r3, [pc, #8]	; (8009194 <malloc+0xc>)
 800918a:	4601      	mov	r1, r0
 800918c:	6818      	ldr	r0, [r3, #0]
 800918e:	f000 bd67 	b.w	8009c60 <_malloc_r>
 8009192:	bf00      	nop
 8009194:	2000003c 	.word	0x2000003c

08009198 <__ascii_mbtowc>:
 8009198:	b082      	sub	sp, #8
 800919a:	b901      	cbnz	r1, 800919e <__ascii_mbtowc+0x6>
 800919c:	a901      	add	r1, sp, #4
 800919e:	b142      	cbz	r2, 80091b2 <__ascii_mbtowc+0x1a>
 80091a0:	b14b      	cbz	r3, 80091b6 <__ascii_mbtowc+0x1e>
 80091a2:	7813      	ldrb	r3, [r2, #0]
 80091a4:	600b      	str	r3, [r1, #0]
 80091a6:	7812      	ldrb	r2, [r2, #0]
 80091a8:	1e10      	subs	r0, r2, #0
 80091aa:	bf18      	it	ne
 80091ac:	2001      	movne	r0, #1
 80091ae:	b002      	add	sp, #8
 80091b0:	4770      	bx	lr
 80091b2:	4610      	mov	r0, r2
 80091b4:	e7fb      	b.n	80091ae <__ascii_mbtowc+0x16>
 80091b6:	f06f 0001 	mvn.w	r0, #1
 80091ba:	e7f8      	b.n	80091ae <__ascii_mbtowc+0x16>

080091bc <memcpy>:
 80091bc:	440a      	add	r2, r1
 80091be:	4291      	cmp	r1, r2
 80091c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80091c4:	d100      	bne.n	80091c8 <memcpy+0xc>
 80091c6:	4770      	bx	lr
 80091c8:	b510      	push	{r4, lr}
 80091ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091d2:	4291      	cmp	r1, r2
 80091d4:	d1f9      	bne.n	80091ca <memcpy+0xe>
 80091d6:	bd10      	pop	{r4, pc}

080091d8 <_Balloc>:
 80091d8:	b570      	push	{r4, r5, r6, lr}
 80091da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80091dc:	4604      	mov	r4, r0
 80091de:	460d      	mov	r5, r1
 80091e0:	b976      	cbnz	r6, 8009200 <_Balloc+0x28>
 80091e2:	2010      	movs	r0, #16
 80091e4:	f7ff ffd0 	bl	8009188 <malloc>
 80091e8:	4602      	mov	r2, r0
 80091ea:	6260      	str	r0, [r4, #36]	; 0x24
 80091ec:	b920      	cbnz	r0, 80091f8 <_Balloc+0x20>
 80091ee:	4b18      	ldr	r3, [pc, #96]	; (8009250 <_Balloc+0x78>)
 80091f0:	4818      	ldr	r0, [pc, #96]	; (8009254 <_Balloc+0x7c>)
 80091f2:	2166      	movs	r1, #102	; 0x66
 80091f4:	f001 fce8 	bl	800abc8 <__assert_func>
 80091f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091fc:	6006      	str	r6, [r0, #0]
 80091fe:	60c6      	str	r6, [r0, #12]
 8009200:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009202:	68f3      	ldr	r3, [r6, #12]
 8009204:	b183      	cbz	r3, 8009228 <_Balloc+0x50>
 8009206:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800920e:	b9b8      	cbnz	r0, 8009240 <_Balloc+0x68>
 8009210:	2101      	movs	r1, #1
 8009212:	fa01 f605 	lsl.w	r6, r1, r5
 8009216:	1d72      	adds	r2, r6, #5
 8009218:	0092      	lsls	r2, r2, #2
 800921a:	4620      	mov	r0, r4
 800921c:	f000 fc9d 	bl	8009b5a <_calloc_r>
 8009220:	b160      	cbz	r0, 800923c <_Balloc+0x64>
 8009222:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009226:	e00e      	b.n	8009246 <_Balloc+0x6e>
 8009228:	2221      	movs	r2, #33	; 0x21
 800922a:	2104      	movs	r1, #4
 800922c:	4620      	mov	r0, r4
 800922e:	f000 fc94 	bl	8009b5a <_calloc_r>
 8009232:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009234:	60f0      	str	r0, [r6, #12]
 8009236:	68db      	ldr	r3, [r3, #12]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d1e4      	bne.n	8009206 <_Balloc+0x2e>
 800923c:	2000      	movs	r0, #0
 800923e:	bd70      	pop	{r4, r5, r6, pc}
 8009240:	6802      	ldr	r2, [r0, #0]
 8009242:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009246:	2300      	movs	r3, #0
 8009248:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800924c:	e7f7      	b.n	800923e <_Balloc+0x66>
 800924e:	bf00      	nop
 8009250:	0800b4a6 	.word	0x0800b4a6
 8009254:	0800b608 	.word	0x0800b608

08009258 <_Bfree>:
 8009258:	b570      	push	{r4, r5, r6, lr}
 800925a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800925c:	4605      	mov	r5, r0
 800925e:	460c      	mov	r4, r1
 8009260:	b976      	cbnz	r6, 8009280 <_Bfree+0x28>
 8009262:	2010      	movs	r0, #16
 8009264:	f7ff ff90 	bl	8009188 <malloc>
 8009268:	4602      	mov	r2, r0
 800926a:	6268      	str	r0, [r5, #36]	; 0x24
 800926c:	b920      	cbnz	r0, 8009278 <_Bfree+0x20>
 800926e:	4b09      	ldr	r3, [pc, #36]	; (8009294 <_Bfree+0x3c>)
 8009270:	4809      	ldr	r0, [pc, #36]	; (8009298 <_Bfree+0x40>)
 8009272:	218a      	movs	r1, #138	; 0x8a
 8009274:	f001 fca8 	bl	800abc8 <__assert_func>
 8009278:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800927c:	6006      	str	r6, [r0, #0]
 800927e:	60c6      	str	r6, [r0, #12]
 8009280:	b13c      	cbz	r4, 8009292 <_Bfree+0x3a>
 8009282:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009284:	6862      	ldr	r2, [r4, #4]
 8009286:	68db      	ldr	r3, [r3, #12]
 8009288:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800928c:	6021      	str	r1, [r4, #0]
 800928e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009292:	bd70      	pop	{r4, r5, r6, pc}
 8009294:	0800b4a6 	.word	0x0800b4a6
 8009298:	0800b608 	.word	0x0800b608

0800929c <__multadd>:
 800929c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092a0:	690d      	ldr	r5, [r1, #16]
 80092a2:	4607      	mov	r7, r0
 80092a4:	460c      	mov	r4, r1
 80092a6:	461e      	mov	r6, r3
 80092a8:	f101 0c14 	add.w	ip, r1, #20
 80092ac:	2000      	movs	r0, #0
 80092ae:	f8dc 3000 	ldr.w	r3, [ip]
 80092b2:	b299      	uxth	r1, r3
 80092b4:	fb02 6101 	mla	r1, r2, r1, r6
 80092b8:	0c1e      	lsrs	r6, r3, #16
 80092ba:	0c0b      	lsrs	r3, r1, #16
 80092bc:	fb02 3306 	mla	r3, r2, r6, r3
 80092c0:	b289      	uxth	r1, r1
 80092c2:	3001      	adds	r0, #1
 80092c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092c8:	4285      	cmp	r5, r0
 80092ca:	f84c 1b04 	str.w	r1, [ip], #4
 80092ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092d2:	dcec      	bgt.n	80092ae <__multadd+0x12>
 80092d4:	b30e      	cbz	r6, 800931a <__multadd+0x7e>
 80092d6:	68a3      	ldr	r3, [r4, #8]
 80092d8:	42ab      	cmp	r3, r5
 80092da:	dc19      	bgt.n	8009310 <__multadd+0x74>
 80092dc:	6861      	ldr	r1, [r4, #4]
 80092de:	4638      	mov	r0, r7
 80092e0:	3101      	adds	r1, #1
 80092e2:	f7ff ff79 	bl	80091d8 <_Balloc>
 80092e6:	4680      	mov	r8, r0
 80092e8:	b928      	cbnz	r0, 80092f6 <__multadd+0x5a>
 80092ea:	4602      	mov	r2, r0
 80092ec:	4b0c      	ldr	r3, [pc, #48]	; (8009320 <__multadd+0x84>)
 80092ee:	480d      	ldr	r0, [pc, #52]	; (8009324 <__multadd+0x88>)
 80092f0:	21b5      	movs	r1, #181	; 0xb5
 80092f2:	f001 fc69 	bl	800abc8 <__assert_func>
 80092f6:	6922      	ldr	r2, [r4, #16]
 80092f8:	3202      	adds	r2, #2
 80092fa:	f104 010c 	add.w	r1, r4, #12
 80092fe:	0092      	lsls	r2, r2, #2
 8009300:	300c      	adds	r0, #12
 8009302:	f7ff ff5b 	bl	80091bc <memcpy>
 8009306:	4621      	mov	r1, r4
 8009308:	4638      	mov	r0, r7
 800930a:	f7ff ffa5 	bl	8009258 <_Bfree>
 800930e:	4644      	mov	r4, r8
 8009310:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009314:	3501      	adds	r5, #1
 8009316:	615e      	str	r6, [r3, #20]
 8009318:	6125      	str	r5, [r4, #16]
 800931a:	4620      	mov	r0, r4
 800931c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009320:	0800b518 	.word	0x0800b518
 8009324:	0800b608 	.word	0x0800b608

08009328 <__s2b>:
 8009328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800932c:	460c      	mov	r4, r1
 800932e:	4615      	mov	r5, r2
 8009330:	461f      	mov	r7, r3
 8009332:	2209      	movs	r2, #9
 8009334:	3308      	adds	r3, #8
 8009336:	4606      	mov	r6, r0
 8009338:	fb93 f3f2 	sdiv	r3, r3, r2
 800933c:	2100      	movs	r1, #0
 800933e:	2201      	movs	r2, #1
 8009340:	429a      	cmp	r2, r3
 8009342:	db09      	blt.n	8009358 <__s2b+0x30>
 8009344:	4630      	mov	r0, r6
 8009346:	f7ff ff47 	bl	80091d8 <_Balloc>
 800934a:	b940      	cbnz	r0, 800935e <__s2b+0x36>
 800934c:	4602      	mov	r2, r0
 800934e:	4b19      	ldr	r3, [pc, #100]	; (80093b4 <__s2b+0x8c>)
 8009350:	4819      	ldr	r0, [pc, #100]	; (80093b8 <__s2b+0x90>)
 8009352:	21ce      	movs	r1, #206	; 0xce
 8009354:	f001 fc38 	bl	800abc8 <__assert_func>
 8009358:	0052      	lsls	r2, r2, #1
 800935a:	3101      	adds	r1, #1
 800935c:	e7f0      	b.n	8009340 <__s2b+0x18>
 800935e:	9b08      	ldr	r3, [sp, #32]
 8009360:	6143      	str	r3, [r0, #20]
 8009362:	2d09      	cmp	r5, #9
 8009364:	f04f 0301 	mov.w	r3, #1
 8009368:	6103      	str	r3, [r0, #16]
 800936a:	dd16      	ble.n	800939a <__s2b+0x72>
 800936c:	f104 0909 	add.w	r9, r4, #9
 8009370:	46c8      	mov	r8, r9
 8009372:	442c      	add	r4, r5
 8009374:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009378:	4601      	mov	r1, r0
 800937a:	3b30      	subs	r3, #48	; 0x30
 800937c:	220a      	movs	r2, #10
 800937e:	4630      	mov	r0, r6
 8009380:	f7ff ff8c 	bl	800929c <__multadd>
 8009384:	45a0      	cmp	r8, r4
 8009386:	d1f5      	bne.n	8009374 <__s2b+0x4c>
 8009388:	f1a5 0408 	sub.w	r4, r5, #8
 800938c:	444c      	add	r4, r9
 800938e:	1b2d      	subs	r5, r5, r4
 8009390:	1963      	adds	r3, r4, r5
 8009392:	42bb      	cmp	r3, r7
 8009394:	db04      	blt.n	80093a0 <__s2b+0x78>
 8009396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800939a:	340a      	adds	r4, #10
 800939c:	2509      	movs	r5, #9
 800939e:	e7f6      	b.n	800938e <__s2b+0x66>
 80093a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80093a4:	4601      	mov	r1, r0
 80093a6:	3b30      	subs	r3, #48	; 0x30
 80093a8:	220a      	movs	r2, #10
 80093aa:	4630      	mov	r0, r6
 80093ac:	f7ff ff76 	bl	800929c <__multadd>
 80093b0:	e7ee      	b.n	8009390 <__s2b+0x68>
 80093b2:	bf00      	nop
 80093b4:	0800b518 	.word	0x0800b518
 80093b8:	0800b608 	.word	0x0800b608

080093bc <__hi0bits>:
 80093bc:	0c03      	lsrs	r3, r0, #16
 80093be:	041b      	lsls	r3, r3, #16
 80093c0:	b9d3      	cbnz	r3, 80093f8 <__hi0bits+0x3c>
 80093c2:	0400      	lsls	r0, r0, #16
 80093c4:	2310      	movs	r3, #16
 80093c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80093ca:	bf04      	itt	eq
 80093cc:	0200      	lsleq	r0, r0, #8
 80093ce:	3308      	addeq	r3, #8
 80093d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80093d4:	bf04      	itt	eq
 80093d6:	0100      	lsleq	r0, r0, #4
 80093d8:	3304      	addeq	r3, #4
 80093da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80093de:	bf04      	itt	eq
 80093e0:	0080      	lsleq	r0, r0, #2
 80093e2:	3302      	addeq	r3, #2
 80093e4:	2800      	cmp	r0, #0
 80093e6:	db05      	blt.n	80093f4 <__hi0bits+0x38>
 80093e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80093ec:	f103 0301 	add.w	r3, r3, #1
 80093f0:	bf08      	it	eq
 80093f2:	2320      	moveq	r3, #32
 80093f4:	4618      	mov	r0, r3
 80093f6:	4770      	bx	lr
 80093f8:	2300      	movs	r3, #0
 80093fa:	e7e4      	b.n	80093c6 <__hi0bits+0xa>

080093fc <__lo0bits>:
 80093fc:	6803      	ldr	r3, [r0, #0]
 80093fe:	f013 0207 	ands.w	r2, r3, #7
 8009402:	4601      	mov	r1, r0
 8009404:	d00b      	beq.n	800941e <__lo0bits+0x22>
 8009406:	07da      	lsls	r2, r3, #31
 8009408:	d423      	bmi.n	8009452 <__lo0bits+0x56>
 800940a:	0798      	lsls	r0, r3, #30
 800940c:	bf49      	itett	mi
 800940e:	085b      	lsrmi	r3, r3, #1
 8009410:	089b      	lsrpl	r3, r3, #2
 8009412:	2001      	movmi	r0, #1
 8009414:	600b      	strmi	r3, [r1, #0]
 8009416:	bf5c      	itt	pl
 8009418:	600b      	strpl	r3, [r1, #0]
 800941a:	2002      	movpl	r0, #2
 800941c:	4770      	bx	lr
 800941e:	b298      	uxth	r0, r3
 8009420:	b9a8      	cbnz	r0, 800944e <__lo0bits+0x52>
 8009422:	0c1b      	lsrs	r3, r3, #16
 8009424:	2010      	movs	r0, #16
 8009426:	b2da      	uxtb	r2, r3
 8009428:	b90a      	cbnz	r2, 800942e <__lo0bits+0x32>
 800942a:	3008      	adds	r0, #8
 800942c:	0a1b      	lsrs	r3, r3, #8
 800942e:	071a      	lsls	r2, r3, #28
 8009430:	bf04      	itt	eq
 8009432:	091b      	lsreq	r3, r3, #4
 8009434:	3004      	addeq	r0, #4
 8009436:	079a      	lsls	r2, r3, #30
 8009438:	bf04      	itt	eq
 800943a:	089b      	lsreq	r3, r3, #2
 800943c:	3002      	addeq	r0, #2
 800943e:	07da      	lsls	r2, r3, #31
 8009440:	d403      	bmi.n	800944a <__lo0bits+0x4e>
 8009442:	085b      	lsrs	r3, r3, #1
 8009444:	f100 0001 	add.w	r0, r0, #1
 8009448:	d005      	beq.n	8009456 <__lo0bits+0x5a>
 800944a:	600b      	str	r3, [r1, #0]
 800944c:	4770      	bx	lr
 800944e:	4610      	mov	r0, r2
 8009450:	e7e9      	b.n	8009426 <__lo0bits+0x2a>
 8009452:	2000      	movs	r0, #0
 8009454:	4770      	bx	lr
 8009456:	2020      	movs	r0, #32
 8009458:	4770      	bx	lr
	...

0800945c <__i2b>:
 800945c:	b510      	push	{r4, lr}
 800945e:	460c      	mov	r4, r1
 8009460:	2101      	movs	r1, #1
 8009462:	f7ff feb9 	bl	80091d8 <_Balloc>
 8009466:	4602      	mov	r2, r0
 8009468:	b928      	cbnz	r0, 8009476 <__i2b+0x1a>
 800946a:	4b05      	ldr	r3, [pc, #20]	; (8009480 <__i2b+0x24>)
 800946c:	4805      	ldr	r0, [pc, #20]	; (8009484 <__i2b+0x28>)
 800946e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009472:	f001 fba9 	bl	800abc8 <__assert_func>
 8009476:	2301      	movs	r3, #1
 8009478:	6144      	str	r4, [r0, #20]
 800947a:	6103      	str	r3, [r0, #16]
 800947c:	bd10      	pop	{r4, pc}
 800947e:	bf00      	nop
 8009480:	0800b518 	.word	0x0800b518
 8009484:	0800b608 	.word	0x0800b608

08009488 <__multiply>:
 8009488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948c:	4691      	mov	r9, r2
 800948e:	690a      	ldr	r2, [r1, #16]
 8009490:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009494:	429a      	cmp	r2, r3
 8009496:	bfb8      	it	lt
 8009498:	460b      	movlt	r3, r1
 800949a:	460c      	mov	r4, r1
 800949c:	bfbc      	itt	lt
 800949e:	464c      	movlt	r4, r9
 80094a0:	4699      	movlt	r9, r3
 80094a2:	6927      	ldr	r7, [r4, #16]
 80094a4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80094a8:	68a3      	ldr	r3, [r4, #8]
 80094aa:	6861      	ldr	r1, [r4, #4]
 80094ac:	eb07 060a 	add.w	r6, r7, sl
 80094b0:	42b3      	cmp	r3, r6
 80094b2:	b085      	sub	sp, #20
 80094b4:	bfb8      	it	lt
 80094b6:	3101      	addlt	r1, #1
 80094b8:	f7ff fe8e 	bl	80091d8 <_Balloc>
 80094bc:	b930      	cbnz	r0, 80094cc <__multiply+0x44>
 80094be:	4602      	mov	r2, r0
 80094c0:	4b44      	ldr	r3, [pc, #272]	; (80095d4 <__multiply+0x14c>)
 80094c2:	4845      	ldr	r0, [pc, #276]	; (80095d8 <__multiply+0x150>)
 80094c4:	f240 115d 	movw	r1, #349	; 0x15d
 80094c8:	f001 fb7e 	bl	800abc8 <__assert_func>
 80094cc:	f100 0514 	add.w	r5, r0, #20
 80094d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80094d4:	462b      	mov	r3, r5
 80094d6:	2200      	movs	r2, #0
 80094d8:	4543      	cmp	r3, r8
 80094da:	d321      	bcc.n	8009520 <__multiply+0x98>
 80094dc:	f104 0314 	add.w	r3, r4, #20
 80094e0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80094e4:	f109 0314 	add.w	r3, r9, #20
 80094e8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80094ec:	9202      	str	r2, [sp, #8]
 80094ee:	1b3a      	subs	r2, r7, r4
 80094f0:	3a15      	subs	r2, #21
 80094f2:	f022 0203 	bic.w	r2, r2, #3
 80094f6:	3204      	adds	r2, #4
 80094f8:	f104 0115 	add.w	r1, r4, #21
 80094fc:	428f      	cmp	r7, r1
 80094fe:	bf38      	it	cc
 8009500:	2204      	movcc	r2, #4
 8009502:	9201      	str	r2, [sp, #4]
 8009504:	9a02      	ldr	r2, [sp, #8]
 8009506:	9303      	str	r3, [sp, #12]
 8009508:	429a      	cmp	r2, r3
 800950a:	d80c      	bhi.n	8009526 <__multiply+0x9e>
 800950c:	2e00      	cmp	r6, #0
 800950e:	dd03      	ble.n	8009518 <__multiply+0x90>
 8009510:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009514:	2b00      	cmp	r3, #0
 8009516:	d05a      	beq.n	80095ce <__multiply+0x146>
 8009518:	6106      	str	r6, [r0, #16]
 800951a:	b005      	add	sp, #20
 800951c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009520:	f843 2b04 	str.w	r2, [r3], #4
 8009524:	e7d8      	b.n	80094d8 <__multiply+0x50>
 8009526:	f8b3 a000 	ldrh.w	sl, [r3]
 800952a:	f1ba 0f00 	cmp.w	sl, #0
 800952e:	d024      	beq.n	800957a <__multiply+0xf2>
 8009530:	f104 0e14 	add.w	lr, r4, #20
 8009534:	46a9      	mov	r9, r5
 8009536:	f04f 0c00 	mov.w	ip, #0
 800953a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800953e:	f8d9 1000 	ldr.w	r1, [r9]
 8009542:	fa1f fb82 	uxth.w	fp, r2
 8009546:	b289      	uxth	r1, r1
 8009548:	fb0a 110b 	mla	r1, sl, fp, r1
 800954c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009550:	f8d9 2000 	ldr.w	r2, [r9]
 8009554:	4461      	add	r1, ip
 8009556:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800955a:	fb0a c20b 	mla	r2, sl, fp, ip
 800955e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009562:	b289      	uxth	r1, r1
 8009564:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009568:	4577      	cmp	r7, lr
 800956a:	f849 1b04 	str.w	r1, [r9], #4
 800956e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009572:	d8e2      	bhi.n	800953a <__multiply+0xb2>
 8009574:	9a01      	ldr	r2, [sp, #4]
 8009576:	f845 c002 	str.w	ip, [r5, r2]
 800957a:	9a03      	ldr	r2, [sp, #12]
 800957c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009580:	3304      	adds	r3, #4
 8009582:	f1b9 0f00 	cmp.w	r9, #0
 8009586:	d020      	beq.n	80095ca <__multiply+0x142>
 8009588:	6829      	ldr	r1, [r5, #0]
 800958a:	f104 0c14 	add.w	ip, r4, #20
 800958e:	46ae      	mov	lr, r5
 8009590:	f04f 0a00 	mov.w	sl, #0
 8009594:	f8bc b000 	ldrh.w	fp, [ip]
 8009598:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800959c:	fb09 220b 	mla	r2, r9, fp, r2
 80095a0:	4492      	add	sl, r2
 80095a2:	b289      	uxth	r1, r1
 80095a4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80095a8:	f84e 1b04 	str.w	r1, [lr], #4
 80095ac:	f85c 2b04 	ldr.w	r2, [ip], #4
 80095b0:	f8be 1000 	ldrh.w	r1, [lr]
 80095b4:	0c12      	lsrs	r2, r2, #16
 80095b6:	fb09 1102 	mla	r1, r9, r2, r1
 80095ba:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80095be:	4567      	cmp	r7, ip
 80095c0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80095c4:	d8e6      	bhi.n	8009594 <__multiply+0x10c>
 80095c6:	9a01      	ldr	r2, [sp, #4]
 80095c8:	50a9      	str	r1, [r5, r2]
 80095ca:	3504      	adds	r5, #4
 80095cc:	e79a      	b.n	8009504 <__multiply+0x7c>
 80095ce:	3e01      	subs	r6, #1
 80095d0:	e79c      	b.n	800950c <__multiply+0x84>
 80095d2:	bf00      	nop
 80095d4:	0800b518 	.word	0x0800b518
 80095d8:	0800b608 	.word	0x0800b608

080095dc <__pow5mult>:
 80095dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095e0:	4615      	mov	r5, r2
 80095e2:	f012 0203 	ands.w	r2, r2, #3
 80095e6:	4606      	mov	r6, r0
 80095e8:	460f      	mov	r7, r1
 80095ea:	d007      	beq.n	80095fc <__pow5mult+0x20>
 80095ec:	4c25      	ldr	r4, [pc, #148]	; (8009684 <__pow5mult+0xa8>)
 80095ee:	3a01      	subs	r2, #1
 80095f0:	2300      	movs	r3, #0
 80095f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80095f6:	f7ff fe51 	bl	800929c <__multadd>
 80095fa:	4607      	mov	r7, r0
 80095fc:	10ad      	asrs	r5, r5, #2
 80095fe:	d03d      	beq.n	800967c <__pow5mult+0xa0>
 8009600:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009602:	b97c      	cbnz	r4, 8009624 <__pow5mult+0x48>
 8009604:	2010      	movs	r0, #16
 8009606:	f7ff fdbf 	bl	8009188 <malloc>
 800960a:	4602      	mov	r2, r0
 800960c:	6270      	str	r0, [r6, #36]	; 0x24
 800960e:	b928      	cbnz	r0, 800961c <__pow5mult+0x40>
 8009610:	4b1d      	ldr	r3, [pc, #116]	; (8009688 <__pow5mult+0xac>)
 8009612:	481e      	ldr	r0, [pc, #120]	; (800968c <__pow5mult+0xb0>)
 8009614:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009618:	f001 fad6 	bl	800abc8 <__assert_func>
 800961c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009620:	6004      	str	r4, [r0, #0]
 8009622:	60c4      	str	r4, [r0, #12]
 8009624:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009628:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800962c:	b94c      	cbnz	r4, 8009642 <__pow5mult+0x66>
 800962e:	f240 2171 	movw	r1, #625	; 0x271
 8009632:	4630      	mov	r0, r6
 8009634:	f7ff ff12 	bl	800945c <__i2b>
 8009638:	2300      	movs	r3, #0
 800963a:	f8c8 0008 	str.w	r0, [r8, #8]
 800963e:	4604      	mov	r4, r0
 8009640:	6003      	str	r3, [r0, #0]
 8009642:	f04f 0900 	mov.w	r9, #0
 8009646:	07eb      	lsls	r3, r5, #31
 8009648:	d50a      	bpl.n	8009660 <__pow5mult+0x84>
 800964a:	4639      	mov	r1, r7
 800964c:	4622      	mov	r2, r4
 800964e:	4630      	mov	r0, r6
 8009650:	f7ff ff1a 	bl	8009488 <__multiply>
 8009654:	4639      	mov	r1, r7
 8009656:	4680      	mov	r8, r0
 8009658:	4630      	mov	r0, r6
 800965a:	f7ff fdfd 	bl	8009258 <_Bfree>
 800965e:	4647      	mov	r7, r8
 8009660:	106d      	asrs	r5, r5, #1
 8009662:	d00b      	beq.n	800967c <__pow5mult+0xa0>
 8009664:	6820      	ldr	r0, [r4, #0]
 8009666:	b938      	cbnz	r0, 8009678 <__pow5mult+0x9c>
 8009668:	4622      	mov	r2, r4
 800966a:	4621      	mov	r1, r4
 800966c:	4630      	mov	r0, r6
 800966e:	f7ff ff0b 	bl	8009488 <__multiply>
 8009672:	6020      	str	r0, [r4, #0]
 8009674:	f8c0 9000 	str.w	r9, [r0]
 8009678:	4604      	mov	r4, r0
 800967a:	e7e4      	b.n	8009646 <__pow5mult+0x6a>
 800967c:	4638      	mov	r0, r7
 800967e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009682:	bf00      	nop
 8009684:	0800b758 	.word	0x0800b758
 8009688:	0800b4a6 	.word	0x0800b4a6
 800968c:	0800b608 	.word	0x0800b608

08009690 <__lshift>:
 8009690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009694:	460c      	mov	r4, r1
 8009696:	6849      	ldr	r1, [r1, #4]
 8009698:	6923      	ldr	r3, [r4, #16]
 800969a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800969e:	68a3      	ldr	r3, [r4, #8]
 80096a0:	4607      	mov	r7, r0
 80096a2:	4691      	mov	r9, r2
 80096a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80096a8:	f108 0601 	add.w	r6, r8, #1
 80096ac:	42b3      	cmp	r3, r6
 80096ae:	db0b      	blt.n	80096c8 <__lshift+0x38>
 80096b0:	4638      	mov	r0, r7
 80096b2:	f7ff fd91 	bl	80091d8 <_Balloc>
 80096b6:	4605      	mov	r5, r0
 80096b8:	b948      	cbnz	r0, 80096ce <__lshift+0x3e>
 80096ba:	4602      	mov	r2, r0
 80096bc:	4b2a      	ldr	r3, [pc, #168]	; (8009768 <__lshift+0xd8>)
 80096be:	482b      	ldr	r0, [pc, #172]	; (800976c <__lshift+0xdc>)
 80096c0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80096c4:	f001 fa80 	bl	800abc8 <__assert_func>
 80096c8:	3101      	adds	r1, #1
 80096ca:	005b      	lsls	r3, r3, #1
 80096cc:	e7ee      	b.n	80096ac <__lshift+0x1c>
 80096ce:	2300      	movs	r3, #0
 80096d0:	f100 0114 	add.w	r1, r0, #20
 80096d4:	f100 0210 	add.w	r2, r0, #16
 80096d8:	4618      	mov	r0, r3
 80096da:	4553      	cmp	r3, sl
 80096dc:	db37      	blt.n	800974e <__lshift+0xbe>
 80096de:	6920      	ldr	r0, [r4, #16]
 80096e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80096e4:	f104 0314 	add.w	r3, r4, #20
 80096e8:	f019 091f 	ands.w	r9, r9, #31
 80096ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80096f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80096f4:	d02f      	beq.n	8009756 <__lshift+0xc6>
 80096f6:	f1c9 0e20 	rsb	lr, r9, #32
 80096fa:	468a      	mov	sl, r1
 80096fc:	f04f 0c00 	mov.w	ip, #0
 8009700:	681a      	ldr	r2, [r3, #0]
 8009702:	fa02 f209 	lsl.w	r2, r2, r9
 8009706:	ea42 020c 	orr.w	r2, r2, ip
 800970a:	f84a 2b04 	str.w	r2, [sl], #4
 800970e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009712:	4298      	cmp	r0, r3
 8009714:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009718:	d8f2      	bhi.n	8009700 <__lshift+0x70>
 800971a:	1b03      	subs	r3, r0, r4
 800971c:	3b15      	subs	r3, #21
 800971e:	f023 0303 	bic.w	r3, r3, #3
 8009722:	3304      	adds	r3, #4
 8009724:	f104 0215 	add.w	r2, r4, #21
 8009728:	4290      	cmp	r0, r2
 800972a:	bf38      	it	cc
 800972c:	2304      	movcc	r3, #4
 800972e:	f841 c003 	str.w	ip, [r1, r3]
 8009732:	f1bc 0f00 	cmp.w	ip, #0
 8009736:	d001      	beq.n	800973c <__lshift+0xac>
 8009738:	f108 0602 	add.w	r6, r8, #2
 800973c:	3e01      	subs	r6, #1
 800973e:	4638      	mov	r0, r7
 8009740:	612e      	str	r6, [r5, #16]
 8009742:	4621      	mov	r1, r4
 8009744:	f7ff fd88 	bl	8009258 <_Bfree>
 8009748:	4628      	mov	r0, r5
 800974a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800974e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009752:	3301      	adds	r3, #1
 8009754:	e7c1      	b.n	80096da <__lshift+0x4a>
 8009756:	3904      	subs	r1, #4
 8009758:	f853 2b04 	ldr.w	r2, [r3], #4
 800975c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009760:	4298      	cmp	r0, r3
 8009762:	d8f9      	bhi.n	8009758 <__lshift+0xc8>
 8009764:	e7ea      	b.n	800973c <__lshift+0xac>
 8009766:	bf00      	nop
 8009768:	0800b518 	.word	0x0800b518
 800976c:	0800b608 	.word	0x0800b608

08009770 <__mcmp>:
 8009770:	b530      	push	{r4, r5, lr}
 8009772:	6902      	ldr	r2, [r0, #16]
 8009774:	690c      	ldr	r4, [r1, #16]
 8009776:	1b12      	subs	r2, r2, r4
 8009778:	d10e      	bne.n	8009798 <__mcmp+0x28>
 800977a:	f100 0314 	add.w	r3, r0, #20
 800977e:	3114      	adds	r1, #20
 8009780:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009784:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009788:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800978c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009790:	42a5      	cmp	r5, r4
 8009792:	d003      	beq.n	800979c <__mcmp+0x2c>
 8009794:	d305      	bcc.n	80097a2 <__mcmp+0x32>
 8009796:	2201      	movs	r2, #1
 8009798:	4610      	mov	r0, r2
 800979a:	bd30      	pop	{r4, r5, pc}
 800979c:	4283      	cmp	r3, r0
 800979e:	d3f3      	bcc.n	8009788 <__mcmp+0x18>
 80097a0:	e7fa      	b.n	8009798 <__mcmp+0x28>
 80097a2:	f04f 32ff 	mov.w	r2, #4294967295
 80097a6:	e7f7      	b.n	8009798 <__mcmp+0x28>

080097a8 <__mdiff>:
 80097a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ac:	460c      	mov	r4, r1
 80097ae:	4606      	mov	r6, r0
 80097b0:	4611      	mov	r1, r2
 80097b2:	4620      	mov	r0, r4
 80097b4:	4690      	mov	r8, r2
 80097b6:	f7ff ffdb 	bl	8009770 <__mcmp>
 80097ba:	1e05      	subs	r5, r0, #0
 80097bc:	d110      	bne.n	80097e0 <__mdiff+0x38>
 80097be:	4629      	mov	r1, r5
 80097c0:	4630      	mov	r0, r6
 80097c2:	f7ff fd09 	bl	80091d8 <_Balloc>
 80097c6:	b930      	cbnz	r0, 80097d6 <__mdiff+0x2e>
 80097c8:	4b3a      	ldr	r3, [pc, #232]	; (80098b4 <__mdiff+0x10c>)
 80097ca:	4602      	mov	r2, r0
 80097cc:	f240 2132 	movw	r1, #562	; 0x232
 80097d0:	4839      	ldr	r0, [pc, #228]	; (80098b8 <__mdiff+0x110>)
 80097d2:	f001 f9f9 	bl	800abc8 <__assert_func>
 80097d6:	2301      	movs	r3, #1
 80097d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80097dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e0:	bfa4      	itt	ge
 80097e2:	4643      	movge	r3, r8
 80097e4:	46a0      	movge	r8, r4
 80097e6:	4630      	mov	r0, r6
 80097e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80097ec:	bfa6      	itte	ge
 80097ee:	461c      	movge	r4, r3
 80097f0:	2500      	movge	r5, #0
 80097f2:	2501      	movlt	r5, #1
 80097f4:	f7ff fcf0 	bl	80091d8 <_Balloc>
 80097f8:	b920      	cbnz	r0, 8009804 <__mdiff+0x5c>
 80097fa:	4b2e      	ldr	r3, [pc, #184]	; (80098b4 <__mdiff+0x10c>)
 80097fc:	4602      	mov	r2, r0
 80097fe:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009802:	e7e5      	b.n	80097d0 <__mdiff+0x28>
 8009804:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009808:	6926      	ldr	r6, [r4, #16]
 800980a:	60c5      	str	r5, [r0, #12]
 800980c:	f104 0914 	add.w	r9, r4, #20
 8009810:	f108 0514 	add.w	r5, r8, #20
 8009814:	f100 0e14 	add.w	lr, r0, #20
 8009818:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800981c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009820:	f108 0210 	add.w	r2, r8, #16
 8009824:	46f2      	mov	sl, lr
 8009826:	2100      	movs	r1, #0
 8009828:	f859 3b04 	ldr.w	r3, [r9], #4
 800982c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009830:	fa1f f883 	uxth.w	r8, r3
 8009834:	fa11 f18b 	uxtah	r1, r1, fp
 8009838:	0c1b      	lsrs	r3, r3, #16
 800983a:	eba1 0808 	sub.w	r8, r1, r8
 800983e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009842:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009846:	fa1f f888 	uxth.w	r8, r8
 800984a:	1419      	asrs	r1, r3, #16
 800984c:	454e      	cmp	r6, r9
 800984e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009852:	f84a 3b04 	str.w	r3, [sl], #4
 8009856:	d8e7      	bhi.n	8009828 <__mdiff+0x80>
 8009858:	1b33      	subs	r3, r6, r4
 800985a:	3b15      	subs	r3, #21
 800985c:	f023 0303 	bic.w	r3, r3, #3
 8009860:	3304      	adds	r3, #4
 8009862:	3415      	adds	r4, #21
 8009864:	42a6      	cmp	r6, r4
 8009866:	bf38      	it	cc
 8009868:	2304      	movcc	r3, #4
 800986a:	441d      	add	r5, r3
 800986c:	4473      	add	r3, lr
 800986e:	469e      	mov	lr, r3
 8009870:	462e      	mov	r6, r5
 8009872:	4566      	cmp	r6, ip
 8009874:	d30e      	bcc.n	8009894 <__mdiff+0xec>
 8009876:	f10c 0203 	add.w	r2, ip, #3
 800987a:	1b52      	subs	r2, r2, r5
 800987c:	f022 0203 	bic.w	r2, r2, #3
 8009880:	3d03      	subs	r5, #3
 8009882:	45ac      	cmp	ip, r5
 8009884:	bf38      	it	cc
 8009886:	2200      	movcc	r2, #0
 8009888:	441a      	add	r2, r3
 800988a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800988e:	b17b      	cbz	r3, 80098b0 <__mdiff+0x108>
 8009890:	6107      	str	r7, [r0, #16]
 8009892:	e7a3      	b.n	80097dc <__mdiff+0x34>
 8009894:	f856 8b04 	ldr.w	r8, [r6], #4
 8009898:	fa11 f288 	uxtah	r2, r1, r8
 800989c:	1414      	asrs	r4, r2, #16
 800989e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80098a2:	b292      	uxth	r2, r2
 80098a4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80098a8:	f84e 2b04 	str.w	r2, [lr], #4
 80098ac:	1421      	asrs	r1, r4, #16
 80098ae:	e7e0      	b.n	8009872 <__mdiff+0xca>
 80098b0:	3f01      	subs	r7, #1
 80098b2:	e7ea      	b.n	800988a <__mdiff+0xe2>
 80098b4:	0800b518 	.word	0x0800b518
 80098b8:	0800b608 	.word	0x0800b608

080098bc <__ulp>:
 80098bc:	b082      	sub	sp, #8
 80098be:	ed8d 0b00 	vstr	d0, [sp]
 80098c2:	9b01      	ldr	r3, [sp, #4]
 80098c4:	4912      	ldr	r1, [pc, #72]	; (8009910 <__ulp+0x54>)
 80098c6:	4019      	ands	r1, r3
 80098c8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80098cc:	2900      	cmp	r1, #0
 80098ce:	dd05      	ble.n	80098dc <__ulp+0x20>
 80098d0:	2200      	movs	r2, #0
 80098d2:	460b      	mov	r3, r1
 80098d4:	ec43 2b10 	vmov	d0, r2, r3
 80098d8:	b002      	add	sp, #8
 80098da:	4770      	bx	lr
 80098dc:	4249      	negs	r1, r1
 80098de:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80098e2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80098e6:	f04f 0200 	mov.w	r2, #0
 80098ea:	f04f 0300 	mov.w	r3, #0
 80098ee:	da04      	bge.n	80098fa <__ulp+0x3e>
 80098f0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80098f4:	fa41 f300 	asr.w	r3, r1, r0
 80098f8:	e7ec      	b.n	80098d4 <__ulp+0x18>
 80098fa:	f1a0 0114 	sub.w	r1, r0, #20
 80098fe:	291e      	cmp	r1, #30
 8009900:	bfda      	itte	le
 8009902:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009906:	fa20 f101 	lsrle.w	r1, r0, r1
 800990a:	2101      	movgt	r1, #1
 800990c:	460a      	mov	r2, r1
 800990e:	e7e1      	b.n	80098d4 <__ulp+0x18>
 8009910:	7ff00000 	.word	0x7ff00000

08009914 <__b2d>:
 8009914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009916:	6905      	ldr	r5, [r0, #16]
 8009918:	f100 0714 	add.w	r7, r0, #20
 800991c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009920:	1f2e      	subs	r6, r5, #4
 8009922:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009926:	4620      	mov	r0, r4
 8009928:	f7ff fd48 	bl	80093bc <__hi0bits>
 800992c:	f1c0 0320 	rsb	r3, r0, #32
 8009930:	280a      	cmp	r0, #10
 8009932:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80099b0 <__b2d+0x9c>
 8009936:	600b      	str	r3, [r1, #0]
 8009938:	dc14      	bgt.n	8009964 <__b2d+0x50>
 800993a:	f1c0 0e0b 	rsb	lr, r0, #11
 800993e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009942:	42b7      	cmp	r7, r6
 8009944:	ea41 030c 	orr.w	r3, r1, ip
 8009948:	bf34      	ite	cc
 800994a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800994e:	2100      	movcs	r1, #0
 8009950:	3015      	adds	r0, #21
 8009952:	fa04 f000 	lsl.w	r0, r4, r0
 8009956:	fa21 f10e 	lsr.w	r1, r1, lr
 800995a:	ea40 0201 	orr.w	r2, r0, r1
 800995e:	ec43 2b10 	vmov	d0, r2, r3
 8009962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009964:	42b7      	cmp	r7, r6
 8009966:	bf3a      	itte	cc
 8009968:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800996c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009970:	2100      	movcs	r1, #0
 8009972:	380b      	subs	r0, #11
 8009974:	d017      	beq.n	80099a6 <__b2d+0x92>
 8009976:	f1c0 0c20 	rsb	ip, r0, #32
 800997a:	fa04 f500 	lsl.w	r5, r4, r0
 800997e:	42be      	cmp	r6, r7
 8009980:	fa21 f40c 	lsr.w	r4, r1, ip
 8009984:	ea45 0504 	orr.w	r5, r5, r4
 8009988:	bf8c      	ite	hi
 800998a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800998e:	2400      	movls	r4, #0
 8009990:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009994:	fa01 f000 	lsl.w	r0, r1, r0
 8009998:	fa24 f40c 	lsr.w	r4, r4, ip
 800999c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80099a0:	ea40 0204 	orr.w	r2, r0, r4
 80099a4:	e7db      	b.n	800995e <__b2d+0x4a>
 80099a6:	ea44 030c 	orr.w	r3, r4, ip
 80099aa:	460a      	mov	r2, r1
 80099ac:	e7d7      	b.n	800995e <__b2d+0x4a>
 80099ae:	bf00      	nop
 80099b0:	3ff00000 	.word	0x3ff00000

080099b4 <__d2b>:
 80099b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80099b8:	4689      	mov	r9, r1
 80099ba:	2101      	movs	r1, #1
 80099bc:	ec57 6b10 	vmov	r6, r7, d0
 80099c0:	4690      	mov	r8, r2
 80099c2:	f7ff fc09 	bl	80091d8 <_Balloc>
 80099c6:	4604      	mov	r4, r0
 80099c8:	b930      	cbnz	r0, 80099d8 <__d2b+0x24>
 80099ca:	4602      	mov	r2, r0
 80099cc:	4b25      	ldr	r3, [pc, #148]	; (8009a64 <__d2b+0xb0>)
 80099ce:	4826      	ldr	r0, [pc, #152]	; (8009a68 <__d2b+0xb4>)
 80099d0:	f240 310a 	movw	r1, #778	; 0x30a
 80099d4:	f001 f8f8 	bl	800abc8 <__assert_func>
 80099d8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80099dc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80099e0:	bb35      	cbnz	r5, 8009a30 <__d2b+0x7c>
 80099e2:	2e00      	cmp	r6, #0
 80099e4:	9301      	str	r3, [sp, #4]
 80099e6:	d028      	beq.n	8009a3a <__d2b+0x86>
 80099e8:	4668      	mov	r0, sp
 80099ea:	9600      	str	r6, [sp, #0]
 80099ec:	f7ff fd06 	bl	80093fc <__lo0bits>
 80099f0:	9900      	ldr	r1, [sp, #0]
 80099f2:	b300      	cbz	r0, 8009a36 <__d2b+0x82>
 80099f4:	9a01      	ldr	r2, [sp, #4]
 80099f6:	f1c0 0320 	rsb	r3, r0, #32
 80099fa:	fa02 f303 	lsl.w	r3, r2, r3
 80099fe:	430b      	orrs	r3, r1
 8009a00:	40c2      	lsrs	r2, r0
 8009a02:	6163      	str	r3, [r4, #20]
 8009a04:	9201      	str	r2, [sp, #4]
 8009a06:	9b01      	ldr	r3, [sp, #4]
 8009a08:	61a3      	str	r3, [r4, #24]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	bf14      	ite	ne
 8009a0e:	2202      	movne	r2, #2
 8009a10:	2201      	moveq	r2, #1
 8009a12:	6122      	str	r2, [r4, #16]
 8009a14:	b1d5      	cbz	r5, 8009a4c <__d2b+0x98>
 8009a16:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009a1a:	4405      	add	r5, r0
 8009a1c:	f8c9 5000 	str.w	r5, [r9]
 8009a20:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009a24:	f8c8 0000 	str.w	r0, [r8]
 8009a28:	4620      	mov	r0, r4
 8009a2a:	b003      	add	sp, #12
 8009a2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a34:	e7d5      	b.n	80099e2 <__d2b+0x2e>
 8009a36:	6161      	str	r1, [r4, #20]
 8009a38:	e7e5      	b.n	8009a06 <__d2b+0x52>
 8009a3a:	a801      	add	r0, sp, #4
 8009a3c:	f7ff fcde 	bl	80093fc <__lo0bits>
 8009a40:	9b01      	ldr	r3, [sp, #4]
 8009a42:	6163      	str	r3, [r4, #20]
 8009a44:	2201      	movs	r2, #1
 8009a46:	6122      	str	r2, [r4, #16]
 8009a48:	3020      	adds	r0, #32
 8009a4a:	e7e3      	b.n	8009a14 <__d2b+0x60>
 8009a4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009a54:	f8c9 0000 	str.w	r0, [r9]
 8009a58:	6918      	ldr	r0, [r3, #16]
 8009a5a:	f7ff fcaf 	bl	80093bc <__hi0bits>
 8009a5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a62:	e7df      	b.n	8009a24 <__d2b+0x70>
 8009a64:	0800b518 	.word	0x0800b518
 8009a68:	0800b608 	.word	0x0800b608

08009a6c <__ratio>:
 8009a6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a70:	4688      	mov	r8, r1
 8009a72:	4669      	mov	r1, sp
 8009a74:	4681      	mov	r9, r0
 8009a76:	f7ff ff4d 	bl	8009914 <__b2d>
 8009a7a:	a901      	add	r1, sp, #4
 8009a7c:	4640      	mov	r0, r8
 8009a7e:	ec55 4b10 	vmov	r4, r5, d0
 8009a82:	f7ff ff47 	bl	8009914 <__b2d>
 8009a86:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009a8a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009a8e:	eba3 0c02 	sub.w	ip, r3, r2
 8009a92:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009a96:	1a9b      	subs	r3, r3, r2
 8009a98:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009a9c:	ec51 0b10 	vmov	r0, r1, d0
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	bfd6      	itet	le
 8009aa4:	460a      	movle	r2, r1
 8009aa6:	462a      	movgt	r2, r5
 8009aa8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009aac:	468b      	mov	fp, r1
 8009aae:	462f      	mov	r7, r5
 8009ab0:	bfd4      	ite	le
 8009ab2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009ab6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009aba:	4620      	mov	r0, r4
 8009abc:	ee10 2a10 	vmov	r2, s0
 8009ac0:	465b      	mov	r3, fp
 8009ac2:	4639      	mov	r1, r7
 8009ac4:	f7f6 fec2 	bl	800084c <__aeabi_ddiv>
 8009ac8:	ec41 0b10 	vmov	d0, r0, r1
 8009acc:	b003      	add	sp, #12
 8009ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009ad2 <__copybits>:
 8009ad2:	3901      	subs	r1, #1
 8009ad4:	b570      	push	{r4, r5, r6, lr}
 8009ad6:	1149      	asrs	r1, r1, #5
 8009ad8:	6914      	ldr	r4, [r2, #16]
 8009ada:	3101      	adds	r1, #1
 8009adc:	f102 0314 	add.w	r3, r2, #20
 8009ae0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009ae4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009ae8:	1f05      	subs	r5, r0, #4
 8009aea:	42a3      	cmp	r3, r4
 8009aec:	d30c      	bcc.n	8009b08 <__copybits+0x36>
 8009aee:	1aa3      	subs	r3, r4, r2
 8009af0:	3b11      	subs	r3, #17
 8009af2:	f023 0303 	bic.w	r3, r3, #3
 8009af6:	3211      	adds	r2, #17
 8009af8:	42a2      	cmp	r2, r4
 8009afa:	bf88      	it	hi
 8009afc:	2300      	movhi	r3, #0
 8009afe:	4418      	add	r0, r3
 8009b00:	2300      	movs	r3, #0
 8009b02:	4288      	cmp	r0, r1
 8009b04:	d305      	bcc.n	8009b12 <__copybits+0x40>
 8009b06:	bd70      	pop	{r4, r5, r6, pc}
 8009b08:	f853 6b04 	ldr.w	r6, [r3], #4
 8009b0c:	f845 6f04 	str.w	r6, [r5, #4]!
 8009b10:	e7eb      	b.n	8009aea <__copybits+0x18>
 8009b12:	f840 3b04 	str.w	r3, [r0], #4
 8009b16:	e7f4      	b.n	8009b02 <__copybits+0x30>

08009b18 <__any_on>:
 8009b18:	f100 0214 	add.w	r2, r0, #20
 8009b1c:	6900      	ldr	r0, [r0, #16]
 8009b1e:	114b      	asrs	r3, r1, #5
 8009b20:	4298      	cmp	r0, r3
 8009b22:	b510      	push	{r4, lr}
 8009b24:	db11      	blt.n	8009b4a <__any_on+0x32>
 8009b26:	dd0a      	ble.n	8009b3e <__any_on+0x26>
 8009b28:	f011 011f 	ands.w	r1, r1, #31
 8009b2c:	d007      	beq.n	8009b3e <__any_on+0x26>
 8009b2e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009b32:	fa24 f001 	lsr.w	r0, r4, r1
 8009b36:	fa00 f101 	lsl.w	r1, r0, r1
 8009b3a:	428c      	cmp	r4, r1
 8009b3c:	d10b      	bne.n	8009b56 <__any_on+0x3e>
 8009b3e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d803      	bhi.n	8009b4e <__any_on+0x36>
 8009b46:	2000      	movs	r0, #0
 8009b48:	bd10      	pop	{r4, pc}
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	e7f7      	b.n	8009b3e <__any_on+0x26>
 8009b4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009b52:	2900      	cmp	r1, #0
 8009b54:	d0f5      	beq.n	8009b42 <__any_on+0x2a>
 8009b56:	2001      	movs	r0, #1
 8009b58:	e7f6      	b.n	8009b48 <__any_on+0x30>

08009b5a <_calloc_r>:
 8009b5a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b5c:	fba1 2402 	umull	r2, r4, r1, r2
 8009b60:	b94c      	cbnz	r4, 8009b76 <_calloc_r+0x1c>
 8009b62:	4611      	mov	r1, r2
 8009b64:	9201      	str	r2, [sp, #4]
 8009b66:	f000 f87b 	bl	8009c60 <_malloc_r>
 8009b6a:	9a01      	ldr	r2, [sp, #4]
 8009b6c:	4605      	mov	r5, r0
 8009b6e:	b930      	cbnz	r0, 8009b7e <_calloc_r+0x24>
 8009b70:	4628      	mov	r0, r5
 8009b72:	b003      	add	sp, #12
 8009b74:	bd30      	pop	{r4, r5, pc}
 8009b76:	220c      	movs	r2, #12
 8009b78:	6002      	str	r2, [r0, #0]
 8009b7a:	2500      	movs	r5, #0
 8009b7c:	e7f8      	b.n	8009b70 <_calloc_r+0x16>
 8009b7e:	4621      	mov	r1, r4
 8009b80:	f7fb ff76 	bl	8005a70 <memset>
 8009b84:	e7f4      	b.n	8009b70 <_calloc_r+0x16>
	...

08009b88 <_free_r>:
 8009b88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b8a:	2900      	cmp	r1, #0
 8009b8c:	d044      	beq.n	8009c18 <_free_r+0x90>
 8009b8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b92:	9001      	str	r0, [sp, #4]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	f1a1 0404 	sub.w	r4, r1, #4
 8009b9a:	bfb8      	it	lt
 8009b9c:	18e4      	addlt	r4, r4, r3
 8009b9e:	f001 f87f 	bl	800aca0 <__malloc_lock>
 8009ba2:	4a1e      	ldr	r2, [pc, #120]	; (8009c1c <_free_r+0x94>)
 8009ba4:	9801      	ldr	r0, [sp, #4]
 8009ba6:	6813      	ldr	r3, [r2, #0]
 8009ba8:	b933      	cbnz	r3, 8009bb8 <_free_r+0x30>
 8009baa:	6063      	str	r3, [r4, #4]
 8009bac:	6014      	str	r4, [r2, #0]
 8009bae:	b003      	add	sp, #12
 8009bb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009bb4:	f001 b87a 	b.w	800acac <__malloc_unlock>
 8009bb8:	42a3      	cmp	r3, r4
 8009bba:	d908      	bls.n	8009bce <_free_r+0x46>
 8009bbc:	6825      	ldr	r5, [r4, #0]
 8009bbe:	1961      	adds	r1, r4, r5
 8009bc0:	428b      	cmp	r3, r1
 8009bc2:	bf01      	itttt	eq
 8009bc4:	6819      	ldreq	r1, [r3, #0]
 8009bc6:	685b      	ldreq	r3, [r3, #4]
 8009bc8:	1949      	addeq	r1, r1, r5
 8009bca:	6021      	streq	r1, [r4, #0]
 8009bcc:	e7ed      	b.n	8009baa <_free_r+0x22>
 8009bce:	461a      	mov	r2, r3
 8009bd0:	685b      	ldr	r3, [r3, #4]
 8009bd2:	b10b      	cbz	r3, 8009bd8 <_free_r+0x50>
 8009bd4:	42a3      	cmp	r3, r4
 8009bd6:	d9fa      	bls.n	8009bce <_free_r+0x46>
 8009bd8:	6811      	ldr	r1, [r2, #0]
 8009bda:	1855      	adds	r5, r2, r1
 8009bdc:	42a5      	cmp	r5, r4
 8009bde:	d10b      	bne.n	8009bf8 <_free_r+0x70>
 8009be0:	6824      	ldr	r4, [r4, #0]
 8009be2:	4421      	add	r1, r4
 8009be4:	1854      	adds	r4, r2, r1
 8009be6:	42a3      	cmp	r3, r4
 8009be8:	6011      	str	r1, [r2, #0]
 8009bea:	d1e0      	bne.n	8009bae <_free_r+0x26>
 8009bec:	681c      	ldr	r4, [r3, #0]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	6053      	str	r3, [r2, #4]
 8009bf2:	4421      	add	r1, r4
 8009bf4:	6011      	str	r1, [r2, #0]
 8009bf6:	e7da      	b.n	8009bae <_free_r+0x26>
 8009bf8:	d902      	bls.n	8009c00 <_free_r+0x78>
 8009bfa:	230c      	movs	r3, #12
 8009bfc:	6003      	str	r3, [r0, #0]
 8009bfe:	e7d6      	b.n	8009bae <_free_r+0x26>
 8009c00:	6825      	ldr	r5, [r4, #0]
 8009c02:	1961      	adds	r1, r4, r5
 8009c04:	428b      	cmp	r3, r1
 8009c06:	bf04      	itt	eq
 8009c08:	6819      	ldreq	r1, [r3, #0]
 8009c0a:	685b      	ldreq	r3, [r3, #4]
 8009c0c:	6063      	str	r3, [r4, #4]
 8009c0e:	bf04      	itt	eq
 8009c10:	1949      	addeq	r1, r1, r5
 8009c12:	6021      	streq	r1, [r4, #0]
 8009c14:	6054      	str	r4, [r2, #4]
 8009c16:	e7ca      	b.n	8009bae <_free_r+0x26>
 8009c18:	b003      	add	sp, #12
 8009c1a:	bd30      	pop	{r4, r5, pc}
 8009c1c:	20000848 	.word	0x20000848

08009c20 <sbrk_aligned>:
 8009c20:	b570      	push	{r4, r5, r6, lr}
 8009c22:	4e0e      	ldr	r6, [pc, #56]	; (8009c5c <sbrk_aligned+0x3c>)
 8009c24:	460c      	mov	r4, r1
 8009c26:	6831      	ldr	r1, [r6, #0]
 8009c28:	4605      	mov	r5, r0
 8009c2a:	b911      	cbnz	r1, 8009c32 <sbrk_aligned+0x12>
 8009c2c:	f000 fec8 	bl	800a9c0 <_sbrk_r>
 8009c30:	6030      	str	r0, [r6, #0]
 8009c32:	4621      	mov	r1, r4
 8009c34:	4628      	mov	r0, r5
 8009c36:	f000 fec3 	bl	800a9c0 <_sbrk_r>
 8009c3a:	1c43      	adds	r3, r0, #1
 8009c3c:	d00a      	beq.n	8009c54 <sbrk_aligned+0x34>
 8009c3e:	1cc4      	adds	r4, r0, #3
 8009c40:	f024 0403 	bic.w	r4, r4, #3
 8009c44:	42a0      	cmp	r0, r4
 8009c46:	d007      	beq.n	8009c58 <sbrk_aligned+0x38>
 8009c48:	1a21      	subs	r1, r4, r0
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	f000 feb8 	bl	800a9c0 <_sbrk_r>
 8009c50:	3001      	adds	r0, #1
 8009c52:	d101      	bne.n	8009c58 <sbrk_aligned+0x38>
 8009c54:	f04f 34ff 	mov.w	r4, #4294967295
 8009c58:	4620      	mov	r0, r4
 8009c5a:	bd70      	pop	{r4, r5, r6, pc}
 8009c5c:	2000084c 	.word	0x2000084c

08009c60 <_malloc_r>:
 8009c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c64:	1ccd      	adds	r5, r1, #3
 8009c66:	f025 0503 	bic.w	r5, r5, #3
 8009c6a:	3508      	adds	r5, #8
 8009c6c:	2d0c      	cmp	r5, #12
 8009c6e:	bf38      	it	cc
 8009c70:	250c      	movcc	r5, #12
 8009c72:	2d00      	cmp	r5, #0
 8009c74:	4607      	mov	r7, r0
 8009c76:	db01      	blt.n	8009c7c <_malloc_r+0x1c>
 8009c78:	42a9      	cmp	r1, r5
 8009c7a:	d905      	bls.n	8009c88 <_malloc_r+0x28>
 8009c7c:	230c      	movs	r3, #12
 8009c7e:	603b      	str	r3, [r7, #0]
 8009c80:	2600      	movs	r6, #0
 8009c82:	4630      	mov	r0, r6
 8009c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c88:	4e2e      	ldr	r6, [pc, #184]	; (8009d44 <_malloc_r+0xe4>)
 8009c8a:	f001 f809 	bl	800aca0 <__malloc_lock>
 8009c8e:	6833      	ldr	r3, [r6, #0]
 8009c90:	461c      	mov	r4, r3
 8009c92:	bb34      	cbnz	r4, 8009ce2 <_malloc_r+0x82>
 8009c94:	4629      	mov	r1, r5
 8009c96:	4638      	mov	r0, r7
 8009c98:	f7ff ffc2 	bl	8009c20 <sbrk_aligned>
 8009c9c:	1c43      	adds	r3, r0, #1
 8009c9e:	4604      	mov	r4, r0
 8009ca0:	d14d      	bne.n	8009d3e <_malloc_r+0xde>
 8009ca2:	6834      	ldr	r4, [r6, #0]
 8009ca4:	4626      	mov	r6, r4
 8009ca6:	2e00      	cmp	r6, #0
 8009ca8:	d140      	bne.n	8009d2c <_malloc_r+0xcc>
 8009caa:	6823      	ldr	r3, [r4, #0]
 8009cac:	4631      	mov	r1, r6
 8009cae:	4638      	mov	r0, r7
 8009cb0:	eb04 0803 	add.w	r8, r4, r3
 8009cb4:	f000 fe84 	bl	800a9c0 <_sbrk_r>
 8009cb8:	4580      	cmp	r8, r0
 8009cba:	d13a      	bne.n	8009d32 <_malloc_r+0xd2>
 8009cbc:	6821      	ldr	r1, [r4, #0]
 8009cbe:	3503      	adds	r5, #3
 8009cc0:	1a6d      	subs	r5, r5, r1
 8009cc2:	f025 0503 	bic.w	r5, r5, #3
 8009cc6:	3508      	adds	r5, #8
 8009cc8:	2d0c      	cmp	r5, #12
 8009cca:	bf38      	it	cc
 8009ccc:	250c      	movcc	r5, #12
 8009cce:	4629      	mov	r1, r5
 8009cd0:	4638      	mov	r0, r7
 8009cd2:	f7ff ffa5 	bl	8009c20 <sbrk_aligned>
 8009cd6:	3001      	adds	r0, #1
 8009cd8:	d02b      	beq.n	8009d32 <_malloc_r+0xd2>
 8009cda:	6823      	ldr	r3, [r4, #0]
 8009cdc:	442b      	add	r3, r5
 8009cde:	6023      	str	r3, [r4, #0]
 8009ce0:	e00e      	b.n	8009d00 <_malloc_r+0xa0>
 8009ce2:	6822      	ldr	r2, [r4, #0]
 8009ce4:	1b52      	subs	r2, r2, r5
 8009ce6:	d41e      	bmi.n	8009d26 <_malloc_r+0xc6>
 8009ce8:	2a0b      	cmp	r2, #11
 8009cea:	d916      	bls.n	8009d1a <_malloc_r+0xba>
 8009cec:	1961      	adds	r1, r4, r5
 8009cee:	42a3      	cmp	r3, r4
 8009cf0:	6025      	str	r5, [r4, #0]
 8009cf2:	bf18      	it	ne
 8009cf4:	6059      	strne	r1, [r3, #4]
 8009cf6:	6863      	ldr	r3, [r4, #4]
 8009cf8:	bf08      	it	eq
 8009cfa:	6031      	streq	r1, [r6, #0]
 8009cfc:	5162      	str	r2, [r4, r5]
 8009cfe:	604b      	str	r3, [r1, #4]
 8009d00:	4638      	mov	r0, r7
 8009d02:	f104 060b 	add.w	r6, r4, #11
 8009d06:	f000 ffd1 	bl	800acac <__malloc_unlock>
 8009d0a:	f026 0607 	bic.w	r6, r6, #7
 8009d0e:	1d23      	adds	r3, r4, #4
 8009d10:	1af2      	subs	r2, r6, r3
 8009d12:	d0b6      	beq.n	8009c82 <_malloc_r+0x22>
 8009d14:	1b9b      	subs	r3, r3, r6
 8009d16:	50a3      	str	r3, [r4, r2]
 8009d18:	e7b3      	b.n	8009c82 <_malloc_r+0x22>
 8009d1a:	6862      	ldr	r2, [r4, #4]
 8009d1c:	42a3      	cmp	r3, r4
 8009d1e:	bf0c      	ite	eq
 8009d20:	6032      	streq	r2, [r6, #0]
 8009d22:	605a      	strne	r2, [r3, #4]
 8009d24:	e7ec      	b.n	8009d00 <_malloc_r+0xa0>
 8009d26:	4623      	mov	r3, r4
 8009d28:	6864      	ldr	r4, [r4, #4]
 8009d2a:	e7b2      	b.n	8009c92 <_malloc_r+0x32>
 8009d2c:	4634      	mov	r4, r6
 8009d2e:	6876      	ldr	r6, [r6, #4]
 8009d30:	e7b9      	b.n	8009ca6 <_malloc_r+0x46>
 8009d32:	230c      	movs	r3, #12
 8009d34:	603b      	str	r3, [r7, #0]
 8009d36:	4638      	mov	r0, r7
 8009d38:	f000 ffb8 	bl	800acac <__malloc_unlock>
 8009d3c:	e7a1      	b.n	8009c82 <_malloc_r+0x22>
 8009d3e:	6025      	str	r5, [r4, #0]
 8009d40:	e7de      	b.n	8009d00 <_malloc_r+0xa0>
 8009d42:	bf00      	nop
 8009d44:	20000848 	.word	0x20000848

08009d48 <__ssputs_r>:
 8009d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d4c:	688e      	ldr	r6, [r1, #8]
 8009d4e:	429e      	cmp	r6, r3
 8009d50:	4682      	mov	sl, r0
 8009d52:	460c      	mov	r4, r1
 8009d54:	4690      	mov	r8, r2
 8009d56:	461f      	mov	r7, r3
 8009d58:	d838      	bhi.n	8009dcc <__ssputs_r+0x84>
 8009d5a:	898a      	ldrh	r2, [r1, #12]
 8009d5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009d60:	d032      	beq.n	8009dc8 <__ssputs_r+0x80>
 8009d62:	6825      	ldr	r5, [r4, #0]
 8009d64:	6909      	ldr	r1, [r1, #16]
 8009d66:	eba5 0901 	sub.w	r9, r5, r1
 8009d6a:	6965      	ldr	r5, [r4, #20]
 8009d6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d74:	3301      	adds	r3, #1
 8009d76:	444b      	add	r3, r9
 8009d78:	106d      	asrs	r5, r5, #1
 8009d7a:	429d      	cmp	r5, r3
 8009d7c:	bf38      	it	cc
 8009d7e:	461d      	movcc	r5, r3
 8009d80:	0553      	lsls	r3, r2, #21
 8009d82:	d531      	bpl.n	8009de8 <__ssputs_r+0xa0>
 8009d84:	4629      	mov	r1, r5
 8009d86:	f7ff ff6b 	bl	8009c60 <_malloc_r>
 8009d8a:	4606      	mov	r6, r0
 8009d8c:	b950      	cbnz	r0, 8009da4 <__ssputs_r+0x5c>
 8009d8e:	230c      	movs	r3, #12
 8009d90:	f8ca 3000 	str.w	r3, [sl]
 8009d94:	89a3      	ldrh	r3, [r4, #12]
 8009d96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d9a:	81a3      	strh	r3, [r4, #12]
 8009d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da4:	6921      	ldr	r1, [r4, #16]
 8009da6:	464a      	mov	r2, r9
 8009da8:	f7ff fa08 	bl	80091bc <memcpy>
 8009dac:	89a3      	ldrh	r3, [r4, #12]
 8009dae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009db2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009db6:	81a3      	strh	r3, [r4, #12]
 8009db8:	6126      	str	r6, [r4, #16]
 8009dba:	6165      	str	r5, [r4, #20]
 8009dbc:	444e      	add	r6, r9
 8009dbe:	eba5 0509 	sub.w	r5, r5, r9
 8009dc2:	6026      	str	r6, [r4, #0]
 8009dc4:	60a5      	str	r5, [r4, #8]
 8009dc6:	463e      	mov	r6, r7
 8009dc8:	42be      	cmp	r6, r7
 8009dca:	d900      	bls.n	8009dce <__ssputs_r+0x86>
 8009dcc:	463e      	mov	r6, r7
 8009dce:	6820      	ldr	r0, [r4, #0]
 8009dd0:	4632      	mov	r2, r6
 8009dd2:	4641      	mov	r1, r8
 8009dd4:	f000 ff4a 	bl	800ac6c <memmove>
 8009dd8:	68a3      	ldr	r3, [r4, #8]
 8009dda:	1b9b      	subs	r3, r3, r6
 8009ddc:	60a3      	str	r3, [r4, #8]
 8009dde:	6823      	ldr	r3, [r4, #0]
 8009de0:	4433      	add	r3, r6
 8009de2:	6023      	str	r3, [r4, #0]
 8009de4:	2000      	movs	r0, #0
 8009de6:	e7db      	b.n	8009da0 <__ssputs_r+0x58>
 8009de8:	462a      	mov	r2, r5
 8009dea:	f000 ff65 	bl	800acb8 <_realloc_r>
 8009dee:	4606      	mov	r6, r0
 8009df0:	2800      	cmp	r0, #0
 8009df2:	d1e1      	bne.n	8009db8 <__ssputs_r+0x70>
 8009df4:	6921      	ldr	r1, [r4, #16]
 8009df6:	4650      	mov	r0, sl
 8009df8:	f7ff fec6 	bl	8009b88 <_free_r>
 8009dfc:	e7c7      	b.n	8009d8e <__ssputs_r+0x46>
	...

08009e00 <_svfiprintf_r>:
 8009e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e04:	4698      	mov	r8, r3
 8009e06:	898b      	ldrh	r3, [r1, #12]
 8009e08:	061b      	lsls	r3, r3, #24
 8009e0a:	b09d      	sub	sp, #116	; 0x74
 8009e0c:	4607      	mov	r7, r0
 8009e0e:	460d      	mov	r5, r1
 8009e10:	4614      	mov	r4, r2
 8009e12:	d50e      	bpl.n	8009e32 <_svfiprintf_r+0x32>
 8009e14:	690b      	ldr	r3, [r1, #16]
 8009e16:	b963      	cbnz	r3, 8009e32 <_svfiprintf_r+0x32>
 8009e18:	2140      	movs	r1, #64	; 0x40
 8009e1a:	f7ff ff21 	bl	8009c60 <_malloc_r>
 8009e1e:	6028      	str	r0, [r5, #0]
 8009e20:	6128      	str	r0, [r5, #16]
 8009e22:	b920      	cbnz	r0, 8009e2e <_svfiprintf_r+0x2e>
 8009e24:	230c      	movs	r3, #12
 8009e26:	603b      	str	r3, [r7, #0]
 8009e28:	f04f 30ff 	mov.w	r0, #4294967295
 8009e2c:	e0d1      	b.n	8009fd2 <_svfiprintf_r+0x1d2>
 8009e2e:	2340      	movs	r3, #64	; 0x40
 8009e30:	616b      	str	r3, [r5, #20]
 8009e32:	2300      	movs	r3, #0
 8009e34:	9309      	str	r3, [sp, #36]	; 0x24
 8009e36:	2320      	movs	r3, #32
 8009e38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e40:	2330      	movs	r3, #48	; 0x30
 8009e42:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009fec <_svfiprintf_r+0x1ec>
 8009e46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e4a:	f04f 0901 	mov.w	r9, #1
 8009e4e:	4623      	mov	r3, r4
 8009e50:	469a      	mov	sl, r3
 8009e52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e56:	b10a      	cbz	r2, 8009e5c <_svfiprintf_r+0x5c>
 8009e58:	2a25      	cmp	r2, #37	; 0x25
 8009e5a:	d1f9      	bne.n	8009e50 <_svfiprintf_r+0x50>
 8009e5c:	ebba 0b04 	subs.w	fp, sl, r4
 8009e60:	d00b      	beq.n	8009e7a <_svfiprintf_r+0x7a>
 8009e62:	465b      	mov	r3, fp
 8009e64:	4622      	mov	r2, r4
 8009e66:	4629      	mov	r1, r5
 8009e68:	4638      	mov	r0, r7
 8009e6a:	f7ff ff6d 	bl	8009d48 <__ssputs_r>
 8009e6e:	3001      	adds	r0, #1
 8009e70:	f000 80aa 	beq.w	8009fc8 <_svfiprintf_r+0x1c8>
 8009e74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e76:	445a      	add	r2, fp
 8009e78:	9209      	str	r2, [sp, #36]	; 0x24
 8009e7a:	f89a 3000 	ldrb.w	r3, [sl]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f000 80a2 	beq.w	8009fc8 <_svfiprintf_r+0x1c8>
 8009e84:	2300      	movs	r3, #0
 8009e86:	f04f 32ff 	mov.w	r2, #4294967295
 8009e8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e8e:	f10a 0a01 	add.w	sl, sl, #1
 8009e92:	9304      	str	r3, [sp, #16]
 8009e94:	9307      	str	r3, [sp, #28]
 8009e96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e9a:	931a      	str	r3, [sp, #104]	; 0x68
 8009e9c:	4654      	mov	r4, sl
 8009e9e:	2205      	movs	r2, #5
 8009ea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ea4:	4851      	ldr	r0, [pc, #324]	; (8009fec <_svfiprintf_r+0x1ec>)
 8009ea6:	f7f6 f99b 	bl	80001e0 <memchr>
 8009eaa:	9a04      	ldr	r2, [sp, #16]
 8009eac:	b9d8      	cbnz	r0, 8009ee6 <_svfiprintf_r+0xe6>
 8009eae:	06d0      	lsls	r0, r2, #27
 8009eb0:	bf44      	itt	mi
 8009eb2:	2320      	movmi	r3, #32
 8009eb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009eb8:	0711      	lsls	r1, r2, #28
 8009eba:	bf44      	itt	mi
 8009ebc:	232b      	movmi	r3, #43	; 0x2b
 8009ebe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ec2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ec6:	2b2a      	cmp	r3, #42	; 0x2a
 8009ec8:	d015      	beq.n	8009ef6 <_svfiprintf_r+0xf6>
 8009eca:	9a07      	ldr	r2, [sp, #28]
 8009ecc:	4654      	mov	r4, sl
 8009ece:	2000      	movs	r0, #0
 8009ed0:	f04f 0c0a 	mov.w	ip, #10
 8009ed4:	4621      	mov	r1, r4
 8009ed6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009eda:	3b30      	subs	r3, #48	; 0x30
 8009edc:	2b09      	cmp	r3, #9
 8009ede:	d94e      	bls.n	8009f7e <_svfiprintf_r+0x17e>
 8009ee0:	b1b0      	cbz	r0, 8009f10 <_svfiprintf_r+0x110>
 8009ee2:	9207      	str	r2, [sp, #28]
 8009ee4:	e014      	b.n	8009f10 <_svfiprintf_r+0x110>
 8009ee6:	eba0 0308 	sub.w	r3, r0, r8
 8009eea:	fa09 f303 	lsl.w	r3, r9, r3
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	9304      	str	r3, [sp, #16]
 8009ef2:	46a2      	mov	sl, r4
 8009ef4:	e7d2      	b.n	8009e9c <_svfiprintf_r+0x9c>
 8009ef6:	9b03      	ldr	r3, [sp, #12]
 8009ef8:	1d19      	adds	r1, r3, #4
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	9103      	str	r1, [sp, #12]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	bfbb      	ittet	lt
 8009f02:	425b      	neglt	r3, r3
 8009f04:	f042 0202 	orrlt.w	r2, r2, #2
 8009f08:	9307      	strge	r3, [sp, #28]
 8009f0a:	9307      	strlt	r3, [sp, #28]
 8009f0c:	bfb8      	it	lt
 8009f0e:	9204      	strlt	r2, [sp, #16]
 8009f10:	7823      	ldrb	r3, [r4, #0]
 8009f12:	2b2e      	cmp	r3, #46	; 0x2e
 8009f14:	d10c      	bne.n	8009f30 <_svfiprintf_r+0x130>
 8009f16:	7863      	ldrb	r3, [r4, #1]
 8009f18:	2b2a      	cmp	r3, #42	; 0x2a
 8009f1a:	d135      	bne.n	8009f88 <_svfiprintf_r+0x188>
 8009f1c:	9b03      	ldr	r3, [sp, #12]
 8009f1e:	1d1a      	adds	r2, r3, #4
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	9203      	str	r2, [sp, #12]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	bfb8      	it	lt
 8009f28:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f2c:	3402      	adds	r4, #2
 8009f2e:	9305      	str	r3, [sp, #20]
 8009f30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009ffc <_svfiprintf_r+0x1fc>
 8009f34:	7821      	ldrb	r1, [r4, #0]
 8009f36:	2203      	movs	r2, #3
 8009f38:	4650      	mov	r0, sl
 8009f3a:	f7f6 f951 	bl	80001e0 <memchr>
 8009f3e:	b140      	cbz	r0, 8009f52 <_svfiprintf_r+0x152>
 8009f40:	2340      	movs	r3, #64	; 0x40
 8009f42:	eba0 000a 	sub.w	r0, r0, sl
 8009f46:	fa03 f000 	lsl.w	r0, r3, r0
 8009f4a:	9b04      	ldr	r3, [sp, #16]
 8009f4c:	4303      	orrs	r3, r0
 8009f4e:	3401      	adds	r4, #1
 8009f50:	9304      	str	r3, [sp, #16]
 8009f52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f56:	4826      	ldr	r0, [pc, #152]	; (8009ff0 <_svfiprintf_r+0x1f0>)
 8009f58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f5c:	2206      	movs	r2, #6
 8009f5e:	f7f6 f93f 	bl	80001e0 <memchr>
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d038      	beq.n	8009fd8 <_svfiprintf_r+0x1d8>
 8009f66:	4b23      	ldr	r3, [pc, #140]	; (8009ff4 <_svfiprintf_r+0x1f4>)
 8009f68:	bb1b      	cbnz	r3, 8009fb2 <_svfiprintf_r+0x1b2>
 8009f6a:	9b03      	ldr	r3, [sp, #12]
 8009f6c:	3307      	adds	r3, #7
 8009f6e:	f023 0307 	bic.w	r3, r3, #7
 8009f72:	3308      	adds	r3, #8
 8009f74:	9303      	str	r3, [sp, #12]
 8009f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f78:	4433      	add	r3, r6
 8009f7a:	9309      	str	r3, [sp, #36]	; 0x24
 8009f7c:	e767      	b.n	8009e4e <_svfiprintf_r+0x4e>
 8009f7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f82:	460c      	mov	r4, r1
 8009f84:	2001      	movs	r0, #1
 8009f86:	e7a5      	b.n	8009ed4 <_svfiprintf_r+0xd4>
 8009f88:	2300      	movs	r3, #0
 8009f8a:	3401      	adds	r4, #1
 8009f8c:	9305      	str	r3, [sp, #20]
 8009f8e:	4619      	mov	r1, r3
 8009f90:	f04f 0c0a 	mov.w	ip, #10
 8009f94:	4620      	mov	r0, r4
 8009f96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f9a:	3a30      	subs	r2, #48	; 0x30
 8009f9c:	2a09      	cmp	r2, #9
 8009f9e:	d903      	bls.n	8009fa8 <_svfiprintf_r+0x1a8>
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d0c5      	beq.n	8009f30 <_svfiprintf_r+0x130>
 8009fa4:	9105      	str	r1, [sp, #20]
 8009fa6:	e7c3      	b.n	8009f30 <_svfiprintf_r+0x130>
 8009fa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fac:	4604      	mov	r4, r0
 8009fae:	2301      	movs	r3, #1
 8009fb0:	e7f0      	b.n	8009f94 <_svfiprintf_r+0x194>
 8009fb2:	ab03      	add	r3, sp, #12
 8009fb4:	9300      	str	r3, [sp, #0]
 8009fb6:	462a      	mov	r2, r5
 8009fb8:	4b0f      	ldr	r3, [pc, #60]	; (8009ff8 <_svfiprintf_r+0x1f8>)
 8009fba:	a904      	add	r1, sp, #16
 8009fbc:	4638      	mov	r0, r7
 8009fbe:	f7fb fdff 	bl	8005bc0 <_printf_float>
 8009fc2:	1c42      	adds	r2, r0, #1
 8009fc4:	4606      	mov	r6, r0
 8009fc6:	d1d6      	bne.n	8009f76 <_svfiprintf_r+0x176>
 8009fc8:	89ab      	ldrh	r3, [r5, #12]
 8009fca:	065b      	lsls	r3, r3, #25
 8009fcc:	f53f af2c 	bmi.w	8009e28 <_svfiprintf_r+0x28>
 8009fd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fd2:	b01d      	add	sp, #116	; 0x74
 8009fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fd8:	ab03      	add	r3, sp, #12
 8009fda:	9300      	str	r3, [sp, #0]
 8009fdc:	462a      	mov	r2, r5
 8009fde:	4b06      	ldr	r3, [pc, #24]	; (8009ff8 <_svfiprintf_r+0x1f8>)
 8009fe0:	a904      	add	r1, sp, #16
 8009fe2:	4638      	mov	r0, r7
 8009fe4:	f7fc f890 	bl	8006108 <_printf_i>
 8009fe8:	e7eb      	b.n	8009fc2 <_svfiprintf_r+0x1c2>
 8009fea:	bf00      	nop
 8009fec:	0800b764 	.word	0x0800b764
 8009ff0:	0800b76e 	.word	0x0800b76e
 8009ff4:	08005bc1 	.word	0x08005bc1
 8009ff8:	08009d49 	.word	0x08009d49
 8009ffc:	0800b76a 	.word	0x0800b76a

0800a000 <_sungetc_r>:
 800a000:	b538      	push	{r3, r4, r5, lr}
 800a002:	1c4b      	adds	r3, r1, #1
 800a004:	4614      	mov	r4, r2
 800a006:	d103      	bne.n	800a010 <_sungetc_r+0x10>
 800a008:	f04f 35ff 	mov.w	r5, #4294967295
 800a00c:	4628      	mov	r0, r5
 800a00e:	bd38      	pop	{r3, r4, r5, pc}
 800a010:	8993      	ldrh	r3, [r2, #12]
 800a012:	f023 0320 	bic.w	r3, r3, #32
 800a016:	8193      	strh	r3, [r2, #12]
 800a018:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a01a:	6852      	ldr	r2, [r2, #4]
 800a01c:	b2cd      	uxtb	r5, r1
 800a01e:	b18b      	cbz	r3, 800a044 <_sungetc_r+0x44>
 800a020:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a022:	4293      	cmp	r3, r2
 800a024:	dd08      	ble.n	800a038 <_sungetc_r+0x38>
 800a026:	6823      	ldr	r3, [r4, #0]
 800a028:	1e5a      	subs	r2, r3, #1
 800a02a:	6022      	str	r2, [r4, #0]
 800a02c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a030:	6863      	ldr	r3, [r4, #4]
 800a032:	3301      	adds	r3, #1
 800a034:	6063      	str	r3, [r4, #4]
 800a036:	e7e9      	b.n	800a00c <_sungetc_r+0xc>
 800a038:	4621      	mov	r1, r4
 800a03a:	f000 fd7d 	bl	800ab38 <__submore>
 800a03e:	2800      	cmp	r0, #0
 800a040:	d0f1      	beq.n	800a026 <_sungetc_r+0x26>
 800a042:	e7e1      	b.n	800a008 <_sungetc_r+0x8>
 800a044:	6921      	ldr	r1, [r4, #16]
 800a046:	6823      	ldr	r3, [r4, #0]
 800a048:	b151      	cbz	r1, 800a060 <_sungetc_r+0x60>
 800a04a:	4299      	cmp	r1, r3
 800a04c:	d208      	bcs.n	800a060 <_sungetc_r+0x60>
 800a04e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a052:	42a9      	cmp	r1, r5
 800a054:	d104      	bne.n	800a060 <_sungetc_r+0x60>
 800a056:	3b01      	subs	r3, #1
 800a058:	3201      	adds	r2, #1
 800a05a:	6023      	str	r3, [r4, #0]
 800a05c:	6062      	str	r2, [r4, #4]
 800a05e:	e7d5      	b.n	800a00c <_sungetc_r+0xc>
 800a060:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a068:	6363      	str	r3, [r4, #52]	; 0x34
 800a06a:	2303      	movs	r3, #3
 800a06c:	63a3      	str	r3, [r4, #56]	; 0x38
 800a06e:	4623      	mov	r3, r4
 800a070:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a074:	6023      	str	r3, [r4, #0]
 800a076:	2301      	movs	r3, #1
 800a078:	e7dc      	b.n	800a034 <_sungetc_r+0x34>

0800a07a <__ssrefill_r>:
 800a07a:	b510      	push	{r4, lr}
 800a07c:	460c      	mov	r4, r1
 800a07e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a080:	b169      	cbz	r1, 800a09e <__ssrefill_r+0x24>
 800a082:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a086:	4299      	cmp	r1, r3
 800a088:	d001      	beq.n	800a08e <__ssrefill_r+0x14>
 800a08a:	f7ff fd7d 	bl	8009b88 <_free_r>
 800a08e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a090:	6063      	str	r3, [r4, #4]
 800a092:	2000      	movs	r0, #0
 800a094:	6360      	str	r0, [r4, #52]	; 0x34
 800a096:	b113      	cbz	r3, 800a09e <__ssrefill_r+0x24>
 800a098:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a09a:	6023      	str	r3, [r4, #0]
 800a09c:	bd10      	pop	{r4, pc}
 800a09e:	6923      	ldr	r3, [r4, #16]
 800a0a0:	6023      	str	r3, [r4, #0]
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	6063      	str	r3, [r4, #4]
 800a0a6:	89a3      	ldrh	r3, [r4, #12]
 800a0a8:	f043 0320 	orr.w	r3, r3, #32
 800a0ac:	81a3      	strh	r3, [r4, #12]
 800a0ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b2:	e7f3      	b.n	800a09c <__ssrefill_r+0x22>

0800a0b4 <__ssvfiscanf_r>:
 800a0b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0b8:	460c      	mov	r4, r1
 800a0ba:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800a0be:	2100      	movs	r1, #0
 800a0c0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a0c4:	49a6      	ldr	r1, [pc, #664]	; (800a360 <__ssvfiscanf_r+0x2ac>)
 800a0c6:	91a0      	str	r1, [sp, #640]	; 0x280
 800a0c8:	f10d 0804 	add.w	r8, sp, #4
 800a0cc:	49a5      	ldr	r1, [pc, #660]	; (800a364 <__ssvfiscanf_r+0x2b0>)
 800a0ce:	4fa6      	ldr	r7, [pc, #664]	; (800a368 <__ssvfiscanf_r+0x2b4>)
 800a0d0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a36c <__ssvfiscanf_r+0x2b8>
 800a0d4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a0d8:	4606      	mov	r6, r0
 800a0da:	91a1      	str	r1, [sp, #644]	; 0x284
 800a0dc:	9300      	str	r3, [sp, #0]
 800a0de:	7813      	ldrb	r3, [r2, #0]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	f000 815a 	beq.w	800a39a <__ssvfiscanf_r+0x2e6>
 800a0e6:	5dd9      	ldrb	r1, [r3, r7]
 800a0e8:	f011 0108 	ands.w	r1, r1, #8
 800a0ec:	f102 0501 	add.w	r5, r2, #1
 800a0f0:	d019      	beq.n	800a126 <__ssvfiscanf_r+0x72>
 800a0f2:	6863      	ldr	r3, [r4, #4]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	dd0f      	ble.n	800a118 <__ssvfiscanf_r+0x64>
 800a0f8:	6823      	ldr	r3, [r4, #0]
 800a0fa:	781a      	ldrb	r2, [r3, #0]
 800a0fc:	5cba      	ldrb	r2, [r7, r2]
 800a0fe:	0712      	lsls	r2, r2, #28
 800a100:	d401      	bmi.n	800a106 <__ssvfiscanf_r+0x52>
 800a102:	462a      	mov	r2, r5
 800a104:	e7eb      	b.n	800a0de <__ssvfiscanf_r+0x2a>
 800a106:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a108:	3201      	adds	r2, #1
 800a10a:	9245      	str	r2, [sp, #276]	; 0x114
 800a10c:	6862      	ldr	r2, [r4, #4]
 800a10e:	3301      	adds	r3, #1
 800a110:	3a01      	subs	r2, #1
 800a112:	6062      	str	r2, [r4, #4]
 800a114:	6023      	str	r3, [r4, #0]
 800a116:	e7ec      	b.n	800a0f2 <__ssvfiscanf_r+0x3e>
 800a118:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a11a:	4621      	mov	r1, r4
 800a11c:	4630      	mov	r0, r6
 800a11e:	4798      	blx	r3
 800a120:	2800      	cmp	r0, #0
 800a122:	d0e9      	beq.n	800a0f8 <__ssvfiscanf_r+0x44>
 800a124:	e7ed      	b.n	800a102 <__ssvfiscanf_r+0x4e>
 800a126:	2b25      	cmp	r3, #37	; 0x25
 800a128:	d012      	beq.n	800a150 <__ssvfiscanf_r+0x9c>
 800a12a:	469a      	mov	sl, r3
 800a12c:	6863      	ldr	r3, [r4, #4]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	f340 8091 	ble.w	800a256 <__ssvfiscanf_r+0x1a2>
 800a134:	6822      	ldr	r2, [r4, #0]
 800a136:	7813      	ldrb	r3, [r2, #0]
 800a138:	4553      	cmp	r3, sl
 800a13a:	f040 812e 	bne.w	800a39a <__ssvfiscanf_r+0x2e6>
 800a13e:	6863      	ldr	r3, [r4, #4]
 800a140:	3b01      	subs	r3, #1
 800a142:	6063      	str	r3, [r4, #4]
 800a144:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a146:	3201      	adds	r2, #1
 800a148:	3301      	adds	r3, #1
 800a14a:	6022      	str	r2, [r4, #0]
 800a14c:	9345      	str	r3, [sp, #276]	; 0x114
 800a14e:	e7d8      	b.n	800a102 <__ssvfiscanf_r+0x4e>
 800a150:	9141      	str	r1, [sp, #260]	; 0x104
 800a152:	9143      	str	r1, [sp, #268]	; 0x10c
 800a154:	7853      	ldrb	r3, [r2, #1]
 800a156:	2b2a      	cmp	r3, #42	; 0x2a
 800a158:	bf02      	ittt	eq
 800a15a:	2310      	moveq	r3, #16
 800a15c:	1c95      	addeq	r5, r2, #2
 800a15e:	9341      	streq	r3, [sp, #260]	; 0x104
 800a160:	220a      	movs	r2, #10
 800a162:	46aa      	mov	sl, r5
 800a164:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a168:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a16c:	2b09      	cmp	r3, #9
 800a16e:	d91d      	bls.n	800a1ac <__ssvfiscanf_r+0xf8>
 800a170:	487e      	ldr	r0, [pc, #504]	; (800a36c <__ssvfiscanf_r+0x2b8>)
 800a172:	2203      	movs	r2, #3
 800a174:	f7f6 f834 	bl	80001e0 <memchr>
 800a178:	b140      	cbz	r0, 800a18c <__ssvfiscanf_r+0xd8>
 800a17a:	2301      	movs	r3, #1
 800a17c:	eba0 0009 	sub.w	r0, r0, r9
 800a180:	fa03 f000 	lsl.w	r0, r3, r0
 800a184:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a186:	4318      	orrs	r0, r3
 800a188:	9041      	str	r0, [sp, #260]	; 0x104
 800a18a:	4655      	mov	r5, sl
 800a18c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a190:	2b78      	cmp	r3, #120	; 0x78
 800a192:	d806      	bhi.n	800a1a2 <__ssvfiscanf_r+0xee>
 800a194:	2b57      	cmp	r3, #87	; 0x57
 800a196:	d810      	bhi.n	800a1ba <__ssvfiscanf_r+0x106>
 800a198:	2b25      	cmp	r3, #37	; 0x25
 800a19a:	d0c6      	beq.n	800a12a <__ssvfiscanf_r+0x76>
 800a19c:	d856      	bhi.n	800a24c <__ssvfiscanf_r+0x198>
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d064      	beq.n	800a26c <__ssvfiscanf_r+0x1b8>
 800a1a2:	2303      	movs	r3, #3
 800a1a4:	9347      	str	r3, [sp, #284]	; 0x11c
 800a1a6:	230a      	movs	r3, #10
 800a1a8:	9342      	str	r3, [sp, #264]	; 0x108
 800a1aa:	e071      	b.n	800a290 <__ssvfiscanf_r+0x1dc>
 800a1ac:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a1ae:	fb02 1103 	mla	r1, r2, r3, r1
 800a1b2:	3930      	subs	r1, #48	; 0x30
 800a1b4:	9143      	str	r1, [sp, #268]	; 0x10c
 800a1b6:	4655      	mov	r5, sl
 800a1b8:	e7d3      	b.n	800a162 <__ssvfiscanf_r+0xae>
 800a1ba:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a1be:	2a20      	cmp	r2, #32
 800a1c0:	d8ef      	bhi.n	800a1a2 <__ssvfiscanf_r+0xee>
 800a1c2:	a101      	add	r1, pc, #4	; (adr r1, 800a1c8 <__ssvfiscanf_r+0x114>)
 800a1c4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a1c8:	0800a27b 	.word	0x0800a27b
 800a1cc:	0800a1a3 	.word	0x0800a1a3
 800a1d0:	0800a1a3 	.word	0x0800a1a3
 800a1d4:	0800a2d9 	.word	0x0800a2d9
 800a1d8:	0800a1a3 	.word	0x0800a1a3
 800a1dc:	0800a1a3 	.word	0x0800a1a3
 800a1e0:	0800a1a3 	.word	0x0800a1a3
 800a1e4:	0800a1a3 	.word	0x0800a1a3
 800a1e8:	0800a1a3 	.word	0x0800a1a3
 800a1ec:	0800a1a3 	.word	0x0800a1a3
 800a1f0:	0800a1a3 	.word	0x0800a1a3
 800a1f4:	0800a2ef 	.word	0x0800a2ef
 800a1f8:	0800a2c5 	.word	0x0800a2c5
 800a1fc:	0800a253 	.word	0x0800a253
 800a200:	0800a253 	.word	0x0800a253
 800a204:	0800a253 	.word	0x0800a253
 800a208:	0800a1a3 	.word	0x0800a1a3
 800a20c:	0800a2c9 	.word	0x0800a2c9
 800a210:	0800a1a3 	.word	0x0800a1a3
 800a214:	0800a1a3 	.word	0x0800a1a3
 800a218:	0800a1a3 	.word	0x0800a1a3
 800a21c:	0800a1a3 	.word	0x0800a1a3
 800a220:	0800a2ff 	.word	0x0800a2ff
 800a224:	0800a2d1 	.word	0x0800a2d1
 800a228:	0800a273 	.word	0x0800a273
 800a22c:	0800a1a3 	.word	0x0800a1a3
 800a230:	0800a1a3 	.word	0x0800a1a3
 800a234:	0800a2fb 	.word	0x0800a2fb
 800a238:	0800a1a3 	.word	0x0800a1a3
 800a23c:	0800a2c5 	.word	0x0800a2c5
 800a240:	0800a1a3 	.word	0x0800a1a3
 800a244:	0800a1a3 	.word	0x0800a1a3
 800a248:	0800a27b 	.word	0x0800a27b
 800a24c:	3b45      	subs	r3, #69	; 0x45
 800a24e:	2b02      	cmp	r3, #2
 800a250:	d8a7      	bhi.n	800a1a2 <__ssvfiscanf_r+0xee>
 800a252:	2305      	movs	r3, #5
 800a254:	e01b      	b.n	800a28e <__ssvfiscanf_r+0x1da>
 800a256:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a258:	4621      	mov	r1, r4
 800a25a:	4630      	mov	r0, r6
 800a25c:	4798      	blx	r3
 800a25e:	2800      	cmp	r0, #0
 800a260:	f43f af68 	beq.w	800a134 <__ssvfiscanf_r+0x80>
 800a264:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a266:	2800      	cmp	r0, #0
 800a268:	f040 808d 	bne.w	800a386 <__ssvfiscanf_r+0x2d2>
 800a26c:	f04f 30ff 	mov.w	r0, #4294967295
 800a270:	e08f      	b.n	800a392 <__ssvfiscanf_r+0x2de>
 800a272:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a274:	f042 0220 	orr.w	r2, r2, #32
 800a278:	9241      	str	r2, [sp, #260]	; 0x104
 800a27a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a27c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a280:	9241      	str	r2, [sp, #260]	; 0x104
 800a282:	2210      	movs	r2, #16
 800a284:	2b6f      	cmp	r3, #111	; 0x6f
 800a286:	9242      	str	r2, [sp, #264]	; 0x108
 800a288:	bf34      	ite	cc
 800a28a:	2303      	movcc	r3, #3
 800a28c:	2304      	movcs	r3, #4
 800a28e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a290:	6863      	ldr	r3, [r4, #4]
 800a292:	2b00      	cmp	r3, #0
 800a294:	dd42      	ble.n	800a31c <__ssvfiscanf_r+0x268>
 800a296:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a298:	0659      	lsls	r1, r3, #25
 800a29a:	d404      	bmi.n	800a2a6 <__ssvfiscanf_r+0x1f2>
 800a29c:	6823      	ldr	r3, [r4, #0]
 800a29e:	781a      	ldrb	r2, [r3, #0]
 800a2a0:	5cba      	ldrb	r2, [r7, r2]
 800a2a2:	0712      	lsls	r2, r2, #28
 800a2a4:	d441      	bmi.n	800a32a <__ssvfiscanf_r+0x276>
 800a2a6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a2a8:	2b02      	cmp	r3, #2
 800a2aa:	dc50      	bgt.n	800a34e <__ssvfiscanf_r+0x29a>
 800a2ac:	466b      	mov	r3, sp
 800a2ae:	4622      	mov	r2, r4
 800a2b0:	a941      	add	r1, sp, #260	; 0x104
 800a2b2:	4630      	mov	r0, r6
 800a2b4:	f000 f9d0 	bl	800a658 <_scanf_chars>
 800a2b8:	2801      	cmp	r0, #1
 800a2ba:	d06e      	beq.n	800a39a <__ssvfiscanf_r+0x2e6>
 800a2bc:	2802      	cmp	r0, #2
 800a2be:	f47f af20 	bne.w	800a102 <__ssvfiscanf_r+0x4e>
 800a2c2:	e7cf      	b.n	800a264 <__ssvfiscanf_r+0x1b0>
 800a2c4:	220a      	movs	r2, #10
 800a2c6:	e7dd      	b.n	800a284 <__ssvfiscanf_r+0x1d0>
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	9342      	str	r3, [sp, #264]	; 0x108
 800a2cc:	2303      	movs	r3, #3
 800a2ce:	e7de      	b.n	800a28e <__ssvfiscanf_r+0x1da>
 800a2d0:	2308      	movs	r3, #8
 800a2d2:	9342      	str	r3, [sp, #264]	; 0x108
 800a2d4:	2304      	movs	r3, #4
 800a2d6:	e7da      	b.n	800a28e <__ssvfiscanf_r+0x1da>
 800a2d8:	4629      	mov	r1, r5
 800a2da:	4640      	mov	r0, r8
 800a2dc:	f000 fb80 	bl	800a9e0 <__sccl>
 800a2e0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a2e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2e6:	9341      	str	r3, [sp, #260]	; 0x104
 800a2e8:	4605      	mov	r5, r0
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	e7cf      	b.n	800a28e <__ssvfiscanf_r+0x1da>
 800a2ee:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a2f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2f4:	9341      	str	r3, [sp, #260]	; 0x104
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	e7c9      	b.n	800a28e <__ssvfiscanf_r+0x1da>
 800a2fa:	2302      	movs	r3, #2
 800a2fc:	e7c7      	b.n	800a28e <__ssvfiscanf_r+0x1da>
 800a2fe:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a300:	06c3      	lsls	r3, r0, #27
 800a302:	f53f aefe 	bmi.w	800a102 <__ssvfiscanf_r+0x4e>
 800a306:	9b00      	ldr	r3, [sp, #0]
 800a308:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a30a:	1d19      	adds	r1, r3, #4
 800a30c:	9100      	str	r1, [sp, #0]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	f010 0f01 	tst.w	r0, #1
 800a314:	bf14      	ite	ne
 800a316:	801a      	strhne	r2, [r3, #0]
 800a318:	601a      	streq	r2, [r3, #0]
 800a31a:	e6f2      	b.n	800a102 <__ssvfiscanf_r+0x4e>
 800a31c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a31e:	4621      	mov	r1, r4
 800a320:	4630      	mov	r0, r6
 800a322:	4798      	blx	r3
 800a324:	2800      	cmp	r0, #0
 800a326:	d0b6      	beq.n	800a296 <__ssvfiscanf_r+0x1e2>
 800a328:	e79c      	b.n	800a264 <__ssvfiscanf_r+0x1b0>
 800a32a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a32c:	3201      	adds	r2, #1
 800a32e:	9245      	str	r2, [sp, #276]	; 0x114
 800a330:	6862      	ldr	r2, [r4, #4]
 800a332:	3a01      	subs	r2, #1
 800a334:	2a00      	cmp	r2, #0
 800a336:	6062      	str	r2, [r4, #4]
 800a338:	dd02      	ble.n	800a340 <__ssvfiscanf_r+0x28c>
 800a33a:	3301      	adds	r3, #1
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	e7ad      	b.n	800a29c <__ssvfiscanf_r+0x1e8>
 800a340:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a342:	4621      	mov	r1, r4
 800a344:	4630      	mov	r0, r6
 800a346:	4798      	blx	r3
 800a348:	2800      	cmp	r0, #0
 800a34a:	d0a7      	beq.n	800a29c <__ssvfiscanf_r+0x1e8>
 800a34c:	e78a      	b.n	800a264 <__ssvfiscanf_r+0x1b0>
 800a34e:	2b04      	cmp	r3, #4
 800a350:	dc0e      	bgt.n	800a370 <__ssvfiscanf_r+0x2bc>
 800a352:	466b      	mov	r3, sp
 800a354:	4622      	mov	r2, r4
 800a356:	a941      	add	r1, sp, #260	; 0x104
 800a358:	4630      	mov	r0, r6
 800a35a:	f000 f9d7 	bl	800a70c <_scanf_i>
 800a35e:	e7ab      	b.n	800a2b8 <__ssvfiscanf_r+0x204>
 800a360:	0800a001 	.word	0x0800a001
 800a364:	0800a07b 	.word	0x0800a07b
 800a368:	0800b399 	.word	0x0800b399
 800a36c:	0800b76a 	.word	0x0800b76a
 800a370:	4b0b      	ldr	r3, [pc, #44]	; (800a3a0 <__ssvfiscanf_r+0x2ec>)
 800a372:	2b00      	cmp	r3, #0
 800a374:	f43f aec5 	beq.w	800a102 <__ssvfiscanf_r+0x4e>
 800a378:	466b      	mov	r3, sp
 800a37a:	4622      	mov	r2, r4
 800a37c:	a941      	add	r1, sp, #260	; 0x104
 800a37e:	4630      	mov	r0, r6
 800a380:	f7fb ffe8 	bl	8006354 <_scanf_float>
 800a384:	e798      	b.n	800a2b8 <__ssvfiscanf_r+0x204>
 800a386:	89a3      	ldrh	r3, [r4, #12]
 800a388:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a38c:	bf18      	it	ne
 800a38e:	f04f 30ff 	movne.w	r0, #4294967295
 800a392:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a39a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a39c:	e7f9      	b.n	800a392 <__ssvfiscanf_r+0x2de>
 800a39e:	bf00      	nop
 800a3a0:	08006355 	.word	0x08006355

0800a3a4 <__sfputc_r>:
 800a3a4:	6893      	ldr	r3, [r2, #8]
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	b410      	push	{r4}
 800a3ac:	6093      	str	r3, [r2, #8]
 800a3ae:	da08      	bge.n	800a3c2 <__sfputc_r+0x1e>
 800a3b0:	6994      	ldr	r4, [r2, #24]
 800a3b2:	42a3      	cmp	r3, r4
 800a3b4:	db01      	blt.n	800a3ba <__sfputc_r+0x16>
 800a3b6:	290a      	cmp	r1, #10
 800a3b8:	d103      	bne.n	800a3c2 <__sfputc_r+0x1e>
 800a3ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3be:	f7fd b9df 	b.w	8007780 <__swbuf_r>
 800a3c2:	6813      	ldr	r3, [r2, #0]
 800a3c4:	1c58      	adds	r0, r3, #1
 800a3c6:	6010      	str	r0, [r2, #0]
 800a3c8:	7019      	strb	r1, [r3, #0]
 800a3ca:	4608      	mov	r0, r1
 800a3cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3d0:	4770      	bx	lr

0800a3d2 <__sfputs_r>:
 800a3d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3d4:	4606      	mov	r6, r0
 800a3d6:	460f      	mov	r7, r1
 800a3d8:	4614      	mov	r4, r2
 800a3da:	18d5      	adds	r5, r2, r3
 800a3dc:	42ac      	cmp	r4, r5
 800a3de:	d101      	bne.n	800a3e4 <__sfputs_r+0x12>
 800a3e0:	2000      	movs	r0, #0
 800a3e2:	e007      	b.n	800a3f4 <__sfputs_r+0x22>
 800a3e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3e8:	463a      	mov	r2, r7
 800a3ea:	4630      	mov	r0, r6
 800a3ec:	f7ff ffda 	bl	800a3a4 <__sfputc_r>
 800a3f0:	1c43      	adds	r3, r0, #1
 800a3f2:	d1f3      	bne.n	800a3dc <__sfputs_r+0xa>
 800a3f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a3f8 <_vfiprintf_r>:
 800a3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3fc:	460d      	mov	r5, r1
 800a3fe:	b09d      	sub	sp, #116	; 0x74
 800a400:	4614      	mov	r4, r2
 800a402:	4698      	mov	r8, r3
 800a404:	4606      	mov	r6, r0
 800a406:	b118      	cbz	r0, 800a410 <_vfiprintf_r+0x18>
 800a408:	6983      	ldr	r3, [r0, #24]
 800a40a:	b90b      	cbnz	r3, 800a410 <_vfiprintf_r+0x18>
 800a40c:	f7fe fa30 	bl	8008870 <__sinit>
 800a410:	4b89      	ldr	r3, [pc, #548]	; (800a638 <_vfiprintf_r+0x240>)
 800a412:	429d      	cmp	r5, r3
 800a414:	d11b      	bne.n	800a44e <_vfiprintf_r+0x56>
 800a416:	6875      	ldr	r5, [r6, #4]
 800a418:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a41a:	07d9      	lsls	r1, r3, #31
 800a41c:	d405      	bmi.n	800a42a <_vfiprintf_r+0x32>
 800a41e:	89ab      	ldrh	r3, [r5, #12]
 800a420:	059a      	lsls	r2, r3, #22
 800a422:	d402      	bmi.n	800a42a <_vfiprintf_r+0x32>
 800a424:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a426:	f7fe fe34 	bl	8009092 <__retarget_lock_acquire_recursive>
 800a42a:	89ab      	ldrh	r3, [r5, #12]
 800a42c:	071b      	lsls	r3, r3, #28
 800a42e:	d501      	bpl.n	800a434 <_vfiprintf_r+0x3c>
 800a430:	692b      	ldr	r3, [r5, #16]
 800a432:	b9eb      	cbnz	r3, 800a470 <_vfiprintf_r+0x78>
 800a434:	4629      	mov	r1, r5
 800a436:	4630      	mov	r0, r6
 800a438:	f7fd fa06 	bl	8007848 <__swsetup_r>
 800a43c:	b1c0      	cbz	r0, 800a470 <_vfiprintf_r+0x78>
 800a43e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a440:	07dc      	lsls	r4, r3, #31
 800a442:	d50e      	bpl.n	800a462 <_vfiprintf_r+0x6a>
 800a444:	f04f 30ff 	mov.w	r0, #4294967295
 800a448:	b01d      	add	sp, #116	; 0x74
 800a44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a44e:	4b7b      	ldr	r3, [pc, #492]	; (800a63c <_vfiprintf_r+0x244>)
 800a450:	429d      	cmp	r5, r3
 800a452:	d101      	bne.n	800a458 <_vfiprintf_r+0x60>
 800a454:	68b5      	ldr	r5, [r6, #8]
 800a456:	e7df      	b.n	800a418 <_vfiprintf_r+0x20>
 800a458:	4b79      	ldr	r3, [pc, #484]	; (800a640 <_vfiprintf_r+0x248>)
 800a45a:	429d      	cmp	r5, r3
 800a45c:	bf08      	it	eq
 800a45e:	68f5      	ldreq	r5, [r6, #12]
 800a460:	e7da      	b.n	800a418 <_vfiprintf_r+0x20>
 800a462:	89ab      	ldrh	r3, [r5, #12]
 800a464:	0598      	lsls	r0, r3, #22
 800a466:	d4ed      	bmi.n	800a444 <_vfiprintf_r+0x4c>
 800a468:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a46a:	f7fe fe13 	bl	8009094 <__retarget_lock_release_recursive>
 800a46e:	e7e9      	b.n	800a444 <_vfiprintf_r+0x4c>
 800a470:	2300      	movs	r3, #0
 800a472:	9309      	str	r3, [sp, #36]	; 0x24
 800a474:	2320      	movs	r3, #32
 800a476:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a47a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a47e:	2330      	movs	r3, #48	; 0x30
 800a480:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a644 <_vfiprintf_r+0x24c>
 800a484:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a488:	f04f 0901 	mov.w	r9, #1
 800a48c:	4623      	mov	r3, r4
 800a48e:	469a      	mov	sl, r3
 800a490:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a494:	b10a      	cbz	r2, 800a49a <_vfiprintf_r+0xa2>
 800a496:	2a25      	cmp	r2, #37	; 0x25
 800a498:	d1f9      	bne.n	800a48e <_vfiprintf_r+0x96>
 800a49a:	ebba 0b04 	subs.w	fp, sl, r4
 800a49e:	d00b      	beq.n	800a4b8 <_vfiprintf_r+0xc0>
 800a4a0:	465b      	mov	r3, fp
 800a4a2:	4622      	mov	r2, r4
 800a4a4:	4629      	mov	r1, r5
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	f7ff ff93 	bl	800a3d2 <__sfputs_r>
 800a4ac:	3001      	adds	r0, #1
 800a4ae:	f000 80aa 	beq.w	800a606 <_vfiprintf_r+0x20e>
 800a4b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4b4:	445a      	add	r2, fp
 800a4b6:	9209      	str	r2, [sp, #36]	; 0x24
 800a4b8:	f89a 3000 	ldrb.w	r3, [sl]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	f000 80a2 	beq.w	800a606 <_vfiprintf_r+0x20e>
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	f04f 32ff 	mov.w	r2, #4294967295
 800a4c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4cc:	f10a 0a01 	add.w	sl, sl, #1
 800a4d0:	9304      	str	r3, [sp, #16]
 800a4d2:	9307      	str	r3, [sp, #28]
 800a4d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a4d8:	931a      	str	r3, [sp, #104]	; 0x68
 800a4da:	4654      	mov	r4, sl
 800a4dc:	2205      	movs	r2, #5
 800a4de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4e2:	4858      	ldr	r0, [pc, #352]	; (800a644 <_vfiprintf_r+0x24c>)
 800a4e4:	f7f5 fe7c 	bl	80001e0 <memchr>
 800a4e8:	9a04      	ldr	r2, [sp, #16]
 800a4ea:	b9d8      	cbnz	r0, 800a524 <_vfiprintf_r+0x12c>
 800a4ec:	06d1      	lsls	r1, r2, #27
 800a4ee:	bf44      	itt	mi
 800a4f0:	2320      	movmi	r3, #32
 800a4f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a4f6:	0713      	lsls	r3, r2, #28
 800a4f8:	bf44      	itt	mi
 800a4fa:	232b      	movmi	r3, #43	; 0x2b
 800a4fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a500:	f89a 3000 	ldrb.w	r3, [sl]
 800a504:	2b2a      	cmp	r3, #42	; 0x2a
 800a506:	d015      	beq.n	800a534 <_vfiprintf_r+0x13c>
 800a508:	9a07      	ldr	r2, [sp, #28]
 800a50a:	4654      	mov	r4, sl
 800a50c:	2000      	movs	r0, #0
 800a50e:	f04f 0c0a 	mov.w	ip, #10
 800a512:	4621      	mov	r1, r4
 800a514:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a518:	3b30      	subs	r3, #48	; 0x30
 800a51a:	2b09      	cmp	r3, #9
 800a51c:	d94e      	bls.n	800a5bc <_vfiprintf_r+0x1c4>
 800a51e:	b1b0      	cbz	r0, 800a54e <_vfiprintf_r+0x156>
 800a520:	9207      	str	r2, [sp, #28]
 800a522:	e014      	b.n	800a54e <_vfiprintf_r+0x156>
 800a524:	eba0 0308 	sub.w	r3, r0, r8
 800a528:	fa09 f303 	lsl.w	r3, r9, r3
 800a52c:	4313      	orrs	r3, r2
 800a52e:	9304      	str	r3, [sp, #16]
 800a530:	46a2      	mov	sl, r4
 800a532:	e7d2      	b.n	800a4da <_vfiprintf_r+0xe2>
 800a534:	9b03      	ldr	r3, [sp, #12]
 800a536:	1d19      	adds	r1, r3, #4
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	9103      	str	r1, [sp, #12]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	bfbb      	ittet	lt
 800a540:	425b      	neglt	r3, r3
 800a542:	f042 0202 	orrlt.w	r2, r2, #2
 800a546:	9307      	strge	r3, [sp, #28]
 800a548:	9307      	strlt	r3, [sp, #28]
 800a54a:	bfb8      	it	lt
 800a54c:	9204      	strlt	r2, [sp, #16]
 800a54e:	7823      	ldrb	r3, [r4, #0]
 800a550:	2b2e      	cmp	r3, #46	; 0x2e
 800a552:	d10c      	bne.n	800a56e <_vfiprintf_r+0x176>
 800a554:	7863      	ldrb	r3, [r4, #1]
 800a556:	2b2a      	cmp	r3, #42	; 0x2a
 800a558:	d135      	bne.n	800a5c6 <_vfiprintf_r+0x1ce>
 800a55a:	9b03      	ldr	r3, [sp, #12]
 800a55c:	1d1a      	adds	r2, r3, #4
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	9203      	str	r2, [sp, #12]
 800a562:	2b00      	cmp	r3, #0
 800a564:	bfb8      	it	lt
 800a566:	f04f 33ff 	movlt.w	r3, #4294967295
 800a56a:	3402      	adds	r4, #2
 800a56c:	9305      	str	r3, [sp, #20]
 800a56e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a654 <_vfiprintf_r+0x25c>
 800a572:	7821      	ldrb	r1, [r4, #0]
 800a574:	2203      	movs	r2, #3
 800a576:	4650      	mov	r0, sl
 800a578:	f7f5 fe32 	bl	80001e0 <memchr>
 800a57c:	b140      	cbz	r0, 800a590 <_vfiprintf_r+0x198>
 800a57e:	2340      	movs	r3, #64	; 0x40
 800a580:	eba0 000a 	sub.w	r0, r0, sl
 800a584:	fa03 f000 	lsl.w	r0, r3, r0
 800a588:	9b04      	ldr	r3, [sp, #16]
 800a58a:	4303      	orrs	r3, r0
 800a58c:	3401      	adds	r4, #1
 800a58e:	9304      	str	r3, [sp, #16]
 800a590:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a594:	482c      	ldr	r0, [pc, #176]	; (800a648 <_vfiprintf_r+0x250>)
 800a596:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a59a:	2206      	movs	r2, #6
 800a59c:	f7f5 fe20 	bl	80001e0 <memchr>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	d03f      	beq.n	800a624 <_vfiprintf_r+0x22c>
 800a5a4:	4b29      	ldr	r3, [pc, #164]	; (800a64c <_vfiprintf_r+0x254>)
 800a5a6:	bb1b      	cbnz	r3, 800a5f0 <_vfiprintf_r+0x1f8>
 800a5a8:	9b03      	ldr	r3, [sp, #12]
 800a5aa:	3307      	adds	r3, #7
 800a5ac:	f023 0307 	bic.w	r3, r3, #7
 800a5b0:	3308      	adds	r3, #8
 800a5b2:	9303      	str	r3, [sp, #12]
 800a5b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5b6:	443b      	add	r3, r7
 800a5b8:	9309      	str	r3, [sp, #36]	; 0x24
 800a5ba:	e767      	b.n	800a48c <_vfiprintf_r+0x94>
 800a5bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5c0:	460c      	mov	r4, r1
 800a5c2:	2001      	movs	r0, #1
 800a5c4:	e7a5      	b.n	800a512 <_vfiprintf_r+0x11a>
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	3401      	adds	r4, #1
 800a5ca:	9305      	str	r3, [sp, #20]
 800a5cc:	4619      	mov	r1, r3
 800a5ce:	f04f 0c0a 	mov.w	ip, #10
 800a5d2:	4620      	mov	r0, r4
 800a5d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5d8:	3a30      	subs	r2, #48	; 0x30
 800a5da:	2a09      	cmp	r2, #9
 800a5dc:	d903      	bls.n	800a5e6 <_vfiprintf_r+0x1ee>
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d0c5      	beq.n	800a56e <_vfiprintf_r+0x176>
 800a5e2:	9105      	str	r1, [sp, #20]
 800a5e4:	e7c3      	b.n	800a56e <_vfiprintf_r+0x176>
 800a5e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	e7f0      	b.n	800a5d2 <_vfiprintf_r+0x1da>
 800a5f0:	ab03      	add	r3, sp, #12
 800a5f2:	9300      	str	r3, [sp, #0]
 800a5f4:	462a      	mov	r2, r5
 800a5f6:	4b16      	ldr	r3, [pc, #88]	; (800a650 <_vfiprintf_r+0x258>)
 800a5f8:	a904      	add	r1, sp, #16
 800a5fa:	4630      	mov	r0, r6
 800a5fc:	f7fb fae0 	bl	8005bc0 <_printf_float>
 800a600:	4607      	mov	r7, r0
 800a602:	1c78      	adds	r0, r7, #1
 800a604:	d1d6      	bne.n	800a5b4 <_vfiprintf_r+0x1bc>
 800a606:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a608:	07d9      	lsls	r1, r3, #31
 800a60a:	d405      	bmi.n	800a618 <_vfiprintf_r+0x220>
 800a60c:	89ab      	ldrh	r3, [r5, #12]
 800a60e:	059a      	lsls	r2, r3, #22
 800a610:	d402      	bmi.n	800a618 <_vfiprintf_r+0x220>
 800a612:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a614:	f7fe fd3e 	bl	8009094 <__retarget_lock_release_recursive>
 800a618:	89ab      	ldrh	r3, [r5, #12]
 800a61a:	065b      	lsls	r3, r3, #25
 800a61c:	f53f af12 	bmi.w	800a444 <_vfiprintf_r+0x4c>
 800a620:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a622:	e711      	b.n	800a448 <_vfiprintf_r+0x50>
 800a624:	ab03      	add	r3, sp, #12
 800a626:	9300      	str	r3, [sp, #0]
 800a628:	462a      	mov	r2, r5
 800a62a:	4b09      	ldr	r3, [pc, #36]	; (800a650 <_vfiprintf_r+0x258>)
 800a62c:	a904      	add	r1, sp, #16
 800a62e:	4630      	mov	r0, r6
 800a630:	f7fb fd6a 	bl	8006108 <_printf_i>
 800a634:	e7e4      	b.n	800a600 <_vfiprintf_r+0x208>
 800a636:	bf00      	nop
 800a638:	0800b54c 	.word	0x0800b54c
 800a63c:	0800b56c 	.word	0x0800b56c
 800a640:	0800b52c 	.word	0x0800b52c
 800a644:	0800b764 	.word	0x0800b764
 800a648:	0800b76e 	.word	0x0800b76e
 800a64c:	08005bc1 	.word	0x08005bc1
 800a650:	0800a3d3 	.word	0x0800a3d3
 800a654:	0800b76a 	.word	0x0800b76a

0800a658 <_scanf_chars>:
 800a658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a65c:	4615      	mov	r5, r2
 800a65e:	688a      	ldr	r2, [r1, #8]
 800a660:	4680      	mov	r8, r0
 800a662:	460c      	mov	r4, r1
 800a664:	b932      	cbnz	r2, 800a674 <_scanf_chars+0x1c>
 800a666:	698a      	ldr	r2, [r1, #24]
 800a668:	2a00      	cmp	r2, #0
 800a66a:	bf0c      	ite	eq
 800a66c:	2201      	moveq	r2, #1
 800a66e:	f04f 32ff 	movne.w	r2, #4294967295
 800a672:	608a      	str	r2, [r1, #8]
 800a674:	6822      	ldr	r2, [r4, #0]
 800a676:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a708 <_scanf_chars+0xb0>
 800a67a:	06d1      	lsls	r1, r2, #27
 800a67c:	bf5f      	itttt	pl
 800a67e:	681a      	ldrpl	r2, [r3, #0]
 800a680:	1d11      	addpl	r1, r2, #4
 800a682:	6019      	strpl	r1, [r3, #0]
 800a684:	6816      	ldrpl	r6, [r2, #0]
 800a686:	2700      	movs	r7, #0
 800a688:	69a0      	ldr	r0, [r4, #24]
 800a68a:	b188      	cbz	r0, 800a6b0 <_scanf_chars+0x58>
 800a68c:	2801      	cmp	r0, #1
 800a68e:	d107      	bne.n	800a6a0 <_scanf_chars+0x48>
 800a690:	682a      	ldr	r2, [r5, #0]
 800a692:	7811      	ldrb	r1, [r2, #0]
 800a694:	6962      	ldr	r2, [r4, #20]
 800a696:	5c52      	ldrb	r2, [r2, r1]
 800a698:	b952      	cbnz	r2, 800a6b0 <_scanf_chars+0x58>
 800a69a:	2f00      	cmp	r7, #0
 800a69c:	d031      	beq.n	800a702 <_scanf_chars+0xaa>
 800a69e:	e022      	b.n	800a6e6 <_scanf_chars+0x8e>
 800a6a0:	2802      	cmp	r0, #2
 800a6a2:	d120      	bne.n	800a6e6 <_scanf_chars+0x8e>
 800a6a4:	682b      	ldr	r3, [r5, #0]
 800a6a6:	781b      	ldrb	r3, [r3, #0]
 800a6a8:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a6ac:	071b      	lsls	r3, r3, #28
 800a6ae:	d41a      	bmi.n	800a6e6 <_scanf_chars+0x8e>
 800a6b0:	6823      	ldr	r3, [r4, #0]
 800a6b2:	06da      	lsls	r2, r3, #27
 800a6b4:	bf5e      	ittt	pl
 800a6b6:	682b      	ldrpl	r3, [r5, #0]
 800a6b8:	781b      	ldrbpl	r3, [r3, #0]
 800a6ba:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a6be:	682a      	ldr	r2, [r5, #0]
 800a6c0:	686b      	ldr	r3, [r5, #4]
 800a6c2:	3201      	adds	r2, #1
 800a6c4:	602a      	str	r2, [r5, #0]
 800a6c6:	68a2      	ldr	r2, [r4, #8]
 800a6c8:	3b01      	subs	r3, #1
 800a6ca:	3a01      	subs	r2, #1
 800a6cc:	606b      	str	r3, [r5, #4]
 800a6ce:	3701      	adds	r7, #1
 800a6d0:	60a2      	str	r2, [r4, #8]
 800a6d2:	b142      	cbz	r2, 800a6e6 <_scanf_chars+0x8e>
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	dcd7      	bgt.n	800a688 <_scanf_chars+0x30>
 800a6d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a6dc:	4629      	mov	r1, r5
 800a6de:	4640      	mov	r0, r8
 800a6e0:	4798      	blx	r3
 800a6e2:	2800      	cmp	r0, #0
 800a6e4:	d0d0      	beq.n	800a688 <_scanf_chars+0x30>
 800a6e6:	6823      	ldr	r3, [r4, #0]
 800a6e8:	f013 0310 	ands.w	r3, r3, #16
 800a6ec:	d105      	bne.n	800a6fa <_scanf_chars+0xa2>
 800a6ee:	68e2      	ldr	r2, [r4, #12]
 800a6f0:	3201      	adds	r2, #1
 800a6f2:	60e2      	str	r2, [r4, #12]
 800a6f4:	69a2      	ldr	r2, [r4, #24]
 800a6f6:	b102      	cbz	r2, 800a6fa <_scanf_chars+0xa2>
 800a6f8:	7033      	strb	r3, [r6, #0]
 800a6fa:	6923      	ldr	r3, [r4, #16]
 800a6fc:	443b      	add	r3, r7
 800a6fe:	6123      	str	r3, [r4, #16]
 800a700:	2000      	movs	r0, #0
 800a702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a706:	bf00      	nop
 800a708:	0800b399 	.word	0x0800b399

0800a70c <_scanf_i>:
 800a70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a710:	4698      	mov	r8, r3
 800a712:	4b76      	ldr	r3, [pc, #472]	; (800a8ec <_scanf_i+0x1e0>)
 800a714:	460c      	mov	r4, r1
 800a716:	4682      	mov	sl, r0
 800a718:	4616      	mov	r6, r2
 800a71a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a71e:	b087      	sub	sp, #28
 800a720:	ab03      	add	r3, sp, #12
 800a722:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a726:	4b72      	ldr	r3, [pc, #456]	; (800a8f0 <_scanf_i+0x1e4>)
 800a728:	69a1      	ldr	r1, [r4, #24]
 800a72a:	4a72      	ldr	r2, [pc, #456]	; (800a8f4 <_scanf_i+0x1e8>)
 800a72c:	2903      	cmp	r1, #3
 800a72e:	bf18      	it	ne
 800a730:	461a      	movne	r2, r3
 800a732:	68a3      	ldr	r3, [r4, #8]
 800a734:	9201      	str	r2, [sp, #4]
 800a736:	1e5a      	subs	r2, r3, #1
 800a738:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a73c:	bf88      	it	hi
 800a73e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a742:	4627      	mov	r7, r4
 800a744:	bf82      	ittt	hi
 800a746:	eb03 0905 	addhi.w	r9, r3, r5
 800a74a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a74e:	60a3      	strhi	r3, [r4, #8]
 800a750:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a754:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a758:	bf98      	it	ls
 800a75a:	f04f 0900 	movls.w	r9, #0
 800a75e:	6023      	str	r3, [r4, #0]
 800a760:	463d      	mov	r5, r7
 800a762:	f04f 0b00 	mov.w	fp, #0
 800a766:	6831      	ldr	r1, [r6, #0]
 800a768:	ab03      	add	r3, sp, #12
 800a76a:	7809      	ldrb	r1, [r1, #0]
 800a76c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a770:	2202      	movs	r2, #2
 800a772:	f7f5 fd35 	bl	80001e0 <memchr>
 800a776:	b328      	cbz	r0, 800a7c4 <_scanf_i+0xb8>
 800a778:	f1bb 0f01 	cmp.w	fp, #1
 800a77c:	d159      	bne.n	800a832 <_scanf_i+0x126>
 800a77e:	6862      	ldr	r2, [r4, #4]
 800a780:	b92a      	cbnz	r2, 800a78e <_scanf_i+0x82>
 800a782:	6822      	ldr	r2, [r4, #0]
 800a784:	2308      	movs	r3, #8
 800a786:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a78a:	6063      	str	r3, [r4, #4]
 800a78c:	6022      	str	r2, [r4, #0]
 800a78e:	6822      	ldr	r2, [r4, #0]
 800a790:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a794:	6022      	str	r2, [r4, #0]
 800a796:	68a2      	ldr	r2, [r4, #8]
 800a798:	1e51      	subs	r1, r2, #1
 800a79a:	60a1      	str	r1, [r4, #8]
 800a79c:	b192      	cbz	r2, 800a7c4 <_scanf_i+0xb8>
 800a79e:	6832      	ldr	r2, [r6, #0]
 800a7a0:	1c51      	adds	r1, r2, #1
 800a7a2:	6031      	str	r1, [r6, #0]
 800a7a4:	7812      	ldrb	r2, [r2, #0]
 800a7a6:	f805 2b01 	strb.w	r2, [r5], #1
 800a7aa:	6872      	ldr	r2, [r6, #4]
 800a7ac:	3a01      	subs	r2, #1
 800a7ae:	2a00      	cmp	r2, #0
 800a7b0:	6072      	str	r2, [r6, #4]
 800a7b2:	dc07      	bgt.n	800a7c4 <_scanf_i+0xb8>
 800a7b4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a7b8:	4631      	mov	r1, r6
 800a7ba:	4650      	mov	r0, sl
 800a7bc:	4790      	blx	r2
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	f040 8085 	bne.w	800a8ce <_scanf_i+0x1c2>
 800a7c4:	f10b 0b01 	add.w	fp, fp, #1
 800a7c8:	f1bb 0f03 	cmp.w	fp, #3
 800a7cc:	d1cb      	bne.n	800a766 <_scanf_i+0x5a>
 800a7ce:	6863      	ldr	r3, [r4, #4]
 800a7d0:	b90b      	cbnz	r3, 800a7d6 <_scanf_i+0xca>
 800a7d2:	230a      	movs	r3, #10
 800a7d4:	6063      	str	r3, [r4, #4]
 800a7d6:	6863      	ldr	r3, [r4, #4]
 800a7d8:	4947      	ldr	r1, [pc, #284]	; (800a8f8 <_scanf_i+0x1ec>)
 800a7da:	6960      	ldr	r0, [r4, #20]
 800a7dc:	1ac9      	subs	r1, r1, r3
 800a7de:	f000 f8ff 	bl	800a9e0 <__sccl>
 800a7e2:	f04f 0b00 	mov.w	fp, #0
 800a7e6:	68a3      	ldr	r3, [r4, #8]
 800a7e8:	6822      	ldr	r2, [r4, #0]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d03d      	beq.n	800a86a <_scanf_i+0x15e>
 800a7ee:	6831      	ldr	r1, [r6, #0]
 800a7f0:	6960      	ldr	r0, [r4, #20]
 800a7f2:	f891 c000 	ldrb.w	ip, [r1]
 800a7f6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	d035      	beq.n	800a86a <_scanf_i+0x15e>
 800a7fe:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a802:	d124      	bne.n	800a84e <_scanf_i+0x142>
 800a804:	0510      	lsls	r0, r2, #20
 800a806:	d522      	bpl.n	800a84e <_scanf_i+0x142>
 800a808:	f10b 0b01 	add.w	fp, fp, #1
 800a80c:	f1b9 0f00 	cmp.w	r9, #0
 800a810:	d003      	beq.n	800a81a <_scanf_i+0x10e>
 800a812:	3301      	adds	r3, #1
 800a814:	f109 39ff 	add.w	r9, r9, #4294967295
 800a818:	60a3      	str	r3, [r4, #8]
 800a81a:	6873      	ldr	r3, [r6, #4]
 800a81c:	3b01      	subs	r3, #1
 800a81e:	2b00      	cmp	r3, #0
 800a820:	6073      	str	r3, [r6, #4]
 800a822:	dd1b      	ble.n	800a85c <_scanf_i+0x150>
 800a824:	6833      	ldr	r3, [r6, #0]
 800a826:	3301      	adds	r3, #1
 800a828:	6033      	str	r3, [r6, #0]
 800a82a:	68a3      	ldr	r3, [r4, #8]
 800a82c:	3b01      	subs	r3, #1
 800a82e:	60a3      	str	r3, [r4, #8]
 800a830:	e7d9      	b.n	800a7e6 <_scanf_i+0xda>
 800a832:	f1bb 0f02 	cmp.w	fp, #2
 800a836:	d1ae      	bne.n	800a796 <_scanf_i+0x8a>
 800a838:	6822      	ldr	r2, [r4, #0]
 800a83a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a83e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a842:	d1bf      	bne.n	800a7c4 <_scanf_i+0xb8>
 800a844:	2310      	movs	r3, #16
 800a846:	6063      	str	r3, [r4, #4]
 800a848:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a84c:	e7a2      	b.n	800a794 <_scanf_i+0x88>
 800a84e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a852:	6022      	str	r2, [r4, #0]
 800a854:	780b      	ldrb	r3, [r1, #0]
 800a856:	f805 3b01 	strb.w	r3, [r5], #1
 800a85a:	e7de      	b.n	800a81a <_scanf_i+0x10e>
 800a85c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a860:	4631      	mov	r1, r6
 800a862:	4650      	mov	r0, sl
 800a864:	4798      	blx	r3
 800a866:	2800      	cmp	r0, #0
 800a868:	d0df      	beq.n	800a82a <_scanf_i+0x11e>
 800a86a:	6823      	ldr	r3, [r4, #0]
 800a86c:	05db      	lsls	r3, r3, #23
 800a86e:	d50d      	bpl.n	800a88c <_scanf_i+0x180>
 800a870:	42bd      	cmp	r5, r7
 800a872:	d909      	bls.n	800a888 <_scanf_i+0x17c>
 800a874:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a878:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a87c:	4632      	mov	r2, r6
 800a87e:	4650      	mov	r0, sl
 800a880:	4798      	blx	r3
 800a882:	f105 39ff 	add.w	r9, r5, #4294967295
 800a886:	464d      	mov	r5, r9
 800a888:	42bd      	cmp	r5, r7
 800a88a:	d02d      	beq.n	800a8e8 <_scanf_i+0x1dc>
 800a88c:	6822      	ldr	r2, [r4, #0]
 800a88e:	f012 0210 	ands.w	r2, r2, #16
 800a892:	d113      	bne.n	800a8bc <_scanf_i+0x1b0>
 800a894:	702a      	strb	r2, [r5, #0]
 800a896:	6863      	ldr	r3, [r4, #4]
 800a898:	9e01      	ldr	r6, [sp, #4]
 800a89a:	4639      	mov	r1, r7
 800a89c:	4650      	mov	r0, sl
 800a89e:	47b0      	blx	r6
 800a8a0:	6821      	ldr	r1, [r4, #0]
 800a8a2:	f8d8 3000 	ldr.w	r3, [r8]
 800a8a6:	f011 0f20 	tst.w	r1, #32
 800a8aa:	d013      	beq.n	800a8d4 <_scanf_i+0x1c8>
 800a8ac:	1d1a      	adds	r2, r3, #4
 800a8ae:	f8c8 2000 	str.w	r2, [r8]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	6018      	str	r0, [r3, #0]
 800a8b6:	68e3      	ldr	r3, [r4, #12]
 800a8b8:	3301      	adds	r3, #1
 800a8ba:	60e3      	str	r3, [r4, #12]
 800a8bc:	1bed      	subs	r5, r5, r7
 800a8be:	44ab      	add	fp, r5
 800a8c0:	6925      	ldr	r5, [r4, #16]
 800a8c2:	445d      	add	r5, fp
 800a8c4:	6125      	str	r5, [r4, #16]
 800a8c6:	2000      	movs	r0, #0
 800a8c8:	b007      	add	sp, #28
 800a8ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ce:	f04f 0b00 	mov.w	fp, #0
 800a8d2:	e7ca      	b.n	800a86a <_scanf_i+0x15e>
 800a8d4:	1d1a      	adds	r2, r3, #4
 800a8d6:	f8c8 2000 	str.w	r2, [r8]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f011 0f01 	tst.w	r1, #1
 800a8e0:	bf14      	ite	ne
 800a8e2:	8018      	strhne	r0, [r3, #0]
 800a8e4:	6018      	streq	r0, [r3, #0]
 800a8e6:	e7e6      	b.n	800a8b6 <_scanf_i+0x1aa>
 800a8e8:	2001      	movs	r0, #1
 800a8ea:	e7ed      	b.n	800a8c8 <_scanf_i+0x1bc>
 800a8ec:	0800add8 	.word	0x0800add8
 800a8f0:	0800ab35 	.word	0x0800ab35
 800a8f4:	0800777d 	.word	0x0800777d
 800a8f8:	0800b78e 	.word	0x0800b78e

0800a8fc <_putc_r>:
 800a8fc:	b570      	push	{r4, r5, r6, lr}
 800a8fe:	460d      	mov	r5, r1
 800a900:	4614      	mov	r4, r2
 800a902:	4606      	mov	r6, r0
 800a904:	b118      	cbz	r0, 800a90e <_putc_r+0x12>
 800a906:	6983      	ldr	r3, [r0, #24]
 800a908:	b90b      	cbnz	r3, 800a90e <_putc_r+0x12>
 800a90a:	f7fd ffb1 	bl	8008870 <__sinit>
 800a90e:	4b1c      	ldr	r3, [pc, #112]	; (800a980 <_putc_r+0x84>)
 800a910:	429c      	cmp	r4, r3
 800a912:	d124      	bne.n	800a95e <_putc_r+0x62>
 800a914:	6874      	ldr	r4, [r6, #4]
 800a916:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a918:	07d8      	lsls	r0, r3, #31
 800a91a:	d405      	bmi.n	800a928 <_putc_r+0x2c>
 800a91c:	89a3      	ldrh	r3, [r4, #12]
 800a91e:	0599      	lsls	r1, r3, #22
 800a920:	d402      	bmi.n	800a928 <_putc_r+0x2c>
 800a922:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a924:	f7fe fbb5 	bl	8009092 <__retarget_lock_acquire_recursive>
 800a928:	68a3      	ldr	r3, [r4, #8]
 800a92a:	3b01      	subs	r3, #1
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	60a3      	str	r3, [r4, #8]
 800a930:	da05      	bge.n	800a93e <_putc_r+0x42>
 800a932:	69a2      	ldr	r2, [r4, #24]
 800a934:	4293      	cmp	r3, r2
 800a936:	db1c      	blt.n	800a972 <_putc_r+0x76>
 800a938:	b2eb      	uxtb	r3, r5
 800a93a:	2b0a      	cmp	r3, #10
 800a93c:	d019      	beq.n	800a972 <_putc_r+0x76>
 800a93e:	6823      	ldr	r3, [r4, #0]
 800a940:	1c5a      	adds	r2, r3, #1
 800a942:	6022      	str	r2, [r4, #0]
 800a944:	701d      	strb	r5, [r3, #0]
 800a946:	b2ed      	uxtb	r5, r5
 800a948:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a94a:	07da      	lsls	r2, r3, #31
 800a94c:	d405      	bmi.n	800a95a <_putc_r+0x5e>
 800a94e:	89a3      	ldrh	r3, [r4, #12]
 800a950:	059b      	lsls	r3, r3, #22
 800a952:	d402      	bmi.n	800a95a <_putc_r+0x5e>
 800a954:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a956:	f7fe fb9d 	bl	8009094 <__retarget_lock_release_recursive>
 800a95a:	4628      	mov	r0, r5
 800a95c:	bd70      	pop	{r4, r5, r6, pc}
 800a95e:	4b09      	ldr	r3, [pc, #36]	; (800a984 <_putc_r+0x88>)
 800a960:	429c      	cmp	r4, r3
 800a962:	d101      	bne.n	800a968 <_putc_r+0x6c>
 800a964:	68b4      	ldr	r4, [r6, #8]
 800a966:	e7d6      	b.n	800a916 <_putc_r+0x1a>
 800a968:	4b07      	ldr	r3, [pc, #28]	; (800a988 <_putc_r+0x8c>)
 800a96a:	429c      	cmp	r4, r3
 800a96c:	bf08      	it	eq
 800a96e:	68f4      	ldreq	r4, [r6, #12]
 800a970:	e7d1      	b.n	800a916 <_putc_r+0x1a>
 800a972:	4629      	mov	r1, r5
 800a974:	4622      	mov	r2, r4
 800a976:	4630      	mov	r0, r6
 800a978:	f7fc ff02 	bl	8007780 <__swbuf_r>
 800a97c:	4605      	mov	r5, r0
 800a97e:	e7e3      	b.n	800a948 <_putc_r+0x4c>
 800a980:	0800b54c 	.word	0x0800b54c
 800a984:	0800b56c 	.word	0x0800b56c
 800a988:	0800b52c 	.word	0x0800b52c

0800a98c <_read_r>:
 800a98c:	b538      	push	{r3, r4, r5, lr}
 800a98e:	4d07      	ldr	r5, [pc, #28]	; (800a9ac <_read_r+0x20>)
 800a990:	4604      	mov	r4, r0
 800a992:	4608      	mov	r0, r1
 800a994:	4611      	mov	r1, r2
 800a996:	2200      	movs	r2, #0
 800a998:	602a      	str	r2, [r5, #0]
 800a99a:	461a      	mov	r2, r3
 800a99c:	f7f7 fc38 	bl	8002210 <_read>
 800a9a0:	1c43      	adds	r3, r0, #1
 800a9a2:	d102      	bne.n	800a9aa <_read_r+0x1e>
 800a9a4:	682b      	ldr	r3, [r5, #0]
 800a9a6:	b103      	cbz	r3, 800a9aa <_read_r+0x1e>
 800a9a8:	6023      	str	r3, [r4, #0]
 800a9aa:	bd38      	pop	{r3, r4, r5, pc}
 800a9ac:	20000850 	.word	0x20000850

0800a9b0 <nan>:
 800a9b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a9b8 <nan+0x8>
 800a9b4:	4770      	bx	lr
 800a9b6:	bf00      	nop
 800a9b8:	00000000 	.word	0x00000000
 800a9bc:	7ff80000 	.word	0x7ff80000

0800a9c0 <_sbrk_r>:
 800a9c0:	b538      	push	{r3, r4, r5, lr}
 800a9c2:	4d06      	ldr	r5, [pc, #24]	; (800a9dc <_sbrk_r+0x1c>)
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	4608      	mov	r0, r1
 800a9ca:	602b      	str	r3, [r5, #0]
 800a9cc:	f7f7 fc48 	bl	8002260 <_sbrk>
 800a9d0:	1c43      	adds	r3, r0, #1
 800a9d2:	d102      	bne.n	800a9da <_sbrk_r+0x1a>
 800a9d4:	682b      	ldr	r3, [r5, #0]
 800a9d6:	b103      	cbz	r3, 800a9da <_sbrk_r+0x1a>
 800a9d8:	6023      	str	r3, [r4, #0]
 800a9da:	bd38      	pop	{r3, r4, r5, pc}
 800a9dc:	20000850 	.word	0x20000850

0800a9e0 <__sccl>:
 800a9e0:	b570      	push	{r4, r5, r6, lr}
 800a9e2:	780b      	ldrb	r3, [r1, #0]
 800a9e4:	4604      	mov	r4, r0
 800a9e6:	2b5e      	cmp	r3, #94	; 0x5e
 800a9e8:	bf0b      	itete	eq
 800a9ea:	784b      	ldrbeq	r3, [r1, #1]
 800a9ec:	1c48      	addne	r0, r1, #1
 800a9ee:	1c88      	addeq	r0, r1, #2
 800a9f0:	2200      	movne	r2, #0
 800a9f2:	bf08      	it	eq
 800a9f4:	2201      	moveq	r2, #1
 800a9f6:	1e61      	subs	r1, r4, #1
 800a9f8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a9fc:	f801 2f01 	strb.w	r2, [r1, #1]!
 800aa00:	42a9      	cmp	r1, r5
 800aa02:	d1fb      	bne.n	800a9fc <__sccl+0x1c>
 800aa04:	b90b      	cbnz	r3, 800aa0a <__sccl+0x2a>
 800aa06:	3801      	subs	r0, #1
 800aa08:	bd70      	pop	{r4, r5, r6, pc}
 800aa0a:	f082 0201 	eor.w	r2, r2, #1
 800aa0e:	54e2      	strb	r2, [r4, r3]
 800aa10:	4605      	mov	r5, r0
 800aa12:	4628      	mov	r0, r5
 800aa14:	f810 1b01 	ldrb.w	r1, [r0], #1
 800aa18:	292d      	cmp	r1, #45	; 0x2d
 800aa1a:	d006      	beq.n	800aa2a <__sccl+0x4a>
 800aa1c:	295d      	cmp	r1, #93	; 0x5d
 800aa1e:	d0f3      	beq.n	800aa08 <__sccl+0x28>
 800aa20:	b909      	cbnz	r1, 800aa26 <__sccl+0x46>
 800aa22:	4628      	mov	r0, r5
 800aa24:	e7f0      	b.n	800aa08 <__sccl+0x28>
 800aa26:	460b      	mov	r3, r1
 800aa28:	e7f1      	b.n	800aa0e <__sccl+0x2e>
 800aa2a:	786e      	ldrb	r6, [r5, #1]
 800aa2c:	2e5d      	cmp	r6, #93	; 0x5d
 800aa2e:	d0fa      	beq.n	800aa26 <__sccl+0x46>
 800aa30:	42b3      	cmp	r3, r6
 800aa32:	dcf8      	bgt.n	800aa26 <__sccl+0x46>
 800aa34:	3502      	adds	r5, #2
 800aa36:	4619      	mov	r1, r3
 800aa38:	3101      	adds	r1, #1
 800aa3a:	428e      	cmp	r6, r1
 800aa3c:	5462      	strb	r2, [r4, r1]
 800aa3e:	dcfb      	bgt.n	800aa38 <__sccl+0x58>
 800aa40:	1af1      	subs	r1, r6, r3
 800aa42:	3901      	subs	r1, #1
 800aa44:	1c58      	adds	r0, r3, #1
 800aa46:	42b3      	cmp	r3, r6
 800aa48:	bfa8      	it	ge
 800aa4a:	2100      	movge	r1, #0
 800aa4c:	1843      	adds	r3, r0, r1
 800aa4e:	e7e0      	b.n	800aa12 <__sccl+0x32>

0800aa50 <_strtoul_l.constprop.0>:
 800aa50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa54:	4f36      	ldr	r7, [pc, #216]	; (800ab30 <_strtoul_l.constprop.0+0xe0>)
 800aa56:	4686      	mov	lr, r0
 800aa58:	460d      	mov	r5, r1
 800aa5a:	4628      	mov	r0, r5
 800aa5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa60:	5de6      	ldrb	r6, [r4, r7]
 800aa62:	f016 0608 	ands.w	r6, r6, #8
 800aa66:	d1f8      	bne.n	800aa5a <_strtoul_l.constprop.0+0xa>
 800aa68:	2c2d      	cmp	r4, #45	; 0x2d
 800aa6a:	d12f      	bne.n	800aacc <_strtoul_l.constprop.0+0x7c>
 800aa6c:	782c      	ldrb	r4, [r5, #0]
 800aa6e:	2601      	movs	r6, #1
 800aa70:	1c85      	adds	r5, r0, #2
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d057      	beq.n	800ab26 <_strtoul_l.constprop.0+0xd6>
 800aa76:	2b10      	cmp	r3, #16
 800aa78:	d109      	bne.n	800aa8e <_strtoul_l.constprop.0+0x3e>
 800aa7a:	2c30      	cmp	r4, #48	; 0x30
 800aa7c:	d107      	bne.n	800aa8e <_strtoul_l.constprop.0+0x3e>
 800aa7e:	7828      	ldrb	r0, [r5, #0]
 800aa80:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800aa84:	2858      	cmp	r0, #88	; 0x58
 800aa86:	d149      	bne.n	800ab1c <_strtoul_l.constprop.0+0xcc>
 800aa88:	786c      	ldrb	r4, [r5, #1]
 800aa8a:	2310      	movs	r3, #16
 800aa8c:	3502      	adds	r5, #2
 800aa8e:	f04f 38ff 	mov.w	r8, #4294967295
 800aa92:	2700      	movs	r7, #0
 800aa94:	fbb8 f8f3 	udiv	r8, r8, r3
 800aa98:	fb03 f908 	mul.w	r9, r3, r8
 800aa9c:	ea6f 0909 	mvn.w	r9, r9
 800aaa0:	4638      	mov	r0, r7
 800aaa2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800aaa6:	f1bc 0f09 	cmp.w	ip, #9
 800aaaa:	d814      	bhi.n	800aad6 <_strtoul_l.constprop.0+0x86>
 800aaac:	4664      	mov	r4, ip
 800aaae:	42a3      	cmp	r3, r4
 800aab0:	dd22      	ble.n	800aaf8 <_strtoul_l.constprop.0+0xa8>
 800aab2:	2f00      	cmp	r7, #0
 800aab4:	db1d      	blt.n	800aaf2 <_strtoul_l.constprop.0+0xa2>
 800aab6:	4580      	cmp	r8, r0
 800aab8:	d31b      	bcc.n	800aaf2 <_strtoul_l.constprop.0+0xa2>
 800aaba:	d101      	bne.n	800aac0 <_strtoul_l.constprop.0+0x70>
 800aabc:	45a1      	cmp	r9, r4
 800aabe:	db18      	blt.n	800aaf2 <_strtoul_l.constprop.0+0xa2>
 800aac0:	fb00 4003 	mla	r0, r0, r3, r4
 800aac4:	2701      	movs	r7, #1
 800aac6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aaca:	e7ea      	b.n	800aaa2 <_strtoul_l.constprop.0+0x52>
 800aacc:	2c2b      	cmp	r4, #43	; 0x2b
 800aace:	bf04      	itt	eq
 800aad0:	782c      	ldrbeq	r4, [r5, #0]
 800aad2:	1c85      	addeq	r5, r0, #2
 800aad4:	e7cd      	b.n	800aa72 <_strtoul_l.constprop.0+0x22>
 800aad6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800aada:	f1bc 0f19 	cmp.w	ip, #25
 800aade:	d801      	bhi.n	800aae4 <_strtoul_l.constprop.0+0x94>
 800aae0:	3c37      	subs	r4, #55	; 0x37
 800aae2:	e7e4      	b.n	800aaae <_strtoul_l.constprop.0+0x5e>
 800aae4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800aae8:	f1bc 0f19 	cmp.w	ip, #25
 800aaec:	d804      	bhi.n	800aaf8 <_strtoul_l.constprop.0+0xa8>
 800aaee:	3c57      	subs	r4, #87	; 0x57
 800aaf0:	e7dd      	b.n	800aaae <_strtoul_l.constprop.0+0x5e>
 800aaf2:	f04f 37ff 	mov.w	r7, #4294967295
 800aaf6:	e7e6      	b.n	800aac6 <_strtoul_l.constprop.0+0x76>
 800aaf8:	2f00      	cmp	r7, #0
 800aafa:	da07      	bge.n	800ab0c <_strtoul_l.constprop.0+0xbc>
 800aafc:	2322      	movs	r3, #34	; 0x22
 800aafe:	f8ce 3000 	str.w	r3, [lr]
 800ab02:	f04f 30ff 	mov.w	r0, #4294967295
 800ab06:	b932      	cbnz	r2, 800ab16 <_strtoul_l.constprop.0+0xc6>
 800ab08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab0c:	b106      	cbz	r6, 800ab10 <_strtoul_l.constprop.0+0xc0>
 800ab0e:	4240      	negs	r0, r0
 800ab10:	2a00      	cmp	r2, #0
 800ab12:	d0f9      	beq.n	800ab08 <_strtoul_l.constprop.0+0xb8>
 800ab14:	b107      	cbz	r7, 800ab18 <_strtoul_l.constprop.0+0xc8>
 800ab16:	1e69      	subs	r1, r5, #1
 800ab18:	6011      	str	r1, [r2, #0]
 800ab1a:	e7f5      	b.n	800ab08 <_strtoul_l.constprop.0+0xb8>
 800ab1c:	2430      	movs	r4, #48	; 0x30
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d1b5      	bne.n	800aa8e <_strtoul_l.constprop.0+0x3e>
 800ab22:	2308      	movs	r3, #8
 800ab24:	e7b3      	b.n	800aa8e <_strtoul_l.constprop.0+0x3e>
 800ab26:	2c30      	cmp	r4, #48	; 0x30
 800ab28:	d0a9      	beq.n	800aa7e <_strtoul_l.constprop.0+0x2e>
 800ab2a:	230a      	movs	r3, #10
 800ab2c:	e7af      	b.n	800aa8e <_strtoul_l.constprop.0+0x3e>
 800ab2e:	bf00      	nop
 800ab30:	0800b399 	.word	0x0800b399

0800ab34 <_strtoul_r>:
 800ab34:	f7ff bf8c 	b.w	800aa50 <_strtoul_l.constprop.0>

0800ab38 <__submore>:
 800ab38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab3c:	460c      	mov	r4, r1
 800ab3e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ab40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab44:	4299      	cmp	r1, r3
 800ab46:	d11d      	bne.n	800ab84 <__submore+0x4c>
 800ab48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800ab4c:	f7ff f888 	bl	8009c60 <_malloc_r>
 800ab50:	b918      	cbnz	r0, 800ab5a <__submore+0x22>
 800ab52:	f04f 30ff 	mov.w	r0, #4294967295
 800ab56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab5e:	63a3      	str	r3, [r4, #56]	; 0x38
 800ab60:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ab64:	6360      	str	r0, [r4, #52]	; 0x34
 800ab66:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ab6a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ab6e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ab72:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ab76:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ab7a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ab7e:	6020      	str	r0, [r4, #0]
 800ab80:	2000      	movs	r0, #0
 800ab82:	e7e8      	b.n	800ab56 <__submore+0x1e>
 800ab84:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800ab86:	0077      	lsls	r7, r6, #1
 800ab88:	463a      	mov	r2, r7
 800ab8a:	f000 f895 	bl	800acb8 <_realloc_r>
 800ab8e:	4605      	mov	r5, r0
 800ab90:	2800      	cmp	r0, #0
 800ab92:	d0de      	beq.n	800ab52 <__submore+0x1a>
 800ab94:	eb00 0806 	add.w	r8, r0, r6
 800ab98:	4601      	mov	r1, r0
 800ab9a:	4632      	mov	r2, r6
 800ab9c:	4640      	mov	r0, r8
 800ab9e:	f7fe fb0d 	bl	80091bc <memcpy>
 800aba2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800aba6:	f8c4 8000 	str.w	r8, [r4]
 800abaa:	e7e9      	b.n	800ab80 <__submore+0x48>

0800abac <__ascii_wctomb>:
 800abac:	b149      	cbz	r1, 800abc2 <__ascii_wctomb+0x16>
 800abae:	2aff      	cmp	r2, #255	; 0xff
 800abb0:	bf85      	ittet	hi
 800abb2:	238a      	movhi	r3, #138	; 0x8a
 800abb4:	6003      	strhi	r3, [r0, #0]
 800abb6:	700a      	strbls	r2, [r1, #0]
 800abb8:	f04f 30ff 	movhi.w	r0, #4294967295
 800abbc:	bf98      	it	ls
 800abbe:	2001      	movls	r0, #1
 800abc0:	4770      	bx	lr
 800abc2:	4608      	mov	r0, r1
 800abc4:	4770      	bx	lr
	...

0800abc8 <__assert_func>:
 800abc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800abca:	4614      	mov	r4, r2
 800abcc:	461a      	mov	r2, r3
 800abce:	4b09      	ldr	r3, [pc, #36]	; (800abf4 <__assert_func+0x2c>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	4605      	mov	r5, r0
 800abd4:	68d8      	ldr	r0, [r3, #12]
 800abd6:	b14c      	cbz	r4, 800abec <__assert_func+0x24>
 800abd8:	4b07      	ldr	r3, [pc, #28]	; (800abf8 <__assert_func+0x30>)
 800abda:	9100      	str	r1, [sp, #0]
 800abdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800abe0:	4906      	ldr	r1, [pc, #24]	; (800abfc <__assert_func+0x34>)
 800abe2:	462b      	mov	r3, r5
 800abe4:	f000 f80e 	bl	800ac04 <fiprintf>
 800abe8:	f000 f895 	bl	800ad16 <abort>
 800abec:	4b04      	ldr	r3, [pc, #16]	; (800ac00 <__assert_func+0x38>)
 800abee:	461c      	mov	r4, r3
 800abf0:	e7f3      	b.n	800abda <__assert_func+0x12>
 800abf2:	bf00      	nop
 800abf4:	2000003c 	.word	0x2000003c
 800abf8:	0800b790 	.word	0x0800b790
 800abfc:	0800b79d 	.word	0x0800b79d
 800ac00:	0800b0cf 	.word	0x0800b0cf

0800ac04 <fiprintf>:
 800ac04:	b40e      	push	{r1, r2, r3}
 800ac06:	b503      	push	{r0, r1, lr}
 800ac08:	4601      	mov	r1, r0
 800ac0a:	ab03      	add	r3, sp, #12
 800ac0c:	4805      	ldr	r0, [pc, #20]	; (800ac24 <fiprintf+0x20>)
 800ac0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac12:	6800      	ldr	r0, [r0, #0]
 800ac14:	9301      	str	r3, [sp, #4]
 800ac16:	f7ff fbef 	bl	800a3f8 <_vfiprintf_r>
 800ac1a:	b002      	add	sp, #8
 800ac1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac20:	b003      	add	sp, #12
 800ac22:	4770      	bx	lr
 800ac24:	2000003c 	.word	0x2000003c

0800ac28 <_fstat_r>:
 800ac28:	b538      	push	{r3, r4, r5, lr}
 800ac2a:	4d07      	ldr	r5, [pc, #28]	; (800ac48 <_fstat_r+0x20>)
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	4604      	mov	r4, r0
 800ac30:	4608      	mov	r0, r1
 800ac32:	4611      	mov	r1, r2
 800ac34:	602b      	str	r3, [r5, #0]
 800ac36:	f7f7 fb0a 	bl	800224e <_fstat>
 800ac3a:	1c43      	adds	r3, r0, #1
 800ac3c:	d102      	bne.n	800ac44 <_fstat_r+0x1c>
 800ac3e:	682b      	ldr	r3, [r5, #0]
 800ac40:	b103      	cbz	r3, 800ac44 <_fstat_r+0x1c>
 800ac42:	6023      	str	r3, [r4, #0]
 800ac44:	bd38      	pop	{r3, r4, r5, pc}
 800ac46:	bf00      	nop
 800ac48:	20000850 	.word	0x20000850

0800ac4c <_isatty_r>:
 800ac4c:	b538      	push	{r3, r4, r5, lr}
 800ac4e:	4d06      	ldr	r5, [pc, #24]	; (800ac68 <_isatty_r+0x1c>)
 800ac50:	2300      	movs	r3, #0
 800ac52:	4604      	mov	r4, r0
 800ac54:	4608      	mov	r0, r1
 800ac56:	602b      	str	r3, [r5, #0]
 800ac58:	f7f7 fafe 	bl	8002258 <_isatty>
 800ac5c:	1c43      	adds	r3, r0, #1
 800ac5e:	d102      	bne.n	800ac66 <_isatty_r+0x1a>
 800ac60:	682b      	ldr	r3, [r5, #0]
 800ac62:	b103      	cbz	r3, 800ac66 <_isatty_r+0x1a>
 800ac64:	6023      	str	r3, [r4, #0]
 800ac66:	bd38      	pop	{r3, r4, r5, pc}
 800ac68:	20000850 	.word	0x20000850

0800ac6c <memmove>:
 800ac6c:	4288      	cmp	r0, r1
 800ac6e:	b510      	push	{r4, lr}
 800ac70:	eb01 0402 	add.w	r4, r1, r2
 800ac74:	d902      	bls.n	800ac7c <memmove+0x10>
 800ac76:	4284      	cmp	r4, r0
 800ac78:	4623      	mov	r3, r4
 800ac7a:	d807      	bhi.n	800ac8c <memmove+0x20>
 800ac7c:	1e43      	subs	r3, r0, #1
 800ac7e:	42a1      	cmp	r1, r4
 800ac80:	d008      	beq.n	800ac94 <memmove+0x28>
 800ac82:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac86:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac8a:	e7f8      	b.n	800ac7e <memmove+0x12>
 800ac8c:	4402      	add	r2, r0
 800ac8e:	4601      	mov	r1, r0
 800ac90:	428a      	cmp	r2, r1
 800ac92:	d100      	bne.n	800ac96 <memmove+0x2a>
 800ac94:	bd10      	pop	{r4, pc}
 800ac96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac9e:	e7f7      	b.n	800ac90 <memmove+0x24>

0800aca0 <__malloc_lock>:
 800aca0:	4801      	ldr	r0, [pc, #4]	; (800aca8 <__malloc_lock+0x8>)
 800aca2:	f7fe b9f6 	b.w	8009092 <__retarget_lock_acquire_recursive>
 800aca6:	bf00      	nop
 800aca8:	20000844 	.word	0x20000844

0800acac <__malloc_unlock>:
 800acac:	4801      	ldr	r0, [pc, #4]	; (800acb4 <__malloc_unlock+0x8>)
 800acae:	f7fe b9f1 	b.w	8009094 <__retarget_lock_release_recursive>
 800acb2:	bf00      	nop
 800acb4:	20000844 	.word	0x20000844

0800acb8 <_realloc_r>:
 800acb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acbc:	4680      	mov	r8, r0
 800acbe:	4614      	mov	r4, r2
 800acc0:	460e      	mov	r6, r1
 800acc2:	b921      	cbnz	r1, 800acce <_realloc_r+0x16>
 800acc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acc8:	4611      	mov	r1, r2
 800acca:	f7fe bfc9 	b.w	8009c60 <_malloc_r>
 800acce:	b92a      	cbnz	r2, 800acdc <_realloc_r+0x24>
 800acd0:	f7fe ff5a 	bl	8009b88 <_free_r>
 800acd4:	4625      	mov	r5, r4
 800acd6:	4628      	mov	r0, r5
 800acd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acdc:	f000 f822 	bl	800ad24 <_malloc_usable_size_r>
 800ace0:	4284      	cmp	r4, r0
 800ace2:	4607      	mov	r7, r0
 800ace4:	d802      	bhi.n	800acec <_realloc_r+0x34>
 800ace6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800acea:	d812      	bhi.n	800ad12 <_realloc_r+0x5a>
 800acec:	4621      	mov	r1, r4
 800acee:	4640      	mov	r0, r8
 800acf0:	f7fe ffb6 	bl	8009c60 <_malloc_r>
 800acf4:	4605      	mov	r5, r0
 800acf6:	2800      	cmp	r0, #0
 800acf8:	d0ed      	beq.n	800acd6 <_realloc_r+0x1e>
 800acfa:	42bc      	cmp	r4, r7
 800acfc:	4622      	mov	r2, r4
 800acfe:	4631      	mov	r1, r6
 800ad00:	bf28      	it	cs
 800ad02:	463a      	movcs	r2, r7
 800ad04:	f7fe fa5a 	bl	80091bc <memcpy>
 800ad08:	4631      	mov	r1, r6
 800ad0a:	4640      	mov	r0, r8
 800ad0c:	f7fe ff3c 	bl	8009b88 <_free_r>
 800ad10:	e7e1      	b.n	800acd6 <_realloc_r+0x1e>
 800ad12:	4635      	mov	r5, r6
 800ad14:	e7df      	b.n	800acd6 <_realloc_r+0x1e>

0800ad16 <abort>:
 800ad16:	b508      	push	{r3, lr}
 800ad18:	2006      	movs	r0, #6
 800ad1a:	f000 f833 	bl	800ad84 <raise>
 800ad1e:	2001      	movs	r0, #1
 800ad20:	f7f7 fa70 	bl	8002204 <_exit>

0800ad24 <_malloc_usable_size_r>:
 800ad24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad28:	1f18      	subs	r0, r3, #4
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	bfbc      	itt	lt
 800ad2e:	580b      	ldrlt	r3, [r1, r0]
 800ad30:	18c0      	addlt	r0, r0, r3
 800ad32:	4770      	bx	lr

0800ad34 <_raise_r>:
 800ad34:	291f      	cmp	r1, #31
 800ad36:	b538      	push	{r3, r4, r5, lr}
 800ad38:	4604      	mov	r4, r0
 800ad3a:	460d      	mov	r5, r1
 800ad3c:	d904      	bls.n	800ad48 <_raise_r+0x14>
 800ad3e:	2316      	movs	r3, #22
 800ad40:	6003      	str	r3, [r0, #0]
 800ad42:	f04f 30ff 	mov.w	r0, #4294967295
 800ad46:	bd38      	pop	{r3, r4, r5, pc}
 800ad48:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ad4a:	b112      	cbz	r2, 800ad52 <_raise_r+0x1e>
 800ad4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad50:	b94b      	cbnz	r3, 800ad66 <_raise_r+0x32>
 800ad52:	4620      	mov	r0, r4
 800ad54:	f000 f830 	bl	800adb8 <_getpid_r>
 800ad58:	462a      	mov	r2, r5
 800ad5a:	4601      	mov	r1, r0
 800ad5c:	4620      	mov	r0, r4
 800ad5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad62:	f000 b817 	b.w	800ad94 <_kill_r>
 800ad66:	2b01      	cmp	r3, #1
 800ad68:	d00a      	beq.n	800ad80 <_raise_r+0x4c>
 800ad6a:	1c59      	adds	r1, r3, #1
 800ad6c:	d103      	bne.n	800ad76 <_raise_r+0x42>
 800ad6e:	2316      	movs	r3, #22
 800ad70:	6003      	str	r3, [r0, #0]
 800ad72:	2001      	movs	r0, #1
 800ad74:	e7e7      	b.n	800ad46 <_raise_r+0x12>
 800ad76:	2400      	movs	r4, #0
 800ad78:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ad7c:	4628      	mov	r0, r5
 800ad7e:	4798      	blx	r3
 800ad80:	2000      	movs	r0, #0
 800ad82:	e7e0      	b.n	800ad46 <_raise_r+0x12>

0800ad84 <raise>:
 800ad84:	4b02      	ldr	r3, [pc, #8]	; (800ad90 <raise+0xc>)
 800ad86:	4601      	mov	r1, r0
 800ad88:	6818      	ldr	r0, [r3, #0]
 800ad8a:	f7ff bfd3 	b.w	800ad34 <_raise_r>
 800ad8e:	bf00      	nop
 800ad90:	2000003c 	.word	0x2000003c

0800ad94 <_kill_r>:
 800ad94:	b538      	push	{r3, r4, r5, lr}
 800ad96:	4d07      	ldr	r5, [pc, #28]	; (800adb4 <_kill_r+0x20>)
 800ad98:	2300      	movs	r3, #0
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	4608      	mov	r0, r1
 800ad9e:	4611      	mov	r1, r2
 800ada0:	602b      	str	r3, [r5, #0]
 800ada2:	f7f7 fa27 	bl	80021f4 <_kill>
 800ada6:	1c43      	adds	r3, r0, #1
 800ada8:	d102      	bne.n	800adb0 <_kill_r+0x1c>
 800adaa:	682b      	ldr	r3, [r5, #0]
 800adac:	b103      	cbz	r3, 800adb0 <_kill_r+0x1c>
 800adae:	6023      	str	r3, [r4, #0]
 800adb0:	bd38      	pop	{r3, r4, r5, pc}
 800adb2:	bf00      	nop
 800adb4:	20000850 	.word	0x20000850

0800adb8 <_getpid_r>:
 800adb8:	f7f7 ba1a 	b.w	80021f0 <_getpid>

0800adbc <_init>:
 800adbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adbe:	bf00      	nop
 800adc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adc2:	bc08      	pop	{r3}
 800adc4:	469e      	mov	lr, r3
 800adc6:	4770      	bx	lr

0800adc8 <_fini>:
 800adc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adca:	bf00      	nop
 800adcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adce:	bc08      	pop	{r3}
 800add0:	469e      	mov	lr, r3
 800add2:	4770      	bx	lr
