@W: BN132 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\senseye\hdl\cr_int.v":170:0:170:5|Removing sequential instance ncs0,  because it is equivalent to instance nbyte_en_1[0]
@W: MT532 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\senseye\hdl\adcxx1s101.v":57:0:57:5|Found signal identified as System clock which controls 296 sequential elements including imaging_0/adcxx1s101_0/cntrWaitLeading[2:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
