<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/MUX.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/ROM_23256.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/SRAM_8K.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/chip_6502.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/chip_6502.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/chip_6502_nodes.inc&apos; in file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/chip_6502.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/chip_6502.v</arg>&quot; Line <arg fmt="%d" index="2">7</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/logic.inc&apos; in file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/chip_6502.v&quot; line 7
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/clock_gen.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/iecdrv_mos8520.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_am_detector.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_control.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_crc_logic.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_digital_pll.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_pkg.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_registers.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_top.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_top_soc.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_transceiver.vhd&quot; into library work</arg>
</msg>

</messages>

