
AVRASM ver. 2.1.30  d:\Project\Micro\AVR\tir\Debug\List\tir.asm Sat Dec 12 14:19:26 2015

d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1090): warning: Register r3 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1091): warning: Register r4 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1092): warning: Register r5 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1093): warning: Register r6 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1094): warning: Register r7 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1095): warning: Register r8 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1096): warning: Register r9 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1097): warning: Register r10 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1098): warning: Register r11 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1099): warning: Register r12 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1100): warning: Register r13 already defined by the .DEF directive
d:\Project\Micro\AVR\tir\Debug\List\tir.asm(1101): warning: Register r14 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega328P
                 ;Program type           : Application
                 ;Clock frequency        : 16,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega328P
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x08FF
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R3
                 	.DEF _a_msb=R4
                 	.DEF _sum=R5
                 	.DEF _sum_msb=R6
                 	.DEF _m60=R7
                 	.DEF _m60_msb=R8
                 	.DEF _pm60=R9
                 	.DEF _pm60_msb=R10
                 	.DEF _m70=R11
                 	.DEF _m70_msb=R12
                 	.DEF _pm70=R13
                 	.DEF _pm70_msb=R14
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0039 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 00a7 	JMP  _timer2_ovf_isr
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0056 	JMP  _timer0_ovf_isr
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
                 
                 _seg:
000034 7940
000035 3024
000036 1219
000037 7802      	.DB  0x40,0x79,0x24,0x30,0x19,0x12,0x2,0x78
000038 1000      	.DB  0x0,0x10
                 
                 __RESET:
000039 94f8      	CLI
00003a 27ee      	CLR  R30
00003b bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003c e0f1      	LDI  R31,1
00003d bff5      	OUT  MCUCR,R31
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003f e08d      	LDI  R24,(14-2)+1
000040 e0a2      	LDI  R26,2
000041 27bb      	CLR  R27
                 __CLEAR_REG:
000042 93ed      	ST   X+,R30
000043 958a      	DEC  R24
000044 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000045 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000046 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000047 e0a0      	LDI  R26,LOW(__SRAM_START)
000048 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000049 93ed      	ST   X+,R30
00004a 9701      	SBIW R24,1
00004b f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GPIOR0 INITIALIZATION
00004c e0e0      	LDI  R30,__GPIOR0_INIT
00004d bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00004e efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00004f bfed      	OUT  SPL,R30
000050 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000051 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000052 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000053 e0d3      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000054 940c 0143 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x300
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 04.12.2015
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega328P
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega328p.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define seg_a 1
                 ;#define seg_b 2
                 ;#define seg_c 4
                 ;#define seg_d 8
                 ;#define seg_e 16
                 ;#define seg_f 32
                 ;#define seg_g 64
                 ;
                 ;#define r_1 PORTB.0
                 ;#define r_2 PORTB.1
                 ;#define r_3 PORTB.2
                 ;#define p_1 PINB.0
                 ;#define p_2 PINB.1
                 ;#define p_3 PINB.2
                 ;
                 ;flash unsigned char  seg[10] = {seg_g, seg_a+seg_d+seg_e+seg_f+seg_g, seg_c+seg_f, seg_e+seg_f, seg_a+seg_d+seg_e, seg_b ...
                 ;unsigned int a, sum, m60, pm60, m70, pm70, m80, pm80, m90, pm90, m100, pm100;
                 ;unsigned long timer, timer2;
                 ;unsigned char kol, tt1, tr2;
                 ;bit flag_zvuk, flag_vikl;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0034 {
                 
                 	.CSEG
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
000056 936a      	ST   -Y,R22
000057 937a      	ST   -Y,R23
000058 93ea      	ST   -Y,R30
000059 93fa      	ST   -Y,R31
00005a b7ef      	IN   R30,SREG
00005b 93ea      	ST   -Y,R30
                 ; 0000 0035 // Place your code here
                 ; 0000 0036 timer = timer + 1;
00005c 91e0 030c 	LDS  R30,_timer
00005e 91f0 030d 	LDS  R31,_timer+1
000060 9160 030e 	LDS  R22,_timer+2
000062 9170 030f 	LDS  R23,_timer+3
                +
000064 5fef     +SUBI R30 , LOW ( - 1 )
000065 4fff     +SBCI R31 , HIGH ( - 1 )
000066 4f6f     +SBCI R22 , BYTE3 ( - 1 )
000067 4f7f     +SBCI R23 , BYTE4 ( - 1 )
                 	__ADDD1N 1
000068 93e0 030c 	STS  _timer,R30
00006a 93f0 030d 	STS  _timer+1,R31
00006c 9360 030e 	STS  _timer+2,R22
00006e 9370 030f 	STS  _timer+3,R23
                 ; 0000 0037 timer2 = timer2 + 1;
000070 91e0 0310 	LDS  R30,_timer2
000072 91f0 0311 	LDS  R31,_timer2+1
000074 9160 0312 	LDS  R22,_timer2+2
000076 9170 0313 	LDS  R23,_timer2+3
                +
000078 5fef     +SUBI R30 , LOW ( - 1 )
000079 4fff     +SBCI R31 , HIGH ( - 1 )
00007a 4f6f     +SBCI R22 , BYTE3 ( - 1 )
00007b 4f7f     +SBCI R23 , BYTE4 ( - 1 )
                 	__ADDD1N 1
00007c 93e0 0310 	STS  _timer2,R30
00007e 93f0 0311 	STS  _timer2+1,R31
000080 9360 0312 	STS  _timer2+2,R22
000082 9370 0313 	STS  _timer2+3,R23
                 ; 0000 0038 }
000084 91e9      	LD   R30,Y+
000085 bfef      	OUT  SREG,R30
000086 91f9      	LD   R31,Y+
000087 91e9      	LD   R30,Y+
000088 9179      	LD   R23,Y+
000089 9169      	LD   R22,Y+
00008a 9518      	RETI
                 ; .FEND
                 ;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 003F {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 0040 ADMUX=adc_input | ADC_VREF_TYPE;
00008b 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
00008c 81e8      	LD   R30,Y
00008d 64e0      	ORI  R30,0x40
00008e 93e0 007c 	STS  124,R30
                 ; 0000 0041 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0042 delay_us(10);
                +
000090 e385     +LDI R24 , LOW ( 53 )
                +__DELAY_USB_LOOP :
000091 958a     +DEC R24
000092 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 53
                 ; 0000 0043 // Start the AD conversion
                 ; 0000 0044 ADCSRA|=(1<<ADSC);
000093 91e0 007a 	LDS  R30,122
000095 64e0      	ORI  R30,0x40
000096 93e0 007a 	STS  122,R30
                 ; 0000 0045 // Wait for the AD conversion to complete
                 ; 0000 0046 while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
000098 91e0 007a 	LDS  R30,122
00009a 71e0      	ANDI R30,LOW(0x10)
00009b f3e1      	BREQ _0x3
                 ; 0000 0047 ADCSRA|=(1<<ADIF);
00009c 91e0 007a 	LDS  R30,122
00009e 61e0      	ORI  R30,0x10
00009f 93e0 007a 	STS  122,R30
                 ; 0000 0048 return ADCW;
0000a1 91e0 0078 	LDS  R30,120
0000a3 91f0 0079 	LDS  R31,120+1
0000a5 9621      	ADIW R28,1
0000a6 9508      	RET
                 ; 0000 0049 }
                 ; .FEND
                 ;
                 ;
                 ;// Timer2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 004E {
                 _timer2_ovf_isr:
                 ; .FSTART _timer2_ovf_isr
0000a7 93aa      	ST   -Y,R26
0000a8 93ba      	ST   -Y,R27
0000a9 93ea      	ST   -Y,R30
0000aa 93fa      	ST   -Y,R31
0000ab b7ef      	IN   R30,SREG
0000ac 93ea      	ST   -Y,R30
                 ; 0000 004F // Place your code here
                 ; 0000 0050     if(!flag_zvuk)
0000ad 99f0      	SBIC 0x1E,0
0000ae c00b      	RJMP _0x6
                 ; 0000 0051     {
                 ; 0000 0052         OCR2A=0x80;
0000af e8e0      	LDI  R30,LOW(128)
0000b0 93e0 00b3 	STS  179,R30
                 ; 0000 0053         flag_zvuk = 1;
0000b2 9af0      	SBI  0x1E,0
                 ; 0000 0054         tr2 = 201 - a*2;
0000b3 2de3      	MOV  R30,R3
0000b4 0fee      	LSL  R30
0000b5 eca9      	LDI  R26,LOW(201)
0000b6 1bae      	SUB  R26,R30
0000b7 93a0 0316 	STS  _tr2,R26
                 ; 0000 0055     }
                 ; 0000 0056     else
0000b9 c026      	RJMP _0x9
                 _0x6:
                 ; 0000 0057     {
                 ; 0000 0058         if(tt1++ > (2*a))
0000ba 91a0 0315 	LDS  R26,_tt1
0000bc 5faf      	SUBI R26,-LOW(1)
0000bd 93a0 0315 	STS  _tt1,R26
0000bf 50a1      	SUBI R26,LOW(1)
                +
0000c0 2de3     +MOV R30 , R3
0000c1 2df4     +MOV R31 , R4
                 	__GETW1R 3,4
0000c2 0fee      	LSL  R30
0000c3 1fff      	ROL  R31
0000c4 e0b0      	LDI  R27,0
0000c5 17ea      	CP   R30,R26
0000c6 07fb      	CPC  R31,R27
0000c7 f438      	BRSH _0xA
                 ; 0000 0059         {
                 ; 0000 005A             tt1 = 0;
0000c8 e0e0      	LDI  R30,LOW(0)
0000c9 93e0 0315 	STS  _tt1,R30
                 ; 0000 005B             OCR2A=0xFF;
0000cb efef      	LDI  R30,LOW(255)
0000cc 93e0 00b3 	STS  179,R30
                 ; 0000 005C             flag_vikl = 1;
0000ce 9af1      	SBI  0x1E,1
                 ; 0000 005D         }
                 ; 0000 005E         if (flag_vikl) if (--tr2 == 0)
                 _0xA:
0000cf 9bf1      	SBIS 0x1E,1
0000d0 c00f      	RJMP _0xD
0000d1 91e0 0316 	LDS  R30,_tr2
0000d3 50e1      	SUBI R30,LOW(1)
0000d4 93e0 0316 	STS  _tr2,R30
0000d6 30e0      	CPI  R30,0
0000d7 f441      	BRNE _0xE
                 ; 0000 005F         {
                 ; 0000 0060                 flag_vikl = 0;
0000d8 98f1      	CBI  0x1E,1
                 ; 0000 0061                 flag_zvuk = 0;
0000d9 98f0      	CBI  0x1E,0
                 ; 0000 0062                 tt1 = 0;
0000da e0e0      	LDI  R30,LOW(0)
0000db 93e0 0315 	STS  _tt1,R30
                 ; 0000 0063                 OCR2A=0x80;
0000dd e8e0      	LDI  R30,LOW(128)
0000de 93e0 00b3 	STS  179,R30
                 ; 0000 0064         }
                 ; 0000 0065 
                 ; 0000 0066     }
                 _0xE:
                 _0xD:
                 _0x9:
                 ; 0000 0067 
                 ; 0000 0068 }
0000e0 91e9      	LD   R30,Y+
0000e1 bfef      	OUT  SREG,R30
0000e2 91f9      	LD   R31,Y+
0000e3 91e9      	LD   R30,Y+
0000e4 91b9      	LD   R27,Y+
0000e5 91a9      	LD   R26,Y+
0000e6 9518      	RETI
                 ; .FEND
                 ;
                 ;
                 ;
                 ;
                 ;void vivod(int vhod)
                 ; 0000 006E {
                 _vivod:
                 ; .FSTART _vivod
                 ; 0000 006F     while(timer < 100);
0000e7 93ba      	ST   -Y,R27
0000e8 93aa      	ST   -Y,R26
                 ;	vhod -> Y+0
                 _0x13:
0000e9 d1d7      	RCALL SUBOPT_0x0
                +
0000ea 36a4     +CPI R26 , LOW ( 0x64 )
0000eb e0e0     +LDI R30 , HIGH ( 0x64 )
0000ec 07be     +CPC R27 , R30
0000ed e0e0     +LDI R30 , BYTE3 ( 0x64 )
0000ee 078e     +CPC R24 , R30
0000ef e0e0     +LDI R30 , BYTE4 ( 0x64 )
0000f0 079e     +CPC R25 , R30
                 	__CPD2N 0x64
0000f1 f3b8      	BRLO _0x13
                 ; 0000 0070 
                 ; 0000 0071         if (!p_1)
0000f2 9918      	SBIC 0x3,0
0000f3 c005      	RJMP _0x16
                 ; 0000 0072         {
                 ; 0000 0073             r_3 = 0;
0000f4 982a      	CBI  0x5,2
                 ; 0000 0074             r_2 = 0;
0000f5 9829      	CBI  0x5,1
                 ; 0000 0075             r_1 = 0;
0000f6 d1d3      	RCALL SUBOPT_0x1
                 ; 0000 0076             PORTD = seg[vhod / 100];
0000f7 d1da      	RCALL SUBOPT_0x2
                 ; 0000 0077             r_1 = 1;
0000f8 9a28      	SBI  0x5,0
                 ; 0000 0078         }
                 ; 0000 0079 
                 ; 0000 007A     while(timer < 200);
                 _0x16:
                 _0x1F:
0000f9 d1c7      	RCALL SUBOPT_0x0
                +
0000fa 3ca8     +CPI R26 , LOW ( 0xC8 )
0000fb e0e0     +LDI R30 , HIGH ( 0xC8 )
0000fc 07be     +CPC R27 , R30
0000fd e0e0     +LDI R30 , BYTE3 ( 0xC8 )
0000fe 078e     +CPC R24 , R30
0000ff e0e0     +LDI R30 , BYTE4 ( 0xC8 )
000100 079e     +CPC R25 , R30
                 	__CPD2N 0xC8
000101 f3b8      	BRLO _0x1F
                 ; 0000 007B 
                 ; 0000 007C         if (!p_2)
000102 9919      	SBIC 0x3,1
000103 c00a      	RJMP _0x22
                 ; 0000 007D         {
                 ; 0000 007E             r_1 = 0;
000104 9828      	CBI  0x5,0
                 ; 0000 007F             r_2 = 0;
000105 9829      	CBI  0x5,1
                 ; 0000 0080             r_3 = 0;
000106 982a      	CBI  0x5,2
                 ; 0000 0081             PORTD = seg[(vhod / 10) - (vhod/100)*10];
000107 d1cf      	RCALL SUBOPT_0x3
000108 01df      	MOVW R26,R30
000109 01fb      	MOVW R30,R22
00010a 1bea      	SUB  R30,R26
00010b 0bfb      	SBC  R31,R27
00010c d1c5      	RCALL SUBOPT_0x2
                 ; 0000 0082             r_2 = 1;
00010d 9a29      	SBI  0x5,1
                 ; 0000 0083         }
                 ; 0000 0084 
                 ; 0000 0085     while(timer < 300);
                 _0x22:
                 _0x2B:
00010e d1b2      	RCALL SUBOPT_0x0
                +
00010f 32ac     +CPI R26 , LOW ( 0x12C )
000110 e0e1     +LDI R30 , HIGH ( 0x12C )
000111 07be     +CPC R27 , R30
000112 e0e0     +LDI R30 , BYTE3 ( 0x12C )
000113 078e     +CPC R24 , R30
000114 e0e0     +LDI R30 , BYTE4 ( 0x12C )
000115 079e     +CPC R25 , R30
                 	__CPD2N 0x12C
000116 f3b8      	BRLO _0x2B
                 ; 0000 0086 
                 ; 0000 0087         if (!p_3)
000117 991a      	SBIC 0x3,2
000118 c01f      	RJMP _0x2E
                 ; 0000 0088         {
                 ; 0000 0089             r_2 = 0;
000119 9829      	CBI  0x5,1
                 ; 0000 008A             r_3 = 0;
00011a 982a      	CBI  0x5,2
                 ; 0000 008B             r_1 = 0;
00011b d1ae      	RCALL SUBOPT_0x1
                 ; 0000 008C             PORTD = seg[vhod  - (vhod/100)*100 - ((vhod / 10) - (vhod/100)*10)*10];
00011c e6a4      	LDI  R26,LOW(100)
00011d e0b0      	LDI  R27,HIGH(100)
00011e 940e 0338 	CALL __MULW12
000120 81a8      	LD   R26,Y
000121 81b9      	LDD  R27,Y+1
000122 940e 0363 	CALL __SWAPW12
000124 1bea      	SUB  R30,R26
000125 0bfb      	SBC  R31,R27
000126 93ff      	PUSH R31
000127 93ef      	PUSH R30
000128 d1ae      	RCALL SUBOPT_0x3
000129 01db      	MOVW R26,R22
00012a 1bae      	SUB  R26,R30
00012b 0bbf      	SBC  R27,R31
00012c e0ea      	LDI  R30,LOW(10)
00012d e0f0      	LDI  R31,HIGH(10)
00012e 940e 0338 	CALL __MULW12
000130 91af      	POP  R26
000131 91bf      	POP  R27
000132 940e 0363 	CALL __SWAPW12
000134 1bea      	SUB  R30,R26
000135 0bfb      	SBC  R31,R27
000136 d19b      	RCALL SUBOPT_0x2
                 ; 0000 008D             r_3 = 1;
000137 9a2a      	SBI  0x5,2
                 ; 0000 008E         }
                 ; 0000 008F 
                 ; 0000 0090         timer = 0;
                 _0x2E:
000138 e0e0      	LDI  R30,LOW(0)
000139 93e0 030c 	STS  _timer,R30
00013b 93e0 030d 	STS  _timer+1,R30
00013d 93e0 030e 	STS  _timer+2,R30
00013f 93e0 030f 	STS  _timer+3,R30
                 ; 0000 0091 }
000141 9622      	ADIW R28,2
000142 9508      	RET
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0094 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0095 // Declare your local variables here
                 ; 0000 0096 
                 ; 0000 0097 // Crystal Oscillator division factor: 1
                 ; 0000 0098 #pragma optsize-
                 ; 0000 0099 CLKPR=(1<<CLKPCE);
000143 e8e0      	LDI  R30,LOW(128)
000144 93e0 0061 	STS  97,R30
                 ; 0000 009A CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
000146 e0e0      	LDI  R30,LOW(0)
000147 93e0 0061 	STS  97,R30
                 ; 0000 009B #ifdef _OPTIMIZE_SIZE_
                 ; 0000 009C #pragma optsize+
                 ; 0000 009D #endif
                 ; 0000 009E 
                 ; 0000 009F // Input/Output Ports initialization
                 ; 0000 00A0 // Port B initialization
                 ; 0000 00A1 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00A2 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
000149 e0ef      	LDI  R30,LOW(15)
00014a b9e4      	OUT  0x4,R30
                 ; 0000 00A3 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00A4 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00014b e0e0      	LDI  R30,LOW(0)
00014c b9e5      	OUT  0x5,R30
                 ; 0000 00A5 
                 ; 0000 00A6 // Port C initialization
                 ; 0000 00A7 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00A8 DDRC=(0<<DDC6) | (1<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00014d e2e0      	LDI  R30,LOW(32)
00014e b9e7      	OUT  0x7,R30
                 ; 0000 00A9 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00AA PORTC=(0<<PORTC6) | (0<<PORTC5) | (1<<PORTC4) | (1<<PORTC3) | (1<<PORTC2) | (1<<PORTC1) | (1<<PORTC0);
00014f e1ef      	LDI  R30,LOW(31)
000150 b9e8      	OUT  0x8,R30
                 ; 0000 00AB 
                 ; 0000 00AC // Port D initialization
                 ; 0000 00AD // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00AE DDRD=(0<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
000151 e7ef      	LDI  R30,LOW(127)
000152 b9ea      	OUT  0xA,R30
                 ; 0000 00AF // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00B0 PORTD=(0<<PORTD7) | (1<<PORTD6) | (1<<PORTD5) | (1<<PORTD4) | (1<<PORTD3) | (1<<PORTD2) | (1<<PORTD1) | (1<<PORTD0);
000153 b9eb      	OUT  0xB,R30
                 ; 0000 00B1 
                 ; 0000 00B2 // Timer/Counter 0 initialization
                 ; 0000 00B3 // Clock source: System Clock
                 ; 0000 00B4 // Clock value: 16000,000 kHz
                 ; 0000 00B5 // Mode: Normal top=0xFF
                 ; 0000 00B6 // OC0A output: Disconnected
                 ; 0000 00B7 // OC0B output: Disconnected
                 ; 0000 00B8 // Timer Period: 0,016 ms
                 ; 0000 00B9 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
000154 e0e0      	LDI  R30,LOW(0)
000155 bde4      	OUT  0x24,R30
                 ; 0000 00BA TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (1<<CS00);
000156 e0e1      	LDI  R30,LOW(1)
000157 bde5      	OUT  0x25,R30
                 ; 0000 00BB TCNT0=0x00;
000158 e0e0      	LDI  R30,LOW(0)
000159 bde6      	OUT  0x26,R30
                 ; 0000 00BC OCR0A=0x00;
00015a bde7      	OUT  0x27,R30
                 ; 0000 00BD OCR0B=0x00;
00015b bde8      	OUT  0x28,R30
                 ; 0000 00BE 
                 ; 0000 00BF 
                 ; 0000 00C0 // Timer/Counter 1 initialization
                 ; 0000 00C1 // Clock source: System Clock
                 ; 0000 00C2 // Clock value: Timer1 Stopped
                 ; 0000 00C3 // Mode: Normal top=0xFFFF
                 ; 0000 00C4 // OC1A output: Disconnected
                 ; 0000 00C5 // OC1B output: Disconnected
                 ; 0000 00C6 // Noise Canceler: Off
                 ; 0000 00C7 // Input Capture on Falling Edge
                 ; 0000 00C8 // Timer1 Overflow Interrupt: Off
                 ; 0000 00C9 // Input Capture Interrupt: Off
                 ; 0000 00CA // Compare A Match Interrupt: Off
                 ; 0000 00CB // Compare B Match Interrupt: Off
                 ; 0000 00CC TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00015c 93e0 0080 	STS  128,R30
                 ; 0000 00CD TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00015e 93e0 0081 	STS  129,R30
                 ; 0000 00CE TCNT1H=0x00;
000160 93e0 0085 	STS  133,R30
                 ; 0000 00CF TCNT1L=0x00;
000162 93e0 0084 	STS  132,R30
                 ; 0000 00D0 ICR1H=0x00;
000164 93e0 0087 	STS  135,R30
                 ; 0000 00D1 ICR1L=0x00;
000166 93e0 0086 	STS  134,R30
                 ; 0000 00D2 OCR1AH=0x00;
000168 93e0 0089 	STS  137,R30
                 ; 0000 00D3 OCR1AL=0x00;
00016a 93e0 0088 	STS  136,R30
                 ; 0000 00D4 OCR1BH=0x00;
00016c 93e0 008b 	STS  139,R30
                 ; 0000 00D5 OCR1BL=0x00;
00016e 93e0 008a 	STS  138,R30
                 ; 0000 00D6 
                 ; 0000 00D7 // Timer/Counter 2 initialization
                 ; 0000 00D8 // Clock source: System Clock
                 ; 0000 00D9 // Clock value: Timer2 Stopped
                 ; 0000 00DA // Mode: Fast PWM top=0xFF
                 ; 0000 00DB // OC2A output: Inverted PWM
                 ; 0000 00DC // OC2B output: Disconnected
                 ; 0000 00DD ASSR=(0<<EXCLK) | (0<<AS2);
000170 93e0 00b6 	STS  182,R30
                 ; 0000 00DE TCCR2A=(1<<COM2A1) | (1<<COM2A0) | (0<<COM2B1) | (0<<COM2B0) | (1<<WGM21) | (1<<WGM20);
000172 ece3      	LDI  R30,LOW(195)
000173 93e0 00b0 	STS  176,R30
                 ; 0000 00DF TCCR2B=(0<<WGM22) | (1<<CS22) | (0<<CS21) | (0<<CS20);
000175 e0e4      	LDI  R30,LOW(4)
000176 93e0 00b1 	STS  177,R30
                 ; 0000 00E0 //TCCR2B=(0<<WGM22) | (0<<CS22) | (1<<CS21) | (1<<CS20);
                 ; 0000 00E1 TCNT2=0x00;
000178 e0e0      	LDI  R30,LOW(0)
000179 93e0 00b2 	STS  178,R30
                 ; 0000 00E2 OCR2A=0xFF;
00017b efef      	LDI  R30,LOW(255)
00017c 93e0 00b3 	STS  179,R30
                 ; 0000 00E3 OCR2B=0x00;
00017e e0e0      	LDI  R30,LOW(0)
00017f 93e0 00b4 	STS  180,R30
                 ; 0000 00E4 
                 ; 0000 00E5 
                 ; 0000 00E6 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 00E7 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (1<<TOIE0);
000181 e0e1      	LDI  R30,LOW(1)
000182 93e0 006e 	STS  110,R30
                 ; 0000 00E8 
                 ; 0000 00E9 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 00EA TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
000184 e0e0      	LDI  R30,LOW(0)
000185 93e0 006f 	STS  111,R30
                 ; 0000 00EB 
                 ; 0000 00EC // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 00ED TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (1<<TOIE2);
000187 e0e1      	LDI  R30,LOW(1)
000188 93e0 0070 	STS  112,R30
                 ; 0000 00EE 
                 ; 0000 00EF // External Interrupt(s) initialization
                 ; 0000 00F0 // INT0: Off
                 ; 0000 00F1 // INT1: Off
                 ; 0000 00F2 // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 00F3 // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 00F4 // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 00F5 EICRA=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00018a e0e0      	LDI  R30,LOW(0)
00018b 93e0 0069 	STS  105,R30
                 ; 0000 00F6 EIMSK=(0<<INT1) | (0<<INT0);
00018d bbed      	OUT  0x1D,R30
                 ; 0000 00F7 PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
00018e 93e0 0068 	STS  104,R30
                 ; 0000 00F8 
                 ; 0000 00F9 // USART initialization
                 ; 0000 00FA // USART disabled
                 ; 0000 00FB UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
000190 93e0 00c1 	STS  193,R30
                 ; 0000 00FC 
                 ; 0000 00FD // Analog Comparator initialization
                 ; 0000 00FE // Analog Comparator: Off
                 ; 0000 00FF // The Analog Comparator's positive input is
                 ; 0000 0100 // connected to the AIN0 pin
                 ; 0000 0101 // The Analog Comparator's negative input is
                 ; 0000 0102 // connected to the AIN1 pin
                 ; 0000 0103 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000192 e8e0      	LDI  R30,LOW(128)
000193 bfe0      	OUT  0x30,R30
                 ; 0000 0104 // Digital input buffer on AIN0: On
                 ; 0000 0105 // Digital input buffer on AIN1: On
                 ; 0000 0106 DIDR1=(0<<AIN0D) | (0<<AIN1D);
000194 e0e0      	LDI  R30,LOW(0)
000195 93e0 007f 	STS  127,R30
                 ; 0000 0107 
                 ; 0000 0108 // ADC initialization
                 ; 0000 0109 // ADC Clock frequency: 1000,000 kHz
                 ; 0000 010A // ADC Voltage Reference: AVCC pin
                 ; 0000 010B // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 010C // Digital input buffers on ADC0: On, ADC1: On, ADC2: On, ADC3: On
                 ; 0000 010D // ADC4: On, ADC5: On
                 ; 0000 010E DIDR0=(0<<ADC5D) | (0<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (0<<ADC0D);
000197 93e0 007e 	STS  126,R30
                 ; 0000 010F ADMUX=ADC_VREF_TYPE;
000199 e4e0      	LDI  R30,LOW(64)
00019a 93e0 007c 	STS  124,R30
                 ; 0000 0110 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00019c e8e4      	LDI  R30,LOW(132)
00019d 93e0 007a 	STS  122,R30
                 ; 0000 0111 ADCSRB=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
00019f e0e0      	LDI  R30,LOW(0)
0001a0 93e0 007b 	STS  123,R30
                 ; 0000 0112 
                 ; 0000 0113 
                 ; 0000 0114 // SPI initialization
                 ; 0000 0115 // SPI disabled
                 ; 0000 0116 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0001a2 bdec      	OUT  0x2C,R30
                 ; 0000 0117 
                 ; 0000 0118 // TWI initialization
                 ; 0000 0119 // TWI disabled
                 ; 0000 011A TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0001a3 93e0 00bc 	STS  188,R30
                 ; 0000 011B 
                 ; 0000 011C 
                 ; 0000 011D // Global enable interrupts
                 ; 0000 011E #asm("sei")
0001a5 9478      	sei
                 ; 0000 011F         a = 0;
0001a6 2433      	CLR  R3
0001a7 2444      	CLR  R4
                 ; 0000 0120         r_1 = 0;
0001a8 9828      	CBI  0x5,0
                 ; 0000 0121         r_2 = 0;
0001a9 9829      	CBI  0x5,1
                 ; 0000 0122         r_3 = 0;
0001aa 982a      	CBI  0x5,2
                 ; 0000 0123         PORTD = 12;
0001ab e0ec      	LDI  R30,LOW(12)
0001ac b9eb      	OUT  0xB,R30
                 ; 0000 0124         r_3 = 1;
0001ad 9a2a      	SBI  0x5,2
                 ; 0000 0125         timer2 = 0;
0001ae d13a      	RCALL SUBOPT_0x4
                 ; 0000 0126         while (timer2 < 300000);
                 _0x3F:
0001af d143      	RCALL SUBOPT_0x5
0001b0 d14b      	RCALL SUBOPT_0x6
0001b1 f3e8      	BRLO _0x3F
                 ; 0000 0127         OCR2A=0xFF;
0001b2 efef      	LDI  R30,LOW(255)
0001b3 93e0 00b3 	STS  179,R30
                 ; 0000 0128         a = 0;
0001b5 2433      	CLR  R3
0001b6 2444      	CLR  R4
                 ; 0000 0129         TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (0<<CS20);//Âûêë òàéìåð 2
0001b7 d14c      	RCALL SUBOPT_0x7
                 ; 0000 012A         TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
                 ; 0000 012B         r_3 = 0;
                 ; 0000 012C         pm100 = read_adc(0);
                 ; 0000 012D         pm90 = read_adc(1);
                 ; 0000 012E         pm80 = read_adc(2);
                 ; 0000 012F         pm70 = read_adc(3);
                 ; 0000 0130         r_3 = 1;
                 ; 0000 0131         pm60 = read_adc(4);
                 ; 0000 0132         PORTD = seg[0];
0001b8 e6e8      	LDI  R30,LOW(_seg*2)
0001b9 e0f0      	LDI  R31,HIGH(_seg*2)
0001ba 9004      	LPM  R0,Z
0001bb b80b      	OUT  0xB,R0
                 ; 0000 0133         kol = 10;
0001bc e0ea      	LDI  R30,LOW(10)
0001bd 93e0 0314 	STS  _kol,R30
                 ; 0000 0134 while (1)
                 _0x46:
                 ; 0000 0135       {
                 ; 0000 0136       // Place your code here
                 ; 0000 0137         r_3 = 0;
0001bf 982a      	CBI  0x5,2
                 ; 0000 0138         m100 = read_adc(0);
0001c0 e0a0      	LDI  R26,LOW(0)
0001c1 dec9      	RCALL _read_adc
0001c2 93e0 0308 	STS  _m100,R30
0001c4 93f0 0309 	STS  _m100+1,R31
                 ; 0000 0139         m90 = read_adc(1);
0001c6 e0a1      	LDI  R26,LOW(1)
0001c7 dec3      	RCALL _read_adc
0001c8 93e0 0304 	STS  _m90,R30
0001ca 93f0 0305 	STS  _m90+1,R31
                 ; 0000 013A         m80 = read_adc(2);
0001cc e0a2      	LDI  R26,LOW(2)
0001cd debd      	RCALL _read_adc
0001ce 93e0 0300 	STS  _m80,R30
0001d0 93f0 0301 	STS  _m80+1,R31
                 ; 0000 013B         m70 = read_adc(3);
0001d2 e0a3      	LDI  R26,LOW(3)
0001d3 deb7      	RCALL _read_adc
                +
0001d4 2ebe     +MOV R11 , R30
0001d5 2ecf     +MOV R12 , R31
                 	__PUTW1R 11,12
                 ; 0000 013C         r_3 = 1;
0001d6 9a2a      	SBI  0x5,2
                 ; 0000 013D         m60 = read_adc(4);
0001d7 e0a4      	LDI  R26,LOW(4)
0001d8 deb2      	RCALL _read_adc
                +
0001d9 2e7e     +MOV R7 , R30
0001da 2e8f     +MOV R8 , R31
                 	__PUTW1R 7,8
                 ; 0000 013E         if((pm100 - 3) > m100) a = 100; else pm100 = m100;
0001db 91a0 030a 	LDS  R26,_pm100
0001dd 91b0 030b 	LDS  R27,_pm100+1
0001df 9713      	SBIW R26,3
0001e0 91e0 0308 	LDS  R30,_m100
0001e2 91f0 0309 	LDS  R31,_m100+1
0001e4 17ea      	CP   R30,R26
0001e5 07fb      	CPC  R31,R27
0001e6 f428      	BRSH _0x4D
0001e7 e6e4      	LDI  R30,LOW(100)
0001e8 e0f0      	LDI  R31,HIGH(100)
                +
0001e9 2e3e     +MOV R3 , R30
0001ea 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
0001eb c008      	RJMP _0x4E
                 _0x4D:
0001ec 91e0 0308 	LDS  R30,_m100
0001ee 91f0 0309 	LDS  R31,_m100+1
0001f0 93e0 030a 	STS  _pm100,R30
0001f2 93f0 030b 	STS  _pm100+1,R31
                 ; 0000 013F         if((pm90 - 3) > m90) { if(a==100) a= 90; else a = 80; } else pm90 = m90;
                 _0x4E:
0001f4 91a0 0306 	LDS  R26,_pm90
0001f6 91b0 0307 	LDS  R27,_pm90+1
0001f8 9713      	SBIW R26,3
0001f9 91e0 0304 	LDS  R30,_m90
0001fb 91f0 0305 	LDS  R31,_m90+1
0001fd 17ea      	CP   R30,R26
0001fe 07fb      	CPC  R31,R27
0001ff f468      	BRSH _0x4F
000200 e6e4      	LDI  R30,LOW(100)
000201 e0f0      	LDI  R31,HIGH(100)
000202 15e3      	CP   R30,R3
000203 05f4      	CPC  R31,R4
000204 f419      	BRNE _0x50
000205 e5ea      	LDI  R30,LOW(90)
000206 e0f0      	LDI  R31,HIGH(90)
000207 c002      	RJMP _0x7F
                 _0x50:
000208 e5e0      	LDI  R30,LOW(80)
000209 e0f0      	LDI  R31,HIGH(80)
                 _0x7F:
                +
00020a 2e3e     +MOV R3 , R30
00020b 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
00020c c008      	RJMP _0x52
                 _0x4F:
00020d 91e0 0304 	LDS  R30,_m90
00020f 91f0 0305 	LDS  R31,_m90+1
000211 93e0 0306 	STS  _pm90,R30
000213 93f0 0307 	STS  _pm90+1,R31
                 ; 0000 0140         if((pm80 - 4) > m80) { if(a==80) a= 70; else a = 60; } else pm80 = m80;
                 _0x52:
000215 91a0 0302 	LDS  R26,_pm80
000217 91b0 0303 	LDS  R27,_pm80+1
000219 9714      	SBIW R26,4
00021a 91e0 0300 	LDS  R30,_m80
00021c 91f0 0301 	LDS  R31,_m80+1
00021e 17ea      	CP   R30,R26
00021f 07fb      	CPC  R31,R27
000220 f468      	BRSH _0x53
000221 e5e0      	LDI  R30,LOW(80)
000222 e0f0      	LDI  R31,HIGH(80)
000223 15e3      	CP   R30,R3
000224 05f4      	CPC  R31,R4
000225 f419      	BRNE _0x54
000226 e4e6      	LDI  R30,LOW(70)
000227 e0f0      	LDI  R31,HIGH(70)
000228 c002      	RJMP _0x80
                 _0x54:
000229 e3ec      	LDI  R30,LOW(60)
00022a e0f0      	LDI  R31,HIGH(60)
                 _0x80:
                +
00022b 2e3e     +MOV R3 , R30
00022c 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
00022d c008      	RJMP _0x56
                 _0x53:
00022e 91e0 0300 	LDS  R30,_m80
000230 91f0 0301 	LDS  R31,_m80+1
000232 93e0 0302 	STS  _pm80,R30
000234 93f0 0303 	STS  _pm80+1,R31
                 ; 0000 0141         if((pm70 - 5) > m70) { if(a==60) a= 50; else a = 40; } else pm70 = m70;
                 _0x56:
                +
000236 2dad     +MOV R26 , R13
000237 2dbe     +MOV R27 , R14
                 	__GETW2R 13,14
000238 9715      	SBIW R26,5
000239 16ba      	CP   R11,R26
00023a 06cb      	CPC  R12,R27
00023b f468      	BRSH _0x57
00023c e3ec      	LDI  R30,LOW(60)
00023d e0f0      	LDI  R31,HIGH(60)
00023e 15e3      	CP   R30,R3
00023f 05f4      	CPC  R31,R4
000240 f419      	BRNE _0x58
000241 e3e2      	LDI  R30,LOW(50)
000242 e0f0      	LDI  R31,HIGH(50)
000243 c002      	RJMP _0x81
                 _0x58:
000244 e2e8      	LDI  R30,LOW(40)
000245 e0f0      	LDI  R31,HIGH(40)
                 _0x81:
                +
000246 2e3e     +MOV R3 , R30
000247 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
000248 c002      	RJMP _0x5A
                 _0x57:
                +
000249 2cdb     +MOV R13 , R11
00024a 2cec     +MOV R14 , R12
                 	__MOVEWRR 13,14,11,12
                 ; 0000 0142         if((pm60 - 7) > m60) { if(a==40) a= 30; else a = 20; } else pm60 = m60;
                 _0x5A:
                +
00024b 2da9     +MOV R26 , R9
00024c 2dba     +MOV R27 , R10
                 	__GETW2R 9,10
00024d 9717      	SBIW R26,7
00024e 167a      	CP   R7,R26
00024f 068b      	CPC  R8,R27
000250 f468      	BRSH _0x5B
000251 e2e8      	LDI  R30,LOW(40)
000252 e0f0      	LDI  R31,HIGH(40)
000253 15e3      	CP   R30,R3
000254 05f4      	CPC  R31,R4
000255 f419      	BRNE _0x5C
000256 e1ee      	LDI  R30,LOW(30)
000257 e0f0      	LDI  R31,HIGH(30)
000258 c002      	RJMP _0x82
                 _0x5C:
000259 e1e4      	LDI  R30,LOW(20)
00025a e0f0      	LDI  R31,HIGH(20)
                 _0x82:
                +
00025b 2e3e     +MOV R3 , R30
00025c 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
00025d c002      	RJMP _0x5E
                 _0x5B:
                +
00025e 2c97     +MOV R9 , R7
00025f 2ca8     +MOV R10 , R8
                 	__MOVEWRR 9,10,7,8
                 ; 0000 0143         if (a > 0)
                 _0x5E:
000260 2400      	CLR  R0
000261 1403      	CP   R0,R3
000262 0404      	CPC  R0,R4
000263 f008      	BRLO PC+2
000264 c05a      	RJMP _0x5F
                 ; 0000 0144         {
                 ; 0000 0145             flag_zvuk = 0;
000265 98f0      	CBI  0x1E,0
                 ; 0000 0146             tt1 = 0;
000266 e0e0      	LDI  R30,LOW(0)
000267 93e0 0315 	STS  _tt1,R30
                 ; 0000 0147             TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (1<<CS00);
000269 e0e1      	LDI  R30,LOW(1)
00026a bde5      	OUT  0x25,R30
                 ; 0000 0148             TCCR2B=(0<<WGM22) | (1<<CS22) | (0<<CS21) | (0<<CS20); // Âêë òàéìåð 2
00026b e0e4      	LDI  R30,LOW(4)
00026c 93e0 00b1 	STS  177,R30
                 ; 0000 0149             timer2 = 0;
00026e d07a      	RCALL SUBOPT_0x4
                 ; 0000 014A             while (timer2 < 150000) vivod(a);
                 _0x62:
00026f d083      	RCALL SUBOPT_0x5
                +
000270 3fa0     +CPI R26 , LOW ( 0x249F0 )
000271 e4e9     +LDI R30 , HIGH ( 0x249F0 )
000272 07be     +CPC R27 , R30
000273 e0e2     +LDI R30 , BYTE3 ( 0x249F0 )
000274 078e     +CPC R24 , R30
000275 e0e0     +LDI R30 , BYTE4 ( 0x249F0 )
000276 079e     +CPC R25 , R30
                 	__CPD2N 0x249F0
000277 f420      	BRSH _0x64
                +
000278 2da3     +MOV R26 , R3
000279 2db4     +MOV R27 , R4
                 	__GETW2R 3,4
00027a de6c      	RCALL _vivod
00027b cff3      	RJMP _0x62
                 _0x64:
                 ; 0000 014B sum += a;
                +
00027c 0c53     +ADD R5 , R3
00027d 1c64     +ADC R6 , R4
                 	__ADDWRR 5,6,3,4
                 ; 0000 014C             a = 0;
00027e 2433      	CLR  R3
00027f 2444      	CLR  R4
                 ; 0000 014D             kol--;
000280 91e0 0314 	LDS  R30,_kol
000282 50e1      	SUBI R30,LOW(1)
000283 93e0 0314 	STS  _kol,R30
                 ; 0000 014E             r_1 = 0;
000285 9828      	CBI  0x5,0
                 ; 0000 014F             r_2 = 0;
000286 9829      	CBI  0x5,1
                 ; 0000 0150             r_3 = 0;
000287 982a      	CBI  0x5,2
                 ; 0000 0151             PORTD = seg[kol];
000288 e0f0      	LDI  R31,0
000289 d048      	RCALL SUBOPT_0x2
                 ; 0000 0152             r_3 = 1;
00028a 9a2a      	SBI  0x5,2
                 ; 0000 0153             if (kol == 0)
00028b 91e0 0314 	LDS  R30,_kol
00028d 30e0      	CPI  R30,0
00028e f561      	BRNE _0x6D
                 ; 0000 0154             {
                 ; 0000 0155                 TCCR2B=(0<<WGM22) | (0<<CS22) | (1<<CS21) | (1<<CS20);
00028f e0e3      	LDI  R30,LOW(3)
000290 93e0 00b1 	STS  177,R30
                 ; 0000 0156                 r_3 = 0;
000292 982a      	CBI  0x5,2
                 ; 0000 0157                 a = (sum - 200) / 8;
                +
000293 2de5     +MOV R30 , R5
000294 2df6     +MOV R31 , R6
                 	__GETW1R 5,6
000295 5ce8      	SUBI R30,LOW(200)
000296 40f0      	SBCI R31,HIGH(200)
000297 940e 0329 	CALL __LSRW3
                +
000299 2e3e     +MOV R3 , R30
00029a 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
                 ; 0000 0158                 if (sum == 1000) sum = 999;
00029b eee8      	LDI  R30,LOW(1000)
00029c e0f3      	LDI  R31,HIGH(1000)
00029d 15e5      	CP   R30,R5
00029e 05f6      	CPC  R31,R6
00029f f421      	BRNE _0x70
0002a0 eee7      	LDI  R30,LOW(999)
0002a1 e0f3      	LDI  R31,HIGH(999)
                +
0002a2 2e5e     +MOV R5 , R30
0002a3 2e6f     +MOV R6 , R31
                 	__PUTW1R 5,6
                 ; 0000 0159                 timer2 = 0;
                 _0x70:
0002a4 d044      	RCALL SUBOPT_0x4
                 ; 0000 015A                 while (timer2 < 300000) vivod(sum);
                 _0x71:
0002a5 d04d      	RCALL SUBOPT_0x5
0002a6 d055      	RCALL SUBOPT_0x6
0002a7 f420      	BRSH _0x73
                +
0002a8 2da5     +MOV R26 , R5
0002a9 2db6     +MOV R27 , R6
                 	__GETW2R 5,6
0002aa de3c      	RCALL _vivod
0002ab cff9      	RJMP _0x71
                 _0x73:
                 ; 0000 015B sum = 0;
0002ac 2455      	CLR  R5
0002ad 2466      	CLR  R6
                 ; 0000 015C                 a = 0;
0002ae 2433      	CLR  R3
0002af 2444      	CLR  R4
                 ; 0000 015D                 r_1 = 0;
0002b0 9828      	CBI  0x5,0
                 ; 0000 015E                 r_2 = 0;
0002b1 9829      	CBI  0x5,1
                 ; 0000 015F                 PORTD = seg[kol];
0002b2 91e0 0314 	LDS  R30,_kol
0002b4 e0f0      	LDI  R31,0
0002b5 d01c      	RCALL SUBOPT_0x2
                 ; 0000 0160                 r_3 = 1;
0002b6 9a2a      	SBI  0x5,2
                 ; 0000 0161                 kol = 10;
0002b7 e0ea      	LDI  R30,LOW(10)
0002b8 93e0 0314 	STS  _kol,R30
                 ; 0000 0162                 timer2 = 0;
0002ba d02e      	RCALL SUBOPT_0x4
                 ; 0000 0163             }
                 ; 0000 0164             OCR2A=0xFF;
                 _0x6D:
0002bb efef      	LDI  R30,LOW(255)
0002bc 93e0 00b3 	STS  179,R30
                 ; 0000 0165             TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (0<<CS20);//Âûêë òàéìåð 2
0002be d045      	RCALL SUBOPT_0x7
                 ; 0000 0166             TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
                 ; 0000 0167             r_3 = 0;
                 ; 0000 0168             pm100 = read_adc(0);
                 ; 0000 0169             pm90 = read_adc(1);
                 ; 0000 016A             pm80 = read_adc(2);
                 ; 0000 016B             pm70 = read_adc(3);
                 ; 0000 016C             r_3 = 1;
                 ; 0000 016D             pm60 = read_adc(4);
                 ; 0000 016E         }
                 ; 0000 016F       }
                 _0x5F:
0002bf ceff      	RJMP _0x46
                 ; 0000 0170 }
                 _0x7E:
0002c0 cfff      	RJMP _0x7E
                 ; .FEND
                 ;
                 
                 	.DSEG
                 _m80:
000300           	.BYTE 0x2
                 _pm80:
000302           	.BYTE 0x2
                 _m90:
000304           	.BYTE 0x2
                 _pm90:
000306           	.BYTE 0x2
                 _m100:
000308           	.BYTE 0x2
                 _pm100:
00030a           	.BYTE 0x2
                 _timer:
00030c           	.BYTE 0x4
                 _timer2:
000310           	.BYTE 0x4
                 _kol:
000314           	.BYTE 0x1
                 _tt1:
000315           	.BYTE 0x1
                 _tr2:
000316           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x0:
0002c1 91a0 030c 	LDS  R26,_timer
0002c3 91b0 030d 	LDS  R27,_timer+1
0002c5 9180 030e 	LDS  R24,_timer+2
0002c7 9190 030f 	LDS  R25,_timer+3
0002c9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
0002ca 9828      	CBI  0x5,0
0002cb 81a8      	LD   R26,Y
0002cc 81b9      	LDD  R27,Y+1
0002cd e6e4      	LDI  R30,LOW(100)
0002ce e0f0      	LDI  R31,HIGH(100)
0002cf 940e 0350 	CALL __DIVW21
0002d1 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x2:
0002d2 59e8      	SUBI R30,LOW(-_seg*2)
0002d3 4fff      	SBCI R31,HIGH(-_seg*2)
0002d4 9004      	LPM  R0,Z
0002d5 b80b      	OUT  0xB,R0
0002d6 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x3:
0002d7 81a8      	LD   R26,Y
0002d8 81b9      	LDD  R27,Y+1
0002d9 e0ea      	LDI  R30,LOW(10)
0002da e0f0      	LDI  R31,HIGH(10)
0002db 940e 0350 	CALL __DIVW21
0002dd 01bf      	MOVW R22,R30
0002de 81a8      	LD   R26,Y
0002df 81b9      	LDD  R27,Y+1
0002e0 e6e4      	LDI  R30,LOW(100)
0002e1 e0f0      	LDI  R31,HIGH(100)
0002e2 940e 0350 	CALL __DIVW21
0002e4 e0aa      	LDI  R26,LOW(10)
0002e5 e0b0      	LDI  R27,HIGH(10)
0002e6 940e 0338 	CALL __MULW12
0002e8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x4:
0002e9 e0e0      	LDI  R30,LOW(0)
0002ea 93e0 0310 	STS  _timer2,R30
0002ec 93e0 0311 	STS  _timer2+1,R30
0002ee 93e0 0312 	STS  _timer2+2,R30
0002f0 93e0 0313 	STS  _timer2+3,R30
0002f2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x5:
0002f3 91a0 0310 	LDS  R26,_timer2
0002f5 91b0 0311 	LDS  R27,_timer2+1
0002f7 9180 0312 	LDS  R24,_timer2+2
0002f9 9190 0313 	LDS  R25,_timer2+3
0002fb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
                +
0002fc 3ea0     +CPI R26 , LOW ( 0x493E0 )
0002fd e9e3     +LDI R30 , HIGH ( 0x493E0 )
0002fe 07be     +CPC R27 , R30
0002ff e0e4     +LDI R30 , BYTE3 ( 0x493E0 )
000300 078e     +CPC R24 , R30
000301 e0e0     +LDI R30 , BYTE4 ( 0x493E0 )
000302 079e     +CPC R25 , R30
                 	__CPD2N 0x493E0
000303 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:33 WORDS
                 SUBOPT_0x7:
000304 e0e0      	LDI  R30,LOW(0)
000305 93e0 00b1 	STS  177,R30
000307 bde5      	OUT  0x25,R30
000308 982a      	CBI  0x5,2
000309 e0a0      	LDI  R26,LOW(0)
00030a dd80      	RCALL _read_adc
00030b 93e0 030a 	STS  _pm100,R30
00030d 93f0 030b 	STS  _pm100+1,R31
00030f e0a1      	LDI  R26,LOW(1)
000310 dd7a      	RCALL _read_adc
000311 93e0 0306 	STS  _pm90,R30
000313 93f0 0307 	STS  _pm90+1,R31
000315 e0a2      	LDI  R26,LOW(2)
000316 dd74      	RCALL _read_adc
000317 93e0 0302 	STS  _pm80,R30
000319 93f0 0303 	STS  _pm80+1,R31
00031b e0a3      	LDI  R26,LOW(3)
00031c dd6e      	RCALL _read_adc
                +
00031d 2ede     +MOV R13 , R30
00031e 2eef     +MOV R14 , R31
                 	__PUTW1R 13,14
00031f 9a2a      	SBI  0x5,2
000320 e0a4      	LDI  R26,LOW(4)
000321 dd69      	RCALL _read_adc
                +
000322 2e9e     +MOV R9 , R30
000323 2eaf     +MOV R10 , R31
                 	__PUTW1R 9,10
000324 9508      	RET
                 
                 
                 	.CSEG
                 __ANEGW1:
000325 95f1      	NEG  R31
000326 95e1      	NEG  R30
000327 40f0      	SBCI R31,0
000328 9508      	RET
                 
                 __LSRW3:
000329 95f6      	LSR  R31
00032a 95e7      	ROR  R30
                 __LSRW2:
00032b 95f6      	LSR  R31
00032c 95e7      	ROR  R30
00032d 95f6      	LSR  R31
00032e 95e7      	ROR  R30
00032f 9508      	RET
                 
                 __MULW12U:
000330 9ffa      	MUL  R31,R26
000331 2df0      	MOV  R31,R0
000332 9feb      	MUL  R30,R27
000333 0df0      	ADD  R31,R0
000334 9fea      	MUL  R30,R26
000335 2de0      	MOV  R30,R0
000336 0df1      	ADD  R31,R1
000337 9508      	RET
                 
                 __MULW12:
000338 d01c      	RCALL __CHKSIGNW
000339 dff6      	RCALL __MULW12U
00033a f40e      	BRTC __MULW121
00033b dfe9      	RCALL __ANEGW1
                 __MULW121:
00033c 9508      	RET
                 
                 __DIVW21U:
00033d 2400      	CLR  R0
00033e 2411      	CLR  R1
00033f e190      	LDI  R25,16
                 __DIVW21U1:
000340 0faa      	LSL  R26
000341 1fbb      	ROL  R27
000342 1c00      	ROL  R0
000343 1c11      	ROL  R1
000344 1a0e      	SUB  R0,R30
000345 0a1f      	SBC  R1,R31
000346 f418      	BRCC __DIVW21U2
000347 0e0e      	ADD  R0,R30
000348 1e1f      	ADC  R1,R31
000349 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00034a 60a1      	SBR  R26,1
                 __DIVW21U3:
00034b 959a      	DEC  R25
00034c f799      	BRNE __DIVW21U1
00034d 01fd      	MOVW R30,R26
00034e 01d0      	MOVW R26,R0
00034f 9508      	RET
                 
                 __DIVW21:
000350 d004      	RCALL __CHKSIGNW
000351 dfeb      	RCALL __DIVW21U
000352 f40e      	BRTC __DIVW211
000353 dfd1      	RCALL __ANEGW1
                 __DIVW211:
000354 9508      	RET
                 
                 __CHKSIGNW:
000355 94e8      	CLT
000356 fff7      	SBRS R31,7
000357 c002      	RJMP __CHKSW1
000358 dfcc      	RCALL __ANEGW1
000359 9468      	SET
                 __CHKSW1:
00035a ffb7      	SBRS R27,7
00035b c006      	RJMP __CHKSW2
00035c 95a0      	COM  R26
00035d 95b0      	COM  R27
00035e 9611      	ADIW R26,1
00035f f800      	BLD  R0,0
000360 9403      	INC  R0
000361 fa00      	BST  R0,0
                 __CHKSW2:
000362 9508      	RET
                 
                 __SWAPW12:
000363 2e1b      	MOV  R1,R27
000364 2fbf      	MOV  R27,R31
000365 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
000366 2e1a      	MOV  R1,R26
000367 2fae      	MOV  R26,R30
000368 2de1      	MOV  R30,R1
000369 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega328P register use summary:
r0 :  18 r1 :   9 r2 :   0 r3 :  19 r4 :  18 r5 :   6 r6 :   6 r7 :   3 
r8 :   3 r9 :   3 r10:   3 r11:   3 r12:   3 r13:   3 r14:   3 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:  11 r23:   8 
r24:  13 r25:  10 r26:  71 r27:  43 r28:   3 r29:   1 r30: 273 r31:  94 
x  :   2 y  :  32 z  :   2 
Registers used: 27 out of 35 (77.1%)

ATmega328P instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   4 
adiw  :   3 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 
brlt  :   0 brmi  :   0 brne  :  11 brpl  :   0 brsh  :   8 brtc  :   2 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :   9 
cbi   :  22 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  15 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :  12 cpc   :  27 cpi   :   7 cpse  :   0 dec   :   3 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   2 inc   :   1 jmp   :  27 ld    :  15 ldd   :   4 ldi   : 128 
lds   :  44 lpm   :   4 lsl   :   3 lsr   :   3 mov   :  47 movw  :   6 
mul   :   3 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   3 out   :  27 pop   :   2 push  :   2 rcall :  42 ret   :  18 
reti  :   2 rjmp  :  23 rol   :   4 ror   :   3 sbc   :   5 sbci  :   9 
sbi   :  10 sbic  :   4 sbis  :   1 sbiw  :   6 sbr   :   1 sbrc  :   0 
sbrs  :   2 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  15 std   :   0 sts   :  84 sub   :   6 subi  :   8 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 60 out of 116 (51.7%)

ATmega328P memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0006d4   1738     10   1748   32768   5.3%
[.dseg] 0x000100 0x000317      0     23     23    2048   1.1%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 12 warnings
