Loading plugins phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Test_01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (SPIS_1_IntClock's accuracy range '24 MHz +/- 1%, (23.76 MHz - 24.24 MHz)' is not within the specified tolerance range '66 MHz +/- 5%, (62.7 MHz - 69.3 MHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\SPI_Slave_v2_70\SPI_Slave_v2_70.cysch (Instance:IntClock)
 * C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Test_01.cydwr (SPIS_1_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.113ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Test_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Test_01.cyprj -dcpsoc3 Test_01.v -verilog
======================================================================

======================================================================
Compiling:  Test_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Test_01.cyprj -dcpsoc3 Test_01.v -verilog
======================================================================

======================================================================
Compiling:  Test_01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Test_01.cyprj -dcpsoc3 -verilog Test_01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 02 14:34:14 2024


======================================================================
Compiling:  Test_01.v
Program  :   vpp
Options  :    -yv2 -q10 Test_01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 02 14:34:14 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Test_01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Test_01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Test_01.cyprj -dcpsoc3 -verilog Test_01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 02 14:34:14 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\codegentemp\Test_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\codegentemp\Test_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Test_01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Test_01.cyprj -dcpsoc3 -verilog Test_01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 02 14:34:15 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\codegentemp\Test_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\codegentemp\Test_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_296
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\UART_Debug:BUART:reset_sr\
	Net_364
	Net_359
	\UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_355
	\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_Debug:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_Debug:BUART:sRX:MODULE_10:lt\
	\UART_Debug:BUART:sRX:MODULE_10:eq\
	\UART_Debug:BUART:sRX:MODULE_10:gt\
	\UART_Debug:BUART:sRX:MODULE_10:gte\
	\UART_Debug:BUART:sRX:MODULE_10:lte\
	\SPIS_1:BSPIS:dpMISO_fifo_not_empty\
	\SPIS_1:BSPIS:control_7\
	\SPIS_1:BSPIS:control_6\
	\SPIS_1:BSPIS:control_5\
	\SPIS_1:BSPIS:control_4\
	\SPIS_1:BSPIS:control_3\
	\SPIS_1:BSPIS:control_2\
	\SPIS_1:BSPIS:control_1\
	\SPIS_1:BSPIS:control_0\
	\SPIS_1:Net_182\
	\SPIS_1:BSPIS:dpcounter_zero\
	Net_475


Deleted 64 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_1_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_1_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED_1_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED_1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED_1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__LED_1_net_0
Aliasing \UART_Debug:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Debug:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Debug:BUART:FinalParityType_1\ to zero
Aliasing \UART_Debug:BUART:FinalParityType_0\ to zero
Aliasing \UART_Debug:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Debug:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Debug:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Debug:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Debug:BUART:tx_status_6\ to zero
Aliasing \UART_Debug:BUART:tx_status_5\ to zero
Aliasing \UART_Debug:BUART:tx_status_4\ to zero
Aliasing \UART_Debug:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_1_net_0
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODIN6_1\ to \UART_Debug:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODIN6_0\ to \UART_Debug:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__LED_1_net_0
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODIN7_1\ to \UART_Debug:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODIN7_0\ to \UART_Debug:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__LED_1_net_0
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_Debug:BUART:rx_status_1\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__LED_1_net_0
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__LED_1_net_0
Aliasing \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_1_net_0
Aliasing Net_255 to zero
Aliasing \SPIS_1:BSPIS:tx_status_5\ to zero
Aliasing \SPIS_1:BSPIS:tx_status_4\ to zero
Aliasing \SPIS_1:BSPIS:tx_status_3\ to zero
Aliasing \SPIS_1:BSPIS:rx_status_2\ to zero
Aliasing \SPIS_1:BSPIS:rx_status_1\ to zero
Aliasing \SPIS_1:BSPIS:rx_status_0\ to zero
Aliasing \SPIS_1:BSPIS:reset\ to zero
Aliasing \SPIS_1:BSPIS:sR16:Dp:cs_addr_1\ to zero
Aliasing tmpOE__SCLK_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Data_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__LED_1_net_0
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \UART_Debug:BUART:reset_reg\\D\ to zero
Aliasing \UART_Debug:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__LED_1_net_0[1]
Removing Rhs of wire Net_303[9] = \UART:BUART:tx_interrupt_out\[29]
Removing Rhs of wire Net_299[11] = \UART:BUART:rx_interrupt_out\[30]
Removing Lhs of wire \UART:Net_61\[12] = Net_293[13]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[17] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[18] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[19] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[20] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[21] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[22] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[23] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[24] = zero[2]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[34] = \UART:BUART:tx_bitclk_dp\[70]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[80] = \UART:BUART:tx_counter_dp\[71]
Removing Lhs of wire \UART:BUART:tx_status_6\[81] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[82] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[83] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[85] = \UART:BUART:tx_fifo_empty\[48]
Removing Lhs of wire \UART:BUART:tx_status_3\[87] = \UART:BUART:tx_fifo_notfull\[47]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[147] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[155] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[166]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[157] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[167]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[158] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[183]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[159] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[197]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[160] = MODIN1_1[161]
Removing Rhs of wire MODIN1_1[161] = \UART:BUART:pollcount_1\[153]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[162] = MODIN1_0[163]
Removing Rhs of wire MODIN1_0[163] = \UART:BUART:pollcount_0\[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[169] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[170] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[171] = MODIN1_1[161]
Removing Lhs of wire MODIN2_1[172] = MODIN1_1[161]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[173] = MODIN1_0[163]
Removing Lhs of wire MODIN2_0[174] = MODIN1_0[163]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[175] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[176] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[177] = MODIN1_1[161]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[178] = MODIN1_0[163]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[179] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[180] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[185] = MODIN1_1[161]
Removing Lhs of wire MODIN3_1[186] = MODIN1_1[161]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[187] = MODIN1_0[163]
Removing Lhs of wire MODIN3_0[188] = MODIN1_0[163]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[189] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[190] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[191] = MODIN1_1[161]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[192] = MODIN1_0[163]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[193] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[194] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[201] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[202] = \UART:BUART:rx_parity_error_status\[203]
Removing Rhs of wire \UART:BUART:rx_status_3\[204] = \UART:BUART:rx_stop_bit_error\[205]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[215] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[264]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[219] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[220] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[221] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[222] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[223] = MODIN4_6[224]
Removing Rhs of wire MODIN4_6[224] = \UART:BUART:rx_count_6\[142]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[225] = MODIN4_5[226]
Removing Rhs of wire MODIN4_5[226] = \UART:BUART:rx_count_5\[143]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[227] = MODIN4_4[228]
Removing Rhs of wire MODIN4_4[228] = \UART:BUART:rx_count_4\[144]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[229] = MODIN4_3[230]
Removing Rhs of wire MODIN4_3[230] = \UART:BUART:rx_count_3\[145]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[231] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[232] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[233] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[234] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[235] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[236] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[237] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[238] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[239] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[240] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[241] = MODIN4_6[224]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[242] = MODIN4_5[226]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[243] = MODIN4_4[228]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[244] = MODIN4_3[230]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[245] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[246] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[247] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[248] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[249] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[250] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[251] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[266] = \UART:BUART:rx_postpoll\[101]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[267] = \UART:BUART:rx_parity_bit\[218]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[268] = \UART:BUART:rx_postpoll\[101]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[269] = \UART:BUART:rx_parity_bit\[218]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[270] = \UART:BUART:rx_postpoll\[101]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[271] = \UART:BUART:rx_parity_bit\[218]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[273] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[274] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[272]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[275] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[272]
Removing Lhs of wire tmpOE__Rx_1_net_0[297] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:Net_61\[304] = \UART_Debug:Net_9\[303]
Removing Lhs of wire \UART_Debug:BUART:tx_hd_send_break\[308] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:HalfDuplexSend\[309] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_1\[310] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_0\[311] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_2\[312] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_1\[313] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_0\[314] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark\[315] = zero[2]
Removing Rhs of wire \UART_Debug:BUART:tx_bitclk_enable_pre\[327] = \UART_Debug:BUART:tx_bitclk_dp\[363]
Removing Lhs of wire \UART_Debug:BUART:tx_counter_tc\[373] = \UART_Debug:BUART:tx_counter_dp\[364]
Removing Lhs of wire \UART_Debug:BUART:tx_status_6\[374] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:tx_status_5\[375] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:tx_status_4\[376] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:tx_status_1\[378] = \UART_Debug:BUART:tx_fifo_empty\[341]
Removing Lhs of wire \UART_Debug:BUART:tx_status_3\[380] = \UART_Debug:BUART:tx_fifo_notfull\[340]
Removing Lhs of wire \UART_Debug:BUART:rx_count7_bit8_wire\[440] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[447] = \UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[458]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[449] = \UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[459]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[450] = \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[475]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[451] = \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[489]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[452] = \UART_Debug:BUART:sRX:s23Poll:MODIN5_1\[453]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODIN5_1\[453] = \UART_Debug:BUART:pollcount_1\[446]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[454] = \UART_Debug:BUART:sRX:s23Poll:MODIN5_0\[455]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODIN5_0\[455] = \UART_Debug:BUART:pollcount_0\[448]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[461] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[462] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[463] = \UART_Debug:BUART:pollcount_1\[446]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODIN6_1\[464] = \UART_Debug:BUART:pollcount_1\[446]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[465] = \UART_Debug:BUART:pollcount_0\[448]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODIN6_0\[466] = \UART_Debug:BUART:pollcount_0\[448]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[467] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[468] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[469] = \UART_Debug:BUART:pollcount_1\[446]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[470] = \UART_Debug:BUART:pollcount_0\[448]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[471] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[472] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[477] = \UART_Debug:BUART:pollcount_1\[446]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODIN7_1\[478] = \UART_Debug:BUART:pollcount_1\[446]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[479] = \UART_Debug:BUART:pollcount_0\[448]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODIN7_0\[480] = \UART_Debug:BUART:pollcount_0\[448]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[481] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[482] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[483] = \UART_Debug:BUART:pollcount_1\[446]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[484] = \UART_Debug:BUART:pollcount_0\[448]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[485] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[486] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:rx_status_1\[493] = zero[2]
Removing Rhs of wire \UART_Debug:BUART:rx_status_2\[494] = \UART_Debug:BUART:rx_parity_error_status\[495]
Removing Rhs of wire \UART_Debug:BUART:rx_status_3\[496] = \UART_Debug:BUART:rx_stop_bit_error\[497]
Removing Lhs of wire \UART_Debug:BUART:sRX:cmp_vv_vv_MODGEN_9\[507] = \UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_0\[556]
Removing Lhs of wire \UART_Debug:BUART:sRX:cmp_vv_vv_MODGEN_10\[511] = \UART_Debug:BUART:sRX:MODULE_10:g1:a0:xneq\[578]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_6\[512] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_5\[513] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_4\[514] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_3\[515] = \UART_Debug:BUART:sRX:MODIN8_6\[516]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODIN8_6\[516] = \UART_Debug:BUART:rx_count_6\[435]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_2\[517] = \UART_Debug:BUART:sRX:MODIN8_5\[518]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODIN8_5\[518] = \UART_Debug:BUART:rx_count_5\[436]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_1\[519] = \UART_Debug:BUART:sRX:MODIN8_4\[520]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODIN8_4\[520] = \UART_Debug:BUART:rx_count_4\[437]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newa_0\[521] = \UART_Debug:BUART:sRX:MODIN8_3\[522]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODIN8_3\[522] = \UART_Debug:BUART:rx_count_3\[438]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_6\[523] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_5\[524] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_4\[525] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_3\[526] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_2\[527] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_1\[528] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:newb_0\[529] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:dataa_6\[530] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:dataa_5\[531] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:dataa_4\[532] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:dataa_3\[533] = \UART_Debug:BUART:rx_count_6\[435]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:dataa_2\[534] = \UART_Debug:BUART:rx_count_5\[436]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:dataa_1\[535] = \UART_Debug:BUART:rx_count_4\[437]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:dataa_0\[536] = \UART_Debug:BUART:rx_count_3\[438]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:datab_6\[537] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:datab_5\[538] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:datab_4\[539] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:datab_3\[540] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:datab_2\[541] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:datab_1\[542] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_9:g2:a0:datab_0\[543] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_10:g1:a0:newa_0\[558] = \UART_Debug:BUART:rx_postpoll\[394]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_10:g1:a0:newb_0\[559] = \UART_Debug:BUART:rx_parity_bit\[510]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_10:g1:a0:dataa_0\[560] = \UART_Debug:BUART:rx_postpoll\[394]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_10:g1:a0:datab_0\[561] = \UART_Debug:BUART:rx_parity_bit\[510]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[562] = \UART_Debug:BUART:rx_postpoll\[394]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[563] = \UART_Debug:BUART:rx_parity_bit\[510]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[565] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[566] = \UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[564]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[567] = \UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[564]
Removing Lhs of wire \SPIS_1:BSPIS:cnt_reset\[588] = zero[2]
Removing Lhs of wire Net_255[589] = zero[2]
Removing Rhs of wire \SPIS_1:BSPIS:tx_load\[591] = \SPIS_1:BSPIS:load\[592]
Removing Rhs of wire \SPIS_1:BSPIS:tx_load\[591] = \SPIS_1:BSPIS:dpcounter_one\[610]
Removing Lhs of wire \SPIS_1:BSPIS:prc_clk_src\[599] = Net_465[600]
Removing Rhs of wire \SPIS_1:Net_81\[603] = \SPIS_1:Net_176\[744]
Removing Rhs of wire \SPIS_1:BSPIS:miso_from_dp\[620] = \SPIS_1:BSPIS:mosi_from_dpL\[726]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_2\[623] = \SPIS_1:BSPIS:miso_tx_empty_reg_fin\[613]
Removing Rhs of wire \SPIS_1:BSPIS:tx_status_1\[624] = \SPIS_1:BSPIS:dpMISO_fifo_not_full\[625]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_6\[626] = \SPIS_1:BSPIS:byte_complete\[593]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_3\[629] = \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\[628]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_5\[630] = \SPIS_1:BSPIS:rx_buf_overrun\[596]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_6\[631] = \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\[618]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_5\[632] = zero[2]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_4\[633] = zero[2]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_3\[634] = zero[2]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_2\[635] = zero[2]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_1\[636] = zero[2]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_0\[637] = zero[2]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_fin\[638] = \SPIS_1:Net_75\[639]
Removing Lhs of wire \SPIS_1:Net_75\[639] = Net_466[743]
Removing Lhs of wire \SPIS_1:BSPIS:reset\[665] = zero[2]
Removing Lhs of wire \SPIS_1:BSPIS:sR16:Dp:cs_addr_1\[666] = zero[2]
Removing Lhs of wire tmpOE__SCLK_net_0[748] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__MOSI_net_0[753] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__MISO_net_0[758] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Data_net_0[765] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[770] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[775] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[790] = \UART:BUART:rx_bitclk_pre\[136]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[799] = \UART:BUART:rx_parity_error_pre\[213]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[800] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:reset_reg\\D\[804] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:rx_bitclk\\D\[819] = \UART_Debug:BUART:rx_bitclk_pre\[429]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_error_pre\\D\[828] = \UART_Debug:BUART:rx_parity_error_pre\[505]
Removing Lhs of wire \UART_Debug:BUART:rx_break_status\\D\[829] = zero[2]
Removing Lhs of wire \SPIS_1:BSPIS:dpcounter_one_reg\\D\[833] = \SPIS_1:BSPIS:dpcounter_one_fin\[594]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_buf_overrun_fin\\D\[834] = \SPIS_1:BSPIS:mosi_buf_overrun_reg\[597]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_tmp\\D\[835] = Net_466[743]

------------------------------------------------------
Aliased 0 equations, 229 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_1_net_0' (cost = 0):
tmpOE__LED_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_addressmatch\' (cost = 0):
\UART_Debug:BUART:rx_addressmatch\ <= (\UART_Debug:BUART:rx_addressmatch2\
	OR \UART_Debug:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Debug:BUART:rx_bitclk_pre\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and not \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Debug:BUART:rx_bitclk_pre16x\ <= ((not \UART_Debug:BUART:rx_count_2\ and \UART_Debug:BUART:rx_count_1\ and \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_poll_bit1\' (cost = 1):
\UART_Debug:BUART:rx_poll_bit1\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_poll_bit2\' (cost = 1):
\UART_Debug:BUART:rx_poll_bit2\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and not \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:pollingrange\' (cost = 4):
\UART_Debug:BUART:pollingrange\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Debug:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_Debug:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_Debug:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_Debug:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_Debug:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_Debug:BUART:rx_count_6\ and not \UART_Debug:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_Debug:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_Debug:BUART:rx_count_6\ and not \UART_Debug:BUART:rx_count_4\)
	OR (not \UART_Debug:BUART:rx_count_6\ and not \UART_Debug:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_Debug:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_Debug:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_Debug:BUART:rx_count_6\ and not \UART_Debug:BUART:rx_count_4\)
	OR (not \UART_Debug:BUART:rx_count_6\ and not \UART_Debug:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:tx_load\' (cost = 6):
\SPIS_1:BSPIS:tx_load\ <= ((not \SPIS_1:BSPIS:count_3\ and not \SPIS_1:BSPIS:count_2\ and not \SPIS_1:BSPIS:count_1\ and \SPIS_1:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:byte_complete\' (cost = 1):
\SPIS_1:BSPIS:byte_complete\ <= ((not \SPIS_1:BSPIS:dpcounter_one_reg\ and \SPIS_1:BSPIS:dpcounter_one_fin\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_Debug:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_Debug:BUART:pollcount_1\ and not \UART_Debug:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_Debug:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_Debug:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_Debug:BUART:pollcount_0\ and \UART_Debug:BUART:pollcount_1\)
	OR (not \UART_Debug:BUART:pollcount_1\ and \UART_Debug:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_369 and MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_369 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_369 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_369 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_369 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_postpoll\' (cost = 72):
\UART_Debug:BUART:rx_postpoll\ <= (\UART_Debug:BUART:pollcount_1\
	OR (Net_356 and \UART_Debug:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_356 and not \UART_Debug:BUART:pollcount_1\ and not \UART_Debug:BUART:rx_parity_bit\)
	OR (not \UART_Debug:BUART:pollcount_1\ and not \UART_Debug:BUART:pollcount_0\ and not \UART_Debug:BUART:rx_parity_bit\)
	OR (\UART_Debug:BUART:pollcount_1\ and \UART_Debug:BUART:rx_parity_bit\)
	OR (Net_356 and \UART_Debug:BUART:pollcount_0\ and \UART_Debug:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Debug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_356 and not \UART_Debug:BUART:pollcount_1\ and not \UART_Debug:BUART:rx_parity_bit\)
	OR (not \UART_Debug:BUART:pollcount_1\ and not \UART_Debug:BUART:pollcount_0\ and not \UART_Debug:BUART:rx_parity_bit\)
	OR (\UART_Debug:BUART:pollcount_1\ and \UART_Debug:BUART:rx_parity_bit\)
	OR (Net_356 and \UART_Debug:BUART:pollcount_0\ and \UART_Debug:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 66 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART_Debug:BUART:rx_status_0\ to zero
Aliasing \UART_Debug:BUART:rx_status_6\ to zero
Aliasing \SPIS_1:BSPIS:inv_ss\ to tmpOE__LED_1_net_0
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_Debug:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Debug:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Debug:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[100] = \UART:BUART:rx_bitclk\[148]
Removing Lhs of wire \UART:BUART:rx_status_0\[199] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[208] = zero[2]
Removing Rhs of wire \UART_Debug:BUART:rx_bitclk_enable\[393] = \UART_Debug:BUART:rx_bitclk\[441]
Removing Lhs of wire \UART_Debug:BUART:rx_status_0\[491] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:rx_status_6\[500] = zero[2]
Removing Lhs of wire \SPIS_1:BSPIS:inv_ss\[590] = tmpOE__LED_1_net_0[1]
Removing Rhs of wire Net_480[619] = \SPIS_1:BSPIS:miso_from_dp\[620]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[782] = \UART:BUART:tx_ctrl_mark_last\[91]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[794] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[795] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[797] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[798] = \UART:BUART:rx_markspace_pre\[212]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[803] = \UART:BUART:rx_parity_bit\[218]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark_last\\D\[811] = \UART_Debug:BUART:tx_ctrl_mark_last\[384]
Removing Lhs of wire \UART_Debug:BUART:rx_markspace_status\\D\[823] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_error_status\\D\[824] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:rx_addr_match_status\\D\[826] = zero[2]
Removing Lhs of wire \UART_Debug:BUART:rx_markspace_pre\\D\[827] = \UART_Debug:BUART:rx_markspace_pre\[504]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_bit\\D\[832] = \UART_Debug:BUART:rx_parity_bit\[510]

------------------------------------------------------
Aliased 0 equations, 20 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_369 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_parity_bit\)
	OR (not Net_369 and not MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_Debug:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_Debug:BUART:rx_parity_bit\ and Net_356 and \UART_Debug:BUART:pollcount_0\)
	OR (not \UART_Debug:BUART:pollcount_1\ and not \UART_Debug:BUART:pollcount_0\ and \UART_Debug:BUART:rx_parity_bit\)
	OR (not Net_356 and not \UART_Debug:BUART:pollcount_1\ and \UART_Debug:BUART:rx_parity_bit\)
	OR (not \UART_Debug:BUART:rx_parity_bit\ and \UART_Debug:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Test_01.cyprj" -dcpsoc3 Test_01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.632ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 02 May 2024 14:34:15
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Avvienash\Documents\PSoC Creator\ECE4191\Test_01.cydsn\Test_01.cyprj -d CY8C5888LTI-LP097 Test_01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPIS_1_IntClock'. Fanout=1, Signal=\SPIS_1:Net_81\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_293
    Digital Clock 2: Automatic-assigning  clock 'UART_Debug_IntClock'. Fanout=1, Signal=\UART_Debug:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_Debug:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Debug_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Debug_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: SPIS_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIS_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Debug:BUART:rx_parity_bit\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Debug:BUART:rx_address_detected\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Debug:BUART:rx_parity_error_pre\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Debug:BUART:rx_markspace_pre\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Debug:BUART:rx_state_1\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Debug:BUART:tx_parity_bit\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Debug:BUART:tx_mark\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_356 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            fb => Net_465 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            fb => Net_466 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            pin_input => Net_480 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Data(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Data(0)__PA ,
            pin_input => Net_347 ,
            fb => Net_369 ,
            pad => Data(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_360 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_347, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_347 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_369 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_360, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_360 (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\
        );
        Output = \UART_Debug:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_356 * \UART_Debug:BUART:pollcount_0\
            + \UART_Debug:BUART:pollcount_1\
        );
        Output = \UART_Debug:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_load_fifo\ * 
              \UART_Debug:BUART:rx_fifofull\
        );
        Output = \UART_Debug:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_fifonotempty\ * 
              \UART_Debug:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Debug:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:tx_load\ (fanout=5)

    MacroCell: Name=\SPIS_1:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpMOSI_fifo_full\ * !\SPIS_1:BSPIS:count_3\ * 
              !\SPIS_1:BSPIS:count_2\ * !\SPIS_1:BSPIS:count_1\ * 
              \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\ * Net_466
            + \SPIS_1:BSPIS:count_3\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_2\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:mosi_tmp\
            + !\SPIS_1:BSPIS:count_0\ * \SPIS_1:BSPIS:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:mosi_to_dp\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_369 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_369 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_369 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_369 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_369 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_369 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_369 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_369
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * 
              !\UART_Debug:BUART:tx_counter_dp\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Debug:BUART:tx_fifo_empty\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Debug:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_356 * !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:pollcount_1\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:pollcount_1\ * 
              !\UART_Debug:BUART:pollcount_0\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_5\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_4\
        );
        Output = \UART_Debug:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * !\UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_5\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_4\
        );
        Output = \UART_Debug:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Debug:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_5\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_4\
        );
        Output = \UART_Debug:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_356 * !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * \UART_Debug:BUART:rx_last\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_5\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_4\
        );
        Output = \UART_Debug:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:rx_count_0\
        );
        Output = \UART_Debug:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * \UART_Debug:BUART:rx_state_3\ * 
              \UART_Debug:BUART:rx_state_2\
        );
        Output = \UART_Debug:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_356 * !\UART_Debug:BUART:rx_count_2\ * 
              !\UART_Debug:BUART:rx_count_1\ * \UART_Debug:BUART:pollcount_1\
            + Net_356 * !\UART_Debug:BUART:rx_count_2\ * 
              !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:pollcount_1\ * 
              \UART_Debug:BUART:pollcount_0\
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              \UART_Debug:BUART:pollcount_1\ * 
              !\UART_Debug:BUART:pollcount_0\
        );
        Output = \UART_Debug:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Debug:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_356 * !\UART_Debug:BUART:rx_count_2\ * 
              !\UART_Debug:BUART:rx_count_1\ * \UART_Debug:BUART:pollcount_0\
            + Net_356 * !\UART_Debug:BUART:rx_count_2\ * 
              !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:pollcount_0\
        );
        Output = \UART_Debug:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Debug:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_356 * !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:pollcount_1\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:pollcount_1\ * 
              !\UART_Debug:BUART:pollcount_0\
        );
        Output = \UART_Debug:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_356
        );
        Output = \UART_Debug:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_465)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_466
        );
        Output = \SPIS_1:BSPIS:mosi_tmp\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_293 ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_293 ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_293 ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Debug:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
            ce0_reg => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Debug:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_2 => \UART_Debug:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_Debug:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Debug:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Debug:BUART:rx_postpoll\ ,
            f0_load => \UART_Debug:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Debug:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Debug:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS_1:BSPIS:sR16:Dp:u0\
        PORT MAP (
            clock => Net_465 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
            route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS_1:BSPIS:tx_load\ ,
            chain_out => \SPIS_1:BSPIS:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Next in chain : \SPIS_1:BSPIS:sR16:Dp:u1\

    datapathcell: Name =\SPIS_1:BSPIS:sR16:Dp:u1\
        PORT MAP (
            clock => Net_465 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
            route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS_1:BSPIS:tx_load\ ,
            so_comb => Net_480 ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
            chain_in => \SPIS_1:BSPIS:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \SPIS_1:BSPIS:sR16:Dp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_293 ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_303 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_293 ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_299 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Debug:BUART:tx_status_2\ ,
            status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Debug:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Debug:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            status_5 => \UART_Debug:BUART:rx_status_5\ ,
            status_4 => \UART_Debug:BUART:rx_status_4\ ,
            status_3 => \UART_Debug:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:TxStsReg\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            status_6 => \SPIS_1:BSPIS:byte_complete\ ,
            status_2 => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS_1:BSPIS:tx_status_1\ ,
            status_0 => \SPIS_1:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:RxStsReg\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            status_6 => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS_1:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS_1:BSPIS:rx_status_4\ ,
            status_3 => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS_1:BSPIS:sync_1\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:tx_load\ ,
            out => \SPIS_1:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_2\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_3\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS_1:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_4\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_293 ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Debug:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            load => \UART_Debug:BUART:rx_counter_load\ ,
            count_6 => \UART_Debug:BUART:rx_count_6\ ,
            count_5 => \UART_Debug:BUART:rx_count_5\ ,
            count_4 => \UART_Debug:BUART:rx_count_4\ ,
            count_3 => \UART_Debug:BUART:rx_count_3\ ,
            count_2 => \UART_Debug:BUART:rx_count_2\ ,
            count_1 => \UART_Debug:BUART:rx_count_1\ ,
            count_0 => \UART_Debug:BUART:rx_count_0\ ,
            tc => \UART_Debug:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIS_1:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_465 ,
            count_6 => \SPIS_1:BSPIS:count_6\ ,
            count_5 => \SPIS_1:BSPIS:count_5\ ,
            count_4 => \SPIS_1:BSPIS:count_4\ ,
            count_3 => \SPIS_1:BSPIS:count_3\ ,
            count_2 => \SPIS_1:BSPIS:count_2\ ,
            count_1 => \SPIS_1:BSPIS:count_1\ ,
            count_0 => \SPIS_1:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_303 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_299 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   10 :   38 :   48 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   59 :  133 :  192 : 30.73 %
  Unique P-terms              :  102 :  282 :  384 : 26.56 %
  Total P-terms               :  120 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.095ms
Tech Mapping phase: Elapsed time ==> 0s.142ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : Data(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : MISO(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : MOSI(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCLK(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.173ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.41
                   Pterms :            4.86
               Macrocells :            2.68
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       9.46 :       4.54
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_369 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_369 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_369 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_369 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_293 ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_293 ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_303 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_293 ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIS_1:BSPIS:RxStsReg\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        status_6 => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS_1:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS_1:BSPIS:rx_status_4\ ,
        status_3 => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_369 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_369 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_369 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS_1:BSPIS:sR16:Dp:u0\
    PORT MAP (
        clock => Net_465 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
        route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS_1:BSPIS:tx_load\ ,
        chain_out => \SPIS_1:BSPIS:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Next in chain : \SPIS_1:BSPIS:sR16:Dp:u1\

synccell: Name =\SPIS_1:BSPIS:sync_4\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_369 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_360, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_360 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS_1:BSPIS:sR16:Dp:u1\
    PORT MAP (
        clock => Net_465 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
        route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS_1:BSPIS:tx_load\ ,
        so_comb => Net_480 ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
        chain_in => \SPIS_1:BSPIS:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \SPIS_1:BSPIS:sR16:Dp:u0\

statusicell: Name =\SPIS_1:BSPIS:TxStsReg\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        status_6 => \SPIS_1:BSPIS:byte_complete\ ,
        status_2 => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS_1:BSPIS:tx_status_1\ ,
        status_0 => \SPIS_1:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * 
              !\UART_Debug:BUART:tx_counter_dp\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_347, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_347 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_293 ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_3\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS_1:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_1\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:tx_load\ ,
        out => \SPIS_1:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_2\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Debug:BUART:tx_fifo_empty\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Debug:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Debug:BUART:tx_status_2\ ,
        status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Debug:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_356 * !\UART_Debug:BUART:rx_count_2\ * 
              !\UART_Debug:BUART:rx_count_1\ * \UART_Debug:BUART:pollcount_1\
            + Net_356 * !\UART_Debug:BUART:rx_count_2\ * 
              !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:pollcount_1\ * 
              \UART_Debug:BUART:pollcount_0\
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              \UART_Debug:BUART:pollcount_1\ * 
              !\UART_Debug:BUART:pollcount_0\
        );
        Output = \UART_Debug:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_356 * \UART_Debug:BUART:pollcount_0\
            + \UART_Debug:BUART:pollcount_1\
        );
        Output = \UART_Debug:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_356 * !\UART_Debug:BUART:rx_count_2\ * 
              !\UART_Debug:BUART:rx_count_1\ * \UART_Debug:BUART:pollcount_0\
            + Net_356 * !\UART_Debug:BUART:rx_count_2\ * 
              !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:pollcount_0\
        );
        Output = \UART_Debug:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:rx_count_0\
        );
        Output = \UART_Debug:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_Debug:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        load => \UART_Debug:BUART:rx_counter_load\ ,
        count_6 => \UART_Debug:BUART:rx_count_6\ ,
        count_5 => \UART_Debug:BUART:rx_count_5\ ,
        count_4 => \UART_Debug:BUART:rx_count_4\ ,
        count_3 => \UART_Debug:BUART:rx_count_3\ ,
        count_2 => \UART_Debug:BUART:rx_count_2\ ,
        count_1 => \UART_Debug:BUART:rx_count_1\ ,
        count_0 => \UART_Debug:BUART:rx_count_0\ ,
        tc => \UART_Debug:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_356 * !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:pollcount_1\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:pollcount_1\ * 
              !\UART_Debug:BUART:pollcount_0\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_5\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_4\
        );
        Output = \UART_Debug:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_356 * !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:pollcount_1\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:pollcount_1\ * 
              !\UART_Debug:BUART:pollcount_0\
        );
        Output = \UART_Debug:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\
        );
        Output = \UART_Debug:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_356
        );
        Output = \UART_Debug:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Debug:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_2 => \UART_Debug:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_Debug:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Debug:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Debug:BUART:rx_postpoll\ ,
        f0_load => \UART_Debug:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Debug:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Debug:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_293 ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_356 * !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * \UART_Debug:BUART:rx_last\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_5\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_4\
        );
        Output = \UART_Debug:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * !\UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_5\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_4\
        );
        Output = \UART_Debug:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_5\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !\UART_Debug:BUART:rx_count_6\ * 
              !\UART_Debug:BUART:rx_count_4\
        );
        Output = \UART_Debug:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * \UART_Debug:BUART:rx_state_3\ * 
              \UART_Debug:BUART:rx_state_2\
        );
        Output = \UART_Debug:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_fifonotempty\ * 
              \UART_Debug:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Debug:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_293 ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_299 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpMOSI_fifo_full\ * !\SPIS_1:BSPIS:count_3\ * 
              !\SPIS_1:BSPIS:count_2\ * !\SPIS_1:BSPIS:count_1\ * 
              \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_293) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_369
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:tx_load\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_load_fifo\ * 
              \UART_Debug:BUART:rx_fifofull\
        );
        Output = \UART_Debug:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_Debug:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        status_5 => \UART_Debug:BUART:rx_status_5\ ,
        status_4 => \UART_Debug:BUART:rx_status_4\ ,
        status_3 => \UART_Debug:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\ * Net_466
            + \SPIS_1:BSPIS:count_3\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_2\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:mosi_tmp\
            + !\SPIS_1:BSPIS:count_0\ * \SPIS_1:BSPIS:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:mosi_to_dp\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_465)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_466
        );
        Output = \SPIS_1:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
        ce0_reg => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Debug:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIS_1:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_465 ,
        count_6 => \SPIS_1:BSPIS:count_6\ ,
        count_5 => \SPIS_1:BSPIS:count_5\ ,
        count_4 => \SPIS_1:BSPIS:count_4\ ,
        count_3 => \SPIS_1:BSPIS:count_3\ ,
        count_2 => \SPIS_1:BSPIS:count_2\ ,
        count_1 => \SPIS_1:BSPIS:count_1\ ,
        count_0 => \SPIS_1:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_299 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_303 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Data(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Data(0)__PA ,
        pin_input => Net_347 ,
        fb => Net_369 ,
        pad => Data(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        fb => Net_465 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        fb => Net_466 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        pin_input => Net_480 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_356 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_360 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SPIS_1:Net_81\ ,
            dclk_0 => \SPIS_1:Net_81_local\ ,
            dclk_glb_1 => Net_293 ,
            dclk_1 => Net_293_local ,
            dclk_glb_2 => \UART_Debug:Net_9\ ,
            dclk_2 => \UART_Debug:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+-------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |  Data(0) | FB(Net_369), In(Net_347)
     |   1 |     * |      NONE |         CMOS_OUT | LED_1(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |  SCLK(0) | FB(Net_465)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  MOSI(0) | FB(Net_466)
     |   5 |     * |      NONE |         CMOS_OUT |  MISO(0) | In(Net_480)
-----+-----+-------+-----------+------------------+----------+-------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |  Rx_1(0) | FB(Net_356)
     |   7 |     * |      NONE |         CMOS_OUT |  Tx_1(0) | In(Net_360)
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.047ms
Digital Placement phase: Elapsed time ==> 1s.176ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Test_01_r.vh2" --pcf-path "Test_01.pco" --des-name "Test_01" --dsf-path "Test_01.dsf" --sdc-path "Test_01.sdc" --lib-path "Test_01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.853ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Test_01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.329ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.173ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.065ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.065ms
API generation phase: Elapsed time ==> 0s.755ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
