<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element fake_sink
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element pixel_reader
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element pixel_writer
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sram_controller
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk.clk_in" type="clock" dir="end" />
 <interface
   name="fake_sink_last_value"
   internal="fake_sink.last_value"
   type="conduit"
   dir="end" />
 <interface
   name="fake_sink_num_values"
   internal="fake_sink.num_values"
   type="conduit"
   dir="end" />
 <interface
   name="fake_sink_stall"
   internal="fake_sink.stall"
   type="conduit"
   dir="end" />
 <interface
   name="pixel_reader_next_frame"
   internal="pixel_reader.next_frame"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk.clk_in_reset" type="reset" dir="end" />
 <interface
   name="sram_controller_sram_addr"
   internal="sram_controller.sram_addr"
   type="conduit"
   dir="end" />
 <interface
   name="sram_controller_sram_ce_n"
   internal="sram_controller.sram_ce_n"
   type="conduit"
   dir="end" />
 <interface
   name="sram_controller_sram_dq"
   internal="sram_controller.sram_dq"
   type="conduit"
   dir="end" />
 <interface
   name="sram_controller_sram_oe_n"
   internal="sram_controller.sram_oe_n"
   type="conduit"
   dir="end" />
 <interface
   name="sram_controller_sram_we_n"
   internal="sram_controller.sram_we_n"
   type="conduit"
   dir="end" />
 <module name="clk" kind="clock_source" version="21.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="fake_sink" kind="fake_sink" version="21.1" enabled="1">
  <parameter name="COUNTER_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="24" />
 </module>
 <module name="pixel_reader" kind="pixel_reader" version="21.1" enabled="1" />
 <module name="pixel_writer" kind="pixel_writer" version="21.1" enabled="1" />
 <module
   name="sram_controller"
   kind="sram_controller"
   version="21.1"
   enabled="1" />
 <connection
   kind="avalon"
   version="21.1"
   start="pixel_writer.mm"
   end="sram_controller.mm">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="21.1"
   start="pixel_reader.mm"
   end="sram_controller.mm">
  <parameter name="arbitrationPriority" value="10" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="21.1"
   start="pixel_reader.pixel"
   end="fake_sink.st" />
 <connection kind="clock" version="21.1" start="clk.clk" end="fake_sink.clk" />
 <connection kind="clock" version="21.1" start="clk.clk" end="pixel_writer.clk" />
 <connection kind="clock" version="21.1" start="clk.clk" end="pixel_reader.clk" />
 <connection kind="clock" version="21.1" start="clk.clk" end="sram_controller.clk" />
 <connection
   kind="reset"
   version="21.1"
   start="clk.clk_reset"
   end="fake_sink.reset" />
 <connection
   kind="reset"
   version="21.1"
   start="clk.clk_reset"
   end="pixel_writer.reset" />
 <connection
   kind="reset"
   version="21.1"
   start="clk.clk_reset"
   end="pixel_reader.reset" />
 <connection
   kind="reset"
   version="21.1"
   start="clk.clk_reset"
   end="sram_controller.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="0" />
 <interconnectRequirement
   for="sram_controller.mm"
   name="qsys_mm.arbitrationScheme"
   value="fixed-priority" />
</system>
