|display
sys_clk => sys_clk.IN7
sys_rst => sys_rst.IN7
KeyRESTART => KeyRESTART.IN1
KeyLeft => KeyLeft.IN1
KeyRight => KeyRight.IN1
KeyUp => KeyUp.IN1
KeyDown => KeyDown.IN1
col_pin[0] << display_state:display_state_inst.col_pin
col_pin[1] << display_state:display_state_inst.col_pin
col_pin[2] << display_state:display_state_inst.col_pin
col_pin[3] << display_state:display_state_inst.col_pin
col_pin[4] << display_state:display_state_inst.col_pin
col_pin[5] << display_state:display_state_inst.col_pin
col_pin[6] << display_state:display_state_inst.col_pin
col_pin[7] << display_state:display_state_inst.col_pin
row_pin[0] << display_state:display_state_inst.row_pin
row_pin[1] << display_state:display_state_inst.row_pin
row_pin[2] << display_state:display_state_inst.row_pin
row_pin[3] << display_state:display_state_inst.row_pin
row_pin[4] << display_state:display_state_inst.row_pin
row_pin[5] << display_state:display_state_inst.row_pin
row_pin[6] << display_state:display_state_inst.row_pin
row_pin[7] << display_state:display_state_inst.row_pin
seg_sel[0] << seg_led:seg_led_inst.seg_sel
seg_sel[1] << seg_led:seg_led_inst.seg_sel
seg_sel[2] << seg_led:seg_led_inst.seg_sel
seg_sel[3] << seg_led:seg_led_inst.seg_sel
seg_sel[4] << seg_led:seg_led_inst.seg_sel
seg_sel[5] << seg_led:seg_led_inst.seg_sel
seg_sel[6] << seg_led:seg_led_inst.seg_sel
seg_sel[7] << seg_led:seg_led_inst.seg_sel
seg_led[0] << seg_led:seg_led_inst.seg_led
seg_led[1] << seg_led:seg_led_inst.seg_led
seg_led[2] << seg_led:seg_led_inst.seg_led
seg_led[3] << seg_led:seg_led_inst.seg_led
seg_led[4] << seg_led:seg_led_inst.seg_led
seg_led[5] << seg_led:seg_led_inst.seg_led
seg_led[6] << seg_led:seg_led_inst.seg_led
seg_led[7] << seg_led:seg_led_inst.seg_led


|display|display_state:display_state_inst
clk => clk.IN2
rst => rst.IN2
RESTARTdown => count.OUTPUTSELECT
RESTARTdown => count.OUTPUTSELECT
RESTARTdown => count.OUTPUTSELECT
RESTARTdown => count.OUTPUTSELECT
RESTARTdown => count.OUTPUTSELECT
RESTARTdown => Selector1.IN2
RESTARTdown => Selector0.IN2
RESTARTdown => Selector0.IN1
RESTARTdown => Selector2.IN1
RESTARTdown => RESTARdown_state.IN1
LeftDown => always5.IN0
LeftDown => always8.IN0
RightDown => always5.IN0
RightDown => always8.IN1
UpDown => always5.IN0
UpDown => always8.IN1
DownDown => always5.IN0
DownDown => always8.IN1
col_pin[0] <= seg_scan:s1.col_sel
col_pin[1] <= seg_scan:s1.col_sel
col_pin[2] <= seg_scan:s1.col_sel
col_pin[3] <= seg_scan:s1.col_sel
col_pin[4] <= seg_scan:s1.col_sel
col_pin[5] <= seg_scan:s1.col_sel
col_pin[6] <= seg_scan:s1.col_sel
col_pin[7] <= seg_scan:s1.col_sel
row_pin[0] <= seg_scan:s1.row_sel
row_pin[1] <= seg_scan:s1.row_sel
row_pin[2] <= seg_scan:s1.row_sel
row_pin[3] <= seg_scan:s1.row_sel
row_pin[4] <= seg_scan:s1.row_sel
row_pin[5] <= seg_scan:s1.row_sel
row_pin[6] <= seg_scan:s1.row_sel
row_pin[7] <= seg_scan:s1.row_sel
bcd[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
X_signal <= X_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|display|display_state:display_state_inst|seg_scan:s1
clk => scan_sel[0].CLK
clk => scan_sel[1].CLK
clk => scan_sel[2].CLK
clk => scan_sel[3].CLK
clk => scan_timer[0].CLK
clk => scan_timer[1].CLK
clk => scan_timer[2].CLK
clk => scan_timer[3].CLK
clk => scan_timer[4].CLK
clk => scan_timer[5].CLK
clk => scan_timer[6].CLK
clk => scan_timer[7].CLK
clk => scan_timer[8].CLK
clk => scan_timer[9].CLK
clk => scan_timer[10].CLK
clk => scan_timer[11].CLK
clk => scan_timer[12].CLK
clk => scan_timer[13].CLK
clk => scan_timer[14].CLK
clk => scan_timer[15].CLK
clk => scan_timer[16].CLK
clk => scan_timer[17].CLK
clk => scan_timer[18].CLK
clk => scan_timer[19].CLK
clk => scan_timer[20].CLK
clk => scan_timer[21].CLK
clk => scan_timer[22].CLK
clk => scan_timer[23].CLK
clk => scan_timer[24].CLK
clk => scan_timer[25].CLK
clk => scan_timer[26].CLK
clk => scan_timer[27].CLK
clk => scan_timer[28].CLK
clk => scan_timer[29].CLK
clk => scan_timer[30].CLK
clk => scan_timer[31].CLK
rst => scan_sel[0].ACLR
rst => scan_sel[1].ACLR
rst => scan_sel[2].ACLR
rst => scan_sel[3].ACLR
rst => scan_timer[0].ACLR
rst => scan_timer[1].ACLR
rst => scan_timer[2].ACLR
rst => scan_timer[3].ACLR
rst => scan_timer[4].ACLR
rst => scan_timer[5].ACLR
rst => scan_timer[6].ACLR
rst => scan_timer[7].ACLR
rst => scan_timer[8].ACLR
rst => scan_timer[9].ACLR
rst => scan_timer[10].ACLR
rst => scan_timer[11].ACLR
rst => scan_timer[12].ACLR
rst => scan_timer[13].ACLR
rst => scan_timer[14].ACLR
rst => scan_timer[15].ACLR
rst => scan_timer[16].ACLR
rst => scan_timer[17].ACLR
rst => scan_timer[18].ACLR
rst => scan_timer[19].ACLR
rst => scan_timer[20].ACLR
rst => scan_timer[21].ACLR
rst => scan_timer[22].ACLR
rst => scan_timer[23].ACLR
rst => scan_timer[24].ACLR
rst => scan_timer[25].ACLR
rst => scan_timer[26].ACLR
rst => scan_timer[27].ACLR
rst => scan_timer[28].ACLR
rst => scan_timer[29].ACLR
rst => scan_timer[30].ACLR
rst => scan_timer[31].ACLR
mode[0] => Mux16.IN8
mode[0] => Mux17.IN8
mode[0] => Mux18.IN8
mode[0] => Mux19.IN8
mode[0] => Mux20.IN8
mode[0] => Mux21.IN8
mode[0] => Mux22.IN8
mode[0] => Mux23.IN8
mode[0] => Mux24.IN8
mode[0] => Mux25.IN8
mode[0] => Mux26.IN8
mode[0] => Mux27.IN8
mode[0] => Mux28.IN8
mode[0] => Mux29.IN8
mode[0] => Mux30.IN8
mode[0] => Mux31.IN8
mode[1] => Mux16.IN7
mode[1] => Mux17.IN7
mode[1] => Mux18.IN7
mode[1] => Mux19.IN7
mode[1] => Mux20.IN7
mode[1] => Mux21.IN7
mode[1] => Mux22.IN7
mode[1] => Mux23.IN7
mode[1] => Mux24.IN7
mode[1] => Mux25.IN7
mode[1] => Mux26.IN7
mode[1] => Mux27.IN7
mode[1] => Mux28.IN7
mode[1] => Mux29.IN7
mode[1] => Mux30.IN7
mode[1] => Mux31.IN7
mode[2] => Mux16.IN6
mode[2] => Mux17.IN6
mode[2] => Mux18.IN6
mode[2] => Mux19.IN6
mode[2] => Mux20.IN6
mode[2] => Mux21.IN6
mode[2] => Mux22.IN6
mode[2] => Mux23.IN6
mode[2] => Mux24.IN6
mode[2] => Mux25.IN6
mode[2] => Mux26.IN6
mode[2] => Mux27.IN6
mode[2] => Mux28.IN6
mode[2] => Mux29.IN6
mode[2] => Mux30.IN6
mode[2] => Mux31.IN6
row_sel[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
row_sel[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
row_sel[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
row_sel[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
row_sel[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
row_sel[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
row_sel[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
row_sel[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
col_sel[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
col_sel[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
col_sel[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
col_sel[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
col_sel[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
col_sel[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
col_sel[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
col_sel[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DianZhen_Data[0] => LessThan0.IN16
DianZhen_Data[0] => Mux15.IN15
DianZhen_Data[1] => LessThan0.IN15
DianZhen_Data[1] => Mux14.IN15
DianZhen_Data[2] => LessThan0.IN14
DianZhen_Data[2] => Mux13.IN15
DianZhen_Data[3] => LessThan0.IN13
DianZhen_Data[3] => Mux12.IN15
DianZhen_Data[4] => LessThan0.IN12
DianZhen_Data[4] => Mux11.IN15
DianZhen_Data[5] => LessThan0.IN11
DianZhen_Data[5] => Mux10.IN15
DianZhen_Data[6] => LessThan0.IN10
DianZhen_Data[6] => Mux9.IN15
DianZhen_Data[7] => LessThan0.IN9
DianZhen_Data[7] => Mux8.IN15
DianZhen_Data[8] => LessThan1.IN16
DianZhen_Data[8] => Mux15.IN14
DianZhen_Data[9] => LessThan1.IN15
DianZhen_Data[9] => Mux14.IN14
DianZhen_Data[10] => LessThan1.IN14
DianZhen_Data[10] => Mux13.IN14
DianZhen_Data[11] => LessThan1.IN13
DianZhen_Data[11] => Mux12.IN14
DianZhen_Data[12] => LessThan1.IN12
DianZhen_Data[12] => Mux11.IN14
DianZhen_Data[13] => LessThan1.IN11
DianZhen_Data[13] => Mux10.IN14
DianZhen_Data[14] => LessThan1.IN10
DianZhen_Data[14] => Mux9.IN14
DianZhen_Data[15] => LessThan1.IN9
DianZhen_Data[15] => Mux8.IN14
DianZhen_Data[16] => LessThan2.IN16
DianZhen_Data[16] => Mux15.IN13
DianZhen_Data[17] => LessThan2.IN15
DianZhen_Data[17] => Mux14.IN13
DianZhen_Data[18] => LessThan2.IN14
DianZhen_Data[18] => Mux13.IN13
DianZhen_Data[19] => LessThan2.IN13
DianZhen_Data[19] => Mux12.IN13
DianZhen_Data[20] => LessThan2.IN12
DianZhen_Data[20] => Mux11.IN13
DianZhen_Data[21] => LessThan2.IN11
DianZhen_Data[21] => Mux10.IN13
DianZhen_Data[22] => LessThan2.IN10
DianZhen_Data[22] => Mux9.IN13
DianZhen_Data[23] => LessThan2.IN9
DianZhen_Data[23] => Mux8.IN13
DianZhen_Data[24] => LessThan3.IN16
DianZhen_Data[24] => Mux15.IN12
DianZhen_Data[25] => LessThan3.IN15
DianZhen_Data[25] => Mux14.IN12
DianZhen_Data[26] => LessThan3.IN14
DianZhen_Data[26] => Mux13.IN12
DianZhen_Data[27] => LessThan3.IN13
DianZhen_Data[27] => Mux12.IN12
DianZhen_Data[28] => LessThan3.IN12
DianZhen_Data[28] => Mux11.IN12
DianZhen_Data[29] => LessThan3.IN11
DianZhen_Data[29] => Mux10.IN12
DianZhen_Data[30] => LessThan3.IN10
DianZhen_Data[30] => Mux9.IN12
DianZhen_Data[31] => LessThan3.IN9
DianZhen_Data[31] => Mux8.IN12
DianZhen_Data[32] => LessThan4.IN16
DianZhen_Data[32] => Mux15.IN11
DianZhen_Data[33] => LessThan4.IN15
DianZhen_Data[33] => Mux14.IN11
DianZhen_Data[34] => LessThan4.IN14
DianZhen_Data[34] => Mux13.IN11
DianZhen_Data[35] => LessThan4.IN13
DianZhen_Data[35] => Mux12.IN11
DianZhen_Data[36] => LessThan4.IN12
DianZhen_Data[36] => Mux11.IN11
DianZhen_Data[37] => LessThan4.IN11
DianZhen_Data[37] => Mux10.IN11
DianZhen_Data[38] => LessThan4.IN10
DianZhen_Data[38] => Mux9.IN11
DianZhen_Data[39] => LessThan4.IN9
DianZhen_Data[39] => Mux8.IN11
DianZhen_Data[40] => LessThan5.IN16
DianZhen_Data[40] => Mux15.IN10
DianZhen_Data[41] => LessThan5.IN15
DianZhen_Data[41] => Mux14.IN10
DianZhen_Data[42] => LessThan5.IN14
DianZhen_Data[42] => Mux13.IN10
DianZhen_Data[43] => LessThan5.IN13
DianZhen_Data[43] => Mux12.IN10
DianZhen_Data[44] => LessThan5.IN12
DianZhen_Data[44] => Mux11.IN10
DianZhen_Data[45] => LessThan5.IN11
DianZhen_Data[45] => Mux10.IN10
DianZhen_Data[46] => LessThan5.IN10
DianZhen_Data[46] => Mux9.IN10
DianZhen_Data[47] => LessThan5.IN9
DianZhen_Data[47] => Mux8.IN10
DianZhen_Data[48] => LessThan6.IN16
DianZhen_Data[48] => Mux15.IN9
DianZhen_Data[49] => LessThan6.IN15
DianZhen_Data[49] => Mux14.IN9
DianZhen_Data[50] => LessThan6.IN14
DianZhen_Data[50] => Mux13.IN9
DianZhen_Data[51] => LessThan6.IN13
DianZhen_Data[51] => Mux12.IN9
DianZhen_Data[52] => LessThan6.IN12
DianZhen_Data[52] => Mux11.IN9
DianZhen_Data[53] => LessThan6.IN11
DianZhen_Data[53] => Mux10.IN9
DianZhen_Data[54] => LessThan6.IN10
DianZhen_Data[54] => Mux9.IN9
DianZhen_Data[55] => LessThan6.IN9
DianZhen_Data[55] => Mux8.IN9
DianZhen_Data[56] => LessThan7.IN16
DianZhen_Data[56] => Mux15.IN8
DianZhen_Data[57] => LessThan7.IN15
DianZhen_Data[57] => Mux14.IN8
DianZhen_Data[58] => LessThan7.IN14
DianZhen_Data[58] => Mux13.IN8
DianZhen_Data[59] => LessThan7.IN13
DianZhen_Data[59] => Mux12.IN8
DianZhen_Data[60] => LessThan7.IN12
DianZhen_Data[60] => Mux11.IN8
DianZhen_Data[61] => LessThan7.IN11
DianZhen_Data[61] => Mux10.IN8
DianZhen_Data[62] => LessThan7.IN10
DianZhen_Data[62] => Mux9.IN8
DianZhen_Data[63] => LessThan7.IN9
DianZhen_Data[63] => Mux8.IN8


|display|display_state:display_state_inst|random_num:r1
clk => ran_num[0]~reg0.CLK
clk => ran_num[1]~reg0.CLK
clk => ran_num[2]~reg0.CLK
clk => ran_num_reg[0].CLK
clk => ran_num_reg[1].CLK
clk => ran_num_reg[2].CLK
rst => ran_num[0]~reg0.ACLR
rst => ran_num[1]~reg0.ACLR
rst => ran_num[2]~reg0.ACLR
rst => ran_num_reg[0].PRESET
rst => ran_num_reg[1].ACLR
rst => ran_num_reg[2].ACLR
en_RESTARTdown => ran_num.OUTPUTSELECT
en_RESTARTdown => ran_num.OUTPUTSELECT
en_RESTARTdown => ran_num.OUTPUTSELECT
en_direction => ran_num.OUTPUTSELECT
en_direction => ran_num.OUTPUTSELECT
en_direction => ran_num.OUTPUTSELECT
ran_num[0] <= ran_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran_num[1] <= ran_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran_num[2] <= ran_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|display|seg_led:seg_led_inst
clk => clk.IN1
rst_n => rst_n.IN1
bcd[0] => Mux3.IN7
bcd[0] => Equal2.IN3
bcd[1] => Mux2.IN7
bcd[1] => Equal2.IN2
bcd[2] => Mux1.IN7
bcd[2] => Equal2.IN1
bcd[3] => Mux0.IN7
bcd[3] => Equal2.IN0
bcd[4] => Mux3.IN6
bcd[4] => Equal0.IN3
bcd[5] => Mux2.IN6
bcd[5] => Equal0.IN2
bcd[6] => Mux1.IN6
bcd[6] => Equal0.IN1
bcd[7] => Mux0.IN6
bcd[7] => Equal0.IN0
X_signal => seg_led_r[6].DATAB
seg_sel[0] <= sel_r[0].DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= sel_r[1].DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= sel_r[2].DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= <VCC>
seg_sel[4] <= <VCC>
seg_sel[5] <= <VCC>
seg_sel[6] <= <VCC>
seg_sel[7] <= <VCC>
seg_led[0] <= seg_led_r[0].DB_MAX_OUTPUT_PORT_TYPE
seg_led[1] <= seg_led_r[1].DB_MAX_OUTPUT_PORT_TYPE
seg_led[2] <= seg_led_r[2].DB_MAX_OUTPUT_PORT_TYPE
seg_led[3] <= seg_led_r[3].DB_MAX_OUTPUT_PORT_TYPE
seg_led[4] <= seg_led_r[4].DB_MAX_OUTPUT_PORT_TYPE
seg_led[5] <= seg_led_r[5].DB_MAX_OUTPUT_PORT_TYPE
seg_led[6] <= seg_led_r[6].DB_MAX_OUTPUT_PORT_TYPE
seg_led[7] <= seg_led_r[7].DB_MAX_OUTPUT_PORT_TYPE


|display|seg_led:seg_led_inst|display_divider:u10
clk => clk_p.CLK
clk => cnt_p[0].CLK
clk => cnt_p[1].CLK
clk => cnt_p[2].CLK
clk => cnt_p[3].CLK
clk => cnt_p[4].CLK
clk => cnt_p[5].CLK
clk => cnt_p[6].CLK
clk => cnt_p[7].CLK
clk => cnt_p[8].CLK
clk => cnt_p[9].CLK
clk => cnt_p[10].CLK
clk => cnt_p[11].CLK
clk => cnt_p[12].CLK
clk => cnt_p[13].CLK
clk => cnt_p[14].CLK
clk => cnt_p[15].CLK
clk => cnt_p[16].CLK
clk => cnt_p[17].CLK
clk => cnt_p[18].CLK
clk => cnt_p[19].CLK
clk => cnt_p[20].CLK
clk => cnt_p[21].CLK
clk => cnt_p[22].CLK
clk => cnt_p[23].CLK
clk => cnt_p[24].CLK
clk => cnt_p[25].CLK
clk => cnt_p[26].CLK
clk => cnt_p[27].CLK
clk => cnt_p[28].CLK
clk => cnt_p[29].CLK
clk => cnt_p[30].CLK
clk => cnt_p[31].CLK
rst_n => clk_p.ACLR
rst_n => cnt_p[0].ACLR
rst_n => cnt_p[1].ACLR
rst_n => cnt_p[2].ACLR
rst_n => cnt_p[3].ACLR
rst_n => cnt_p[4].ACLR
rst_n => cnt_p[5].ACLR
rst_n => cnt_p[6].ACLR
rst_n => cnt_p[7].ACLR
rst_n => cnt_p[8].ACLR
rst_n => cnt_p[9].ACLR
rst_n => cnt_p[10].ACLR
rst_n => cnt_p[11].ACLR
rst_n => cnt_p[12].ACLR
rst_n => cnt_p[13].ACLR
rst_n => cnt_p[14].ACLR
rst_n => cnt_p[15].ACLR
rst_n => cnt_p[16].ACLR
rst_n => cnt_p[17].ACLR
rst_n => cnt_p[18].ACLR
rst_n => cnt_p[19].ACLR
rst_n => cnt_p[20].ACLR
rst_n => cnt_p[21].ACLR
rst_n => cnt_p[22].ACLR
rst_n => cnt_p[23].ACLR
rst_n => cnt_p[24].ACLR
rst_n => cnt_p[25].ACLR
rst_n => cnt_p[26].ACLR
rst_n => cnt_p[27].ACLR
rst_n => cnt_p[28].ACLR
rst_n => cnt_p[29].ACLR
rst_n => cnt_p[30].ACLR
rst_n => cnt_p[31].ACLR
clkout <= clk_p.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_restart
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].ACLR
rst => key_sec[0].ACLR
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => cnt[18].ACLR
rst => cnt[19].ACLR
rst => cnt[20].ACLR
rst => cnt[21].ACLR
rst => cnt[22].ACLR
rst => cnt[23].ACLR
rst => cnt[24].ACLR
rst => cnt[25].ACLR
rst => cnt[26].ACLR
rst => cnt[27].ACLR
rst => cnt[28].ACLR
rst => cnt[29].ACLR
rst => cnt[30].ACLR
rst => cnt[31].ACLR
rst => key_rst_pre[0].ACLR
rst => key_rst[0].ACLR
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_u1
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].ACLR
rst => key_sec[0].ACLR
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => cnt[18].ACLR
rst => cnt[19].ACLR
rst => cnt[20].ACLR
rst => cnt[21].ACLR
rst => cnt[22].ACLR
rst => cnt[23].ACLR
rst => cnt[24].ACLR
rst => cnt[25].ACLR
rst => cnt[26].ACLR
rst => cnt[27].ACLR
rst => cnt[28].ACLR
rst => cnt[29].ACLR
rst => cnt[30].ACLR
rst => cnt[31].ACLR
rst => key_rst_pre[0].ACLR
rst => key_rst[0].ACLR
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_u2
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].ACLR
rst => key_sec[0].ACLR
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => cnt[18].ACLR
rst => cnt[19].ACLR
rst => cnt[20].ACLR
rst => cnt[21].ACLR
rst => cnt[22].ACLR
rst => cnt[23].ACLR
rst => cnt[24].ACLR
rst => cnt[25].ACLR
rst => cnt[26].ACLR
rst => cnt[27].ACLR
rst => cnt[28].ACLR
rst => cnt[29].ACLR
rst => cnt[30].ACLR
rst => cnt[31].ACLR
rst => key_rst_pre[0].ACLR
rst => key_rst[0].ACLR
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_u3
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].ACLR
rst => key_sec[0].ACLR
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => cnt[18].ACLR
rst => cnt[19].ACLR
rst => cnt[20].ACLR
rst => cnt[21].ACLR
rst => cnt[22].ACLR
rst => cnt[23].ACLR
rst => cnt[24].ACLR
rst => cnt[25].ACLR
rst => cnt[26].ACLR
rst => cnt[27].ACLR
rst => cnt[28].ACLR
rst => cnt[29].ACLR
rst => cnt[30].ACLR
rst => cnt[31].ACLR
rst => key_rst_pre[0].ACLR
rst => key_rst[0].ACLR
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_u4
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].ACLR
rst => key_sec[0].ACLR
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => cnt[18].ACLR
rst => cnt[19].ACLR
rst => cnt[20].ACLR
rst => cnt[21].ACLR
rst => cnt[22].ACLR
rst => cnt[23].ACLR
rst => cnt[24].ACLR
rst => cnt[25].ACLR
rst => cnt[26].ACLR
rst => cnt[27].ACLR
rst => cnt[28].ACLR
rst => cnt[29].ACLR
rst => cnt[30].ACLR
rst => cnt[31].ACLR
rst => key_rst_pre[0].ACLR
rst => key_rst[0].ACLR
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


