### fm4dd - Embedded Systems â€¢ Hardware Design â€¢ Open Source Engineering

<table>
<tr>
<td width="60%" valign="top">
<img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=fm4dd" />
</td>
<td width="40%" valign="middle">
<pre>
Hardware:    Microcontrollers, SBCs, sensors, PCB Design
Languages:   C, C++, Python, Bash, Verilog
Systems:     Linux, RTOS, embedded toolchains
Networking:  TLS and PKI
Tools:       Git, GCC, OpenSSL, Wireshark, KiCad
</pre>
</td>
</tr>
</table>

### ðŸš€ Featured Projects

<table>
<tr>
<td width="200"><img src="https://raw.githubusercontent.com/fm4dd/gm-study-max/main/examples/display/sim/gm-study-max-lcd.jpg" width="200" /></td>
<td><strong>gm-study-max</strong><br> Application module board for the GateMate FPGA evaluation board E1. It connects through all six GPIO headers, and the input/output components are designed after popular FPGA trainer boards commonly used in electrical engineering and embedded systems education.<br><a href="https://github.com/fm4dd/gm-study-max">Repository</a></td>
</tr>
<tr>
<td width="200"><img src="https://raw.githubusercontent.com/fm4dd/gm-proto-e1/main/fabfiles-tht/images/gm-proto-e1-assembly2.jpg" width="200" /></td>
<td><strong>gm-proto-e1</strong><br>Modular prototyping board for the GateMate FPGA evaluation board E1, providing a 2.54mm breadboarding grid for rapid development, signal interfacing, power regulation, and mixedâ€‘signal experimentation.<br><a href="https://github.com/fm4dd/gm-proto-e1">Repository</a></td>
</tr>
<tr>
<td width="200"><img src="https://raw.githubusercontent.com/fm4dd/picon-one-hw/master/images/picon-one-top-angle-v10a.jpg" width="200" /></td>
<td><strong>picon-one-hw</strong><br>Compact singleâ€‘board hardware platform for embedded control, sensor integration, Wifi/ZigBee communication for lowâ€‘power applications based on Raspberry Pi fitted into an industrial enclosure.<br><a href="https://github.com/fm4dd/picon-one-hw">Repository</a></td>
</tr>
<tr>
<td width="200"><img src="https://github.com/fm4dd/gatemate-riscv/blob/main/images/gatemate-e1.jpg?raw=true" width="200" /></td>
<td><strong>gatemate-riscv</strong><br>RISCâ€‘V softâ€‘core implementation for the Cologne Chip GateMate FPGA, exploring CPU architecture, onâ€‘chip memory, peripheral integration, and hardwareâ€‘accelerated processing.<br><a href="https://github.com/fm4dd/gatemate-riscv">Repository</a></td>
</tr>
</table>
