/* Generated by Yosys 0.47+61 (git sha1 81011ad92, clang++ 18.1.8 -fPIC -O3) */

module booth_pp_16(x_i0, x_i1, x_i2, data_i, data_o, adj_o);
  wire ghdl_rtil_signal_00_;
  wire ghdl_rtil_signal_01_;
  wire ghdl_rtil_signal_02_;
  wire ghdl_rtil_signal_03_;
  wire ghdl_rtil_signal_04_;
  wire ghdl_rtil_signal_05_;
  wire ghdl_rtil_signal_06_;
  wire ghdl_rtil_signal_07_;
  wire ghdl_rtil_signal_08_;
  wire ghdl_rtil_signal_09_;
  wire ghdl_rtil_signal_10_;
  wire ghdl_rtil_signal_11_;
  output adj_o;
  wire adj_o;
  wire [15:0] data_comp;
  input [15:0] data_i;
  wire [15:0] data_i;
  output [15:0] data_o;
  wire [15:0] data_o;
  wire [15:0] data_o_tmp;
  wire [15:0] shift;
  wire signo_booth;
  wire signo_oper;
  wire two_m;
  input x_i0;
  wire x_i0;
  input x_i1;
  wire x_i1;
  input x_i2;
  wire x_i2;
  wire zero;
  assign ghdl_rtil_signal_03_ = x_i2 & ghdl_rtil_signal_02_;
  assign signo_booth = ghdl_rtil_signal_01_ | ghdl_rtil_signal_03_;
  assign ghdl_rtil_signal_01_ = x_i2 & ghdl_rtil_signal_00_;
  assign ghdl_rtil_signal_04_ = ghdl_rtil_signal_01_ & ghdl_rtil_signal_02_;
  assign ghdl_rtil_signal_06_ = ghdl_rtil_signal_05_ & x_i1;
  assign ghdl_rtil_signal_07_ = ghdl_rtil_signal_06_ & x_i0;
  assign two_m = ghdl_rtil_signal_04_ | ghdl_rtil_signal_07_;
  assign ghdl_rtil_signal_08_ = x_i2 | x_i1;
  assign ghdl_rtil_signal_09_ = ghdl_rtil_signal_08_ | x_i0;
  assign ghdl_rtil_signal_05_ = ~ x_i2;
  assign ghdl_rtil_signal_00_ = ~ x_i1;
  assign ghdl_rtil_signal_10_ = ghdl_rtil_signal_05_ | ghdl_rtil_signal_00_;
  assign ghdl_rtil_signal_02_ = ~ x_i0;
  assign ghdl_rtil_signal_11_ = ghdl_rtil_signal_10_ | ghdl_rtil_signal_02_;
  assign zero = ghdl_rtil_signal_09_ & ghdl_rtil_signal_11_;
  assign signo_oper = signo_booth ^ data_i[15];
  assign shift = two_m ? { data_i[14:0], 1'h0 } : { 1'h0, data_i[14:0] };
  assign data_comp = { signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper } ^ shift;
  assign data_o_tmp = { zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero } & data_comp;
  assign data_o[15] = ~ data_o_tmp[15];
  assign adj_o = signo_oper & zero;
  assign data_o[14:0] = data_o_tmp[14:0];
endmodule

module booth_pp_21(x_i0, x_i1, x_i2, data_i, data_o, adj_o);
  wire ghdl_rtil_signal_00_;
  wire ghdl_rtil_signal_01_;
  wire ghdl_rtil_signal_02_;
  wire ghdl_rtil_signal_03_;
  wire ghdl_rtil_signal_04_;
  wire ghdl_rtil_signal_05_;
  wire ghdl_rtil_signal_06_;
  wire ghdl_rtil_signal_07_;
  wire ghdl_rtil_signal_08_;
  wire ghdl_rtil_signal_09_;
  wire ghdl_rtil_signal_10_;
  wire ghdl_rtil_signal_11_;
  output adj_o;
  wire adj_o;
  wire [20:0] data_comp;
  input [20:0] data_i;
  wire [20:0] data_i;
  output [20:0] data_o;
  wire [20:0] data_o;
  wire [20:0] data_o_tmp;
  wire [20:0] shift;
  wire signo_booth;
  wire signo_oper;
  wire two_m;
  input x_i0;
  wire x_i0;
  input x_i1;
  wire x_i1;
  input x_i2;
  wire x_i2;
  wire zero;
  assign ghdl_rtil_signal_03_ = x_i2 & ghdl_rtil_signal_02_;
  assign signo_booth = ghdl_rtil_signal_01_ | ghdl_rtil_signal_03_;
  assign ghdl_rtil_signal_01_ = x_i2 & ghdl_rtil_signal_00_;
  assign ghdl_rtil_signal_04_ = ghdl_rtil_signal_01_ & ghdl_rtil_signal_02_;
  assign ghdl_rtil_signal_06_ = ghdl_rtil_signal_05_ & x_i1;
  assign ghdl_rtil_signal_07_ = ghdl_rtil_signal_06_ & x_i0;
  assign two_m = ghdl_rtil_signal_04_ | ghdl_rtil_signal_07_;
  assign ghdl_rtil_signal_08_ = x_i2 | x_i1;
  assign ghdl_rtil_signal_09_ = ghdl_rtil_signal_08_ | x_i0;
  assign ghdl_rtil_signal_05_ = ~ x_i2;
  assign ghdl_rtil_signal_00_ = ~ x_i1;
  assign ghdl_rtil_signal_10_ = ghdl_rtil_signal_05_ | ghdl_rtil_signal_00_;
  assign ghdl_rtil_signal_02_ = ~ x_i0;
  assign ghdl_rtil_signal_11_ = ghdl_rtil_signal_10_ | ghdl_rtil_signal_02_;
  assign zero = ghdl_rtil_signal_09_ & ghdl_rtil_signal_11_;
  assign signo_oper = signo_booth ^ data_i[20];
  assign shift = two_m ? { data_i[19:0], 1'h0 } : { 1'h0, data_i[19:0] };
  assign data_comp = { signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper, signo_oper } ^ shift;
  assign data_o_tmp = { zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero, zero } & data_comp;
  assign data_o[20] = ~ data_o_tmp[20];
  assign adj_o = signo_oper & zero;
  assign data_o[19:0] = data_o_tmp[19:0];
endmodule

module clz_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e(i_data, o_zeros, o_msb_zeros);
  wire ghdl_rtil_signal_00_;
  wire ghdl_rtil_signal_01_;
  wire ghdl_rtil_signal_02_;
  wire ghdl_rtil_signal_03_;
  wire ghdl_rtil_signal_04_;
  wire ghdl_rtil_signal_05_;
  wire ghdl_rtil_signal_06_;
  wire ghdl_rtil_signal_07_;
  wire ghdl_rtil_signal_08_;
  wire ghdl_rtil_signal_09_;
  wire ghdl_rtil_signal_10_;
  wire ghdl_rtil_signal_11_;
  wire ghdl_rtil_signal_12_;
  wire ghdl_rtil_signal_13_;
  wire ghdl_rtil_signal_14_;
  wire ghdl_rtil_signal_15_;
  wire ghdl_rtil_signal_16_;
  wire ghdl_rtil_signal_17_;
  wire ghdl_rtil_signal_18_;
  wire ghdl_rtil_signal_19_;
  wire ghdl_rtil_signal_20_;
  wire ghdl_rtil_signal_21_;
  wire ghdl_rtil_signal_22_;
  wire ghdl_rtil_signal_23_;
  wire ghdl_rtil_signal_24_;
  wire ghdl_rtil_signal_25_;
  wire ghdl_rtil_signal_26_;
  wire ghdl_rtil_signal_27_;
  wire ghdl_rtil_signal_28_;
  wire ghdl_rtil_signal_29_;
  wire ghdl_rtil_signal_30_;
  wire ghdl_rtil_signal_31_;
  wire ghdl_rtil_signal_32_;
  wire ghdl_rtil_signal_33_;
  wire ghdl_rtil_signal_34_;
  wire ghdl_rtil_signal_35_;
  wire ghdl_rtil_signal_36_;
  wire ghdl_rtil_signal_37_;
  wire ghdl_rtil_signal_38_;
  wire ghdl_rtil_signal_39_;
  wire ghdl_rtil_signal_40_;
  wire ghdl_rtil_signal_41_;
  wire ghdl_rtil_signal_42_;
  wire ghdl_rtil_signal_43_;
  wire ghdl_rtil_signal_44_;
  wire ghdl_rtil_signal_45_;
  wire ghdl_rtil_signal_46_;
  wire ghdl_rtil_signal_47_;
  wire ghdl_rtil_signal_48_;
  wire ghdl_rtil_signal_49_;
  wire ghdl_rtil_signal_50_;
  wire ghdl_rtil_signal_51_;
  wire ghdl_rtil_signal_52_;
  wire ghdl_rtil_signal_53_;
  wire ghdl_rtil_signal_54_;
  wire ghdl_rtil_signal_55_;
  wire ghdl_rtil_signal_56_;
  wire ghdl_rtil_signal_57_;
  wire ghdl_rtil_signal_58_;
  input [63:0] i_data;
  wire [63:0] i_data;
  output o_msb_zeros;
  wire o_msb_zeros;
  output [5:0] o_zeros;
  wire [5:0] o_zeros;
  wire [5:0] s_zeros;
  wire [63:0] \u:1.aux ;
  wire [31:0] \u:2.aux ;
  wire [15:0] \u:3.aux ;
  wire [7:0] \u:4.aux ;
  wire [3:0] \u:5.aux ;
  wire [5:0] w_and;
  wire [383:0] w_or;
  assign ghdl_rtil_signal_56_ = ~ w_or[66];
  assign s_zeros[4] = ghdl_rtil_signal_56_ & \u:5.aux [1];
  assign s_zeros[5] = ~ w_or[0];
  assign w_and[1] = s_zeros[0] & s_zeros[1];
  assign o_zeros[1] = s_zeros[1] & ghdl_rtil_signal_57_;
  assign w_and[2] = w_and[1] & s_zeros[2];
  assign o_zeros[2] = s_zeros[2] & ghdl_rtil_signal_57_;
  assign w_and[3] = w_and[2] & s_zeros[3];
  assign o_zeros[3] = s_zeros[3] & ghdl_rtil_signal_57_;
  assign w_and[4] = w_and[3] & s_zeros[4];
  assign o_zeros[4] = s_zeros[4] & ghdl_rtil_signal_57_;
  assign w_and[5] = w_and[4] & s_zeros[5];
  assign o_zeros[5] = s_zeros[5] & ghdl_rtil_signal_57_;
  assign ghdl_rtil_signal_58_ = ~ i_data[0];
  assign o_msb_zeros = ghdl_rtil_signal_58_ & w_and[5];
  assign ghdl_rtil_signal_57_ = ~ o_msb_zeros;
  assign o_zeros[0] = s_zeros[0] & ghdl_rtil_signal_57_;
  assign \u:1.aux [0] = ~ i_data[1];
  assign w_or[256] = i_data[3] | i_data[2];
  assign \u:1.aux [1] = i_data[2] | \u:1.aux [0];
  assign ghdl_rtil_signal_00_ = ~ i_data[3];
  assign \u:1.aux [2] = ghdl_rtil_signal_00_ & \u:1.aux [1];
  assign w_or[257] = i_data[5] | i_data[4];
  assign \u:1.aux [3] = i_data[4] | \u:1.aux [2];
  assign ghdl_rtil_signal_01_ = ~ i_data[5];
  assign \u:1.aux [4] = ghdl_rtil_signal_01_ & \u:1.aux [3];
  assign w_or[258] = i_data[7] | i_data[6];
  assign \u:1.aux [5] = i_data[6] | \u:1.aux [4];
  assign ghdl_rtil_signal_02_ = ~ i_data[7];
  assign \u:1.aux [6] = ghdl_rtil_signal_02_ & \u:1.aux [5];
  assign w_or[259] = i_data[9] | i_data[8];
  assign \u:1.aux [7] = i_data[8] | \u:1.aux [6];
  assign ghdl_rtil_signal_03_ = ~ i_data[9];
  assign \u:1.aux [8] = ghdl_rtil_signal_03_ & \u:1.aux [7];
  assign w_or[260] = i_data[11] | i_data[10];
  assign \u:1.aux [9] = i_data[10] | \u:1.aux [8];
  assign ghdl_rtil_signal_04_ = ~ i_data[11];
  assign \u:1.aux [10] = ghdl_rtil_signal_04_ & \u:1.aux [9];
  assign w_or[261] = i_data[13] | i_data[12];
  assign \u:1.aux [11] = i_data[12] | \u:1.aux [10];
  assign ghdl_rtil_signal_05_ = ~ i_data[13];
  assign \u:1.aux [12] = ghdl_rtil_signal_05_ & \u:1.aux [11];
  assign w_or[262] = i_data[15] | i_data[14];
  assign \u:1.aux [13] = i_data[14] | \u:1.aux [12];
  assign ghdl_rtil_signal_06_ = ~ i_data[15];
  assign \u:1.aux [14] = ghdl_rtil_signal_06_ & \u:1.aux [13];
  assign w_or[263] = i_data[17] | i_data[16];
  assign \u:1.aux [15] = i_data[16] | \u:1.aux [14];
  assign ghdl_rtil_signal_07_ = ~ i_data[17];
  assign \u:1.aux [16] = ghdl_rtil_signal_07_ & \u:1.aux [15];
  assign w_or[264] = i_data[19] | i_data[18];
  assign \u:1.aux [17] = i_data[18] | \u:1.aux [16];
  assign ghdl_rtil_signal_08_ = ~ i_data[19];
  assign \u:1.aux [18] = ghdl_rtil_signal_08_ & \u:1.aux [17];
  assign w_or[265] = i_data[21] | i_data[20];
  assign \u:1.aux [19] = i_data[20] | \u:1.aux [18];
  assign ghdl_rtil_signal_09_ = ~ i_data[21];
  assign \u:1.aux [20] = ghdl_rtil_signal_09_ & \u:1.aux [19];
  assign w_or[266] = i_data[23] | i_data[22];
  assign \u:1.aux [21] = i_data[22] | \u:1.aux [20];
  assign ghdl_rtil_signal_10_ = ~ i_data[23];
  assign \u:1.aux [22] = ghdl_rtil_signal_10_ & \u:1.aux [21];
  assign w_or[267] = i_data[25] | i_data[24];
  assign \u:1.aux [23] = i_data[24] | \u:1.aux [22];
  assign ghdl_rtil_signal_11_ = ~ i_data[25];
  assign \u:1.aux [24] = ghdl_rtil_signal_11_ & \u:1.aux [23];
  assign w_or[268] = i_data[27] | i_data[26];
  assign \u:1.aux [25] = i_data[26] | \u:1.aux [24];
  assign ghdl_rtil_signal_12_ = ~ i_data[27];
  assign \u:1.aux [26] = ghdl_rtil_signal_12_ & \u:1.aux [25];
  assign w_or[269] = i_data[29] | i_data[28];
  assign \u:1.aux [27] = i_data[28] | \u:1.aux [26];
  assign ghdl_rtil_signal_13_ = ~ i_data[29];
  assign \u:1.aux [28] = ghdl_rtil_signal_13_ & \u:1.aux [27];
  assign w_or[270] = i_data[31] | i_data[30];
  assign \u:1.aux [29] = i_data[30] | \u:1.aux [28];
  assign ghdl_rtil_signal_14_ = ~ i_data[31];
  assign \u:1.aux [30] = ghdl_rtil_signal_14_ & \u:1.aux [29];
  assign w_or[271] = i_data[33] | i_data[32];
  assign \u:1.aux [31] = i_data[32] | \u:1.aux [30];
  assign ghdl_rtil_signal_15_ = ~ i_data[33];
  assign \u:1.aux [32] = ghdl_rtil_signal_15_ & \u:1.aux [31];
  assign w_or[272] = i_data[35] | i_data[34];
  assign \u:1.aux [33] = i_data[34] | \u:1.aux [32];
  assign ghdl_rtil_signal_16_ = ~ i_data[35];
  assign \u:1.aux [34] = ghdl_rtil_signal_16_ & \u:1.aux [33];
  assign w_or[273] = i_data[37] | i_data[36];
  assign \u:1.aux [35] = i_data[36] | \u:1.aux [34];
  assign ghdl_rtil_signal_17_ = ~ i_data[37];
  assign \u:1.aux [36] = ghdl_rtil_signal_17_ & \u:1.aux [35];
  assign w_or[274] = i_data[39] | i_data[38];
  assign \u:1.aux [37] = i_data[38] | \u:1.aux [36];
  assign ghdl_rtil_signal_18_ = ~ i_data[39];
  assign \u:1.aux [38] = ghdl_rtil_signal_18_ & \u:1.aux [37];
  assign w_or[275] = i_data[41] | i_data[40];
  assign \u:1.aux [39] = i_data[40] | \u:1.aux [38];
  assign ghdl_rtil_signal_19_ = ~ i_data[41];
  assign \u:1.aux [40] = ghdl_rtil_signal_19_ & \u:1.aux [39];
  assign w_or[276] = i_data[43] | i_data[42];
  assign \u:1.aux [41] = i_data[42] | \u:1.aux [40];
  assign ghdl_rtil_signal_20_ = ~ i_data[43];
  assign \u:1.aux [42] = ghdl_rtil_signal_20_ & \u:1.aux [41];
  assign w_or[277] = i_data[45] | i_data[44];
  assign \u:1.aux [43] = i_data[44] | \u:1.aux [42];
  assign ghdl_rtil_signal_21_ = ~ i_data[45];
  assign \u:1.aux [44] = ghdl_rtil_signal_21_ & \u:1.aux [43];
  assign w_or[278] = i_data[47] | i_data[46];
  assign \u:1.aux [45] = i_data[46] | \u:1.aux [44];
  assign ghdl_rtil_signal_22_ = ~ i_data[47];
  assign \u:1.aux [46] = ghdl_rtil_signal_22_ & \u:1.aux [45];
  assign w_or[279] = i_data[49] | i_data[48];
  assign \u:1.aux [47] = i_data[48] | \u:1.aux [46];
  assign ghdl_rtil_signal_23_ = ~ i_data[49];
  assign \u:1.aux [48] = ghdl_rtil_signal_23_ & \u:1.aux [47];
  assign w_or[280] = i_data[51] | i_data[50];
  assign \u:1.aux [49] = i_data[50] | \u:1.aux [48];
  assign ghdl_rtil_signal_24_ = ~ i_data[51];
  assign \u:1.aux [50] = ghdl_rtil_signal_24_ & \u:1.aux [49];
  assign w_or[281] = i_data[53] | i_data[52];
  assign \u:1.aux [51] = i_data[52] | \u:1.aux [50];
  assign ghdl_rtil_signal_25_ = ~ i_data[53];
  assign \u:1.aux [52] = ghdl_rtil_signal_25_ & \u:1.aux [51];
  assign w_or[282] = i_data[55] | i_data[54];
  assign \u:1.aux [53] = i_data[54] | \u:1.aux [52];
  assign ghdl_rtil_signal_26_ = ~ i_data[55];
  assign \u:1.aux [54] = ghdl_rtil_signal_26_ & \u:1.aux [53];
  assign w_or[283] = i_data[57] | i_data[56];
  assign \u:1.aux [55] = i_data[56] | \u:1.aux [54];
  assign ghdl_rtil_signal_27_ = ~ i_data[57];
  assign \u:1.aux [56] = ghdl_rtil_signal_27_ & \u:1.aux [55];
  assign w_or[284] = i_data[59] | i_data[58];
  assign \u:1.aux [57] = i_data[58] | \u:1.aux [56];
  assign ghdl_rtil_signal_28_ = ~ i_data[59];
  assign \u:1.aux [58] = ghdl_rtil_signal_28_ & \u:1.aux [57];
  assign w_or[285] = i_data[61] | i_data[60];
  assign \u:1.aux [59] = i_data[60] | \u:1.aux [58];
  assign ghdl_rtil_signal_29_ = ~ i_data[61];
  assign \u:1.aux [60] = ghdl_rtil_signal_29_ & \u:1.aux [59];
  assign w_or[286] = i_data[63] | i_data[62];
  assign \u:1.aux [61] = i_data[62] | \u:1.aux [60];
  assign ghdl_rtil_signal_30_ = ~ i_data[63];
  assign s_zeros[0] = ghdl_rtil_signal_30_ & \u:1.aux [61];
  assign \u:2.aux [0] = ~ w_or[256];
  assign w_or[192] = w_or[258] | w_or[257];
  assign \u:2.aux [1] = w_or[257] | \u:2.aux [0];
  assign ghdl_rtil_signal_31_ = ~ w_or[258];
  assign \u:2.aux [2] = ghdl_rtil_signal_31_ & \u:2.aux [1];
  assign w_or[193] = w_or[260] | w_or[259];
  assign \u:2.aux [3] = w_or[259] | \u:2.aux [2];
  assign ghdl_rtil_signal_32_ = ~ w_or[260];
  assign \u:2.aux [4] = ghdl_rtil_signal_32_ & \u:2.aux [3];
  assign w_or[194] = w_or[262] | w_or[261];
  assign \u:2.aux [5] = w_or[261] | \u:2.aux [4];
  assign ghdl_rtil_signal_33_ = ~ w_or[262];
  assign \u:2.aux [6] = ghdl_rtil_signal_33_ & \u:2.aux [5];
  assign w_or[195] = w_or[264] | w_or[263];
  assign \u:2.aux [7] = w_or[263] | \u:2.aux [6];
  assign ghdl_rtil_signal_34_ = ~ w_or[264];
  assign \u:2.aux [8] = ghdl_rtil_signal_34_ & \u:2.aux [7];
  assign w_or[196] = w_or[266] | w_or[265];
  assign \u:2.aux [9] = w_or[265] | \u:2.aux [8];
  assign ghdl_rtil_signal_35_ = ~ w_or[266];
  assign \u:2.aux [10] = ghdl_rtil_signal_35_ & \u:2.aux [9];
  assign w_or[197] = w_or[268] | w_or[267];
  assign \u:2.aux [11] = w_or[267] | \u:2.aux [10];
  assign ghdl_rtil_signal_36_ = ~ w_or[268];
  assign \u:2.aux [12] = ghdl_rtil_signal_36_ & \u:2.aux [11];
  assign w_or[198] = w_or[270] | w_or[269];
  assign \u:2.aux [13] = w_or[269] | \u:2.aux [12];
  assign ghdl_rtil_signal_37_ = ~ w_or[270];
  assign \u:2.aux [14] = ghdl_rtil_signal_37_ & \u:2.aux [13];
  assign w_or[199] = w_or[272] | w_or[271];
  assign \u:2.aux [15] = w_or[271] | \u:2.aux [14];
  assign ghdl_rtil_signal_38_ = ~ w_or[272];
  assign \u:2.aux [16] = ghdl_rtil_signal_38_ & \u:2.aux [15];
  assign w_or[200] = w_or[274] | w_or[273];
  assign \u:2.aux [17] = w_or[273] | \u:2.aux [16];
  assign ghdl_rtil_signal_39_ = ~ w_or[274];
  assign \u:2.aux [18] = ghdl_rtil_signal_39_ & \u:2.aux [17];
  assign w_or[201] = w_or[276] | w_or[275];
  assign \u:2.aux [19] = w_or[275] | \u:2.aux [18];
  assign ghdl_rtil_signal_40_ = ~ w_or[276];
  assign \u:2.aux [20] = ghdl_rtil_signal_40_ & \u:2.aux [19];
  assign w_or[202] = w_or[278] | w_or[277];
  assign \u:2.aux [21] = w_or[277] | \u:2.aux [20];
  assign ghdl_rtil_signal_41_ = ~ w_or[278];
  assign \u:2.aux [22] = ghdl_rtil_signal_41_ & \u:2.aux [21];
  assign w_or[203] = w_or[280] | w_or[279];
  assign \u:2.aux [23] = w_or[279] | \u:2.aux [22];
  assign ghdl_rtil_signal_42_ = ~ w_or[280];
  assign \u:2.aux [24] = ghdl_rtil_signal_42_ & \u:2.aux [23];
  assign w_or[204] = w_or[282] | w_or[281];
  assign \u:2.aux [25] = w_or[281] | \u:2.aux [24];
  assign ghdl_rtil_signal_43_ = ~ w_or[282];
  assign \u:2.aux [26] = ghdl_rtil_signal_43_ & \u:2.aux [25];
  assign w_or[205] = w_or[284] | w_or[283];
  assign \u:2.aux [27] = w_or[283] | \u:2.aux [26];
  assign ghdl_rtil_signal_44_ = ~ w_or[284];
  assign \u:2.aux [28] = ghdl_rtil_signal_44_ & \u:2.aux [27];
  assign w_or[206] = w_or[286] | w_or[285];
  assign \u:2.aux [29] = w_or[285] | \u:2.aux [28];
  assign ghdl_rtil_signal_45_ = ~ w_or[286];
  assign s_zeros[1] = ghdl_rtil_signal_45_ & \u:2.aux [29];
  assign \u:3.aux [0] = ~ w_or[192];
  assign w_or[128] = w_or[194] | w_or[193];
  assign \u:3.aux [1] = w_or[193] | \u:3.aux [0];
  assign ghdl_rtil_signal_46_ = ~ w_or[194];
  assign \u:3.aux [2] = ghdl_rtil_signal_46_ & \u:3.aux [1];
  assign w_or[129] = w_or[196] | w_or[195];
  assign \u:3.aux [3] = w_or[195] | \u:3.aux [2];
  assign ghdl_rtil_signal_47_ = ~ w_or[196];
  assign \u:3.aux [4] = ghdl_rtil_signal_47_ & \u:3.aux [3];
  assign w_or[130] = w_or[198] | w_or[197];
  assign \u:3.aux [5] = w_or[197] | \u:3.aux [4];
  assign ghdl_rtil_signal_48_ = ~ w_or[198];
  assign \u:3.aux [6] = ghdl_rtil_signal_48_ & \u:3.aux [5];
  assign w_or[131] = w_or[200] | w_or[199];
  assign \u:3.aux [7] = w_or[199] | \u:3.aux [6];
  assign ghdl_rtil_signal_49_ = ~ w_or[200];
  assign \u:3.aux [8] = ghdl_rtil_signal_49_ & \u:3.aux [7];
  assign w_or[132] = w_or[202] | w_or[201];
  assign \u:3.aux [9] = w_or[201] | \u:3.aux [8];
  assign ghdl_rtil_signal_50_ = ~ w_or[202];
  assign \u:3.aux [10] = ghdl_rtil_signal_50_ & \u:3.aux [9];
  assign w_or[133] = w_or[204] | w_or[203];
  assign \u:3.aux [11] = w_or[203] | \u:3.aux [10];
  assign ghdl_rtil_signal_51_ = ~ w_or[204];
  assign \u:3.aux [12] = ghdl_rtil_signal_51_ & \u:3.aux [11];
  assign w_or[134] = w_or[206] | w_or[205];
  assign \u:3.aux [13] = w_or[205] | \u:3.aux [12];
  assign ghdl_rtil_signal_52_ = ~ w_or[206];
  assign s_zeros[2] = ghdl_rtil_signal_52_ & \u:3.aux [13];
  assign \u:4.aux [0] = ~ w_or[128];
  assign w_or[64] = w_or[130] | w_or[129];
  assign \u:4.aux [1] = w_or[129] | \u:4.aux [0];
  assign ghdl_rtil_signal_53_ = ~ w_or[130];
  assign \u:4.aux [2] = ghdl_rtil_signal_53_ & \u:4.aux [1];
  assign w_or[65] = w_or[132] | w_or[131];
  assign \u:4.aux [3] = w_or[131] | \u:4.aux [2];
  assign ghdl_rtil_signal_54_ = ~ w_or[132];
  assign \u:4.aux [4] = ghdl_rtil_signal_54_ & \u:4.aux [3];
  assign w_or[66] = w_or[134] | w_or[133];
  assign \u:4.aux [5] = w_or[133] | \u:4.aux [4];
  assign ghdl_rtil_signal_55_ = ~ w_or[134];
  assign s_zeros[3] = ghdl_rtil_signal_55_ & \u:4.aux [5];
  assign \u:5.aux [0] = ~ w_or[64];
  assign w_or[0] = w_or[66] | w_or[65];
  assign \u:5.aux [1] = w_or[65] | \u:5.aux [0];
  assign \u:1.aux [63:62] = { 1'hz, s_zeros[0] };
  assign \u:2.aux [31:30] = { 1'hz, s_zeros[1] };
  assign \u:3.aux [15:14] = { 1'hz, s_zeros[2] };
  assign \u:4.aux [7:6] = { 1'hz, s_zeros[3] };
  assign \u:5.aux [3:2] = { 1'hz, s_zeros[4] };
  assign w_and[0] = s_zeros[0];
  assign w_or[63:1] = 63'hzzzzzzzzzzzzzzzz;
  assign w_or[127:67] = 61'hzzzzzzzzzzzzzzzz;
  assign w_or[191:135] = 57'hzzzzzzzzzzzzzzz;
  assign w_or[255:207] = 49'hzzzzzzzzzzzzz;
  assign w_or[383:287] = { 1'h0, i_data[63:1], 33'hzzzzzzzzz };
endmodule

module csa_4_2(ci, x1, x2, x3, x4, co, c, s);
  wire ghdl_rtil_signal_0_;
  wire ghdl_rtil_signal_1_;
  wire ghdl_rtil_signal_2_;
  wire ghdl_rtil_signal_3_;
  output c;
  wire c;
  input ci;
  wire ci;
  output co;
  wire co;
  output s;
  wire s;
  wire sxor1;
  wire sxor2;
  wire sxor3;
  input x1;
  wire x1;
  input x2;
  wire x2;
  input x3;
  wire x3;
  input x4;
  wire x4;
  assign sxor1 = x1 ^ x2;
  assign sxor2 = x3 ^ x4;
  assign sxor3 = sxor1 ^ sxor2;
  assign s = sxor3 ^ ci;
  assign ghdl_rtil_signal_0_ = x3 & x4;
  assign ghdl_rtil_signal_1_ = x2 & x4;
  assign ghdl_rtil_signal_2_ = ghdl_rtil_signal_0_ | ghdl_rtil_signal_1_;
  assign ghdl_rtil_signal_3_ = x2 & x3;
  assign co = ghdl_rtil_signal_2_ | ghdl_rtil_signal_3_;
  assign c = sxor3 ? ci : x1;
endmodule

module fused_accum_tree(c0, c1, c2, x2x2, x2, result);
  input [28:0] c0;
  wire [28:0] c0;
  wire [43:0] c0_adjust;
  input [19:0] c1;
  wire [19:0] c1;
  input [13:0] c2;
  wire [13:0] c2;
  wire [43:0] carry_adjust;
  wire [43:0] carry_c2x2_final;
  wire [23:0] carry_int1;
  wire [23:0] carry_int2;
  wire [31:0] carry_int3;
  wire [32:0] carry_int_1;
  wire [28:0] carry_int_2;
  wire [37:0] carry_int_3;
  wire [43:0] carry_int_4;
  wire [43:0] carry_int_5;
  wire [43:0] carry_int_6;
  wire [263:0] csa_carr_c1x2;
  wire [95:0] csa_carr_c2x2;
  wire [263:0] csa_summ_c1x2;
  wire [95:0] csa_summ_c2x2;
  wire [386:0] pp_c1x2;
  wire [247:0] pp_c2x2;
  output [42:0] result;
  wire [42:0] result;
  wire [43:0] summ_final;
  input [16:0] x2;
  wire [16:0] x2;
  input [15:0] x2x2;
  wire [15:0] x2x2;
  assign c0_adjust = { c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28], c0[28] } ^ { 2'h0, c0[27:0], 14'h0000 };
  assign summ_final = { csa_carr_c1x2[43:1], 1'h0 } + { 1'h0, csa_summ_c1x2[42:0] };
  csa_4_2 \gcsa_3_2_c1x2_l3:1.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[89]),
    .ci(1'h0),
    .co(carry_int_4[1]),
    .s(csa_summ_c1x2[88]),
    .x1(c0[28]),
    .x2(c0_adjust[0]),
    .x3(carry_adjust[0]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:10.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[98]),
    .ci(carry_int_4[9]),
    .co(carry_int_4[10]),
    .s(csa_summ_c1x2[97]),
    .x1(1'h0),
    .x2(c0_adjust[9]),
    .x3(carry_adjust[9]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:11.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[99]),
    .ci(carry_int_4[10]),
    .co(carry_int_4[11]),
    .s(csa_summ_c1x2[98]),
    .x1(1'h0),
    .x2(c0_adjust[10]),
    .x3(carry_adjust[10]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:12.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[100]),
    .ci(carry_int_4[11]),
    .co(carry_int_4[12]),
    .s(csa_summ_c1x2[99]),
    .x1(1'h0),
    .x2(c0_adjust[11]),
    .x3(carry_adjust[11]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:13.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[101]),
    .ci(carry_int_4[12]),
    .co(carry_int_4[13]),
    .s(csa_summ_c1x2[100]),
    .x1(1'h0),
    .x2(c0_adjust[12]),
    .x3(carry_adjust[12]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:14.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[102]),
    .ci(carry_int_4[13]),
    .co(carry_int_4[14]),
    .s(csa_summ_c1x2[101]),
    .x1(1'h0),
    .x2(c0_adjust[13]),
    .x3(carry_adjust[13]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:15.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[103]),
    .ci(carry_int_4[14]),
    .co(carry_int_4[15]),
    .s(csa_summ_c1x2[102]),
    .x1(1'h0),
    .x2(c0_adjust[14]),
    .x3(carry_adjust[14]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:16.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[104]),
    .ci(carry_int_4[15]),
    .co(carry_int_4[16]),
    .s(csa_summ_c1x2[103]),
    .x1(1'h0),
    .x2(c0_adjust[15]),
    .x3(carry_adjust[15]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:17.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[105]),
    .ci(carry_int_4[16]),
    .co(carry_int_4[17]),
    .s(csa_summ_c1x2[104]),
    .x1(pp_c1x2[16]),
    .x2(c0_adjust[16]),
    .x3(carry_adjust[16]),
    .x4(1'h1)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:18.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[106]),
    .ci(carry_int_4[17]),
    .co(carry_int_4[18]),
    .s(csa_summ_c1x2[105]),
    .x1(pp_c1x2[17]),
    .x2(c0_adjust[17]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:19.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[107]),
    .ci(carry_int_4[18]),
    .co(carry_int_4[19]),
    .s(csa_summ_c1x2[106]),
    .x1(pp_c1x2[18]),
    .x2(c0_adjust[18]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:2.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[90]),
    .ci(carry_int_4[1]),
    .co(carry_int_4[2]),
    .s(csa_summ_c1x2[89]),
    .x1(1'h0),
    .x2(c0_adjust[1]),
    .x3(carry_adjust[1]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:20.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[108]),
    .ci(carry_int_4[19]),
    .co(carry_int_4[20]),
    .s(csa_summ_c1x2[107]),
    .x1(pp_c1x2[19]),
    .x2(c0_adjust[19]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:21.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[109]),
    .ci(carry_int_4[20]),
    .co(carry_int_4[21]),
    .s(csa_summ_c1x2[108]),
    .x1(pp_c1x2[20]),
    .x2(c0_adjust[20]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:22.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[110]),
    .ci(carry_int_4[21]),
    .co(carry_int_4[22]),
    .s(csa_summ_c1x2[109]),
    .x1(pp_c1x2[21]),
    .x2(c0_adjust[21]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:23.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[111]),
    .ci(carry_int_4[22]),
    .co(carry_int_4[23]),
    .s(csa_summ_c1x2[110]),
    .x1(pp_c1x2[22]),
    .x2(c0_adjust[22]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:24.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[112]),
    .ci(carry_int_4[23]),
    .co(carry_int_4[24]),
    .s(csa_summ_c1x2[111]),
    .x1(pp_c1x2[23]),
    .x2(c0_adjust[23]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:25.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[113]),
    .ci(carry_int_4[24]),
    .co(carry_int_4[25]),
    .s(csa_summ_c1x2[112]),
    .x1(pp_c1x2[24]),
    .x2(c0_adjust[24]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:26.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[114]),
    .ci(carry_int_4[25]),
    .co(carry_int_4[26]),
    .s(csa_summ_c1x2[113]),
    .x1(pp_c1x2[25]),
    .x2(c0_adjust[25]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:27.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[115]),
    .ci(carry_int_4[26]),
    .co(carry_int_4[27]),
    .s(csa_summ_c1x2[114]),
    .x1(pp_c1x2[26]),
    .x2(c0_adjust[26]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:28.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[116]),
    .ci(carry_int_4[27]),
    .co(carry_int_4[28]),
    .s(csa_summ_c1x2[115]),
    .x1(pp_c1x2[27]),
    .x2(c0_adjust[27]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:29.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[117]),
    .ci(carry_int_4[28]),
    .co(carry_int_4[29]),
    .s(csa_summ_c1x2[116]),
    .x1(pp_c1x2[28]),
    .x2(c0_adjust[28]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:3.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[91]),
    .ci(carry_int_4[2]),
    .co(carry_int_4[3]),
    .s(csa_summ_c1x2[90]),
    .x1(1'h0),
    .x2(c0_adjust[2]),
    .x3(carry_adjust[2]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:30.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[118]),
    .ci(carry_int_4[29]),
    .co(carry_int_4[30]),
    .s(csa_summ_c1x2[117]),
    .x1(pp_c1x2[29]),
    .x2(c0_adjust[29]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:31.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[119]),
    .ci(carry_int_4[30]),
    .co(carry_int_4[31]),
    .s(csa_summ_c1x2[118]),
    .x1(pp_c1x2[30]),
    .x2(c0_adjust[30]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:32.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[120]),
    .ci(carry_int_4[31]),
    .co(carry_int_4[32]),
    .s(csa_summ_c1x2[119]),
    .x1(pp_c1x2[31]),
    .x2(c0_adjust[31]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:33.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[121]),
    .ci(carry_int_4[32]),
    .co(carry_int_4[33]),
    .s(csa_summ_c1x2[120]),
    .x1(pp_c1x2[32]),
    .x2(c0_adjust[32]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:34.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[122]),
    .ci(carry_int_4[33]),
    .co(carry_int_4[34]),
    .s(csa_summ_c1x2[121]),
    .x1(pp_c1x2[33]),
    .x2(c0_adjust[33]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:35.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[123]),
    .ci(carry_int_4[34]),
    .co(carry_int_4[35]),
    .s(csa_summ_c1x2[122]),
    .x1(pp_c1x2[34]),
    .x2(c0_adjust[34]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:36.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[124]),
    .ci(carry_int_4[35]),
    .co(carry_int_4[36]),
    .s(csa_summ_c1x2[123]),
    .x1(pp_c1x2[35]),
    .x2(c0_adjust[35]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:37.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[125]),
    .ci(carry_int_4[36]),
    .co(carry_int_4[37]),
    .s(csa_summ_c1x2[124]),
    .x1(pp_c1x2[36]),
    .x2(c0_adjust[36]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:38.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[126]),
    .ci(carry_int_4[37]),
    .co(carry_int_4[38]),
    .s(csa_summ_c1x2[125]),
    .x1(1'h1),
    .x2(c0_adjust[37]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:39.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[127]),
    .ci(carry_int_4[38]),
    .co(carry_int_4[39]),
    .s(csa_summ_c1x2[126]),
    .x1(1'h1),
    .x2(c0_adjust[38]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:4.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[92]),
    .ci(carry_int_4[3]),
    .co(carry_int_4[4]),
    .s(csa_summ_c1x2[91]),
    .x1(1'h0),
    .x2(c0_adjust[3]),
    .x3(carry_adjust[3]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:40.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[128]),
    .ci(carry_int_4[39]),
    .co(carry_int_4[40]),
    .s(csa_summ_c1x2[127]),
    .x1(1'h1),
    .x2(c0_adjust[39]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:41.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[129]),
    .ci(carry_int_4[40]),
    .co(carry_int_4[41]),
    .s(csa_summ_c1x2[128]),
    .x1(1'h1),
    .x2(c0_adjust[40]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:42.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[130]),
    .ci(carry_int_4[41]),
    .co(carry_int_4[42]),
    .s(csa_summ_c1x2[129]),
    .x1(1'h1),
    .x2(c0_adjust[41]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:43.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[131]),
    .ci(carry_int_4[42]),
    .co(carry_int_4[43]),
    .s(csa_summ_c1x2[130]),
    .x1(1'h1),
    .x2(c0_adjust[42]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:5.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[93]),
    .ci(carry_int_4[4]),
    .co(carry_int_4[5]),
    .s(csa_summ_c1x2[92]),
    .x1(1'h0),
    .x2(c0_adjust[4]),
    .x3(carry_adjust[4]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:6.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[94]),
    .ci(carry_int_4[5]),
    .co(carry_int_4[6]),
    .s(csa_summ_c1x2[93]),
    .x1(1'h0),
    .x2(c0_adjust[5]),
    .x3(carry_adjust[5]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:7.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[95]),
    .ci(carry_int_4[6]),
    .co(carry_int_4[7]),
    .s(csa_summ_c1x2[94]),
    .x1(1'h0),
    .x2(c0_adjust[6]),
    .x3(carry_adjust[6]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:8.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[96]),
    .ci(carry_int_4[7]),
    .co(carry_int_4[8]),
    .s(csa_summ_c1x2[95]),
    .x1(1'h0),
    .x2(c0_adjust[7]),
    .x3(carry_adjust[7]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_3_2_c1x2_l3:9.ucsa_3_2_c1x2  (
    .c(csa_carr_c1x2[97]),
    .ci(carry_int_4[8]),
    .co(carry_int_4[9]),
    .s(csa_summ_c1x2[96]),
    .x1(1'h0),
    .x2(c0_adjust[8]),
    .x3(carry_adjust[8]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:1.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[221]),
    .ci(1'h0),
    .co(carry_int_1[1]),
    .s(csa_summ_c1x2[220]),
    .x1(pp_c1x2[344]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:10.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[230]),
    .ci(carry_int_1[9]),
    .co(carry_int_1[10]),
    .s(csa_summ_c1x2[229]),
    .x1(pp_c1x2[353]),
    .x2(pp_c1x2[310]),
    .x3(pp_c1x2[267]),
    .x4(pp_c1x2[224])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:11.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[231]),
    .ci(carry_int_1[10]),
    .co(carry_int_1[11]),
    .s(csa_summ_c1x2[230]),
    .x1(pp_c1x2[354]),
    .x2(pp_c1x2[311]),
    .x3(pp_c1x2[268]),
    .x4(pp_c1x2[225])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:12.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[232]),
    .ci(carry_int_1[11]),
    .co(carry_int_1[12]),
    .s(csa_summ_c1x2[231]),
    .x1(pp_c1x2[355]),
    .x2(pp_c1x2[312]),
    .x3(pp_c1x2[269]),
    .x4(pp_c1x2[226])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:13.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[233]),
    .ci(carry_int_1[12]),
    .co(carry_int_1[13]),
    .s(csa_summ_c1x2[232]),
    .x1(pp_c1x2[356]),
    .x2(pp_c1x2[313]),
    .x3(pp_c1x2[270]),
    .x4(pp_c1x2[227])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:14.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[234]),
    .ci(carry_int_1[13]),
    .co(carry_int_1[14]),
    .s(csa_summ_c1x2[233]),
    .x1(pp_c1x2[357]),
    .x2(pp_c1x2[314]),
    .x3(pp_c1x2[271]),
    .x4(pp_c1x2[228])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:15.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[235]),
    .ci(carry_int_1[14]),
    .co(carry_int_1[15]),
    .s(csa_summ_c1x2[234]),
    .x1(pp_c1x2[358]),
    .x2(pp_c1x2[315]),
    .x3(pp_c1x2[272]),
    .x4(pp_c1x2[229])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:16.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[236]),
    .ci(carry_int_1[15]),
    .co(carry_int_1[16]),
    .s(csa_summ_c1x2[235]),
    .x1(pp_c1x2[359]),
    .x2(pp_c1x2[316]),
    .x3(pp_c1x2[273]),
    .x4(pp_c1x2[230])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:17.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[237]),
    .ci(carry_int_1[16]),
    .co(carry_int_1[17]),
    .s(csa_summ_c1x2[236]),
    .x1(pp_c1x2[360]),
    .x2(pp_c1x2[317]),
    .x3(pp_c1x2[274]),
    .x4(pp_c1x2[231])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:18.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[238]),
    .ci(carry_int_1[17]),
    .co(carry_int_1[18]),
    .s(csa_summ_c1x2[237]),
    .x1(pp_c1x2[361]),
    .x2(pp_c1x2[318]),
    .x3(pp_c1x2[275]),
    .x4(pp_c1x2[232])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:19.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[239]),
    .ci(carry_int_1[18]),
    .co(carry_int_1[19]),
    .s(csa_summ_c1x2[238]),
    .x1(pp_c1x2[362]),
    .x2(pp_c1x2[319]),
    .x3(pp_c1x2[276]),
    .x4(pp_c1x2[233])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:2.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[222]),
    .ci(carry_int_1[1]),
    .co(carry_int_1[2]),
    .s(csa_summ_c1x2[221]),
    .x1(pp_c1x2[345]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:20.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[240]),
    .ci(carry_int_1[19]),
    .co(carry_int_1[20]),
    .s(csa_summ_c1x2[239]),
    .x1(pp_c1x2[363]),
    .x2(pp_c1x2[320]),
    .x3(pp_c1x2[277]),
    .x4(pp_c1x2[234])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:21.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[241]),
    .ci(carry_int_1[20]),
    .co(carry_int_1[21]),
    .s(csa_summ_c1x2[240]),
    .x1(pp_c1x2[364]),
    .x2(pp_c1x2[321]),
    .x3(pp_c1x2[278]),
    .x4(pp_c1x2[235])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:22.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[242]),
    .ci(carry_int_1[21]),
    .co(carry_int_1[22]),
    .s(csa_summ_c1x2[241]),
    .x1(1'h0),
    .x2(pp_c1x2[322]),
    .x3(pp_c1x2[279]),
    .x4(pp_c1x2[236])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:23.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[243]),
    .ci(carry_int_1[22]),
    .co(carry_int_1[23]),
    .s(csa_summ_c1x2[242]),
    .x1(1'h1),
    .x2(pp_c1x2[323]),
    .x3(pp_c1x2[280]),
    .x4(pp_c1x2[237])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:24.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[244]),
    .ci(carry_int_1[23]),
    .co(carry_int_1[24]),
    .s(csa_summ_c1x2[243]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(pp_c1x2[281]),
    .x4(pp_c1x2[238])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:25.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[245]),
    .ci(carry_int_1[24]),
    .co(carry_int_1[25]),
    .s(csa_summ_c1x2[244]),
    .x1(1'h0),
    .x2(1'h1),
    .x3(pp_c1x2[282]),
    .x4(pp_c1x2[239])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:26.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[246]),
    .ci(carry_int_1[25]),
    .co(carry_int_1[26]),
    .s(csa_summ_c1x2[245]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h0),
    .x4(pp_c1x2[240])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:27.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[247]),
    .ci(carry_int_1[26]),
    .co(carry_int_1[27]),
    .s(csa_summ_c1x2[246]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h0),
    .x4(pp_c1x2[241])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:3.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[223]),
    .ci(carry_int_1[2]),
    .co(carry_int_1[3]),
    .s(csa_summ_c1x2[222]),
    .x1(pp_c1x2[346]),
    .x2(pp_c1x2[303]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:4.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[224]),
    .ci(carry_int_1[3]),
    .co(carry_int_1[4]),
    .s(csa_summ_c1x2[223]),
    .x1(pp_c1x2[347]),
    .x2(pp_c1x2[304]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:5.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[225]),
    .ci(carry_int_1[4]),
    .co(carry_int_1[5]),
    .s(csa_summ_c1x2[224]),
    .x1(pp_c1x2[348]),
    .x2(pp_c1x2[305]),
    .x3(pp_c1x2[262]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:6.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[226]),
    .ci(carry_int_1[5]),
    .co(carry_int_1[6]),
    .s(csa_summ_c1x2[225]),
    .x1(pp_c1x2[349]),
    .x2(pp_c1x2[306]),
    .x3(pp_c1x2[263]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:7.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[227]),
    .ci(carry_int_1[6]),
    .co(carry_int_1[7]),
    .s(csa_summ_c1x2[226]),
    .x1(pp_c1x2[350]),
    .x2(pp_c1x2[307]),
    .x3(pp_c1x2[264]),
    .x4(pp_c1x2[221])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:8.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[228]),
    .ci(carry_int_1[7]),
    .co(carry_int_1[8]),
    .s(csa_summ_c1x2[227]),
    .x1(pp_c1x2[351]),
    .x2(pp_c1x2[308]),
    .x3(pp_c1x2[265]),
    .x4(pp_c1x2[222])
  );
  csa_4_2 \gcsa_4_2_c1x2_l2:9.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[229]),
    .ci(carry_int_1[8]),
    .co(carry_int_1[9]),
    .s(csa_summ_c1x2[228]),
    .x1(pp_c1x2[352]),
    .x2(pp_c1x2[309]),
    .x3(pp_c1x2[266]),
    .x4(pp_c1x2[223])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:1.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[133]),
    .ci(1'h0),
    .co(carry_int_3[1]),
    .s(csa_summ_c1x2[132]),
    .x1(csa_summ_c1x2[220]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:10.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[142]),
    .ci(carry_int_3[9]),
    .co(carry_int_3[10]),
    .s(csa_summ_c1x2[141]),
    .x1(csa_summ_c1x2[229]),
    .x2(csa_carr_c1x2[229]),
    .x3(csa_summ_c1x2[185]),
    .x4(csa_carr_c1x2[185])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:11.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[143]),
    .ci(carry_int_3[10]),
    .co(carry_int_3[11]),
    .s(csa_summ_c1x2[142]),
    .x1(csa_summ_c1x2[230]),
    .x2(csa_carr_c1x2[230]),
    .x3(csa_summ_c1x2[186]),
    .x4(csa_carr_c1x2[186])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:12.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[144]),
    .ci(carry_int_3[11]),
    .co(carry_int_3[12]),
    .s(csa_summ_c1x2[143]),
    .x1(csa_summ_c1x2[231]),
    .x2(csa_carr_c1x2[231]),
    .x3(csa_summ_c1x2[187]),
    .x4(csa_carr_c1x2[187])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:13.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[145]),
    .ci(carry_int_3[12]),
    .co(carry_int_3[13]),
    .s(csa_summ_c1x2[144]),
    .x1(csa_summ_c1x2[232]),
    .x2(csa_carr_c1x2[232]),
    .x3(csa_summ_c1x2[188]),
    .x4(csa_carr_c1x2[188])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:14.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[146]),
    .ci(carry_int_3[13]),
    .co(carry_int_3[14]),
    .s(csa_summ_c1x2[145]),
    .x1(csa_summ_c1x2[233]),
    .x2(csa_carr_c1x2[233]),
    .x3(csa_summ_c1x2[189]),
    .x4(csa_carr_c1x2[189])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:15.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[147]),
    .ci(carry_int_3[14]),
    .co(carry_int_3[15]),
    .s(csa_summ_c1x2[146]),
    .x1(csa_summ_c1x2[234]),
    .x2(csa_carr_c1x2[234]),
    .x3(csa_summ_c1x2[190]),
    .x4(csa_carr_c1x2[190])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:16.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[148]),
    .ci(carry_int_3[15]),
    .co(carry_int_3[16]),
    .s(csa_summ_c1x2[147]),
    .x1(csa_summ_c1x2[235]),
    .x2(csa_carr_c1x2[235]),
    .x3(csa_summ_c1x2[191]),
    .x4(csa_carr_c1x2[191])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:17.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[149]),
    .ci(carry_int_3[16]),
    .co(carry_int_3[17]),
    .s(csa_summ_c1x2[148]),
    .x1(csa_summ_c1x2[236]),
    .x2(csa_carr_c1x2[236]),
    .x3(csa_summ_c1x2[192]),
    .x4(csa_carr_c1x2[192])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:18.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[150]),
    .ci(carry_int_3[17]),
    .co(carry_int_3[18]),
    .s(csa_summ_c1x2[149]),
    .x1(csa_summ_c1x2[237]),
    .x2(csa_carr_c1x2[237]),
    .x3(csa_summ_c1x2[193]),
    .x4(csa_carr_c1x2[193])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:19.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[151]),
    .ci(carry_int_3[18]),
    .co(carry_int_3[19]),
    .s(csa_summ_c1x2[150]),
    .x1(csa_summ_c1x2[238]),
    .x2(csa_carr_c1x2[238]),
    .x3(csa_summ_c1x2[194]),
    .x4(csa_carr_c1x2[194])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:2.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[134]),
    .ci(carry_int_3[1]),
    .co(carry_int_3[2]),
    .s(csa_summ_c1x2[133]),
    .x1(csa_summ_c1x2[221]),
    .x2(csa_carr_c1x2[221]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:20.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[152]),
    .ci(carry_int_3[19]),
    .co(carry_int_3[20]),
    .s(csa_summ_c1x2[151]),
    .x1(csa_summ_c1x2[239]),
    .x2(csa_carr_c1x2[239]),
    .x3(csa_summ_c1x2[195]),
    .x4(csa_carr_c1x2[195])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:21.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[153]),
    .ci(carry_int_3[20]),
    .co(carry_int_3[21]),
    .s(csa_summ_c1x2[152]),
    .x1(csa_summ_c1x2[240]),
    .x2(csa_carr_c1x2[240]),
    .x3(csa_summ_c1x2[196]),
    .x4(csa_carr_c1x2[196])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:22.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[154]),
    .ci(carry_int_3[21]),
    .co(carry_int_3[22]),
    .s(csa_summ_c1x2[153]),
    .x1(csa_summ_c1x2[241]),
    .x2(csa_carr_c1x2[241]),
    .x3(csa_summ_c1x2[197]),
    .x4(csa_carr_c1x2[197])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:23.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[155]),
    .ci(carry_int_3[22]),
    .co(carry_int_3[23]),
    .s(csa_summ_c1x2[154]),
    .x1(csa_summ_c1x2[242]),
    .x2(csa_carr_c1x2[242]),
    .x3(csa_summ_c1x2[198]),
    .x4(csa_carr_c1x2[198])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:24.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[156]),
    .ci(carry_int_3[23]),
    .co(carry_int_3[24]),
    .s(csa_summ_c1x2[155]),
    .x1(csa_summ_c1x2[243]),
    .x2(csa_carr_c1x2[243]),
    .x3(csa_summ_c1x2[199]),
    .x4(csa_carr_c1x2[199])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:25.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[157]),
    .ci(carry_int_3[24]),
    .co(carry_int_3[25]),
    .s(csa_summ_c1x2[156]),
    .x1(csa_summ_c1x2[244]),
    .x2(csa_carr_c1x2[244]),
    .x3(csa_summ_c1x2[200]),
    .x4(csa_carr_c1x2[200])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:26.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[158]),
    .ci(carry_int_3[25]),
    .co(carry_int_3[26]),
    .s(csa_summ_c1x2[157]),
    .x1(csa_summ_c1x2[245]),
    .x2(csa_carr_c1x2[245]),
    .x3(csa_summ_c1x2[201]),
    .x4(csa_carr_c1x2[201])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:27.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[159]),
    .ci(carry_int_3[26]),
    .co(carry_int_3[27]),
    .s(csa_summ_c1x2[158]),
    .x1(csa_summ_c1x2[246]),
    .x2(csa_carr_c1x2[246]),
    .x3(csa_summ_c1x2[202]),
    .x4(csa_carr_c1x2[202])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:28.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[160]),
    .ci(carry_int_3[27]),
    .co(carry_int_3[28]),
    .s(csa_summ_c1x2[159]),
    .x1(1'h0),
    .x2(csa_carr_c1x2[247]),
    .x3(csa_summ_c1x2[203]),
    .x4(csa_carr_c1x2[203])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:29.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[161]),
    .ci(carry_int_3[28]),
    .co(carry_int_3[29]),
    .s(csa_summ_c1x2[160]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[204]),
    .x4(csa_carr_c1x2[204])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:3.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[135]),
    .ci(carry_int_3[2]),
    .co(carry_int_3[3]),
    .s(csa_summ_c1x2[134]),
    .x1(csa_summ_c1x2[222]),
    .x2(csa_carr_c1x2[222]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:30.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[162]),
    .ci(carry_int_3[29]),
    .co(carry_int_3[30]),
    .s(csa_summ_c1x2[161]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[205]),
    .x4(csa_carr_c1x2[205])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:31.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[163]),
    .ci(carry_int_3[30]),
    .co(carry_int_3[31]),
    .s(csa_summ_c1x2[162]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[206]),
    .x4(csa_carr_c1x2[206])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:32.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[164]),
    .ci(carry_int_3[31]),
    .co(carry_int_3[32]),
    .s(csa_summ_c1x2[163]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[207]),
    .x4(csa_carr_c1x2[207])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:33.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[165]),
    .ci(carry_int_3[32]),
    .co(carry_int_3[33]),
    .s(csa_summ_c1x2[164]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[208]),
    .x4(csa_carr_c1x2[208])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:34.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[166]),
    .ci(carry_int_3[33]),
    .co(carry_int_3[34]),
    .s(csa_summ_c1x2[165]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[209]),
    .x4(csa_carr_c1x2[209])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:35.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[167]),
    .ci(carry_int_3[34]),
    .co(carry_int_3[35]),
    .s(csa_summ_c1x2[166]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[210]),
    .x4(csa_carr_c1x2[210])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:36.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[168]),
    .ci(carry_int_3[35]),
    .co(carry_int_3[36]),
    .s(csa_summ_c1x2[167]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[211]),
    .x4(csa_carr_c1x2[211])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:37.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[169]),
    .ci(carry_int_3[36]),
    .co(carry_int_3[37]),
    .s(csa_summ_c1x2[168]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h0),
    .x4(csa_carr_c1x2[212])
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:4.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[136]),
    .ci(carry_int_3[3]),
    .co(carry_int_3[4]),
    .s(csa_summ_c1x2[135]),
    .x1(csa_summ_c1x2[223]),
    .x2(csa_carr_c1x2[223]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:5.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[137]),
    .ci(carry_int_3[4]),
    .co(carry_int_3[5]),
    .s(csa_summ_c1x2[136]),
    .x1(csa_summ_c1x2[224]),
    .x2(csa_carr_c1x2[224]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:6.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[138]),
    .ci(carry_int_3[5]),
    .co(carry_int_3[6]),
    .s(csa_summ_c1x2[137]),
    .x1(csa_summ_c1x2[225]),
    .x2(csa_carr_c1x2[225]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:7.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[139]),
    .ci(carry_int_3[6]),
    .co(carry_int_3[7]),
    .s(csa_summ_c1x2[138]),
    .x1(csa_summ_c1x2[226]),
    .x2(csa_carr_c1x2[226]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:8.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[140]),
    .ci(carry_int_3[7]),
    .co(carry_int_3[8]),
    .s(csa_summ_c1x2[139]),
    .x1(csa_summ_c1x2[227]),
    .x2(csa_carr_c1x2[227]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l3:9.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[141]),
    .ci(carry_int_3[8]),
    .co(carry_int_3[9]),
    .s(csa_summ_c1x2[140]),
    .x1(csa_summ_c1x2[228]),
    .x2(csa_carr_c1x2[228]),
    .x3(csa_summ_c1x2[184]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:1.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[45]),
    .ci(1'h0),
    .co(carry_int_6[1]),
    .s(csa_summ_c1x2[44]),
    .x1(csa_summ_c1x2[132]),
    .x2(1'h0),
    .x3(csa_summ_c1x2[88]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:10.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[54]),
    .ci(carry_int_6[9]),
    .co(carry_int_6[10]),
    .s(csa_summ_c1x2[53]),
    .x1(csa_summ_c1x2[141]),
    .x2(csa_carr_c1x2[141]),
    .x3(csa_summ_c1x2[97]),
    .x4(csa_carr_c1x2[97])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:11.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[55]),
    .ci(carry_int_6[10]),
    .co(carry_int_6[11]),
    .s(csa_summ_c1x2[54]),
    .x1(csa_summ_c1x2[142]),
    .x2(csa_carr_c1x2[142]),
    .x3(csa_summ_c1x2[98]),
    .x4(csa_carr_c1x2[98])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:12.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[56]),
    .ci(carry_int_6[11]),
    .co(carry_int_6[12]),
    .s(csa_summ_c1x2[55]),
    .x1(csa_summ_c1x2[143]),
    .x2(csa_carr_c1x2[143]),
    .x3(csa_summ_c1x2[99]),
    .x4(csa_carr_c1x2[99])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:13.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[57]),
    .ci(carry_int_6[12]),
    .co(carry_int_6[13]),
    .s(csa_summ_c1x2[56]),
    .x1(csa_summ_c1x2[144]),
    .x2(csa_carr_c1x2[144]),
    .x3(csa_summ_c1x2[100]),
    .x4(csa_carr_c1x2[100])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:14.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[58]),
    .ci(carry_int_6[13]),
    .co(carry_int_6[14]),
    .s(csa_summ_c1x2[57]),
    .x1(csa_summ_c1x2[145]),
    .x2(csa_carr_c1x2[145]),
    .x3(csa_summ_c1x2[101]),
    .x4(csa_carr_c1x2[101])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:15.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[59]),
    .ci(carry_int_6[14]),
    .co(carry_int_6[15]),
    .s(csa_summ_c1x2[58]),
    .x1(csa_summ_c1x2[146]),
    .x2(csa_carr_c1x2[146]),
    .x3(csa_summ_c1x2[102]),
    .x4(csa_carr_c1x2[102])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:16.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[60]),
    .ci(carry_int_6[15]),
    .co(carry_int_6[16]),
    .s(csa_summ_c1x2[59]),
    .x1(csa_summ_c1x2[147]),
    .x2(csa_carr_c1x2[147]),
    .x3(csa_summ_c1x2[103]),
    .x4(csa_carr_c1x2[103])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:17.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[61]),
    .ci(carry_int_6[16]),
    .co(carry_int_6[17]),
    .s(csa_summ_c1x2[60]),
    .x1(csa_summ_c1x2[148]),
    .x2(csa_carr_c1x2[148]),
    .x3(csa_summ_c1x2[104]),
    .x4(csa_carr_c1x2[104])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:18.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[62]),
    .ci(carry_int_6[17]),
    .co(carry_int_6[18]),
    .s(csa_summ_c1x2[61]),
    .x1(csa_summ_c1x2[149]),
    .x2(csa_carr_c1x2[149]),
    .x3(csa_summ_c1x2[105]),
    .x4(csa_carr_c1x2[105])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:19.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[63]),
    .ci(carry_int_6[18]),
    .co(carry_int_6[19]),
    .s(csa_summ_c1x2[62]),
    .x1(csa_summ_c1x2[150]),
    .x2(csa_carr_c1x2[150]),
    .x3(csa_summ_c1x2[106]),
    .x4(csa_carr_c1x2[106])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:2.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[46]),
    .ci(carry_int_6[1]),
    .co(carry_int_6[2]),
    .s(csa_summ_c1x2[45]),
    .x1(csa_summ_c1x2[133]),
    .x2(csa_carr_c1x2[133]),
    .x3(csa_summ_c1x2[89]),
    .x4(csa_carr_c1x2[89])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:20.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[64]),
    .ci(carry_int_6[19]),
    .co(carry_int_6[20]),
    .s(csa_summ_c1x2[63]),
    .x1(csa_summ_c1x2[151]),
    .x2(csa_carr_c1x2[151]),
    .x3(csa_summ_c1x2[107]),
    .x4(csa_carr_c1x2[107])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:21.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[65]),
    .ci(carry_int_6[20]),
    .co(carry_int_6[21]),
    .s(csa_summ_c1x2[64]),
    .x1(csa_summ_c1x2[152]),
    .x2(csa_carr_c1x2[152]),
    .x3(csa_summ_c1x2[108]),
    .x4(csa_carr_c1x2[108])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:22.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[66]),
    .ci(carry_int_6[21]),
    .co(carry_int_6[22]),
    .s(csa_summ_c1x2[65]),
    .x1(csa_summ_c1x2[153]),
    .x2(csa_carr_c1x2[153]),
    .x3(csa_summ_c1x2[109]),
    .x4(csa_carr_c1x2[109])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:23.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[67]),
    .ci(carry_int_6[22]),
    .co(carry_int_6[23]),
    .s(csa_summ_c1x2[66]),
    .x1(csa_summ_c1x2[154]),
    .x2(csa_carr_c1x2[154]),
    .x3(csa_summ_c1x2[110]),
    .x4(csa_carr_c1x2[110])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:24.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[68]),
    .ci(carry_int_6[23]),
    .co(carry_int_6[24]),
    .s(csa_summ_c1x2[67]),
    .x1(csa_summ_c1x2[155]),
    .x2(csa_carr_c1x2[155]),
    .x3(csa_summ_c1x2[111]),
    .x4(csa_carr_c1x2[111])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:25.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[69]),
    .ci(carry_int_6[24]),
    .co(carry_int_6[25]),
    .s(csa_summ_c1x2[68]),
    .x1(csa_summ_c1x2[156]),
    .x2(csa_carr_c1x2[156]),
    .x3(csa_summ_c1x2[112]),
    .x4(csa_carr_c1x2[112])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:26.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[70]),
    .ci(carry_int_6[25]),
    .co(carry_int_6[26]),
    .s(csa_summ_c1x2[69]),
    .x1(csa_summ_c1x2[157]),
    .x2(csa_carr_c1x2[157]),
    .x3(csa_summ_c1x2[113]),
    .x4(csa_carr_c1x2[113])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:27.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[71]),
    .ci(carry_int_6[26]),
    .co(carry_int_6[27]),
    .s(csa_summ_c1x2[70]),
    .x1(csa_summ_c1x2[158]),
    .x2(csa_carr_c1x2[158]),
    .x3(csa_summ_c1x2[114]),
    .x4(csa_carr_c1x2[114])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:28.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[72]),
    .ci(carry_int_6[27]),
    .co(carry_int_6[28]),
    .s(csa_summ_c1x2[71]),
    .x1(csa_summ_c1x2[159]),
    .x2(csa_carr_c1x2[159]),
    .x3(csa_summ_c1x2[115]),
    .x4(csa_carr_c1x2[115])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:29.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[73]),
    .ci(carry_int_6[28]),
    .co(carry_int_6[29]),
    .s(csa_summ_c1x2[72]),
    .x1(csa_summ_c1x2[160]),
    .x2(csa_carr_c1x2[160]),
    .x3(csa_summ_c1x2[116]),
    .x4(csa_carr_c1x2[116])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:3.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[47]),
    .ci(carry_int_6[2]),
    .co(carry_int_6[3]),
    .s(csa_summ_c1x2[46]),
    .x1(csa_summ_c1x2[134]),
    .x2(csa_carr_c1x2[134]),
    .x3(csa_summ_c1x2[90]),
    .x4(csa_carr_c1x2[90])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:30.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[74]),
    .ci(carry_int_6[29]),
    .co(carry_int_6[30]),
    .s(csa_summ_c1x2[73]),
    .x1(csa_summ_c1x2[161]),
    .x2(csa_carr_c1x2[161]),
    .x3(csa_summ_c1x2[117]),
    .x4(csa_carr_c1x2[117])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:31.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[75]),
    .ci(carry_int_6[30]),
    .co(carry_int_6[31]),
    .s(csa_summ_c1x2[74]),
    .x1(csa_summ_c1x2[162]),
    .x2(csa_carr_c1x2[162]),
    .x3(csa_summ_c1x2[118]),
    .x4(csa_carr_c1x2[118])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:32.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[76]),
    .ci(carry_int_6[31]),
    .co(carry_int_6[32]),
    .s(csa_summ_c1x2[75]),
    .x1(csa_summ_c1x2[163]),
    .x2(csa_carr_c1x2[163]),
    .x3(csa_summ_c1x2[119]),
    .x4(csa_carr_c1x2[119])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:33.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[77]),
    .ci(carry_int_6[32]),
    .co(carry_int_6[33]),
    .s(csa_summ_c1x2[76]),
    .x1(csa_summ_c1x2[164]),
    .x2(csa_carr_c1x2[164]),
    .x3(csa_summ_c1x2[120]),
    .x4(csa_carr_c1x2[120])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:34.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[78]),
    .ci(carry_int_6[33]),
    .co(carry_int_6[34]),
    .s(csa_summ_c1x2[77]),
    .x1(csa_summ_c1x2[165]),
    .x2(csa_carr_c1x2[165]),
    .x3(csa_summ_c1x2[121]),
    .x4(csa_carr_c1x2[121])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:35.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[79]),
    .ci(carry_int_6[34]),
    .co(carry_int_6[35]),
    .s(csa_summ_c1x2[78]),
    .x1(csa_summ_c1x2[166]),
    .x2(csa_carr_c1x2[166]),
    .x3(csa_summ_c1x2[122]),
    .x4(csa_carr_c1x2[122])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:36.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[80]),
    .ci(carry_int_6[35]),
    .co(carry_int_6[36]),
    .s(csa_summ_c1x2[79]),
    .x1(csa_summ_c1x2[167]),
    .x2(csa_carr_c1x2[167]),
    .x3(csa_summ_c1x2[123]),
    .x4(csa_carr_c1x2[123])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:37.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[81]),
    .ci(carry_int_6[36]),
    .co(carry_int_6[37]),
    .s(csa_summ_c1x2[80]),
    .x1(csa_summ_c1x2[168]),
    .x2(csa_carr_c1x2[168]),
    .x3(csa_summ_c1x2[124]),
    .x4(csa_carr_c1x2[124])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:38.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[82]),
    .ci(carry_int_6[37]),
    .co(carry_int_6[38]),
    .s(csa_summ_c1x2[81]),
    .x1(1'h0),
    .x2(csa_carr_c1x2[169]),
    .x3(csa_summ_c1x2[125]),
    .x4(csa_carr_c1x2[125])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:39.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[83]),
    .ci(carry_int_6[38]),
    .co(carry_int_6[39]),
    .s(csa_summ_c1x2[82]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[126]),
    .x4(csa_carr_c1x2[126])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:4.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[48]),
    .ci(carry_int_6[3]),
    .co(carry_int_6[4]),
    .s(csa_summ_c1x2[47]),
    .x1(csa_summ_c1x2[135]),
    .x2(csa_carr_c1x2[135]),
    .x3(csa_summ_c1x2[91]),
    .x4(csa_carr_c1x2[91])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:40.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[84]),
    .ci(carry_int_6[39]),
    .co(carry_int_6[40]),
    .s(csa_summ_c1x2[83]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[127]),
    .x4(csa_carr_c1x2[127])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:41.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[85]),
    .ci(carry_int_6[40]),
    .co(carry_int_6[41]),
    .s(csa_summ_c1x2[84]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[128]),
    .x4(csa_carr_c1x2[128])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:42.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[86]),
    .ci(carry_int_6[41]),
    .co(carry_int_6[42]),
    .s(csa_summ_c1x2[85]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[129]),
    .x4(csa_carr_c1x2[129])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:43.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[87]),
    .ci(carry_int_6[42]),
    .co(carry_int_6[43]),
    .s(csa_summ_c1x2[86]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c1x2[130]),
    .x4(csa_carr_c1x2[130])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:5.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[49]),
    .ci(carry_int_6[4]),
    .co(carry_int_6[5]),
    .s(csa_summ_c1x2[48]),
    .x1(csa_summ_c1x2[136]),
    .x2(csa_carr_c1x2[136]),
    .x3(csa_summ_c1x2[92]),
    .x4(csa_carr_c1x2[92])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:6.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[50]),
    .ci(carry_int_6[5]),
    .co(carry_int_6[6]),
    .s(csa_summ_c1x2[49]),
    .x1(csa_summ_c1x2[137]),
    .x2(csa_carr_c1x2[137]),
    .x3(csa_summ_c1x2[93]),
    .x4(csa_carr_c1x2[93])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:7.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[51]),
    .ci(carry_int_6[6]),
    .co(carry_int_6[7]),
    .s(csa_summ_c1x2[50]),
    .x1(csa_summ_c1x2[138]),
    .x2(csa_carr_c1x2[138]),
    .x3(csa_summ_c1x2[94]),
    .x4(csa_carr_c1x2[94])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:8.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[52]),
    .ci(carry_int_6[7]),
    .co(carry_int_6[8]),
    .s(csa_summ_c1x2[51]),
    .x1(csa_summ_c1x2[139]),
    .x2(csa_carr_c1x2[139]),
    .x3(csa_summ_c1x2[95]),
    .x4(csa_carr_c1x2[95])
  );
  csa_4_2 \gcsa_4_2_c1x2_l4:9.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[53]),
    .ci(carry_int_6[8]),
    .co(carry_int_6[9]),
    .s(csa_summ_c1x2[52]),
    .x1(csa_summ_c1x2[140]),
    .x2(csa_carr_c1x2[140]),
    .x3(csa_summ_c1x2[96]),
    .x4(csa_carr_c1x2[96])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:1.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[185]),
    .ci(1'h0),
    .co(carry_int_2[1]),
    .s(csa_summ_c1x2[184]),
    .x1(pp_c1x2[180]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:10.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[194]),
    .ci(carry_int_2[9]),
    .co(carry_int_2[10]),
    .s(csa_summ_c1x2[193]),
    .x1(pp_c1x2[189]),
    .x2(pp_c1x2[146]),
    .x3(pp_c1x2[103]),
    .x4(pp_c1x2[60])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:11.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[195]),
    .ci(carry_int_2[10]),
    .co(carry_int_2[11]),
    .s(csa_summ_c1x2[194]),
    .x1(pp_c1x2[190]),
    .x2(pp_c1x2[147]),
    .x3(pp_c1x2[104]),
    .x4(pp_c1x2[61])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:12.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[196]),
    .ci(carry_int_2[11]),
    .co(carry_int_2[12]),
    .s(csa_summ_c1x2[195]),
    .x1(pp_c1x2[191]),
    .x2(pp_c1x2[148]),
    .x3(pp_c1x2[105]),
    .x4(pp_c1x2[62])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:13.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[197]),
    .ci(carry_int_2[12]),
    .co(carry_int_2[13]),
    .s(csa_summ_c1x2[196]),
    .x1(pp_c1x2[192]),
    .x2(pp_c1x2[149]),
    .x3(pp_c1x2[106]),
    .x4(pp_c1x2[63])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:14.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[198]),
    .ci(carry_int_2[13]),
    .co(carry_int_2[14]),
    .s(csa_summ_c1x2[197]),
    .x1(pp_c1x2[193]),
    .x2(pp_c1x2[150]),
    .x3(pp_c1x2[107]),
    .x4(pp_c1x2[64])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:15.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[199]),
    .ci(carry_int_2[14]),
    .co(carry_int_2[15]),
    .s(csa_summ_c1x2[198]),
    .x1(pp_c1x2[194]),
    .x2(pp_c1x2[151]),
    .x3(pp_c1x2[108]),
    .x4(pp_c1x2[65])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:16.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[200]),
    .ci(carry_int_2[15]),
    .co(carry_int_2[16]),
    .s(csa_summ_c1x2[199]),
    .x1(pp_c1x2[195]),
    .x2(pp_c1x2[152]),
    .x3(pp_c1x2[109]),
    .x4(pp_c1x2[66])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:17.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[201]),
    .ci(carry_int_2[16]),
    .co(carry_int_2[17]),
    .s(csa_summ_c1x2[200]),
    .x1(pp_c1x2[196]),
    .x2(pp_c1x2[153]),
    .x3(pp_c1x2[110]),
    .x4(pp_c1x2[67])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:18.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[202]),
    .ci(carry_int_2[17]),
    .co(carry_int_2[18]),
    .s(csa_summ_c1x2[201]),
    .x1(pp_c1x2[197]),
    .x2(pp_c1x2[154]),
    .x3(pp_c1x2[111]),
    .x4(pp_c1x2[68])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:19.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[203]),
    .ci(carry_int_2[18]),
    .co(carry_int_2[19]),
    .s(csa_summ_c1x2[202]),
    .x1(pp_c1x2[198]),
    .x2(pp_c1x2[155]),
    .x3(pp_c1x2[112]),
    .x4(pp_c1x2[69])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:2.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[186]),
    .ci(carry_int_2[1]),
    .co(carry_int_2[2]),
    .s(csa_summ_c1x2[185]),
    .x1(pp_c1x2[181]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:20.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[204]),
    .ci(carry_int_2[19]),
    .co(carry_int_2[20]),
    .s(csa_summ_c1x2[203]),
    .x1(pp_c1x2[199]),
    .x2(pp_c1x2[156]),
    .x3(pp_c1x2[113]),
    .x4(pp_c1x2[70])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:21.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[205]),
    .ci(carry_int_2[20]),
    .co(carry_int_2[21]),
    .s(csa_summ_c1x2[204]),
    .x1(pp_c1x2[200]),
    .x2(pp_c1x2[157]),
    .x3(pp_c1x2[114]),
    .x4(pp_c1x2[71])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:22.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[206]),
    .ci(carry_int_2[21]),
    .co(carry_int_2[22]),
    .s(csa_summ_c1x2[205]),
    .x1(1'h0),
    .x2(pp_c1x2[158]),
    .x3(pp_c1x2[115]),
    .x4(pp_c1x2[72])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:23.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[207]),
    .ci(carry_int_2[22]),
    .co(carry_int_2[23]),
    .s(csa_summ_c1x2[206]),
    .x1(1'h1),
    .x2(pp_c1x2[159]),
    .x3(pp_c1x2[116]),
    .x4(pp_c1x2[73])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:24.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[208]),
    .ci(carry_int_2[23]),
    .co(carry_int_2[24]),
    .s(csa_summ_c1x2[207]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(pp_c1x2[117]),
    .x4(pp_c1x2[74])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:25.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[209]),
    .ci(carry_int_2[24]),
    .co(carry_int_2[25]),
    .s(csa_summ_c1x2[208]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(pp_c1x2[118]),
    .x4(pp_c1x2[75])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:26.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[210]),
    .ci(carry_int_2[25]),
    .co(carry_int_2[26]),
    .s(csa_summ_c1x2[209]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h1),
    .x4(pp_c1x2[76])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:27.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[211]),
    .ci(carry_int_2[26]),
    .co(carry_int_2[27]),
    .s(csa_summ_c1x2[210]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h0),
    .x4(pp_c1x2[77])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:28.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[212]),
    .ci(carry_int_2[27]),
    .co(carry_int_2[28]),
    .s(csa_summ_c1x2[211]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h1)
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:3.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[187]),
    .ci(carry_int_2[2]),
    .co(carry_int_2[3]),
    .s(csa_summ_c1x2[186]),
    .x1(pp_c1x2[182]),
    .x2(pp_c1x2[139]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:4.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[188]),
    .ci(carry_int_2[3]),
    .co(carry_int_2[4]),
    .s(csa_summ_c1x2[187]),
    .x1(pp_c1x2[183]),
    .x2(pp_c1x2[140]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:5.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[189]),
    .ci(carry_int_2[4]),
    .co(carry_int_2[5]),
    .s(csa_summ_c1x2[188]),
    .x1(pp_c1x2[184]),
    .x2(pp_c1x2[141]),
    .x3(pp_c1x2[98]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:6.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[190]),
    .ci(carry_int_2[5]),
    .co(carry_int_2[6]),
    .s(csa_summ_c1x2[189]),
    .x1(pp_c1x2[185]),
    .x2(pp_c1x2[142]),
    .x3(pp_c1x2[99]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:7.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[191]),
    .ci(carry_int_2[6]),
    .co(carry_int_2[7]),
    .s(csa_summ_c1x2[190]),
    .x1(pp_c1x2[186]),
    .x2(pp_c1x2[143]),
    .x3(pp_c1x2[100]),
    .x4(pp_c1x2[57])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:8.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[192]),
    .ci(carry_int_2[7]),
    .co(carry_int_2[8]),
    .s(csa_summ_c1x2[191]),
    .x1(pp_c1x2[187]),
    .x2(pp_c1x2[144]),
    .x3(pp_c1x2[101]),
    .x4(pp_c1x2[58])
  );
  csa_4_2 \gcsa_4_2_c1x2_ly2:9.ucsa_4_2_c1x2  (
    .c(csa_carr_c1x2[193]),
    .ci(carry_int_2[8]),
    .co(carry_int_2[9]),
    .s(csa_summ_c1x2[192]),
    .x1(pp_c1x2[188]),
    .x2(pp_c1x2[145]),
    .x3(pp_c1x2[102]),
    .x4(pp_c1x2[59])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:1.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[65]),
    .ci(1'h0),
    .co(carry_int1[1]),
    .s(csa_summ_c2x2[64]),
    .x1(pp_c2x2[217]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:10.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[74]),
    .ci(carry_int1[9]),
    .co(carry_int1[10]),
    .s(csa_summ_c2x2[73]),
    .x1(pp_c2x2[226]),
    .x2(pp_c2x2[195]),
    .x3(pp_c2x2[164]),
    .x4(pp_c2x2[133])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:11.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[75]),
    .ci(carry_int1[10]),
    .co(carry_int1[11]),
    .s(csa_summ_c2x2[74]),
    .x1(pp_c2x2[227]),
    .x2(pp_c2x2[196]),
    .x3(pp_c2x2[165]),
    .x4(pp_c2x2[134])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:12.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[76]),
    .ci(carry_int1[11]),
    .co(carry_int1[12]),
    .s(csa_summ_c2x2[75]),
    .x1(pp_c2x2[228]),
    .x2(pp_c2x2[197]),
    .x3(pp_c2x2[166]),
    .x4(pp_c2x2[135])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:13.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[77]),
    .ci(carry_int1[12]),
    .co(carry_int1[13]),
    .s(csa_summ_c2x2[76]),
    .x1(pp_c2x2[229]),
    .x2(pp_c2x2[198]),
    .x3(pp_c2x2[167]),
    .x4(pp_c2x2[136])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:14.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[78]),
    .ci(carry_int1[13]),
    .co(carry_int1[14]),
    .s(csa_summ_c2x2[77]),
    .x1(pp_c2x2[230]),
    .x2(pp_c2x2[199]),
    .x3(pp_c2x2[168]),
    .x4(pp_c2x2[137])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:15.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[79]),
    .ci(carry_int1[14]),
    .co(carry_int1[15]),
    .s(csa_summ_c2x2[78]),
    .x1(pp_c2x2[231]),
    .x2(pp_c2x2[200]),
    .x3(pp_c2x2[169]),
    .x4(pp_c2x2[138])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:16.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[80]),
    .ci(carry_int1[15]),
    .co(carry_int1[16]),
    .s(csa_summ_c2x2[79]),
    .x1(pp_c2x2[232]),
    .x2(pp_c2x2[201]),
    .x3(pp_c2x2[170]),
    .x4(pp_c2x2[139])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:17.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[81]),
    .ci(carry_int1[16]),
    .co(carry_int1[17]),
    .s(csa_summ_c2x2[80]),
    .x1(1'h1),
    .x2(pp_c2x2[202]),
    .x3(pp_c2x2[171]),
    .x4(pp_c2x2[140])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:18.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[82]),
    .ci(carry_int1[17]),
    .co(carry_int1[18]),
    .s(csa_summ_c2x2[81]),
    .x1(1'h0),
    .x2(pp_c2x2[203]),
    .x3(pp_c2x2[172]),
    .x4(pp_c2x2[141])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:19.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[83]),
    .ci(carry_int1[18]),
    .co(carry_int1[19]),
    .s(csa_summ_c2x2[82]),
    .x1(1'h0),
    .x2(1'h1),
    .x3(pp_c2x2[173]),
    .x4(pp_c2x2[142])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:2.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[66]),
    .ci(carry_int1[1]),
    .co(carry_int1[2]),
    .s(csa_summ_c2x2[65]),
    .x1(pp_c2x2[218]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:20.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[84]),
    .ci(carry_int1[19]),
    .co(carry_int1[20]),
    .s(csa_summ_c2x2[83]),
    .x1(1'h0),
    .x2(1'h1),
    .x3(pp_c2x2[174]),
    .x4(pp_c2x2[143])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:21.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[85]),
    .ci(carry_int1[20]),
    .co(carry_int1[21]),
    .s(csa_summ_c2x2[84]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h0),
    .x4(pp_c2x2[144])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:22.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[86]),
    .ci(carry_int1[21]),
    .co(carry_int1[22]),
    .s(csa_summ_c2x2[85]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h0),
    .x4(pp_c2x2[145])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:3.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[67]),
    .ci(carry_int1[2]),
    .co(carry_int1[3]),
    .s(csa_summ_c2x2[66]),
    .x1(pp_c2x2[219]),
    .x2(pp_c2x2[188]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:4.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[68]),
    .ci(carry_int1[3]),
    .co(carry_int1[4]),
    .s(csa_summ_c2x2[67]),
    .x1(pp_c2x2[220]),
    .x2(pp_c2x2[189]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:5.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[69]),
    .ci(carry_int1[4]),
    .co(carry_int1[5]),
    .s(csa_summ_c2x2[68]),
    .x1(pp_c2x2[221]),
    .x2(pp_c2x2[190]),
    .x3(pp_c2x2[159]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:6.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[70]),
    .ci(carry_int1[5]),
    .co(carry_int1[6]),
    .s(csa_summ_c2x2[69]),
    .x1(pp_c2x2[222]),
    .x2(pp_c2x2[191]),
    .x3(pp_c2x2[160]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:7.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[71]),
    .ci(carry_int1[6]),
    .co(carry_int1[7]),
    .s(csa_summ_c2x2[70]),
    .x1(pp_c2x2[223]),
    .x2(pp_c2x2[192]),
    .x3(pp_c2x2[161]),
    .x4(pp_c2x2[130])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:8.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[72]),
    .ci(carry_int1[7]),
    .co(carry_int1[8]),
    .s(csa_summ_c2x2[71]),
    .x1(pp_c2x2[224]),
    .x2(pp_c2x2[193]),
    .x3(pp_c2x2[162]),
    .x4(pp_c2x2[131])
  );
  csa_4_2 \gcsa_4_2_c2x2_l1:9.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[73]),
    .ci(carry_int1[8]),
    .co(carry_int1[9]),
    .s(csa_summ_c2x2[72]),
    .x1(pp_c2x2[225]),
    .x2(pp_c2x2[194]),
    .x3(pp_c2x2[163]),
    .x4(pp_c2x2[132])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:1.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[41]),
    .ci(1'h0),
    .co(carry_int2[1]),
    .s(csa_summ_c2x2[40]),
    .x1(pp_c2x2[101]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:10.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[50]),
    .ci(carry_int2[9]),
    .co(carry_int2[10]),
    .s(csa_summ_c2x2[49]),
    .x1(pp_c2x2[110]),
    .x2(pp_c2x2[79]),
    .x3(pp_c2x2[48]),
    .x4(pp_c2x2[17])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:11.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[51]),
    .ci(carry_int2[10]),
    .co(carry_int2[11]),
    .s(csa_summ_c2x2[50]),
    .x1(pp_c2x2[111]),
    .x2(pp_c2x2[80]),
    .x3(pp_c2x2[49]),
    .x4(pp_c2x2[18])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:12.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[52]),
    .ci(carry_int2[11]),
    .co(carry_int2[12]),
    .s(csa_summ_c2x2[51]),
    .x1(pp_c2x2[112]),
    .x2(pp_c2x2[81]),
    .x3(pp_c2x2[50]),
    .x4(pp_c2x2[19])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:13.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[53]),
    .ci(carry_int2[12]),
    .co(carry_int2[13]),
    .s(csa_summ_c2x2[52]),
    .x1(pp_c2x2[113]),
    .x2(pp_c2x2[82]),
    .x3(pp_c2x2[51]),
    .x4(pp_c2x2[20])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:14.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[54]),
    .ci(carry_int2[13]),
    .co(carry_int2[14]),
    .s(csa_summ_c2x2[53]),
    .x1(pp_c2x2[114]),
    .x2(pp_c2x2[83]),
    .x3(pp_c2x2[52]),
    .x4(pp_c2x2[21])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:15.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[55]),
    .ci(carry_int2[14]),
    .co(carry_int2[15]),
    .s(csa_summ_c2x2[54]),
    .x1(pp_c2x2[115]),
    .x2(pp_c2x2[84]),
    .x3(pp_c2x2[53]),
    .x4(pp_c2x2[22])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:16.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[56]),
    .ci(carry_int2[15]),
    .co(carry_int2[16]),
    .s(csa_summ_c2x2[55]),
    .x1(pp_c2x2[116]),
    .x2(pp_c2x2[85]),
    .x3(pp_c2x2[54]),
    .x4(pp_c2x2[23])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:17.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[57]),
    .ci(carry_int2[16]),
    .co(carry_int2[17]),
    .s(csa_summ_c2x2[56]),
    .x1(1'h0),
    .x2(pp_c2x2[86]),
    .x3(pp_c2x2[55]),
    .x4(pp_c2x2[24])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:18.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[58]),
    .ci(carry_int2[17]),
    .co(carry_int2[18]),
    .s(csa_summ_c2x2[57]),
    .x1(1'h1),
    .x2(pp_c2x2[87]),
    .x3(pp_c2x2[56]),
    .x4(pp_c2x2[25])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:19.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[59]),
    .ci(carry_int2[18]),
    .co(carry_int2[19]),
    .s(csa_summ_c2x2[58]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(pp_c2x2[57]),
    .x4(pp_c2x2[26])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:2.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[42]),
    .ci(carry_int2[1]),
    .co(carry_int2[2]),
    .s(csa_summ_c2x2[41]),
    .x1(pp_c2x2[102]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:20.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[60]),
    .ci(carry_int2[19]),
    .co(carry_int2[20]),
    .s(csa_summ_c2x2[59]),
    .x1(1'h0),
    .x2(1'h1),
    .x3(pp_c2x2[58]),
    .x4(pp_c2x2[27])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:21.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[61]),
    .ci(carry_int2[20]),
    .co(carry_int2[21]),
    .s(csa_summ_c2x2[60]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h0),
    .x4(pp_c2x2[28])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:22.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[62]),
    .ci(carry_int2[21]),
    .co(carry_int2[22]),
    .s(csa_summ_c2x2[61]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(1'h0),
    .x4(pp_c2x2[29])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:3.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[43]),
    .ci(carry_int2[2]),
    .co(carry_int2[3]),
    .s(csa_summ_c2x2[42]),
    .x1(pp_c2x2[103]),
    .x2(pp_c2x2[72]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:4.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[44]),
    .ci(carry_int2[3]),
    .co(carry_int2[4]),
    .s(csa_summ_c2x2[43]),
    .x1(pp_c2x2[104]),
    .x2(pp_c2x2[73]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:5.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[45]),
    .ci(carry_int2[4]),
    .co(carry_int2[5]),
    .s(csa_summ_c2x2[44]),
    .x1(pp_c2x2[105]),
    .x2(pp_c2x2[74]),
    .x3(pp_c2x2[43]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:6.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[46]),
    .ci(carry_int2[5]),
    .co(carry_int2[6]),
    .s(csa_summ_c2x2[45]),
    .x1(pp_c2x2[106]),
    .x2(pp_c2x2[75]),
    .x3(pp_c2x2[44]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:7.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[47]),
    .ci(carry_int2[6]),
    .co(carry_int2[7]),
    .s(csa_summ_c2x2[46]),
    .x1(pp_c2x2[107]),
    .x2(pp_c2x2[76]),
    .x3(pp_c2x2[45]),
    .x4(pp_c2x2[14])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:8.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[48]),
    .ci(carry_int2[7]),
    .co(carry_int2[8]),
    .s(csa_summ_c2x2[47]),
    .x1(pp_c2x2[108]),
    .x2(pp_c2x2[77]),
    .x3(pp_c2x2[46]),
    .x4(pp_c2x2[15])
  );
  csa_4_2 \gcsa_4_2_c2x2_l2:9.ucsa_4_2_c2x2  (
    .c(csa_carr_c2x2[49]),
    .ci(carry_int2[8]),
    .co(carry_int2[9]),
    .s(csa_summ_c2x2[48]),
    .x1(pp_c2x2[109]),
    .x2(pp_c2x2[78]),
    .x3(pp_c2x2[47]),
    .x4(pp_c2x2[16])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:1.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[2]),
    .ci(1'h0),
    .co(carry_int3[1]),
    .s(csa_summ_c2x2[0]),
    .x1(csa_summ_c2x2[64]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:10.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[11]),
    .ci(carry_int3[9]),
    .co(carry_int3[10]),
    .s(csa_summ_c2x2[9]),
    .x1(csa_summ_c2x2[73]),
    .x2(csa_carr_c2x2[73]),
    .x3(csa_summ_c2x2[41]),
    .x4(csa_carr_c2x2[41])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:11.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[12]),
    .ci(carry_int3[10]),
    .co(carry_int3[11]),
    .s(csa_summ_c2x2[10]),
    .x1(csa_summ_c2x2[74]),
    .x2(csa_carr_c2x2[74]),
    .x3(csa_summ_c2x2[42]),
    .x4(csa_carr_c2x2[42])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:12.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[13]),
    .ci(carry_int3[11]),
    .co(carry_int3[12]),
    .s(csa_summ_c2x2[11]),
    .x1(csa_summ_c2x2[75]),
    .x2(csa_carr_c2x2[75]),
    .x3(csa_summ_c2x2[43]),
    .x4(csa_carr_c2x2[43])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:13.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[14]),
    .ci(carry_int3[12]),
    .co(carry_int3[13]),
    .s(csa_summ_c2x2[12]),
    .x1(csa_summ_c2x2[76]),
    .x2(csa_carr_c2x2[76]),
    .x3(csa_summ_c2x2[44]),
    .x4(csa_carr_c2x2[44])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:14.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[15]),
    .ci(carry_int3[13]),
    .co(carry_int3[14]),
    .s(csa_summ_c2x2[13]),
    .x1(csa_summ_c2x2[77]),
    .x2(csa_carr_c2x2[77]),
    .x3(csa_summ_c2x2[45]),
    .x4(csa_carr_c2x2[45])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:15.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[16]),
    .ci(carry_int3[14]),
    .co(carry_int3[15]),
    .s(csa_summ_c2x2[14]),
    .x1(csa_summ_c2x2[78]),
    .x2(csa_carr_c2x2[78]),
    .x3(csa_summ_c2x2[46]),
    .x4(csa_carr_c2x2[46])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:16.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[17]),
    .ci(carry_int3[15]),
    .co(carry_int3[16]),
    .s(csa_summ_c2x2[15]),
    .x1(csa_summ_c2x2[79]),
    .x2(csa_carr_c2x2[79]),
    .x3(csa_summ_c2x2[47]),
    .x4(csa_carr_c2x2[47])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:17.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[18]),
    .ci(carry_int3[16]),
    .co(carry_int3[17]),
    .s(csa_summ_c2x2[16]),
    .x1(csa_summ_c2x2[80]),
    .x2(csa_carr_c2x2[80]),
    .x3(csa_summ_c2x2[48]),
    .x4(csa_carr_c2x2[48])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:18.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[19]),
    .ci(carry_int3[17]),
    .co(carry_int3[18]),
    .s(csa_summ_c2x2[17]),
    .x1(csa_summ_c2x2[81]),
    .x2(csa_carr_c2x2[81]),
    .x3(csa_summ_c2x2[49]),
    .x4(csa_carr_c2x2[49])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:19.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[20]),
    .ci(carry_int3[18]),
    .co(carry_int3[19]),
    .s(csa_summ_c2x2[18]),
    .x1(csa_summ_c2x2[82]),
    .x2(csa_carr_c2x2[82]),
    .x3(csa_summ_c2x2[50]),
    .x4(csa_carr_c2x2[50])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:2.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[3]),
    .ci(carry_int3[1]),
    .co(carry_int3[2]),
    .s(csa_summ_c2x2[1]),
    .x1(csa_summ_c2x2[65]),
    .x2(csa_carr_c2x2[65]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:20.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[21]),
    .ci(carry_int3[19]),
    .co(carry_int3[20]),
    .s(csa_summ_c2x2[19]),
    .x1(csa_summ_c2x2[83]),
    .x2(csa_carr_c2x2[83]),
    .x3(csa_summ_c2x2[51]),
    .x4(csa_carr_c2x2[51])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:21.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[22]),
    .ci(carry_int3[20]),
    .co(carry_int3[21]),
    .s(csa_summ_c2x2[20]),
    .x1(csa_summ_c2x2[84]),
    .x2(csa_carr_c2x2[84]),
    .x3(csa_summ_c2x2[52]),
    .x4(csa_carr_c2x2[52])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:22.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[23]),
    .ci(carry_int3[21]),
    .co(carry_int3[22]),
    .s(csa_summ_c2x2[21]),
    .x1(csa_summ_c2x2[85]),
    .x2(csa_carr_c2x2[85]),
    .x3(csa_summ_c2x2[53]),
    .x4(csa_carr_c2x2[53])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:23.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[24]),
    .ci(carry_int3[22]),
    .co(carry_int3[23]),
    .s(csa_summ_c2x2[22]),
    .x1(1'h0),
    .x2(csa_carr_c2x2[86]),
    .x3(csa_summ_c2x2[54]),
    .x4(csa_carr_c2x2[54])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:24.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[25]),
    .ci(carry_int3[23]),
    .co(carry_int3[24]),
    .s(csa_summ_c2x2[23]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c2x2[55]),
    .x4(csa_carr_c2x2[55])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:25.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[26]),
    .ci(carry_int3[24]),
    .co(carry_int3[25]),
    .s(csa_summ_c2x2[24]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c2x2[56]),
    .x4(csa_carr_c2x2[56])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:26.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[27]),
    .ci(carry_int3[25]),
    .co(carry_int3[26]),
    .s(csa_summ_c2x2[25]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c2x2[57]),
    .x4(csa_carr_c2x2[57])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:27.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[28]),
    .ci(carry_int3[26]),
    .co(carry_int3[27]),
    .s(csa_summ_c2x2[26]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c2x2[58]),
    .x4(csa_carr_c2x2[58])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:28.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[29]),
    .ci(carry_int3[27]),
    .co(carry_int3[28]),
    .s(csa_summ_c2x2[27]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c2x2[59]),
    .x4(csa_carr_c2x2[59])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:29.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[30]),
    .ci(carry_int3[28]),
    .co(carry_int3[29]),
    .s(csa_summ_c2x2[28]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c2x2[60]),
    .x4(csa_carr_c2x2[60])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:3.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[4]),
    .ci(carry_int3[2]),
    .co(carry_int3[3]),
    .s(csa_summ_c2x2[2]),
    .x1(csa_summ_c2x2[66]),
    .x2(csa_carr_c2x2[66]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:30.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[31]),
    .ci(carry_int3[29]),
    .co(carry_int3[30]),
    .s(csa_summ_c2x2[29]),
    .x1(1'h0),
    .x2(1'h0),
    .x3(csa_summ_c2x2[61]),
    .x4(csa_carr_c2x2[61])
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:4.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[5]),
    .ci(carry_int3[3]),
    .co(carry_int3[4]),
    .s(csa_summ_c2x2[3]),
    .x1(csa_summ_c2x2[67]),
    .x2(csa_carr_c2x2[67]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:5.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[6]),
    .ci(carry_int3[4]),
    .co(carry_int3[5]),
    .s(csa_summ_c2x2[4]),
    .x1(csa_summ_c2x2[68]),
    .x2(csa_carr_c2x2[68]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:6.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[7]),
    .ci(carry_int3[5]),
    .co(carry_int3[6]),
    .s(csa_summ_c2x2[5]),
    .x1(csa_summ_c2x2[69]),
    .x2(csa_carr_c2x2[69]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:7.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[8]),
    .ci(carry_int3[6]),
    .co(carry_int3[7]),
    .s(csa_summ_c2x2[6]),
    .x1(csa_summ_c2x2[70]),
    .x2(csa_carr_c2x2[70]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:8.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[9]),
    .ci(carry_int3[7]),
    .co(carry_int3[8]),
    .s(csa_summ_c2x2[7]),
    .x1(csa_summ_c2x2[71]),
    .x2(csa_carr_c2x2[71]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_c2x2_lx2:9.ucsa_4_2_c2x2  (
    .c(carry_c2x2_final[10]),
    .ci(carry_int3[8]),
    .co(carry_int3[9]),
    .s(csa_summ_c2x2[8]),
    .x1(csa_summ_c2x2[72]),
    .x2(csa_carr_c2x2[72]),
    .x3(csa_summ_c2x2[40]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:1.ucsa_4_2_final  (
    .c(csa_carr_c1x2[1]),
    .ci(1'h0),
    .co(carry_int_5[1]),
    .s(csa_summ_c1x2[0]),
    .x1(csa_summ_c1x2[44]),
    .x2(1'h0),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:10.ucsa_4_2_final  (
    .c(csa_carr_c1x2[10]),
    .ci(carry_int_5[9]),
    .co(carry_int_5[10]),
    .s(csa_summ_c1x2[9]),
    .x1(csa_summ_c1x2[53]),
    .x2(csa_carr_c1x2[53]),
    .x3(csa_summ_c2x2[8]),
    .x4(carry_c2x2_final[9])
  );
  csa_4_2 \gcsa_4_2_final:11.ucsa_4_2_final  (
    .c(csa_carr_c1x2[11]),
    .ci(carry_int_5[10]),
    .co(carry_int_5[11]),
    .s(csa_summ_c1x2[10]),
    .x1(csa_summ_c1x2[54]),
    .x2(csa_carr_c1x2[54]),
    .x3(csa_summ_c2x2[9]),
    .x4(carry_c2x2_final[10])
  );
  csa_4_2 \gcsa_4_2_final:12.ucsa_4_2_final  (
    .c(csa_carr_c1x2[12]),
    .ci(carry_int_5[11]),
    .co(carry_int_5[12]),
    .s(csa_summ_c1x2[11]),
    .x1(csa_summ_c1x2[55]),
    .x2(csa_carr_c1x2[55]),
    .x3(csa_summ_c2x2[10]),
    .x4(carry_c2x2_final[11])
  );
  csa_4_2 \gcsa_4_2_final:13.ucsa_4_2_final  (
    .c(csa_carr_c1x2[13]),
    .ci(carry_int_5[12]),
    .co(carry_int_5[13]),
    .s(csa_summ_c1x2[12]),
    .x1(csa_summ_c1x2[56]),
    .x2(csa_carr_c1x2[56]),
    .x3(csa_summ_c2x2[11]),
    .x4(carry_c2x2_final[12])
  );
  csa_4_2 \gcsa_4_2_final:14.ucsa_4_2_final  (
    .c(csa_carr_c1x2[14]),
    .ci(carry_int_5[13]),
    .co(carry_int_5[14]),
    .s(csa_summ_c1x2[13]),
    .x1(csa_summ_c1x2[57]),
    .x2(csa_carr_c1x2[57]),
    .x3(csa_summ_c2x2[12]),
    .x4(carry_c2x2_final[13])
  );
  csa_4_2 \gcsa_4_2_final:15.ucsa_4_2_final  (
    .c(csa_carr_c1x2[15]),
    .ci(carry_int_5[14]),
    .co(carry_int_5[15]),
    .s(csa_summ_c1x2[14]),
    .x1(csa_summ_c1x2[58]),
    .x2(csa_carr_c1x2[58]),
    .x3(csa_summ_c2x2[13]),
    .x4(carry_c2x2_final[14])
  );
  csa_4_2 \gcsa_4_2_final:16.ucsa_4_2_final  (
    .c(csa_carr_c1x2[16]),
    .ci(carry_int_5[15]),
    .co(carry_int_5[16]),
    .s(csa_summ_c1x2[15]),
    .x1(csa_summ_c1x2[59]),
    .x2(csa_carr_c1x2[59]),
    .x3(csa_summ_c2x2[14]),
    .x4(carry_c2x2_final[15])
  );
  csa_4_2 \gcsa_4_2_final:17.ucsa_4_2_final  (
    .c(csa_carr_c1x2[17]),
    .ci(carry_int_5[16]),
    .co(carry_int_5[17]),
    .s(csa_summ_c1x2[16]),
    .x1(csa_summ_c1x2[60]),
    .x2(csa_carr_c1x2[60]),
    .x3(csa_summ_c2x2[15]),
    .x4(carry_c2x2_final[16])
  );
  csa_4_2 \gcsa_4_2_final:18.ucsa_4_2_final  (
    .c(csa_carr_c1x2[18]),
    .ci(carry_int_5[17]),
    .co(carry_int_5[18]),
    .s(csa_summ_c1x2[17]),
    .x1(csa_summ_c1x2[61]),
    .x2(csa_carr_c1x2[61]),
    .x3(csa_summ_c2x2[16]),
    .x4(carry_c2x2_final[17])
  );
  csa_4_2 \gcsa_4_2_final:19.ucsa_4_2_final  (
    .c(csa_carr_c1x2[19]),
    .ci(carry_int_5[18]),
    .co(carry_int_5[19]),
    .s(csa_summ_c1x2[18]),
    .x1(csa_summ_c1x2[62]),
    .x2(csa_carr_c1x2[62]),
    .x3(csa_summ_c2x2[17]),
    .x4(carry_c2x2_final[18])
  );
  csa_4_2 \gcsa_4_2_final:2.ucsa_4_2_final  (
    .c(csa_carr_c1x2[2]),
    .ci(carry_int_5[1]),
    .co(carry_int_5[2]),
    .s(csa_summ_c1x2[1]),
    .x1(csa_summ_c1x2[45]),
    .x2(csa_carr_c1x2[45]),
    .x3(csa_summ_c2x2[0]),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:20.ucsa_4_2_final  (
    .c(csa_carr_c1x2[20]),
    .ci(carry_int_5[19]),
    .co(carry_int_5[20]),
    .s(csa_summ_c1x2[19]),
    .x1(csa_summ_c1x2[63]),
    .x2(csa_carr_c1x2[63]),
    .x3(csa_summ_c2x2[18]),
    .x4(carry_c2x2_final[19])
  );
  csa_4_2 \gcsa_4_2_final:21.ucsa_4_2_final  (
    .c(csa_carr_c1x2[21]),
    .ci(carry_int_5[20]),
    .co(carry_int_5[21]),
    .s(csa_summ_c1x2[20]),
    .x1(csa_summ_c1x2[64]),
    .x2(csa_carr_c1x2[64]),
    .x3(csa_summ_c2x2[19]),
    .x4(carry_c2x2_final[20])
  );
  csa_4_2 \gcsa_4_2_final:22.ucsa_4_2_final  (
    .c(csa_carr_c1x2[22]),
    .ci(carry_int_5[21]),
    .co(carry_int_5[22]),
    .s(csa_summ_c1x2[21]),
    .x1(csa_summ_c1x2[65]),
    .x2(csa_carr_c1x2[65]),
    .x3(csa_summ_c2x2[20]),
    .x4(carry_c2x2_final[21])
  );
  csa_4_2 \gcsa_4_2_final:23.ucsa_4_2_final  (
    .c(csa_carr_c1x2[23]),
    .ci(carry_int_5[22]),
    .co(carry_int_5[23]),
    .s(csa_summ_c1x2[22]),
    .x1(csa_summ_c1x2[66]),
    .x2(csa_carr_c1x2[66]),
    .x3(csa_summ_c2x2[21]),
    .x4(carry_c2x2_final[22])
  );
  csa_4_2 \gcsa_4_2_final:24.ucsa_4_2_final  (
    .c(csa_carr_c1x2[24]),
    .ci(carry_int_5[23]),
    .co(carry_int_5[24]),
    .s(csa_summ_c1x2[23]),
    .x1(csa_summ_c1x2[67]),
    .x2(csa_carr_c1x2[67]),
    .x3(csa_summ_c2x2[22]),
    .x4(carry_c2x2_final[23])
  );
  csa_4_2 \gcsa_4_2_final:25.ucsa_4_2_final  (
    .c(csa_carr_c1x2[25]),
    .ci(carry_int_5[24]),
    .co(carry_int_5[25]),
    .s(csa_summ_c1x2[24]),
    .x1(csa_summ_c1x2[68]),
    .x2(csa_carr_c1x2[68]),
    .x3(csa_summ_c2x2[23]),
    .x4(carry_c2x2_final[24])
  );
  csa_4_2 \gcsa_4_2_final:26.ucsa_4_2_final  (
    .c(csa_carr_c1x2[26]),
    .ci(carry_int_5[25]),
    .co(carry_int_5[26]),
    .s(csa_summ_c1x2[25]),
    .x1(csa_summ_c1x2[69]),
    .x2(csa_carr_c1x2[69]),
    .x3(csa_summ_c2x2[24]),
    .x4(carry_c2x2_final[25])
  );
  csa_4_2 \gcsa_4_2_final:27.ucsa_4_2_final  (
    .c(csa_carr_c1x2[27]),
    .ci(carry_int_5[26]),
    .co(carry_int_5[27]),
    .s(csa_summ_c1x2[26]),
    .x1(csa_summ_c1x2[70]),
    .x2(csa_carr_c1x2[70]),
    .x3(csa_summ_c2x2[25]),
    .x4(carry_c2x2_final[26])
  );
  csa_4_2 \gcsa_4_2_final:28.ucsa_4_2_final  (
    .c(csa_carr_c1x2[28]),
    .ci(carry_int_5[27]),
    .co(carry_int_5[28]),
    .s(csa_summ_c1x2[27]),
    .x1(csa_summ_c1x2[71]),
    .x2(csa_carr_c1x2[71]),
    .x3(csa_summ_c2x2[26]),
    .x4(carry_c2x2_final[27])
  );
  csa_4_2 \gcsa_4_2_final:29.ucsa_4_2_final  (
    .c(csa_carr_c1x2[29]),
    .ci(carry_int_5[28]),
    .co(carry_int_5[29]),
    .s(csa_summ_c1x2[28]),
    .x1(csa_summ_c1x2[72]),
    .x2(csa_carr_c1x2[72]),
    .x3(csa_summ_c2x2[27]),
    .x4(carry_c2x2_final[28])
  );
  csa_4_2 \gcsa_4_2_final:3.ucsa_4_2_final  (
    .c(csa_carr_c1x2[3]),
    .ci(carry_int_5[2]),
    .co(carry_int_5[3]),
    .s(csa_summ_c1x2[2]),
    .x1(csa_summ_c1x2[46]),
    .x2(csa_carr_c1x2[46]),
    .x3(csa_summ_c2x2[1]),
    .x4(carry_c2x2_final[2])
  );
  csa_4_2 \gcsa_4_2_final:30.ucsa_4_2_final  (
    .c(csa_carr_c1x2[30]),
    .ci(carry_int_5[29]),
    .co(carry_int_5[30]),
    .s(csa_summ_c1x2[29]),
    .x1(csa_summ_c1x2[73]),
    .x2(csa_carr_c1x2[73]),
    .x3(csa_summ_c2x2[28]),
    .x4(carry_c2x2_final[29])
  );
  csa_4_2 \gcsa_4_2_final:31.ucsa_4_2_final  (
    .c(csa_carr_c1x2[31]),
    .ci(carry_int_5[30]),
    .co(carry_int_5[31]),
    .s(csa_summ_c1x2[30]),
    .x1(csa_summ_c1x2[74]),
    .x2(csa_carr_c1x2[74]),
    .x3(csa_summ_c2x2[29]),
    .x4(carry_c2x2_final[30])
  );
  csa_4_2 \gcsa_4_2_final:32.ucsa_4_2_final  (
    .c(csa_carr_c1x2[32]),
    .ci(carry_int_5[31]),
    .co(carry_int_5[32]),
    .s(csa_summ_c1x2[31]),
    .x1(csa_summ_c1x2[75]),
    .x2(csa_carr_c1x2[75]),
    .x3(1'h0),
    .x4(carry_c2x2_final[31])
  );
  csa_4_2 \gcsa_4_2_final:33.ucsa_4_2_final  (
    .c(csa_carr_c1x2[33]),
    .ci(carry_int_5[32]),
    .co(carry_int_5[33]),
    .s(csa_summ_c1x2[32]),
    .x1(csa_summ_c1x2[76]),
    .x2(csa_carr_c1x2[76]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:34.ucsa_4_2_final  (
    .c(csa_carr_c1x2[34]),
    .ci(carry_int_5[33]),
    .co(carry_int_5[34]),
    .s(csa_summ_c1x2[33]),
    .x1(csa_summ_c1x2[77]),
    .x2(csa_carr_c1x2[77]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:35.ucsa_4_2_final  (
    .c(csa_carr_c1x2[35]),
    .ci(carry_int_5[34]),
    .co(carry_int_5[35]),
    .s(csa_summ_c1x2[34]),
    .x1(csa_summ_c1x2[78]),
    .x2(csa_carr_c1x2[78]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:36.ucsa_4_2_final  (
    .c(csa_carr_c1x2[36]),
    .ci(carry_int_5[35]),
    .co(carry_int_5[36]),
    .s(csa_summ_c1x2[35]),
    .x1(csa_summ_c1x2[79]),
    .x2(csa_carr_c1x2[79]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:37.ucsa_4_2_final  (
    .c(csa_carr_c1x2[37]),
    .ci(carry_int_5[36]),
    .co(carry_int_5[37]),
    .s(csa_summ_c1x2[36]),
    .x1(csa_summ_c1x2[80]),
    .x2(csa_carr_c1x2[80]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:38.ucsa_4_2_final  (
    .c(csa_carr_c1x2[38]),
    .ci(carry_int_5[37]),
    .co(carry_int_5[38]),
    .s(csa_summ_c1x2[37]),
    .x1(csa_summ_c1x2[81]),
    .x2(csa_carr_c1x2[81]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:39.ucsa_4_2_final  (
    .c(csa_carr_c1x2[39]),
    .ci(carry_int_5[38]),
    .co(carry_int_5[39]),
    .s(csa_summ_c1x2[38]),
    .x1(csa_summ_c1x2[82]),
    .x2(csa_carr_c1x2[82]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:4.ucsa_4_2_final  (
    .c(csa_carr_c1x2[4]),
    .ci(carry_int_5[3]),
    .co(carry_int_5[4]),
    .s(csa_summ_c1x2[3]),
    .x1(csa_summ_c1x2[47]),
    .x2(csa_carr_c1x2[47]),
    .x3(csa_summ_c2x2[2]),
    .x4(carry_c2x2_final[3])
  );
  csa_4_2 \gcsa_4_2_final:40.ucsa_4_2_final  (
    .c(csa_carr_c1x2[40]),
    .ci(carry_int_5[39]),
    .co(carry_int_5[40]),
    .s(csa_summ_c1x2[39]),
    .x1(csa_summ_c1x2[83]),
    .x2(csa_carr_c1x2[83]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:41.ucsa_4_2_final  (
    .c(csa_carr_c1x2[41]),
    .ci(carry_int_5[40]),
    .co(carry_int_5[41]),
    .s(csa_summ_c1x2[40]),
    .x1(csa_summ_c1x2[84]),
    .x2(csa_carr_c1x2[84]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:42.ucsa_4_2_final  (
    .c(csa_carr_c1x2[42]),
    .ci(carry_int_5[41]),
    .co(carry_int_5[42]),
    .s(csa_summ_c1x2[41]),
    .x1(csa_summ_c1x2[85]),
    .x2(csa_carr_c1x2[85]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:43.ucsa_4_2_final  (
    .c(csa_carr_c1x2[43]),
    .ci(carry_int_5[42]),
    .co(carry_int_5[43]),
    .s(csa_summ_c1x2[42]),
    .x1(csa_summ_c1x2[86]),
    .x2(csa_carr_c1x2[86]),
    .x3(1'h0),
    .x4(1'h0)
  );
  csa_4_2 \gcsa_4_2_final:5.ucsa_4_2_final  (
    .c(csa_carr_c1x2[5]),
    .ci(carry_int_5[4]),
    .co(carry_int_5[5]),
    .s(csa_summ_c1x2[4]),
    .x1(csa_summ_c1x2[48]),
    .x2(csa_carr_c1x2[48]),
    .x3(csa_summ_c2x2[3]),
    .x4(carry_c2x2_final[4])
  );
  csa_4_2 \gcsa_4_2_final:6.ucsa_4_2_final  (
    .c(csa_carr_c1x2[6]),
    .ci(carry_int_5[5]),
    .co(carry_int_5[6]),
    .s(csa_summ_c1x2[5]),
    .x1(csa_summ_c1x2[49]),
    .x2(csa_carr_c1x2[49]),
    .x3(csa_summ_c2x2[4]),
    .x4(carry_c2x2_final[5])
  );
  csa_4_2 \gcsa_4_2_final:7.ucsa_4_2_final  (
    .c(csa_carr_c1x2[7]),
    .ci(carry_int_5[6]),
    .co(carry_int_5[7]),
    .s(csa_summ_c1x2[6]),
    .x1(csa_summ_c1x2[50]),
    .x2(csa_carr_c1x2[50]),
    .x3(csa_summ_c2x2[5]),
    .x4(carry_c2x2_final[6])
  );
  csa_4_2 \gcsa_4_2_final:8.ucsa_4_2_final  (
    .c(csa_carr_c1x2[8]),
    .ci(carry_int_5[7]),
    .co(carry_int_5[8]),
    .s(csa_summ_c1x2[7]),
    .x1(csa_summ_c1x2[51]),
    .x2(csa_carr_c1x2[51]),
    .x3(csa_summ_c2x2[6]),
    .x4(carry_c2x2_final[7])
  );
  csa_4_2 \gcsa_4_2_final:9.ucsa_4_2_final  (
    .c(csa_carr_c1x2[9]),
    .ci(carry_int_5[8]),
    .co(carry_int_5[9]),
    .s(csa_summ_c1x2[8]),
    .x1(csa_summ_c1x2[52]),
    .x2(csa_carr_c1x2[52]),
    .x3(csa_summ_c2x2[7]),
    .x4(carry_c2x2_final[8])
  );
  booth_pp_21 \gpp_c1x2:1.upp_c1x2  (
    .adj_o(carry_adjust[0]),
    .data_i({ c1[19], 1'h0, c1[18:0] }),
    .data_o(pp_c1x2[364:344]),
    .x_i0(1'h0),
    .x_i1(x2[0]),
    .x_i2(x2[1])
  );
  booth_pp_21 \gpp_c1x2:2.upp_c1x2  (
    .adj_o(carry_adjust[2]),
    .data_i({ c1[19], 1'h0, c1[18:0] }),
    .data_o(pp_c1x2[323:303]),
    .x_i0(x2[1]),
    .x_i1(x2[2]),
    .x_i2(x2[3])
  );
  booth_pp_21 \gpp_c1x2:3.upp_c1x2  (
    .adj_o(carry_adjust[4]),
    .data_i({ c1[19], 1'h0, c1[18:0] }),
    .data_o(pp_c1x2[282:262]),
    .x_i0(x2[3]),
    .x_i1(x2[4]),
    .x_i2(x2[5])
  );
  booth_pp_21 \gpp_c1x2:4.upp_c1x2  (
    .adj_o(carry_adjust[6]),
    .data_i({ c1[19], 1'h0, c1[18:0] }),
    .data_o(pp_c1x2[241:221]),
    .x_i0(x2[5]),
    .x_i1(x2[6]),
    .x_i2(x2[7])
  );
  booth_pp_21 \gpp_c1x2:5.upp_c1x2  (
    .adj_o(carry_adjust[8]),
    .data_i({ c1[19], 1'h0, c1[18:0] }),
    .data_o(pp_c1x2[200:180]),
    .x_i0(x2[7]),
    .x_i1(x2[8]),
    .x_i2(x2[9])
  );
  booth_pp_21 \gpp_c1x2:6.upp_c1x2  (
    .adj_o(carry_adjust[10]),
    .data_i({ c1[19], 1'h0, c1[18:0] }),
    .data_o(pp_c1x2[159:139]),
    .x_i0(x2[9]),
    .x_i1(x2[10]),
    .x_i2(x2[11])
  );
  booth_pp_21 \gpp_c1x2:7.upp_c1x2  (
    .adj_o(carry_adjust[12]),
    .data_i({ c1[19], 1'h0, c1[18:0] }),
    .data_o(pp_c1x2[118:98]),
    .x_i0(x2[11]),
    .x_i1(x2[12]),
    .x_i2(x2[13])
  );
  booth_pp_21 \gpp_c1x2:8.upp_c1x2  (
    .adj_o(carry_adjust[14]),
    .data_i({ c1[19], 1'h0, c1[18:0] }),
    .data_o(pp_c1x2[77:57]),
    .x_i0(x2[13]),
    .x_i1(x2[14]),
    .x_i2(x2[15])
  );
  booth_pp_21 \gpp_c1x2:9.upp_c1x2  (
    .adj_o(carry_adjust[16]),
    .data_i({ c1[19], 1'h0, c1[18:0] }),
    .data_o(pp_c1x2[36:16]),
    .x_i0(x2[15]),
    .x_i1(x2[16]),
    .x_i2(1'h0)
  );
  booth_pp_16 \gpp_c2x2:1.upp_c2x2  (
    .adj_o(carry_adjust[1]),
    .data_i({ c2[13], 2'h0, c2[12:0] }),
    .data_o(pp_c2x2[232:217]),
    .x_i0(1'h0),
    .x_i1(x2x2[0]),
    .x_i2(x2x2[1])
  );
  booth_pp_16 \gpp_c2x2:2.upp_c2x2  (
    .adj_o(carry_adjust[3]),
    .data_i({ c2[13], 2'h0, c2[12:0] }),
    .data_o(pp_c2x2[203:188]),
    .x_i0(x2x2[1]),
    .x_i1(x2x2[2]),
    .x_i2(x2x2[3])
  );
  booth_pp_16 \gpp_c2x2:3.upp_c2x2  (
    .adj_o(carry_adjust[5]),
    .data_i({ c2[13], 2'h0, c2[12:0] }),
    .data_o(pp_c2x2[174:159]),
    .x_i0(x2x2[3]),
    .x_i1(x2x2[4]),
    .x_i2(x2x2[5])
  );
  booth_pp_16 \gpp_c2x2:4.upp_c2x2  (
    .adj_o(carry_adjust[7]),
    .data_i({ c2[13], 2'h0, c2[12:0] }),
    .data_o(pp_c2x2[145:130]),
    .x_i0(x2x2[5]),
    .x_i1(x2x2[6]),
    .x_i2(x2x2[7])
  );
  booth_pp_16 \gpp_c2x2:5.upp_c2x2  (
    .adj_o(carry_adjust[9]),
    .data_i({ c2[13], 2'h0, c2[12:0] }),
    .data_o(pp_c2x2[116:101]),
    .x_i0(x2x2[7]),
    .x_i1(x2x2[8]),
    .x_i2(x2x2[9])
  );
  booth_pp_16 \gpp_c2x2:6.upp_c2x2  (
    .adj_o(carry_adjust[11]),
    .data_i({ c2[13], 2'h0, c2[12:0] }),
    .data_o(pp_c2x2[87:72]),
    .x_i0(x2x2[9]),
    .x_i1(x2x2[10]),
    .x_i2(x2x2[11])
  );
  booth_pp_16 \gpp_c2x2:7.upp_c2x2  (
    .adj_o(carry_adjust[13]),
    .data_i({ c2[13], 2'h0, c2[12:0] }),
    .data_o(pp_c2x2[58:43]),
    .x_i0(x2x2[11]),
    .x_i1(x2x2[12]),
    .x_i2(x2x2[13])
  );
  booth_pp_16 \gpp_c2x2:8.upp_c2x2  (
    .adj_o(carry_adjust[15]),
    .data_i({ c2[13], 2'h0, c2[12:0] }),
    .data_o(pp_c2x2[29:14]),
    .x_i0(x2x2[13]),
    .x_i1(x2x2[14]),
    .x_i2(x2x2[15])
  );
  assign carry_c2x2_final[1:0] = 2'h0;
  assign carry_c2x2_final[43:32] = 12'h000;
  assign carry_int1[0] = 1'h0;
  assign carry_int1[23] = 1'h0;
  assign carry_int2[0] = 1'h0;
  assign carry_int2[23] = 1'h0;
  assign carry_int3[0] = 1'h0;
  assign carry_int3[31] = 1'h0;
  assign carry_int_1[0] = 1'h0;
  assign carry_int_1[32:28] = 5'h00;
  assign carry_int_2[0] = 1'h0;
  assign carry_int_3[0] = 1'h0;
  assign carry_int_4[0] = 1'h0;
  assign carry_int_5[0] = 1'h0;
  assign carry_int_6[0] = 1'h0;
  assign csa_carr_c1x2[0] = 1'h0;
  assign csa_carr_c1x2[44] = 1'h0;
  assign csa_carr_c1x2[88] = 1'h0;
  assign csa_carr_c1x2[132] = 1'h0;
  assign csa_carr_c1x2[184:170] = 15'h0000;
  assign csa_carr_c1x2[220:213] = 8'h00;
  assign csa_carr_c1x2[263:248] = 16'h0000;
  assign csa_carr_c2x2[40:0] = { 10'h000, carry_c2x2_final[31:2], 1'h0 };
  assign csa_carr_c2x2[64:63] = 2'h0;
  assign csa_carr_c2x2[95:87] = 9'h000;
  assign csa_summ_c1x2[43] = 1'h0;
  assign csa_summ_c1x2[87] = 1'h0;
  assign csa_summ_c1x2[131] = 1'h0;
  assign csa_summ_c1x2[183:169] = 15'h0000;
  assign csa_summ_c1x2[219:212] = 8'h00;
  assign csa_summ_c1x2[263:247] = 17'h00000;
  assign csa_summ_c2x2[39:30] = 10'h000;
  assign csa_summ_c2x2[63:62] = 2'h0;
  assign csa_summ_c2x2[95:86] = 10'h000;
  assign pp_c1x2[15:0] = { 15'h0000, c0[28] };
  assign pp_c1x2[56:37] = 20'h0003f;
  assign pp_c1x2[97:78] = 20'h00001;
  assign pp_c1x2[138:119] = 20'h00001;
  assign pp_c1x2[179:160] = 20'h00000;
  assign pp_c1x2[220:201] = 20'h00002;
  assign pp_c1x2[261:242] = 20'h00000;
  assign pp_c1x2[302:283] = 20'h00000;
  assign pp_c1x2[343:324] = 20'h00002;
  assign pp_c1x2[386:365] = 22'h000002;
  assign pp_c2x2[13:0] = 14'h0000;
  assign pp_c2x2[42:30] = 13'h0000;
  assign pp_c2x2[71:59] = 13'h0000;
  assign pp_c2x2[100:88] = 13'h0002;
  assign pp_c2x2[129:117] = 13'h0002;
  assign pp_c2x2[158:146] = 13'h0000;
  assign pp_c2x2[187:175] = 13'h0000;
  assign pp_c2x2[216:204] = 13'h0003;
  assign pp_c2x2[247:233] = 15'h0001;
  assign result = summ_final[42:0];
  assign carry_adjust[43:17] = 27'h0000000;
endmodule

module lut_c0_cos_28_29_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [27:0] \6268  [63:0];
  initial begin
    \6268 [0] = 28'h46d547e;
    \6268 [1] = 28'h487d822;
    \6268 [2] = 28'h4a21349;
    \6268 [3] = 28'h4bc044e;
    \6268 [4] = 28'h4d5a994;
    \6268 [5] = 28'h4ef0180;
    \6268 [6] = 28'h5080a7c;
    \6268 [7] = 28'h520c2f8;
    \6268 [8] = 28'h5392968;
    \6268 [9] = 28'h5513c45;
    \6268 [10] = 28'h568fa10;
    \6268 [11] = 28'h580614b;
    \6268 [12] = 28'h5977081;
    \6268 [13] = 28'h5ae2640;
    \6268 [14] = 28'h5c4811d;
    \6268 [15] = 28'h5da7fb3;
    \6268 [16] = 28'h5f020a1;
    \6268 [17] = 28'h605628e;
    \6268 [18] = 28'h61a4425;
    \6268 [19] = 28'h62ec418;
    \6268 [20] = 28'h642e11f;
    \6268 [21] = 28'h65699f9;
    \6268 [22] = 28'h669ed6a;
    \6268 [23] = 28'h67cda3d;
    \6268 [24] = 28'h68f5f42;
    \6268 [25] = 28'h6a17b52;
    \6268 [26] = 28'h6b32d4b;
    \6268 [27] = 28'h6c47411;
    \6268 [28] = 28'h6d54e91;
    \6268 [29] = 28'h6e5bbbd;
    \6268 [30] = 28'h6f5ba8d;
    \6268 [31] = 28'h7054a02;
    \6268 [32] = 28'h7146924;
    \6268 [33] = 28'h72316ff;
    \6268 [34] = 28'h73152a9;
    \6268 [35] = 28'h73f1b3f;
    \6268 [36] = 28'h74c6fe4;
    \6268 [37] = 28'h7594fc2;
    \6268 [38] = 28'h765ba0c;
    \6268 [39] = 28'h771adfb;
    \6268 [40] = 28'h77d2ad0;
    \6268 [41] = 28'h7882fd3;
    \6268 [42] = 28'h792bc53;
    \6268 [43] = 28'h79ccfa8;
    \6268 [44] = 28'h7a66931;
    \6268 [45] = 28'h7af8854;
    \6268 [46] = 28'h7b82c7f;
    \6268 [47] = 28'h7c05528;
    \6268 [48] = 28'h7c801cc;
    \6268 [49] = 28'h7cf31f1;
    \6268 [50] = 28'h7d5e523;
    \6268 [51] = 28'h7dc1af8;
    \6268 [52] = 28'h7e1d30b;
    \6268 [53] = 28'h7e70d03;
    \6268 [54] = 28'h7ebc88a;
    \6268 [55] = 28'h7f00554;
    \6268 [56] = 28'h7f3c320;
    \6268 [57] = 28'h7f701b0;
    \6268 [58] = 28'h7f9c0d0;
    \6268 [59] = 28'h7fc0055;
    \6268 [60] = 28'h7fdc01b;
    \6268 [61] = 28'h7ff0005;
    \6268 [62] = 28'h7ffc000;
    \6268 [63] = 28'h8000000;
  end
  assign data[27:0] = \6268 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[28] = 1'h0;
endmodule

module lut_c0_exp_25_29_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [24:0] \6333  [63:0];
  initial begin
    \6333 [0] = 25'h1f4f830;
    \6333 [1] = 25'h1ea0ecb;
    \6333 [2] = 25'h1df437e;
    \6333 [3] = 25'h1d495f4;
    \6333 [4] = 25'h1ca05dd;
    \6333 [5] = 25'h1bf92e6;
    \6333 [6] = 25'h1b53cc0;
    \6333 [7] = 25'h1ab031c;
    \6333 [8] = 25'h1a0e5a9;
    \6333 [9] = 25'h196e41c;
    \6333 [10] = 25'h18cfe26;
    \6333 [11] = 25'h183337c;
    \6333 [12] = 25'h17983d2;
    \6333 [13] = 25'h16feede;
    \6333 [14] = 25'h1667457;
    \6333 [15] = 25'h15d13f3;
    \6333 [16] = 25'h153cd6b;
    \6333 [17] = 25'h14aa076;
    \6333 [18] = 25'h1418ccf;
    \6333 [19] = 25'h1389230;
    \6333 [20] = 25'h12fb054;
    \6333 [21] = 25'h126e6f6;
    \6333 [22] = 25'h11e35d3;
    \6333 [23] = 25'h1159ca8;
    \6333 [24] = 25'h10d1b33;
    \6333 [25] = 25'h104b133;
    \6333 [26] = 25'h0fc5e67;
    \6333 [27] = 25'h0f4228e;
    \6333 [28] = 25'h0ebfd6b;
    \6333 [29] = 25'h0e3eebd;
    \6333 [30] = 25'h0dbf647;
    \6333 [31] = 25'h0d413cd;
    \6333 [32] = 25'h0cc4710;
    \6333 [33] = 25'h0c48fd6;
    \6333 [34] = 25'h0bcede3;
    \6333 [35] = 25'h0b560fb;
    \6333 [36] = 25'h0ade8e7;
    \6333 [37] = 25'h0a6856b;
    \6333 [38] = 25'h09f364f;
    \6333 [39] = 25'h097fb5a;
    \6333 [40] = 25'h090d457;
    \6333 [41] = 25'h089c10c;
    \6333 [42] = 25'h082c144;
    \6333 [43] = 25'h07bd4c9;
    \6333 [44] = 25'h074fb66;
    \6333 [45] = 25'h06e34e7;
    \6333 [46] = 25'h0678116;
    \6333 [47] = 25'h060dfc1;
    \6333 [48] = 25'h05a50b5;
    \6333 [49] = 25'h053d3be;
    \6333 [50] = 25'h04d68ad;
    \6333 [51] = 25'h0470f4e;
    \6333 [52] = 25'h040c771;
    \6333 [53] = 25'h03a90e6;
    \6333 [54] = 25'h0346b7d;
    \6333 [55] = 25'h02e5707;
    \6333 [56] = 25'h0285356;
    \6333 [57] = 25'h022603a;
    \6333 [58] = 25'h01c7d86;
    \6333 [59] = 25'h016ab0d;
    \6333 [60] = 25'h010e8a3;
    \6333 [61] = 25'h00b361a;
    \6333 [62] = 25'h0059348;
    \6333 [63] = 25'h0000000;
  end
  assign data[26:2] = \6333 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[1:0] = 2'h0;
  assign data[28:27] = 2'h1;
endmodule

module lut_c0_ln2_26_29_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [25:0] \6307  [127:0];
  initial begin
    \6307 [0] = 26'h3fa37c9;
    \6307 [1] = 26'h3f469c2;
    \6307 [2] = 26'h3ee95de;
    \6307 [3] = 26'h3e8bc11;
    \6307 [4] = 26'h3e2dc50;
    \6307 [5] = 26'h3dcf68e;
    \6307 [6] = 26'h3d70abf;
    \6307 [7] = 26'h3d118d6;
    \6307 [8] = 26'h3cb20c7;
    \6307 [9] = 26'h3c52285;
    \6307 [10] = 26'h3bf1e04;
    \6307 [11] = 26'h3b91335;
    \6307 [12] = 26'h3b3020c;
    \6307 [13] = 26'h3acea7c;
    \6307 [14] = 26'h3a6cc76;
    \6307 [15] = 26'h3a0a7ed;
    \6307 [16] = 26'h39a7cd4;
    \6307 [17] = 26'h3944b1b;
    \6307 [18] = 26'h38e12b5;
    \6307 [19] = 26'h387d394;
    \6307 [20] = 26'h3818da8;
    \6307 [21] = 26'h37b40e3;
    \6307 [22] = 26'h374ed36;
    \6307 [23] = 26'h36e9292;
    \6307 [24] = 26'h36830e6;
    \6307 [25] = 26'h361c824;
    \6307 [26] = 26'h35b583c;
    \6307 [27] = 26'h354e11e;
    \6307 [28] = 26'h34e62ba;
    \6307 [29] = 26'h347dcfe;
    \6307 [30] = 26'h3414fdb;
    \6307 [31] = 26'h33abb3f;
    \6307 [32] = 26'h3341f1a;
    \6307 [33] = 26'h32d7b5a;
    \6307 [34] = 26'h326cfed;
    \6307 [35] = 26'h3201cc2;
    \6307 [36] = 26'h31961c7;
    \6307 [37] = 26'h3129ee9;
    \6307 [38] = 26'h30bd416;
    \6307 [39] = 26'h305013a;
    \6307 [40] = 26'h2fe2644;
    \6307 [41] = 26'h2f7431f;
    \6307 [42] = 26'h2f057b8;
    \6307 [43] = 26'h2e963fa;
    \6307 [44] = 26'h2e267d3;
    \6307 [45] = 26'h2db632d;
    \6307 [46] = 26'h2d455f3;
    \6307 [47] = 26'h2cd4011;
    \6307 [48] = 26'h2c62172;
    \6307 [49] = 26'h2bef9fe;
    \6307 [50] = 26'h2b7c9a1;
    \6307 [51] = 26'h2b09044;
    \6307 [52] = 26'h2a94dd1;
    \6307 [53] = 26'h2a20231;
    \6307 [54] = 26'h29aad4b;
    \6307 [55] = 26'h2934f09;
    \6307 [56] = 26'h28be753;
    \6307 [57] = 26'h284760f;
    \6307 [58] = 26'h27cfb27;
    \6307 [59] = 26'h275767f;
    \6307 [60] = 26'h26de7ff;
    \6307 [61] = 26'h2664f8d;
    \6307 [62] = 26'h25ead0e;
    \6307 [63] = 26'h2570069;
    \6307 [64] = 26'h24f4980;
    \6307 [65] = 26'h247883a;
    \6307 [66] = 26'h23fbc7a;
    \6307 [67] = 26'h237e623;
    \6307 [68] = 26'h230051a;
    \6307 [69] = 26'h228193f;
    \6307 [70] = 26'h2202276;
    \6307 [71] = 26'h21820a0;
    \6307 [72] = 26'h210139e;
    \6307 [73] = 26'h207fb51;
    \6307 [74] = 26'h1ffd799;
    \6307 [75] = 26'h1f7a856;
    \6307 [76] = 26'h1ef6d67;
    \6307 [77] = 26'h1e726aa;
    \6307 [78] = 26'h1ded3fd;
    \6307 [79] = 26'h1d6753e;
    \6307 [80] = 26'h1ce0a49;
    \6307 [81] = 26'h1c592fb;
    \6307 [82] = 26'h1bd0f2e;
    \6307 [83] = 26'h1b47ebf;
    \6307 [84] = 26'h1abe187;
    \6307 [85] = 26'h1a33760;
    \6307 [86] = 26'h19a8023;
    \6307 [87] = 26'h191bba8;
    \6307 [88] = 26'h188e9c7;
    \6307 [89] = 26'h1800a56;
    \6307 [90] = 26'h1771d2b;
    \6307 [91] = 26'h16e221d;
    \6307 [92] = 26'h16518fe;
    \6307 [93] = 26'h15c01a3;
    \6307 [94] = 26'h152dbe0;
    \6307 [95] = 26'h149a784;
    \6307 [96] = 26'h1406463;
    \6307 [97] = 26'h137124d;
    \6307 [98] = 26'h12db110;
    \6307 [99] = 26'h124407a;
    \6307 [100] = 26'h11ac05b;
    \6307 [101] = 26'h111307d;
    \6307 [102] = 26'h10790ae;
    \6307 [103] = 26'h0fde0b6;
    \6307 [104] = 26'h0f4205f;
    \6307 [105] = 26'h0ea4f72;
    \6307 [106] = 26'h0e06db6;
    \6307 [107] = 26'h0d67af1;
    \6307 [108] = 26'h0cc76e8;
    \6307 [109] = 26'h0c2615e;
    \6307 [110] = 26'h0b83a16;
    \6307 [111] = 26'h0ae00d2;
    \6307 [112] = 26'h0a3b550;
    \6307 [113] = 26'h099574f;
    \6307 [114] = 26'h08ee68d;
    \6307 [115] = 26'h08462c4;
    \6307 [116] = 26'h079cbb0;
    \6307 [117] = 26'h06f2109;
    \6307 [118] = 26'h0646286;
    \6307 [119] = 26'h0598fdc;
    \6307 [120] = 26'h04ea8bf;
    \6307 [121] = 26'h043ace2;
    \6307 [122] = 26'h0389bf5;
    \6307 [123] = 26'h02d75a7;
    \6307 [124] = 26'h02239a4;
    \6307 [125] = 26'h016e796;
    \6307 [126] = 26'h00b7f28;
    \6307 [127] = 26'h0000000;
  end
  assign data[26:1] = \6307 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[0] = 1'h0;
  assign data[28:27] = 2'h0;
endmodule

module lut_c0_ln2e0_25_29_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [24:0] \6320  [63:0];
  initial begin
    \6320 [0] = 25'h0047bb0;
    \6320 [1] = 25'h0090432;
    \6320 [2] = 25'h00d99c3;
    \6320 [3] = 25'h0123ca0;
    \6320 [4] = 25'h016ed0a;
    \6320 [5] = 25'h01bab43;
    \6320 [6] = 25'h020778f;
    \6320 [7] = 25'h0255233;
    \6320 [8] = 25'h02a3b78;
    \6320 [9] = 25'h02f33a5;
    \6320 [10] = 25'h0343b08;
    \6320 [11] = 25'h03951ee;
    \6320 [12] = 25'h03e78a6;
    \6320 [13] = 25'h043af83;
    \6320 [14] = 25'h048f6d8;
    \6320 [15] = 25'h04e4eff;
    \6320 [16] = 25'h053b84e;
    \6320 [17] = 25'h0593324;
    \6320 [18] = 25'h05ebfdf;
    \6320 [19] = 25'h0645ee0;
    \6320 [20] = 25'h06a108d;
    \6320 [21] = 25'h06fd54c;
    \6320 [22] = 25'h075ad8a;
    \6320 [23] = 25'h07b99b5;
    \6320 [24] = 25'h0819a3e;
    \6320 [25] = 25'h087af9b;
    \6320 [26] = 25'h08dda46;
    \6320 [27] = 25'h0941aba;
    \6320 [28] = 25'h09a717b;
    \6320 [29] = 25'h0a0df0d;
    \6320 [30] = 25'h0a763fa;
    \6320 [31] = 25'h0ae00d1;
    \6320 [32] = 25'h0b4b625;
    \6320 [33] = 25'h0bb848f;
    \6320 [34] = 25'h0c26cae;
    \6320 [35] = 25'h0c96f23;
    \6320 [36] = 25'h0d08c9a;
    \6320 [37] = 25'h0d7c5c0;
    \6320 [38] = 25'h0df1b4c;
    \6320 [39] = 25'h0e68df9;
    \6320 [40] = 25'h0ee1e8c;
    \6320 [41] = 25'h0f5cdce;
    \6320 [42] = 25'h0fd9c93;
    \6320 [43] = 25'h1058bb3;
    \6320 [44] = 25'h10d9c13;
    \6320 [45] = 25'h115ce9e;
    \6320 [46] = 25'h11e2448;
    \6320 [47] = 25'h1269e11;
    \6320 [48] = 25'h12f3d02;
    \6320 [49] = 25'h138022f;
    \6320 [50] = 25'h140eeb7;
    \6320 [51] = 25'h14a03c7;
    \6320 [52] = 25'h1534297;
    \6320 [53] = 25'h15cac6d;
    \6320 [54] = 25'h166429e;
    \6320 [55] = 25'h170068c;
    \6320 [56] = 25'h179f9ac;
    \6320 [57] = 25'h1841d82;
    \6320 [58] = 25'h18e73a4;
    \6320 [59] = 25'h198fdbc;
    \6320 [60] = 25'h1a3bd88;
    \6320 [61] = 25'h1aeb4da;
    \6320 [62] = 25'h1b9e59e;
    \6320 [63] = 25'h1c551d6;
  end
  assign data[25:1] = \6320 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[0] = 1'h0;
  assign data[28:26] = 3'h2;
endmodule

module lut_c0_reci_25_29_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [24:0] \6346  [127:0];
  initial begin
    \6346 [0] = 25'h0020201;
    \6346 [1] = 25'h0040810;
    \6346 [2] = 25'h0061236;
    \6346 [3] = 25'h0082081;
    \6346 [4] = 25'h00a32fe;
    \6346 [5] = 25'h00c49ba;
    \6346 [6] = 25'h00e64c1;
    \6346 [7] = 25'h0108420;
    \6346 [8] = 25'h012a7e7;
    \6346 [9] = 25'h014d021;
    \6346 [10] = 25'h016fcdd;
    \6346 [11] = 25'h0192e29;
    \6346 [12] = 25'h01b6415;
    \6346 [13] = 25'h01d9ead;
    \6346 [14] = 25'h01fde02;
    \6346 [15] = 25'h0222222;
    \6346 [16] = 25'h0246b1c;
    \6346 [17] = 25'h026b902;
    \6346 [18] = 25'h0290be1;
    \6346 [19] = 25'h02b63cb;
    \6346 [20] = 25'h02dc0d1;
    \6346 [21] = 25'h0302302;
    \6346 [22] = 25'h0328a6f;
    \6346 [23] = 25'h034f72c;
    \6346 [24] = 25'h0376947;
    \6346 [25] = 25'h039e0d5;
    \6346 [26] = 25'h03c5de7;
    \6346 [27] = 25'h03ee08f;
    \6346 [28] = 25'h04168e1;
    \6346 [29] = 25'h043f6f0;
    \6346 [30] = 25'h0468ace;
    \6346 [31] = 25'h0492492;
    \6346 [32] = 25'h04bc44d;
    \6346 [33] = 25'h04e6a16;
    \6346 [34] = 25'h0511602;
    \6346 [35] = 25'h053c825;
    \6346 [36] = 25'h0568095;
    \6346 [37] = 25'h0593f69;
    \6346 [38] = 25'h05c04b7;
    \6346 [39] = 25'h05ed097;
    \6346 [40] = 25'h061a320;
    \6346 [41] = 25'h0647c69;
    \6346 [42] = 25'h0675c8b;
    \6346 [43] = 25'h06a439f;
    \6346 [44] = 25'h06d31be;
    \6346 [45] = 25'h0702702;
    \6346 [46] = 25'h0732385;
    \6346 [47] = 25'h0762762;
    \6346 [48] = 25'h07932b4;
    \6346 [49] = 25'h07c4597;
    \6346 [50] = 25'h07f6027;
    \6346 [51] = 25'h0828282;
    \6346 [52] = 25'h085acc4;
    \6346 [53] = 25'h088df0c;
    \6346 [54] = 25'h08c1978;
    \6346 [55] = 25'h08f5c28;
    \6346 [56] = 25'h092a73c;
    \6346 [57] = 25'h095fad3;
    \6346 [58] = 25'h0995710;
    \6346 [59] = 25'h09cbc14;
    \6346 [60] = 25'h0a02a02;
    \6346 [61] = 25'h0a3a0fd;
    \6346 [62] = 25'h0a72128;
    \6346 [63] = 25'h0aaaaaa;
    \6346 [64] = 25'h0ae3da7;
    \6346 [65] = 25'h0b1da45;
    \6346 [66] = 25'h0b580ad;
    \6346 [67] = 25'h0b93105;
    \6346 [68] = 25'h0bceb76;
    \6346 [69] = 25'h0c0b02b;
    \6346 [70] = 25'h0c47f4e;
    \6346 [71] = 25'h0c8590a;
    \6346 [72] = 25'h0cc3d8d;
    \6346 [73] = 25'h0d02d02;
    \6346 [74] = 25'h0d42799;
    \6346 [75] = 25'h0d82d82;
    \6346 [76] = 25'h0dc3eed;
    \6346 [77] = 25'h0e05c0b;
    \6346 [78] = 25'h0e4850f;
    \6346 [79] = 25'h0e8ba2e;
    \6346 [80] = 25'h0ecfb9c;
    \6346 [81] = 25'h0f1498f;
    \6346 [82] = 25'h0f5a440;
    \6346 [83] = 25'h0fa0be7;
    \6346 [84] = 25'h0fe80bf;
    \6346 [85] = 25'h1030302;
    \6346 [86] = 25'h10792ef;
    \6346 [87] = 25'h10c30c2;
    \6346 [88] = 25'h110dcbd;
    \6346 [89] = 25'h1159721;
    \6346 [90] = 25'h11a6031;
    \6346 [91] = 25'h11f3831;
    \6346 [92] = 25'h1241f68;
    \6346 [93] = 25'h129161f;
    \6346 [94] = 25'h12e1c9e;
    \6346 [95] = 25'h1333332;
    \6346 [96] = 25'h1385a29;
    \6346 [97] = 25'h13d91d2;
    \6346 [98] = 25'h142da7e;
    \6346 [99] = 25'h1483482;
    \6346 [100] = 25'h14da034;
    \6346 [101] = 25'h1531deb;
    \6346 [102] = 25'h158ae02;
    \6346 [103] = 25'h15e50d7;
    \6346 [104] = 25'h16406c7;
    \6346 [105] = 25'h169d036;
    \6346 [106] = 25'h16fad87;
    \6346 [107] = 25'h1759f22;
    \6346 [108] = 25'h17ba570;
    \6346 [109] = 25'h181c0df;
    \6346 [110] = 25'h187f1df;
    \6346 [111] = 25'h18e38e2;
    \6346 [112] = 25'h1949660;
    \6346 [113] = 25'h19b0ad0;
    \6346 [114] = 25'h1a196b1;
    \6346 [115] = 25'h1a83a82;
    \6346 [116] = 25'h1aef6c9;
    \6346 [117] = 25'h1b5cc0e;
    \6346 [118] = 25'h1bcbadb;
    \6346 [119] = 25'h1c3c3c2;
    \6346 [120] = 25'h1cae758;
    \6346 [121] = 25'h1d22634;
    \6346 [122] = 25'h1d980f5;
    \6346 [123] = 25'h1e0f83d;
    \6346 [124] = 25'h1e88cb2;
    \6346 [125] = 25'h1f03f03;
    \6346 [126] = 25'h1f80fdf;
    \6346 [127] = 25'h1ffffff;
  end
  assign data[25:1] = \6346 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[0] = 1'h0;
  assign data[28:26] = 3'h1;
endmodule

module lut_c0_reci_sqrt_1_2_25_29_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [24:0] \6281  [127:0];
  initial begin
    \6281 [0] = 25'h0d57ee7;
    \6281 [1] = 25'h0d6ec25;
    \6281 [2] = 25'h0d85b8e;
    \6281 [3] = 25'h0d9cd26;
    \6281 [4] = 25'h0db40f2;
    \6281 [5] = 25'h0dcb6fa;
    \6281 [6] = 25'h0de2f41;
    \6281 [7] = 25'h0dfa9cf;
    \6281 [8] = 25'h0e126a8;
    \6281 [9] = 25'h0e2a5d3;
    \6281 [10] = 25'h0e42757;
    \6281 [11] = 25'h0e5ab38;
    \6281 [12] = 25'h0e7317e;
    \6281 [13] = 25'h0e8ba2e;
    \6281 [14] = 25'h0ea454f;
    \6281 [15] = 25'h0ebd2e8;
    \6281 [16] = 25'h0ed62ff;
    \6281 [17] = 25'h0eef59b;
    \6281 [18] = 25'h0f08ac3;
    \6281 [19] = 25'h0f2227d;
    \6281 [20] = 25'h0f3bcd1;
    \6281 [21] = 25'h0f559c5;
    \6281 [22] = 25'h0f6f961;
    \6281 [23] = 25'h0f89bac;
    \6281 [24] = 25'h0fa40ae;
    \6281 [25] = 25'h0fbe86e;
    \6281 [26] = 25'h0fd92f4;
    \6281 [27] = 25'h0ff4047;
    \6281 [28] = 25'h100f070;
    \6281 [29] = 25'h102a377;
    \6281 [30] = 25'h1045962;
    \6281 [31] = 25'h106123c;
    \6281 [32] = 25'h107ce0c;
    \6281 [33] = 25'h1098cdb;
    \6281 [34] = 25'h10b4eb2;
    \6281 [35] = 25'h10d1398;
    \6281 [36] = 25'h10edb98;
    \6281 [37] = 25'h110a6bb;
    \6281 [38] = 25'h1127508;
    \6281 [39] = 25'h114468b;
    \6281 [40] = 25'h1161b4c;
    \6281 [41] = 25'h117f355;
    \6281 [42] = 25'h119ceb1;
    \6281 [43] = 25'h11bad68;
    \6281 [44] = 25'h11d8f86;
    \6281 [45] = 25'h11f7514;
    \6281 [46] = 25'h1215e1d;
    \6281 [47] = 25'h1234aac;
    \6281 [48] = 25'h1253acb;
    \6281 [49] = 25'h1272e86;
    \6281 [50] = 25'h12925e8;
    \6281 [51] = 25'h12b20fd;
    \6281 [52] = 25'h12d1fcf;
    \6281 [53] = 25'h12f226c;
    \6281 [54] = 25'h13128de;
    \6281 [55] = 25'h1333333;
    \6281 [56] = 25'h1354176;
    \6281 [57] = 25'h13753b4;
    \6281 [58] = 25'h13969fb;
    \6281 [59] = 25'h13b8457;
    \6281 [60] = 25'h13da2d6;
    \6281 [61] = 25'h13fc586;
    \6281 [62] = 25'h141ec73;
    \6281 [63] = 25'h14417ad;
    \6281 [64] = 25'h1464742;
    \6281 [65] = 25'h1487b41;
    \6281 [66] = 25'h14ab3b8;
    \6281 [67] = 25'h14cf0b6;
    \6281 [68] = 25'h14f324b;
    \6281 [69] = 25'h1517888;
    \6281 [70] = 25'h153c37b;
    \6281 [71] = 25'h1561335;
    \6281 [72] = 25'h15867c8;
    \6281 [73] = 25'h15ac143;
    \6281 [74] = 25'h15d1fb9;
    \6281 [75] = 25'h15f833a;
    \6281 [76] = 25'h161ebda;
    \6281 [77] = 25'h16459aa;
    \6281 [78] = 25'h166ccbd;
    \6281 [79] = 25'h1694527;
    \6281 [80] = 25'h16bc2fa;
    \6281 [81] = 25'h16e464b;
    \6281 [82] = 25'h170cf2d;
    \6281 [83] = 25'h1735db7;
    \6281 [84] = 25'h175f1fc;
    \6281 [85] = 25'h1788c12;
    \6281 [86] = 25'h17b2c0f;
    \6281 [87] = 25'h17dd20a;
    \6281 [88] = 25'h1807e1a;
    \6281 [89] = 25'h1833056;
    \6281 [90] = 25'h185e8d5;
    \6281 [91] = 25'h188a7b1;
    \6281 [92] = 25'h18b6d03;
    \6281 [93] = 25'h18e38e3;
    \6281 [94] = 25'h1910b6c;
    \6281 [95] = 25'h193e4b8;
    \6281 [96] = 25'h196c4e3;
    \6281 [97] = 25'h199ac08;
    \6281 [98] = 25'h19c9a44;
    \6281 [99] = 25'h19f8fb4;
    \6281 [100] = 25'h1a28c75;
    \6281 [101] = 25'h1a590a6;
    \6281 [102] = 25'h1a89c66;
    \6281 [103] = 25'h1abafd4;
    \6281 [104] = 25'h1aecb12;
    \6281 [105] = 25'h1b1ee40;
    \6281 [106] = 25'h1b51981;
    \6281 [107] = 25'h1b84cf7;
    \6281 [108] = 25'h1bb88c6;
    \6281 [109] = 25'h1becd13;
    \6281 [110] = 25'h1c21a02;
    \6281 [111] = 25'h1c56fbb;
    \6281 [112] = 25'h1c8ce64;
    \6281 [113] = 25'h1cc3626;
    \6281 [114] = 25'h1cfa72a;
    \6281 [115] = 25'h1d3219b;
    \6281 [116] = 25'h1d6a5a2;
    \6281 [117] = 25'h1da336e;
    \6281 [118] = 25'h1ddcb2b;
    \6281 [119] = 25'h1e16d08;
    \6281 [120] = 25'h1e51936;
    \6281 [121] = 25'h1e8cfe4;
    \6281 [122] = 25'h1ec9147;
    \6281 [123] = 25'h1f05d90;
    \6281 [124] = 25'h1f434f7;
    \6281 [125] = 25'h1f817b0;
    \6281 [126] = 25'h1fc05f5;
    \6281 [127] = 25'h1ffffff;
  end
  assign data[25:1] = \6281 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[0] = 1'h0;
  assign data[28:26] = 3'h1;
endmodule

module lut_c0_reci_sqrt_2_4_24_29_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [23:0] \6294  [127:0];
  initial begin
    \6294 [0] = 24'h0100c0;
    \6294 [1] = 24'h020305;
    \6294 [2] = 24'h0306d1;
    \6294 [3] = 24'h040c28;
    \6294 [4] = 24'h05130f;
    \6294 [5] = 24'h061b89;
    \6294 [6] = 24'h07259b;
    \6294 [7] = 24'h083148;
    \6294 [8] = 24'h093e96;
    \6294 [9] = 24'h0a4d87;
    \6294 [10] = 24'h0b5e20;
    \6294 [11] = 24'h0c7066;
    \6294 [12] = 24'h0d845d;
    \6294 [13] = 24'h0e9a09;
    \6294 [14] = 24'h0fb16f;
    \6294 [15] = 24'h10ca94;
    \6294 [16] = 24'h11e57c;
    \6294 [17] = 24'h13022c;
    \6294 [18] = 24'h1420a9;
    \6294 [19] = 24'h1540f7;
    \6294 [20] = 24'h16631c;
    \6294 [21] = 24'h17871d;
    \6294 [22] = 24'h18acfe;
    \6294 [23] = 24'h19d4c6;
    \6294 [24] = 24'h1afe78;
    \6294 [25] = 24'h1c2a1b;
    \6294 [26] = 24'h1d57b4;
    \6294 [27] = 24'h1e8748;
    \6294 [28] = 24'h1fb8dd;
    \6294 [29] = 24'h20ec79;
    \6294 [30] = 24'h222222;
    \6294 [31] = 24'h2359dc;
    \6294 [32] = 24'h2493af;
    \6294 [33] = 24'h25cfa0;
    \6294 [34] = 24'h270db5;
    \6294 [35] = 24'h284df5;
    \6294 [36] = 24'h299066;
    \6294 [37] = 24'h2ad50e;
    \6294 [38] = 24'h2c1bf4;
    \6294 [39] = 24'h2d651e;
    \6294 [40] = 24'h2eb094;
    \6294 [41] = 24'h2ffe5b;
    \6294 [42] = 24'h314e7c;
    \6294 [43] = 24'h32a0fd;
    \6294 [44] = 24'h33f5e5;
    \6294 [45] = 24'h354d3c;
    \6294 [46] = 24'h36a709;
    \6294 [47] = 24'h380353;
    \6294 [48] = 24'h396223;
    \6294 [49] = 24'h3ac380;
    \6294 [50] = 24'h3c2772;
    \6294 [51] = 24'h3d8e02;
    \6294 [52] = 24'h3ef736;
    \6294 [53] = 24'h406319;
    \6294 [54] = 24'h41d1b2;
    \6294 [55] = 24'h43430a;
    \6294 [56] = 24'h44b729;
    \6294 [57] = 24'h462e1a;
    \6294 [58] = 24'h47a7e4;
    \6294 [59] = 24'h492492;
    \6294 [60] = 24'h4aa42c;
    \6294 [61] = 24'h4c26bd;
    \6294 [62] = 24'h4dac4d;
    \6294 [63] = 24'h4f34e8;
    \6294 [64] = 24'h50c097;
    \6294 [65] = 24'h524f65;
    \6294 [66] = 24'h53e15c;
    \6294 [67] = 24'h557687;
    \6294 [68] = 24'h570ef1;
    \6294 [69] = 24'h58aaa5;
    \6294 [70] = 24'h5a49ae;
    \6294 [71] = 24'h5bec18;
    \6294 [72] = 24'h5d91ef;
    \6294 [73] = 24'h5f3b3f;
    \6294 [74] = 24'h60e814;
    \6294 [75] = 24'h62987b;
    \6294 [76] = 24'h644c7f;
    \6294 [77] = 24'h660430;
    \6294 [78] = 24'h67bf98;
    \6294 [79] = 24'h697ec7;
    \6294 [80] = 24'h6b41ca;
    \6294 [81] = 24'h6d08ae;
    \6294 [82] = 24'h6ed383;
    \6294 [83] = 24'h70a257;
    \6294 [84] = 24'h727538;
    \6294 [85] = 24'h744c37;
    \6294 [86] = 24'h762762;
    \6294 [87] = 24'h7806ca;
    \6294 [88] = 24'h79ea7e;
    \6294 [89] = 24'h7bd28f;
    \6294 [90] = 24'h7dbf0f;
    \6294 [91] = 24'h7fb00e;
    \6294 [92] = 24'h81a59f;
    \6294 [93] = 24'h839fd2;
    \6294 [94] = 24'h859ebb;
    \6294 [95] = 24'h87a26c;
    \6294 [96] = 24'h89aaf8;
    \6294 [97] = 24'h8bb874;
    \6294 [98] = 24'h8dcaf3;
    \6294 [99] = 24'h8fe289;
    \6294 [100] = 24'h91ff4d;
    \6294 [101] = 24'h942152;
    \6294 [102] = 24'h9648b0;
    \6294 [103] = 24'h98757d;
    \6294 [104] = 24'h9aa7cf;
    \6294 [105] = 24'h9cdfbe;
    \6294 [106] = 24'h9f1d62;
    \6294 [107] = 24'ha160d4;
    \6294 [108] = 24'ha3aa2e;
    \6294 [109] = 24'ha5f988;
    \6294 [110] = 24'ha84efe;
    \6294 [111] = 24'haaaaaa;
    \6294 [112] = 24'had0ca8;
    \6294 [113] = 24'haf7515;
    \6294 [114] = 24'hb1e40e;
    \6294 [115] = 24'hb459b1;
    \6294 [116] = 24'hb6d61c;
    \6294 [117] = 24'hb9596e;
    \6294 [118] = 24'hbbe3c9;
    \6294 [119] = 24'hbe754c;
    \6294 [120] = 24'hc10e1a;
    \6294 [121] = 24'hc3ae56;
    \6294 [122] = 24'hc65623;
    \6294 [123] = 24'hc905a6;
    \6294 [124] = 24'hcbbd05;
    \6294 [125] = 24'hce7c65;
    \6294 [126] = 24'hd143ef;
    \6294 [127] = 24'hd413cc;
  end
  assign data[24:1] = \6294 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[0] = 1'h0;
  assign data[28:25] = 4'h2;
endmodule

module lut_c0_sin_27_29_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  wire ghdl_rtil_signal_1_;
  wire [26:0] ghdl_rtil_signal_2_;
  wire [26:0] ghdl_rtil_signal_3_;
  input [5:0] addr;
  wire [5:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [26:0] \6255  [63:0];
  initial begin
    \6255 [0] = 27'h6a9d54e;
    \6255 [1] = 27'h697eadc;
    \6255 [2] = 27'h68596ed;
    \6255 [3] = 27'h672daa5;
    \6255 [4] = 27'h65fb730;
    \6255 [5] = 27'h64c2dbf;
    \6255 [6] = 27'h6383f8d;
    \6255 [7] = 27'h623edd7;
    \6255 [8] = 27'h60f39e2;
    \6255 [9] = 27'h5fa24fb;
    \6255 [10] = 27'h5e4b072;
    \6255 [11] = 27'h5cedd9e;
    \6255 [12] = 27'h5b8addd;
    \6255 [13] = 27'h5a22291;
    \6255 [14] = 27'h58b3d24;
    \6255 [15] = 27'h573ff03;
    \6255 [16] = 27'h55c69a3;
    \6255 [17] = 27'h5447e7d;
    \6255 [18] = 27'h52c3f0f;
    \6255 [19] = 27'h513acde;
    \6255 [20] = 27'h4fac972;
    \6255 [21] = 27'h4e1965a;
    \6255 [22] = 27'h4c8152a;
    \6255 [23] = 27'h4ae4778;
    \6255 [24] = 27'h4942ee2;
    \6255 [25] = 27'h479cd0a;
    \6255 [26] = 27'h45f2395;
    \6255 [27] = 27'h444342e;
    \6255 [28] = 27'h4290085;
    \6255 [29] = 27'h40d8a4c;
    \6255 [30] = 27'h3f1d33a;
    \6255 [31] = 27'h3d5dd0c;
    \6255 [32] = 27'h3b9a980;
    \6255 [33] = 27'h39d3a5a;
    \6255 [34] = 27'h3809160;
    \6255 [35] = 27'h363b05e;
    \6255 [36] = 27'h3469921;
    \6255 [37] = 27'h3294d7a;
    \6255 [38] = 27'h30bcf3f;
    \6255 [39] = 27'h2ee2048;
    \6255 [40] = 27'h2d0426e;
    \6255 [41] = 27'h2b23791;
    \6255 [42] = 27'h2940190;
    \6255 [43] = 27'h275a250;
    \6255 [44] = 27'h2571bb5;
    \6255 [45] = 27'h2386faa;
    \6255 [46] = 27'h219a017;
    \6255 [47] = 27'h1faaeea;
    \6255 [48] = 27'h1db9e13;
    \6255 [49] = 27'h1bc6f82;
    \6255 [50] = 27'h19d252a;
    \6255 [51] = 27'h17dc100;
    \6255 [52] = 27'h15e44fa;
    \6255 [53] = 27'h13eb310;
    \6255 [54] = 27'h11f0d3a;
    \6255 [55] = 27'h0ff5574;
    \6255 [56] = 27'h0df8db9;
    \6255 [57] = 27'h0bfb805;
    \6255 [58] = 27'h09fd655;
    \6255 [59] = 27'h07feaa9;
    \6255 [60] = 27'h05ff6fd;
    \6255 [61] = 27'h03ffd52;
    \6255 [62] = 27'h01fffa8;
    \6255 [63] = 27'h0000002;
  end
  assign ghdl_rtil_signal_2_ = \6255 [ghdl_rtil_signal_0_];
  reg [26:0] \6257  [63:0];
  initial begin
    \6257 [0] = 27'h6a9d54e;
    \6257 [1] = 27'h697eadc;
    \6257 [2] = 27'h68596ed;
    \6257 [3] = 27'h672daa5;
    \6257 [4] = 27'h65fb730;
    \6257 [5] = 27'h64c2dbf;
    \6257 [6] = 27'h6383f8d;
    \6257 [7] = 27'h623edd7;
    \6257 [8] = 27'h60f39e2;
    \6257 [9] = 27'h5fa24fb;
    \6257 [10] = 27'h5e4b072;
    \6257 [11] = 27'h5cedd9e;
    \6257 [12] = 27'h5b8addd;
    \6257 [13] = 27'h5a22291;
    \6257 [14] = 27'h58b3d24;
    \6257 [15] = 27'h573ff03;
    \6257 [16] = 27'h55c69a3;
    \6257 [17] = 27'h5447e7d;
    \6257 [18] = 27'h52c3f0f;
    \6257 [19] = 27'h513acde;
    \6257 [20] = 27'h4fac972;
    \6257 [21] = 27'h4e1965a;
    \6257 [22] = 27'h4c8152a;
    \6257 [23] = 27'h4ae4778;
    \6257 [24] = 27'h4942ee2;
    \6257 [25] = 27'h479cd0a;
    \6257 [26] = 27'h45f2395;
    \6257 [27] = 27'h444342e;
    \6257 [28] = 27'h4290085;
    \6257 [29] = 27'h40d8a4c;
    \6257 [30] = 27'h3f1d33a;
    \6257 [31] = 27'h3d5dd0c;
    \6257 [32] = 27'h3b9a980;
    \6257 [33] = 27'h39d3a5a;
    \6257 [34] = 27'h3809160;
    \6257 [35] = 27'h363b05e;
    \6257 [36] = 27'h3469921;
    \6257 [37] = 27'h3294d7a;
    \6257 [38] = 27'h30bcf3f;
    \6257 [39] = 27'h2ee2048;
    \6257 [40] = 27'h2d0426e;
    \6257 [41] = 27'h2b23791;
    \6257 [42] = 27'h2940190;
    \6257 [43] = 27'h275a250;
    \6257 [44] = 27'h2571bb5;
    \6257 [45] = 27'h2386faa;
    \6257 [46] = 27'h219a017;
    \6257 [47] = 27'h1faaeea;
    \6257 [48] = 27'h1db9e13;
    \6257 [49] = 27'h1bc6f82;
    \6257 [50] = 27'h19d252a;
    \6257 [51] = 27'h17dc100;
    \6257 [52] = 27'h15e44fa;
    \6257 [53] = 27'h13eb310;
    \6257 [54] = 27'h11f0d3a;
    \6257 [55] = 27'h0ff5574;
    \6257 [56] = 27'h0df8db9;
    \6257 [57] = 27'h0bfb805;
    \6257 [58] = 27'h09fd655;
    \6257 [59] = 27'h07feaa9;
    \6257 [60] = 27'h05ff6fd;
    \6257 [61] = 27'h03ffd52;
    \6257 [62] = 27'h01fffa8;
    \6257 [63] = 27'h0000002;
  end
  assign ghdl_rtil_signal_3_ = \6257 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_1_ = ! addr;
  assign data = ghdl_rtil_signal_1_ ? { 2'h2, ghdl_rtil_signal_2_ } : { 2'h0, ghdl_rtil_signal_3_ };
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
endmodule

module lut_c0_sqrt_1_2_24_29_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [23:0] \6359  [63:0];
  initial begin
    \6359 [0] = 24'hd13e4d;
    \6359 [1] = 24'hce65f1;
    \6359 [2] = 24'hcb8ab0;
    \6359 [3] = 24'hc8ac80;
    \6359 [4] = 24'hc5cb59;
    \6359 [5] = 24'hc2e731;
    \6359 [6] = 24'hc00000;
    \6359 [7] = 24'hbd15ba;
    \6359 [8] = 24'hba2856;
    \6359 [9] = 24'hb737cb;
    \6359 [10] = 24'hb4440e;
    \6359 [11] = 24'hb14d14;
    \6359 [12] = 24'hae52d3;
    \6359 [13] = 24'hab5540;
    \6359 [14] = 24'ha8544f;
    \6359 [15] = 24'ha54ff5;
    \6359 [16] = 24'ha24826;
    \6359 [17] = 24'h9f3cd7;
    \6359 [18] = 24'h9c2dfb;
    \6359 [19] = 24'h991b85;
    \6359 [20] = 24'h960569;
    \6359 [21] = 24'h92eb9a;
    \6359 [22] = 24'h8fce0a;
    \6359 [23] = 24'h8cacab;
    \6359 [24] = 24'h898770;
    \6359 [25] = 24'h865e4a;
    \6359 [26] = 24'h833129;
    \6359 [27] = 24'h800000;
    \6359 [28] = 24'h7ccabd;
    \6359 [29] = 24'h799153;
    \6359 [30] = 24'h7653af;
    \6359 [31] = 24'h7311c2;
    \6359 [32] = 24'h6fcb7a;
    \6359 [33] = 24'h6c80c6;
    \6359 [34] = 24'h693193;
    \6359 [35] = 24'h65ddce;
    \6359 [36] = 24'h628566;
    \6359 [37] = 24'h5f2845;
    \6359 [38] = 24'h5bc658;
    \6359 [39] = 24'h585f8b;
    \6359 [40] = 24'h54f3c7;
    \6359 [41] = 24'h5182f7;
    \6359 [42] = 24'h4e0d04;
    \6359 [43] = 24'h4a91d7;
    \6359 [44] = 24'h471158;
    \6359 [45] = 24'h438b6e;
    \6359 [46] = 24'h400000;
    \6359 [47] = 24'h3c6ef3;
    \6359 [48] = 24'h38d82d;
    \6359 [49] = 24'h353b92;
    \6359 [50] = 24'h319904;
    \6359 [51] = 24'h2df066;
    \6359 [52] = 24'h2a419a;
    \6359 [53] = 24'h268c7f;
    \6359 [54] = 24'h22d0f5;
    \6359 [55] = 24'h1f0ed9;
    \6359 [56] = 24'h1b4609;
    \6359 [57] = 24'h177661;
    \6359 [58] = 24'h139fb9;
    \6359 [59] = 24'h0fc1ed;
    \6359 [60] = 24'h0bdcd2;
    \6359 [61] = 24'h07f03e;
    \6359 [62] = 24'h03fc08;
    \6359 [63] = 24'h000000;
  end
  assign data[25:2] = \6359 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[1:0] = 2'h0;
  assign data[28:26] = 3'h2;
endmodule

module lut_c0_sqrt_2_4_25_29_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [28:0] data;
  wire [28:0] data;
  reg [24:0] \6372  [63:0];
  initial begin
    \6372 [0] = 25'h1fbfdfe;
    \6372 [1] = 25'h1f7f7ef;
    \6372 [2] = 25'h1f3edc9;
    \6372 [3] = 25'h1efdf7d;
    \6372 [4] = 25'h1ebccff;
    \6372 [5] = 25'h1e7b642;
    \6372 [6] = 25'h1e39b39;
    \6372 [7] = 25'h1df7bd6;
    \6372 [8] = 25'h1db580a;
    \6372 [9] = 25'h1d72fc8;
    \6372 [10] = 25'h1d30301;
    \6372 [11] = 25'h1ced1a7;
    \6372 [12] = 25'h1ca9ba9;
    \6372 [13] = 25'h1c660f9;
    \6372 [14] = 25'h1c22187;
    \6372 [15] = 25'h1bddd42;
    \6372 [16] = 25'h1b9941a;
    \6372 [17] = 25'h1b545fe;
    \6372 [18] = 25'h1b0f2dc;
    \6372 [19] = 25'h1ac9aa3;
    \6372 [20] = 25'h1a83d41;
    \6372 [21] = 25'h1a3daa4;
    \6372 [22] = 25'h19f72b7;
    \6372 [23] = 25'h19b0568;
    \6372 [24] = 25'h19692a3;
    \6372 [25] = 25'h1921a53;
    \6372 [26] = 25'h18d9c64;
    \6372 [27] = 25'h18918c0;
    \6372 [28] = 25'h1848f50;
    \6372 [29] = 25'h1800000;
    \6372 [30] = 25'h17b6ab6;
    \6372 [31] = 25'h176cf5d;
    \6372 [32] = 25'h1722dda;
    \6372 [33] = 25'h16d8617;
    \6372 [34] = 25'h168d7f8;
    \6372 [35] = 25'h1642363;
    \6372 [36] = 25'h15f683e;
    \6372 [37] = 25'h15aa66d;
    \6372 [38] = 25'h155ddd3;
    \6372 [39] = 25'h1510e52;
    \6372 [40] = 25'h14c37cd;
    \6372 [41] = 25'h1475a25;
    \6372 [42] = 25'h1427539;
    \6372 [43] = 25'h13d88e9;
    \6372 [44] = 25'h1389512;
    \6372 [45] = 25'h1339993;
    \6372 [46] = 25'h12e9646;
    \6372 [47] = 25'h1298b07;
    \6372 [48] = 25'h12477af;
    \6372 [49] = 25'h11f5c18;
    \6372 [50] = 25'h11a3818;
    \6372 [51] = 25'h1150b84;
    \6372 [52] = 25'h10fd633;
    \6372 [53] = 25'h10a97f6;
    \6372 [54] = 25'h10550a0;
    \6372 [55] = 25'h1000000;
    \6372 [56] = 25'h0faa5e4;
    \6372 [57] = 25'h0f5421a;
    \6372 [58] = 25'h0efd46b;
    \6372 [59] = 25'h0ea5ca2;
    \6372 [60] = 25'h0e4da83;
    \6372 [61] = 25'h0df4dd4;
    \6372 [62] = 25'h0d9b657;
    \6372 [63] = 25'h0d413cd;
  end
  assign data[26:2] = \6372 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[1:0] = 2'h0;
  assign data[28:27] = 2'h1;
endmodule

module lut_c1_cos_18_20_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [17:0] \6394  [63:0];
  initial begin
    \6394 [0] = 18'h354ef;
    \6394 [1] = 18'h34bfa;
    \6394 [2] = 18'h342d0;
    \6394 [3] = 18'h33972;
    \6394 [4] = 18'h32fe0;
    \6394 [5] = 18'h3261b;
    \6394 [6] = 18'h31c24;
    \6394 [7] = 18'h311fb;
    \6394 [8] = 18'h307a1;
    \6394 [9] = 18'h2fd17;
    \6394 [10] = 18'h2f25c;
    \6394 [11] = 18'h2e773;
    \6394 [12] = 18'h2dc5b;
    \6394 [13] = 18'h2d115;
    \6394 [14] = 18'h2c5a2;
    \6394 [15] = 18'h2ba03;
    \6394 [16] = 18'h2ae38;
    \6394 [17] = 18'h2a243;
    \6394 [18] = 18'h29623;
    \6394 [19] = 18'h289da;
    \6394 [20] = 18'h27d68;
    \6394 [21] = 18'h270ce;
    \6394 [22] = 18'h2640e;
    \6394 [23] = 18'h25727;
    \6394 [24] = 18'h24a1a;
    \6394 [25] = 18'h23ce9;
    \6394 [26] = 18'h22f95;
    \6394 [27] = 18'h2221d;
    \6394 [28] = 18'h21483;
    \6394 [29] = 18'h206c8;
    \6394 [30] = 18'h1f8ec;
    \6394 [31] = 18'h1eaf1;
    \6394 [32] = 18'h1dcd7;
    \6394 [33] = 18'h1ce9f;
    \6394 [34] = 18'h1c04b;
    \6394 [35] = 18'h1b1da;
    \6394 [36] = 18'h1a34f;
    \6394 [37] = 18'h194a9;
    \6394 [38] = 18'h185e9;
    \6394 [39] = 18'h17712;
    \6394 [40] = 18'h16823;
    \6394 [41] = 18'h1591d;
    \6394 [42] = 18'h14a02;
    \6394 [43] = 18'h13ad3;
    \6394 [44] = 18'h12b8f;
    \6394 [45] = 18'h11c39;
    \6394 [46] = 18'h10cd1;
    \6394 [47] = 18'h0fd58;
    \6394 [48] = 18'h0edd0;
    \6394 [49] = 18'h0de39;
    \6394 [50] = 18'h0ce93;
    \6394 [51] = 18'h0bee1;
    \6394 [52] = 18'h0af23;
    \6394 [53] = 18'h09f5a;
    \6394 [54] = 18'h08f87;
    \6394 [55] = 18'h07fab;
    \6394 [56] = 18'h06fc7;
    \6394 [57] = 18'h05fdc;
    \6394 [58] = 18'h04feb;
    \6394 [59] = 18'h03ff5;
    \6394 [60] = 18'h02ffb;
    \6394 [61] = 18'h01ffe;
    \6394 [62] = 18'h00fff;
    \6394 [63] = 18'h00000;
  end
  assign data[17:0] = \6394 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[19:18] = 2'h2;
endmodule

module lut_c1_exp_16_20_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [15:0] \6459  [63:0];
  initial begin
    \6459 [0] = 16'haf88;
    \6459 [1] = 16'hada4;
    \6459 [2] = 16'habc5;
    \6459 [3] = 16'ha9eb;
    \6459 [4] = 16'ha817;
    \6459 [5] = 16'ha647;
    \6459 [6] = 16'ha47d;
    \6459 [7] = 16'ha2b7;
    \6459 [8] = 16'ha0f6;
    \6459 [9] = 16'h9f3a;
    \6459 [10] = 16'h9d83;
    \6459 [11] = 16'h9bd1;
    \6459 [12] = 16'h9a23;
    \6459 [13] = 16'h987a;
    \6459 [14] = 16'h96d6;
    \6459 [15] = 16'h9536;
    \6459 [16] = 16'h939a;
    \6459 [17] = 16'h9203;
    \6459 [18] = 16'h9071;
    \6459 [19] = 16'h8ee2;
    \6459 [20] = 16'h8d58;
    \6459 [21] = 16'h8bd2;
    \6459 [22] = 16'h8a51;
    \6459 [23] = 16'h88d3;
    \6459 [24] = 16'h875a;
    \6459 [25] = 16'h85e5;
    \6459 [26] = 16'h8474;
    \6459 [27] = 16'h8306;
    \6459 [28] = 16'h819d;
    \6459 [29] = 16'h8038;
    \6459 [30] = 16'h7ed6;
    \6459 [31] = 16'h7d78;
    \6459 [32] = 16'h7c1e;
    \6459 [33] = 16'h7ac8;
    \6459 [34] = 16'h7975;
    \6459 [35] = 16'h7826;
    \6459 [36] = 16'h76db;
    \6459 [37] = 16'h7593;
    \6459 [38] = 16'h744f;
    \6459 [39] = 16'h730e;
    \6459 [40] = 16'h71d1;
    \6459 [41] = 16'h7097;
    \6459 [42] = 16'h6f61;
    \6459 [43] = 16'h6e2e;
    \6459 [44] = 16'h6cfe;
    \6459 [45] = 16'h6bd1;
    \6459 [46] = 16'h6aa8;
    \6459 [47] = 16'h6982;
    \6459 [48] = 16'h685f;
    \6459 [49] = 16'h673f;
    \6459 [50] = 16'h6622;
    \6459 [51] = 16'h6509;
    \6459 [52] = 16'h63f2;
    \6459 [53] = 16'h62de;
    \6459 [54] = 16'h61ce;
    \6459 [55] = 16'h60c0;
    \6459 [56] = 16'h5fb5;
    \6459 [57] = 16'h5ead;
    \6459 [58] = 16'h5da8;
    \6459 [59] = 16'h5ca6;
    \6459 [60] = 16'h5ba6;
    \6459 [61] = 16'h5aaa;
    \6459 [62] = 16'h59b0;
    \6459 [63] = 16'h58b8;
  end
  assign data[18:3] = \6459 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[2:0] = 3'h0;
  assign data[19] = 1'h0;
endmodule

module lut_c1_ln2_16_20_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [15:0] \6433  [127:0];
  initial begin
    \6433 [0] = 16'h5cb1;
    \6433 [1] = 16'h5d0f;
    \6433 [2] = 16'h5d6d;
    \6433 [3] = 16'h5dcc;
    \6433 [4] = 16'h5e2b;
    \6433 [5] = 16'h5e8c;
    \6433 [6] = 16'h5eed;
    \6433 [7] = 16'h5f4f;
    \6433 [8] = 16'h5fb2;
    \6433 [9] = 16'h6015;
    \6433 [10] = 16'h607a;
    \6433 [11] = 16'h60df;
    \6433 [12] = 16'h6145;
    \6433 [13] = 16'h61ac;
    \6433 [14] = 16'h6214;
    \6433 [15] = 16'h627c;
    \6433 [16] = 16'h62e6;
    \6433 [17] = 16'h6350;
    \6433 [18] = 16'h63bb;
    \6433 [19] = 16'h6428;
    \6433 [20] = 16'h6495;
    \6433 [21] = 16'h6503;
    \6433 [22] = 16'h6572;
    \6433 [23] = 16'h65e2;
    \6433 [24] = 16'h6653;
    \6433 [25] = 16'h66c5;
    \6433 [26] = 16'h6737;
    \6433 [27] = 16'h67ab;
    \6433 [28] = 16'h6820;
    \6433 [29] = 16'h6896;
    \6433 [30] = 16'h690d;
    \6433 [31] = 16'h6985;
    \6433 [32] = 16'h69fe;
    \6433 [33] = 16'h6a79;
    \6433 [34] = 16'h6af4;
    \6433 [35] = 16'h6b70;
    \6433 [36] = 16'h6bee;
    \6433 [37] = 16'h6c6d;
    \6433 [38] = 16'h6ced;
    \6433 [39] = 16'h6d6e;
    \6433 [40] = 16'h6df0;
    \6433 [41] = 16'h6e74;
    \6433 [42] = 16'h6ef8;
    \6433 [43] = 16'h6f7e;
    \6433 [44] = 16'h7006;
    \6433 [45] = 16'h708e;
    \6433 [46] = 16'h7118;
    \6433 [47] = 16'h71a3;
    \6433 [48] = 16'h7230;
    \6433 [49] = 16'h72be;
    \6433 [50] = 16'h734d;
    \6433 [51] = 16'h73de;
    \6433 [52] = 16'h7470;
    \6433 [53] = 16'h7503;
    \6433 [54] = 16'h7598;
    \6433 [55] = 16'h762f;
    \6433 [56] = 16'h76c7;
    \6433 [57] = 16'h7760;
    \6433 [58] = 16'h77fc;
    \6433 [59] = 16'h7898;
    \6433 [60] = 16'h7937;
    \6433 [61] = 16'h79d7;
    \6433 [62] = 16'h7a78;
    \6433 [63] = 16'h7b1b;
    \6433 [64] = 16'h7bc0;
    \6433 [65] = 16'h7c67;
    \6433 [66] = 16'h7d10;
    \6433 [67] = 16'h7dba;
    \6433 [68] = 16'h7e66;
    \6433 [69] = 16'h7f14;
    \6433 [70] = 16'h7fc4;
    \6433 [71] = 16'h8076;
    \6433 [72] = 16'h8129;
    \6433 [73] = 16'h81df;
    \6433 [74] = 16'h8297;
    \6433 [75] = 16'h8351;
    \6433 [76] = 16'h840c;
    \6433 [77] = 16'h84ca;
    \6433 [78] = 16'h858a;
    \6433 [79] = 16'h864d;
    \6433 [80] = 16'h8711;
    \6433 [81] = 16'h87d8;
    \6433 [82] = 16'h88a1;
    \6433 [83] = 16'h896c;
    \6433 [84] = 16'h8a3a;
    \6433 [85] = 16'h8b0a;
    \6433 [86] = 16'h8bdd;
    \6433 [87] = 16'h8cb2;
    \6433 [88] = 16'h8d89;
    \6433 [89] = 16'h8e64;
    \6433 [90] = 16'h8f41;
    \6433 [91] = 16'h9020;
    \6433 [92] = 16'h9103;
    \6433 [93] = 16'h91e8;
    \6433 [94] = 16'h92d0;
    \6433 [95] = 16'h93bb;
    \6433 [96] = 16'h94a8;
    \6433 [97] = 16'h9599;
    \6433 [98] = 16'h968d;
    \6433 [99] = 16'h9784;
    \6433 [100] = 16'h987f;
    \6433 [101] = 16'h997c;
    \6433 [102] = 16'h9a7d;
    \6433 [103] = 16'h9b81;
    \6433 [104] = 16'h9c89;
    \6433 [105] = 16'h9d94;
    \6433 [106] = 16'h9ea3;
    \6433 [107] = 16'h9fb5;
    \6433 [108] = 16'ha0cb;
    \6433 [109] = 16'ha1e5;
    \6433 [110] = 16'ha303;
    \6433 [111] = 16'ha425;
    \6433 [112] = 16'ha54b;
    \6433 [113] = 16'ha674;
    \6433 [114] = 16'ha7a3;
    \6433 [115] = 16'ha8d5;
    \6433 [116] = 16'haa0c;
    \6433 [117] = 16'hab48;
    \6433 [118] = 16'hac88;
    \6433 [119] = 16'hadcc;
    \6433 [120] = 16'haf16;
    \6433 [121] = 16'hb065;
    \6433 [122] = 16'hb1b8;
    \6433 [123] = 16'hb311;
    \6433 [124] = 16'hb46f;
    \6433 [125] = 16'hb5d2;
    \6433 [126] = 16'hb73b;
    \6433 [127] = 16'hb8a9;
  end
  assign data[18:3] = \6433 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[2:0] = 3'h0;
  assign data[19] = 1'h0;
endmodule

module lut_c1_ln2e0_15_20_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [14:0] \6446  [63:0];
  initial begin
    \6446 [0] = 15'h2410;
    \6446 [1] = 15'h2477;
    \6446 [2] = 15'h24e1;
    \6446 [3] = 15'h254c;
    \6446 [4] = 15'h25ba;
    \6446 [5] = 15'h2629;
    \6446 [6] = 15'h269b;
    \6446 [7] = 15'h270f;
    \6446 [8] = 15'h2785;
    \6446 [9] = 15'h27fd;
    \6446 [10] = 15'h2878;
    \6446 [11] = 15'h28f5;
    \6446 [12] = 15'h2975;
    \6446 [13] = 15'h29f8;
    \6446 [14] = 15'h2a7d;
    \6446 [15] = 15'h2b05;
    \6446 [16] = 15'h2b8f;
    \6446 [17] = 15'h2c1d;
    \6446 [18] = 15'h2cae;
    \6446 [19] = 15'h2d41;
    \6446 [20] = 15'h2dd8;
    \6446 [21] = 15'h2e73;
    \6446 [22] = 15'h2f10;
    \6446 [23] = 15'h2fb1;
    \6446 [24] = 15'h3056;
    \6446 [25] = 15'h30ff;
    \6446 [26] = 15'h31ab;
    \6446 [27] = 15'h325b;
    \6446 [28] = 15'h3310;
    \6446 [29] = 15'h33c8;
    \6446 [30] = 15'h3485;
    \6446 [31] = 15'h3547;
    \6446 [32] = 15'h360d;
    \6446 [33] = 15'h36d8;
    \6446 [34] = 15'h37a8;
    \6446 [35] = 15'h387e;
    \6446 [36] = 15'h3959;
    \6446 [37] = 15'h3a39;
    \6446 [38] = 15'h3b1f;
    \6446 [39] = 15'h3c0b;
    \6446 [40] = 15'h3cfd;
    \6446 [41] = 15'h3df6;
    \6446 [42] = 15'h3ef5;
    \6446 [43] = 15'h3ffc;
    \6446 [44] = 15'h4109;
    \6446 [45] = 15'h421e;
    \6446 [46] = 15'h433b;
    \6446 [47] = 15'h4460;
    \6446 [48] = 15'h458e;
    \6446 [49] = 15'h46c4;
    \6446 [50] = 15'h4803;
    \6446 [51] = 15'h494c;
    \6446 [52] = 15'h4a9f;
    \6446 [53] = 15'h4bfd;
    \6446 [54] = 15'h4d65;
    \6446 [55] = 15'h4ed9;
    \6446 [56] = 15'h5058;
    \6446 [57] = 15'h51e4;
    \6446 [58] = 15'h537d;
    \6446 [59] = 15'h5523;
    \6446 [60] = 15'h56d8;
    \6446 [61] = 15'h589c;
    \6446 [62] = 15'h5a6f;
    \6446 [63] = 15'h5c53;
  end
  assign data[17:3] = \6446 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[2:0] = 3'h0;
  assign data[19:18] = 2'h2;
endmodule

module lut_c1_reci_16_20_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [15:0] \6472  [127:0];
  initial begin
    \6472 [0] = 16'h4080;
    \6472 [1] = 16'h4102;
    \6472 [2] = 16'h4186;
    \6472 [3] = 16'h420c;
    \6472 [4] = 16'h4293;
    \6472 [5] = 16'h431b;
    \6472 [6] = 16'h43a5;
    \6472 [7] = 16'h4431;
    \6472 [8] = 16'h44bf;
    \6472 [9] = 16'h454e;
    \6472 [10] = 16'h45e0;
    \6472 [11] = 16'h4672;
    \6472 [12] = 16'h4707;
    \6472 [13] = 16'h479e;
    \6472 [14] = 16'h4836;
    \6472 [15] = 16'h48d1;
    \6472 [16] = 16'h496d;
    \6472 [17] = 16'h4a0b;
    \6472 [18] = 16'h4aac;
    \6472 [19] = 16'h4b4e;
    \6472 [20] = 16'h4bf2;
    \6472 [21] = 16'h4c99;
    \6472 [22] = 16'h4d42;
    \6472 [23] = 16'h4dec;
    \6472 [24] = 16'h4e9a;
    \6472 [25] = 16'h4f49;
    \6472 [26] = 16'h4ffb;
    \6472 [27] = 16'h50af;
    \6472 [28] = 16'h5165;
    \6472 [29] = 16'h521e;
    \6472 [30] = 16'h52d9;
    \6472 [31] = 16'h5397;
    \6472 [32] = 16'h5457;
    \6472 [33] = 16'h551a;
    \6472 [34] = 16'h55e0;
    \6472 [35] = 16'h56a8;
    \6472 [36] = 16'h5773;
    \6472 [37] = 16'h5841;
    \6472 [38] = 16'h5912;
    \6472 [39] = 16'h59e5;
    \6472 [40] = 16'h5abc;
    \6472 [41] = 16'h5b95;
    \6472 [42] = 16'h5c72;
    \6472 [43] = 16'h5d52;
    \6472 [44] = 16'h5e35;
    \6472 [45] = 16'h5f1b;
    \6472 [46] = 16'h6005;
    \6472 [47] = 16'h60f2;
    \6472 [48] = 16'h61e2;
    \6472 [49] = 16'h62d6;
    \6472 [50] = 16'h63cd;
    \6472 [51] = 16'h64c8;
    \6472 [52] = 16'h65c7;
    \6472 [53] = 16'h66ca;
    \6472 [54] = 16'h67d0;
    \6472 [55] = 16'h68db;
    \6472 [56] = 16'h69e9;
    \6472 [57] = 16'h6afc;
    \6472 [58] = 16'h6c12;
    \6472 [59] = 16'h6d2d;
    \6472 [60] = 16'h6e4d;
    \6472 [61] = 16'h6f71;
    \6472 [62] = 16'h7099;
    \6472 [63] = 16'h71c6;
    \6472 [64] = 16'h72f8;
    \6472 [65] = 16'h742f;
    \6472 [66] = 16'h756a;
    \6472 [67] = 16'h76ab;
    \6472 [68] = 16'h77f1;
    \6472 [69] = 16'h793c;
    \6472 [70] = 16'h7a8c;
    \6472 [71] = 16'h7be2;
    \6472 [72] = 16'h7d3d;
    \6472 [73] = 16'h7e9f;
    \6472 [74] = 16'h8006;
    \6472 [75] = 16'h8173;
    \6472 [76] = 16'h82e6;
    \6472 [77] = 16'h8460;
    \6472 [78] = 16'h85e0;
    \6472 [79] = 16'h8767;
    \6472 [80] = 16'h88f4;
    \6472 [81] = 16'h8a88;
    \6472 [82] = 16'h8c23;
    \6472 [83] = 16'h8dc5;
    \6472 [84] = 16'h8f6f;
    \6472 [85] = 16'h9120;
    \6472 [86] = 16'h92d9;
    \6472 [87] = 16'h949a;
    \6472 [88] = 16'h9663;
    \6472 [89] = 16'h9835;
    \6472 [90] = 16'h9a0e;
    \6472 [91] = 16'h9bf1;
    \6472 [92] = 16'h9ddc;
    \6472 [93] = 16'h9fd0;
    \6472 [94] = 16'ha1ce;
    \6472 [95] = 16'ha3d6;
    \6472 [96] = 16'ha5e7;
    \6472 [97] = 16'ha802;
    \6472 [98] = 16'haa28;
    \6472 [99] = 16'hac58;
    \6472 [100] = 16'hae93;
    \6472 [101] = 16'hb0d9;
    \6472 [102] = 16'hb32b;
    \6472 [103] = 16'hb589;
    \6472 [104] = 16'hb7f2;
    \6472 [105] = 16'hba68;
    \6472 [106] = 16'hbceb;
    \6472 [107] = 16'hbf7b;
    \6472 [108] = 16'hc218;
    \6472 [109] = 16'hc4c3;
    \6472 [110] = 16'hc77c;
    \6472 [111] = 16'hca44;
    \6472 [112] = 16'hcd1a;
    \6472 [113] = 16'hd000;
    \6472 [114] = 16'hd2f6;
    \6472 [115] = 16'hd5fd;
    \6472 [116] = 16'hd914;
    \6472 [117] = 16'hdc3c;
    \6472 [118] = 16'hdf76;
    \6472 [119] = 16'he2c2;
    \6472 [120] = 16'he622;
    \6472 [121] = 16'he994;
    \6472 [122] = 16'hed1b;
    \6472 [123] = 16'hf0b6;
    \6472 [124] = 16'hf466;
    \6472 [125] = 16'hf82c;
    \6472 [126] = 16'hfc09;
    \6472 [127] = 16'hfffd;
  end
  assign data[17:2] = \6472 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[1:0] = 2'h0;
  assign data[19:18] = 2'h2;
endmodule

module lut_c1_reci_sqrt_1_2_15_20_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [14:0] \6407  [127:0];
  initial begin
    \6407 [0] = 15'h2d85;
    \6407 [1] = 15'h2dca;
    \6407 [2] = 15'h2e0f;
    \6407 [3] = 15'h2e56;
    \6407 [4] = 15'h2e9d;
    \6407 [5] = 15'h2ee4;
    \6407 [6] = 15'h2f2d;
    \6407 [7] = 15'h2f76;
    \6407 [8] = 15'h2fc0;
    \6407 [9] = 15'h300a;
    \6407 [10] = 15'h3056;
    \6407 [11] = 15'h30a2;
    \6407 [12] = 15'h30ef;
    \6407 [13] = 15'h313c;
    \6407 [14] = 15'h318b;
    \6407 [15] = 15'h31da;
    \6407 [16] = 15'h322a;
    \6407 [17] = 15'h327b;
    \6407 [18] = 15'h32cd;
    \6407 [19] = 15'h3320;
    \6407 [20] = 15'h3374;
    \6407 [21] = 15'h33c8;
    \6407 [22] = 15'h341e;
    \6407 [23] = 15'h3474;
    \6407 [24] = 15'h34cb;
    \6407 [25] = 15'h3524;
    \6407 [26] = 15'h357d;
    \6407 [27] = 15'h35d7;
    \6407 [28] = 15'h3632;
    \6407 [29] = 15'h368e;
    \6407 [30] = 15'h36ec;
    \6407 [31] = 15'h374a;
    \6407 [32] = 15'h37a9;
    \6407 [33] = 15'h380a;
    \6407 [34] = 15'h386b;
    \6407 [35] = 15'h38ce;
    \6407 [36] = 15'h3931;
    \6407 [37] = 15'h3996;
    \6407 [38] = 15'h39fc;
    \6407 [39] = 15'h3a63;
    \6407 [40] = 15'h3acc;
    \6407 [41] = 15'h3b35;
    \6407 [42] = 15'h3ba0;
    \6407 [43] = 15'h3c0c;
    \6407 [44] = 15'h3c7a;
    \6407 [45] = 15'h3ce9;
    \6407 [46] = 15'h3d59;
    \6407 [47] = 15'h3dca;
    \6407 [48] = 15'h3e3d;
    \6407 [49] = 15'h3eb1;
    \6407 [50] = 15'h3f27;
    \6407 [51] = 15'h3f9e;
    \6407 [52] = 15'h4016;
    \6407 [53] = 15'h4090;
    \6407 [54] = 15'h410c;
    \6407 [55] = 15'h4189;
    \6407 [56] = 15'h4207;
    \6407 [57] = 15'h4287;
    \6407 [58] = 15'h4309;
    \6407 [59] = 15'h438d;
    \6407 [60] = 15'h4412;
    \6407 [61] = 15'h4499;
    \6407 [62] = 15'h4522;
    \6407 [63] = 15'h45ac;
    \6407 [64] = 15'h4638;
    \6407 [65] = 15'h46c6;
    \6407 [66] = 15'h4756;
    \6407 [67] = 15'h47e8;
    \6407 [68] = 15'h487c;
    \6407 [69] = 15'h4912;
    \6407 [70] = 15'h49aa;
    \6407 [71] = 15'h4a44;
    \6407 [72] = 15'h4ae0;
    \6407 [73] = 15'h4b7e;
    \6407 [74] = 15'h4c1e;
    \6407 [75] = 15'h4cc1;
    \6407 [76] = 15'h4d66;
    \6407 [77] = 15'h4e0d;
    \6407 [78] = 15'h4eb7;
    \6407 [79] = 15'h4f63;
    \6407 [80] = 15'h5011;
    \6407 [81] = 15'h50c2;
    \6407 [82] = 15'h5176;
    \6407 [83] = 15'h522c;
    \6407 [84] = 15'h52e4;
    \6407 [85] = 15'h53a0;
    \6407 [86] = 15'h545e;
    \6407 [87] = 15'h551f;
    \6407 [88] = 15'h55e3;
    \6407 [89] = 15'h56aa;
    \6407 [90] = 15'h5774;
    \6407 [91] = 15'h5842;
    \6407 [92] = 15'h5912;
    \6407 [93] = 15'h59e5;
    \6407 [94] = 15'h5abc;
    \6407 [95] = 15'h5b96;
    \6407 [96] = 15'h5c74;
    \6407 [97] = 15'h5d55;
    \6407 [98] = 15'h5e39;
    \6407 [99] = 15'h5f22;
    \6407 [100] = 15'h600e;
    \6407 [101] = 15'h60fe;
    \6407 [102] = 15'h61f1;
    \6407 [103] = 15'h62e9;
    \6407 [104] = 15'h63e5;
    \6407 [105] = 15'h64e5;
    \6407 [106] = 15'h65ea;
    \6407 [107] = 15'h66f3;
    \6407 [108] = 15'h6800;
    \6407 [109] = 15'h6912;
    \6407 [110] = 15'h6a29;
    \6407 [111] = 15'h6b44;
    \6407 [112] = 15'h6c65;
    \6407 [113] = 15'h6d8b;
    \6407 [114] = 15'h6eb5;
    \6407 [115] = 15'h6fe6;
    \6407 [116] = 15'h711b;
    \6407 [117] = 15'h7257;
    \6407 [118] = 15'h7398;
    \6407 [119] = 15'h74df;
    \6407 [120] = 15'h762c;
    \6407 [121] = 15'h777f;
    \6407 [122] = 15'h78d9;
    \6407 [123] = 15'h7a39;
    \6407 [124] = 15'h7ba0;
    \6407 [125] = 15'h7d0e;
    \6407 [126] = 15'h7e83;
    \6407 [127] = 15'h7fff;
  end
  assign data[16:2] = \6407 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[1:0] = 2'h0;
  assign data[19:17] = 3'h4;
endmodule

module lut_c1_reci_sqrt_2_4_15_20_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [14:0] \6420  [127:0];
  initial begin
    \6420 [0] = 15'h2030;
    \6420 [1] = 15'h2060;
    \6420 [2] = 15'h2092;
    \6420 [3] = 15'h20c3;
    \6420 [4] = 15'h20f5;
    \6420 [5] = 15'h2128;
    \6420 [6] = 15'h215b;
    \6420 [7] = 15'h218f;
    \6420 [8] = 15'h21c3;
    \6420 [9] = 15'h21f8;
    \6420 [10] = 15'h222d;
    \6420 [11] = 15'h2263;
    \6420 [12] = 15'h229a;
    \6420 [13] = 15'h22d1;
    \6420 [14] = 15'h2308;
    \6420 [15] = 15'h2340;
    \6420 [16] = 15'h2379;
    \6420 [17] = 15'h23b2;
    \6420 [18] = 15'h23ec;
    \6420 [19] = 15'h2427;
    \6420 [20] = 15'h2462;
    \6420 [21] = 15'h249d;
    \6420 [22] = 15'h24da;
    \6420 [23] = 15'h2517;
    \6420 [24] = 15'h2555;
    \6420 [25] = 15'h2593;
    \6420 [26] = 15'h25d2;
    \6420 [27] = 15'h2612;
    \6420 [28] = 15'h2652;
    \6420 [29] = 15'h2694;
    \6420 [30] = 15'h26d5;
    \6420 [31] = 15'h2718;
    \6420 [32] = 15'h275c;
    \6420 [33] = 15'h27a0;
    \6420 [34] = 15'h27e5;
    \6420 [35] = 15'h282a;
    \6420 [36] = 15'h2871;
    \6420 [37] = 15'h28b8;
    \6420 [38] = 15'h2900;
    \6420 [39] = 15'h2949;
    \6420 [40] = 15'h2993;
    \6420 [41] = 15'h29de;
    \6420 [42] = 15'h2a29;
    \6420 [43] = 15'h2a76;
    \6420 [44] = 15'h2ac3;
    \6420 [45] = 15'h2b11;
    \6420 [46] = 15'h2b61;
    \6420 [47] = 15'h2bb1;
    \6420 [48] = 15'h2c02;
    \6420 [49] = 15'h2c54;
    \6420 [50] = 15'h2ca7;
    \6420 [51] = 15'h2cfb;
    \6420 [52] = 15'h2d51;
    \6420 [53] = 15'h2da7;
    \6420 [54] = 15'h2dfe;
    \6420 [55] = 15'h2e57;
    \6420 [56] = 15'h2eb0;
    \6420 [57] = 15'h2f0b;
    \6420 [58] = 15'h2f67;
    \6420 [59] = 15'h2fc4;
    \6420 [60] = 15'h3022;
    \6420 [61] = 15'h3081;
    \6420 [62] = 15'h30e2;
    \6420 [63] = 15'h3144;
    \6420 [64] = 15'h31a7;
    \6420 [65] = 15'h320b;
    \6420 [66] = 15'h3271;
    \6420 [67] = 15'h32d8;
    \6420 [68] = 15'h3341;
    \6420 [69] = 15'h33ab;
    \6420 [70] = 15'h3416;
    \6420 [71] = 15'h3483;
    \6420 [72] = 15'h34f2;
    \6420 [73] = 15'h3561;
    \6420 [74] = 15'h35d3;
    \6420 [75] = 15'h3646;
    \6420 [76] = 15'h36ba;
    \6420 [77] = 15'h3731;
    \6420 [78] = 15'h37a9;
    \6420 [79] = 15'h3822;
    \6420 [80] = 15'h389d;
    \6420 [81] = 15'h391b;
    \6420 [82] = 15'h399a;
    \6420 [83] = 15'h3a1a;
    \6420 [84] = 15'h3a9d;
    \6420 [85] = 15'h3b22;
    \6420 [86] = 15'h3ba8;
    \6420 [87] = 15'h3c31;
    \6420 [88] = 15'h3cbb;
    \6420 [89] = 15'h3d48;
    \6420 [90] = 15'h3dd7;
    \6420 [91] = 15'h3e68;
    \6420 [92] = 15'h3efb;
    \6420 [93] = 15'h3f91;
    \6420 [94] = 15'h4028;
    \6420 [95] = 15'h40c3;
    \6420 [96] = 15'h415f;
    \6420 [97] = 15'h41ff;
    \6420 [98] = 15'h42a0;
    \6420 [99] = 15'h4344;
    \6420 [100] = 15'h43eb;
    \6420 [101] = 15'h4495;
    \6420 [102] = 15'h4541;
    \6420 [103] = 15'h45f1;
    \6420 [104] = 15'h46a3;
    \6420 [105] = 15'h4758;
    \6420 [106] = 15'h4810;
    \6420 [107] = 15'h48cb;
    \6420 [108] = 15'h498a;
    \6420 [109] = 15'h4a4c;
    \6420 [110] = 15'h4b11;
    \6420 [111] = 15'h4bd9;
    \6420 [112] = 15'h4ca5;
    \6420 [113] = 15'h4d75;
    \6420 [114] = 15'h4e48;
    \6420 [115] = 15'h4f1f;
    \6420 [116] = 15'h4ffa;
    \6420 [117] = 15'h50d9;
    \6420 [118] = 15'h51bc;
    \6420 [119] = 15'h52a3;
    \6420 [120] = 15'h538f;
    \6420 [121] = 15'h547f;
    \6420 [122] = 15'h5573;
    \6420 [123] = 15'h566c;
    \6420 [124] = 15'h576a;
    \6420 [125] = 15'h586d;
    \6420 [126] = 15'h5975;
    \6420 [127] = 15'h5a81;
  end
  assign data[16:2] = \6420 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[1:0] = 2'h0;
  assign data[19:17] = 3'h4;
endmodule

module lut_c1_sin_19_20_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [18:0] \6383  [63:0];
  initial begin
    \6383 [0] = 19'h236ad;
    \6383 [1] = 19'h243ef;
    \6383 [2] = 19'h2510d;
    \6383 [3] = 19'h25e05;
    \6383 [4] = 19'h26ad8;
    \6383 [5] = 19'h27784;
    \6383 [6] = 19'h28408;
    \6383 [7] = 19'h29065;
    \6383 [8] = 19'h29c98;
    \6383 [9] = 19'h2a8a2;
    \6383 [10] = 19'h2b481;
    \6383 [11] = 19'h2c034;
    \6383 [12] = 19'h2cbbc;
    \6383 [13] = 19'h2d717;
    \6383 [14] = 19'h2e244;
    \6383 [15] = 19'h2ed44;
    \6383 [16] = 19'h2f814;
    \6383 [17] = 19'h302b5;
    \6383 [18] = 19'h30d26;
    \6383 [19] = 19'h31766;
    \6383 [20] = 19'h32175;
    \6383 [21] = 19'h32b51;
    \6383 [22] = 19'h334fb;
    \6383 [23] = 19'h33e71;
    \6383 [24] = 19'h347b4;
    \6383 [25] = 19'h350c2;
    \6383 [26] = 19'h3599b;
    \6383 [27] = 19'h3623f;
    \6383 [28] = 19'h36aac;
    \6383 [29] = 19'h372e3;
    \6383 [30] = 19'h37ae2;
    \6383 [31] = 19'h382aa;
    \6383 [32] = 19'h38a39;
    \6383 [33] = 19'h39190;
    \6383 [34] = 19'h398ae;
    \6383 [35] = 19'h39f93;
    \6383 [36] = 19'h3a63d;
    \6383 [37] = 19'h3acad;
    \6383 [38] = 19'h3b2e2;
    \6383 [39] = 19'h3b8dc;
    \6383 [40] = 19'h3be9b;
    \6383 [41] = 19'h3c41d;
    \6383 [42] = 19'h3c963;
    \6383 [43] = 19'h3ce6d;
    \6383 [44] = 19'h3d33a;
    \6383 [45] = 19'h3d7c9;
    \6383 [46] = 19'h3dc1c;
    \6383 [47] = 19'h3e030;
    \6383 [48] = 19'h3e406;
    \6383 [49] = 19'h3e79e;
    \6383 [50] = 19'h3eaf8;
    \6383 [51] = 19'h3ee13;
    \6383 [52] = 19'h3f0ef;
    \6383 [53] = 19'h3f38c;
    \6383 [54] = 19'h3f5ea;
    \6383 [55] = 19'h3f808;
    \6383 [56] = 19'h3f9e7;
    \6383 [57] = 19'h3fb86;
    \6383 [58] = 19'h3fce6;
    \6383 [59] = 19'h3fe06;
    \6383 [60] = 19'h3fee6;
    \6383 [61] = 19'h3ff86;
    \6383 [62] = 19'h3ffe5;
    \6383 [63] = 19'h40005;
  end
  assign data[18:0] = \6383 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[19] = 1'h0;
endmodule

module lut_c1_sqrt_1_2_13_20_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [12:0] \6485  [63:0];
  initial begin
    \6485 [0] = 13'h0d6e;
    \6485 [1] = 13'h0d9c;
    \6485 [2] = 13'h0dcb;
    \6485 [3] = 13'h0dfa;
    \6485 [4] = 13'h0e2a;
    \6485 [5] = 13'h0e5a;
    \6485 [6] = 13'h0e8b;
    \6485 [7] = 13'h0ebd;
    \6485 [8] = 13'h0eef;
    \6485 [9] = 13'h0f22;
    \6485 [10] = 13'h0f55;
    \6485 [11] = 13'h0f89;
    \6485 [12] = 13'h0fbe;
    \6485 [13] = 13'h0ff3;
    \6485 [14] = 13'h102a;
    \6485 [15] = 13'h1061;
    \6485 [16] = 13'h1098;
    \6485 [17] = 13'h10d1;
    \6485 [18] = 13'h110a;
    \6485 [19] = 13'h1144;
    \6485 [20] = 13'h117f;
    \6485 [21] = 13'h11ba;
    \6485 [22] = 13'h11f7;
    \6485 [23] = 13'h1234;
    \6485 [24] = 13'h1272;
    \6485 [25] = 13'h12b1;
    \6485 [26] = 13'h12f2;
    \6485 [27] = 13'h1333;
    \6485 [28] = 13'h1375;
    \6485 [29] = 13'h13b8;
    \6485 [30] = 13'h13fc;
    \6485 [31] = 13'h1441;
    \6485 [32] = 13'h1487;
    \6485 [33] = 13'h14ce;
    \6485 [34] = 13'h1517;
    \6485 [35] = 13'h1561;
    \6485 [36] = 13'h15ab;
    \6485 [37] = 13'h15f8;
    \6485 [38] = 13'h1645;
    \6485 [39] = 13'h1694;
    \6485 [40] = 13'h16e4;
    \6485 [41] = 13'h1735;
    \6485 [42] = 13'h1788;
    \6485 [43] = 13'h17dc;
    \6485 [44] = 13'h1832;
    \6485 [45] = 13'h188a;
    \6485 [46] = 13'h18e3;
    \6485 [47] = 13'h193e;
    \6485 [48] = 13'h199a;
    \6485 [49] = 13'h19f8;
    \6485 [50] = 13'h1a58;
    \6485 [51] = 13'h1aba;
    \6485 [52] = 13'h1b1e;
    \6485 [53] = 13'h1b84;
    \6485 [54] = 13'h1bec;
    \6485 [55] = 13'h1c56;
    \6485 [56] = 13'h1cc3;
    \6485 [57] = 13'h1d31;
    \6485 [58] = 13'h1da2;
    \6485 [59] = 13'h1e16;
    \6485 [60] = 13'h1e8c;
    \6485 [61] = 13'h1f05;
    \6485 [62] = 13'h1f81;
    \6485 [63] = 13'h1fff;
  end
  assign data[15:3] = \6485 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[2:0] = 3'h0;
  assign data[19:16] = 4'h1;
endmodule

module lut_c1_sqrt_2_4_13_20_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [19:0] data;
  wire [19:0] data;
  reg [12:0] \6498  [63:0];
  initial begin
    \6498 [0] = 13'h0040;
    \6498 [1] = 13'h0081;
    \6498 [2] = 13'h00c3;
    \6498 [3] = 13'h0106;
    \6498 [4] = 13'h0149;
    \6498 [5] = 13'h018d;
    \6498 [6] = 13'h01d3;
    \6498 [7] = 13'h0219;
    \6498 [8] = 13'h0260;
    \6498 [9] = 13'h02a8;
    \6498 [10] = 13'h02f0;
    \6498 [11] = 13'h033a;
    \6498 [12] = 13'h0385;
    \6498 [13] = 13'h03d0;
    \6498 [14] = 13'h041d;
    \6498 [15] = 13'h046b;
    \6498 [16] = 13'h04b9;
    \6498 [17] = 13'h0509;
    \6498 [18] = 13'h055a;
    \6498 [19] = 13'h05ac;
    \6498 [20] = 13'h05ff;
    \6498 [21] = 13'h0654;
    \6498 [22] = 13'h06a9;
    \6498 [23] = 13'h0700;
    \6498 [24] = 13'h0758;
    \6498 [25] = 13'h07b1;
    \6498 [26] = 13'h080c;
    \6498 [27] = 13'h0868;
    \6498 [28] = 13'h08c5;
    \6498 [29] = 13'h0924;
    \6498 [30] = 13'h0984;
    \6498 [31] = 13'h09e6;
    \6498 [32] = 13'h0a49;
    \6498 [33] = 13'h0aae;
    \6498 [34] = 13'h0b15;
    \6498 [35] = 13'h0b7d;
    \6498 [36] = 13'h0be7;
    \6498 [37] = 13'h0c52;
    \6498 [38] = 13'h0cc0;
    \6498 [39] = 13'h0d2f;
    \6498 [40] = 13'h0da0;
    \6498 [41] = 13'h0e14;
    \6498 [42] = 13'h0e89;
    \6498 [43] = 13'h0f00;
    \6498 [44] = 13'h0f7a;
    \6498 [45] = 13'h0ff5;
    \6498 [46] = 13'h1073;
    \6498 [47] = 13'h10f4;
    \6498 [48] = 13'h1176;
    \6498 [49] = 13'h11fc;
    \6498 [50] = 13'h1283;
    \6498 [51] = 13'h130e;
    \6498 [52] = 13'h139b;
    \6498 [53] = 13'h142b;
    \6498 [54] = 13'h14be;
    \6498 [55] = 13'h1555;
    \6498 [56] = 13'h15ee;
    \6498 [57] = 13'h168a;
    \6498 [58] = 13'h172a;
    \6498 [59] = 13'h17ce;
    \6498 [60] = 13'h1875;
    \6498 [61] = 13'h1920;
    \6498 [62] = 13'h19cf;
    \6498 [63] = 13'h1a82;
  end
  assign data[15:3] = \6498 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[2:0] = 3'h0;
  assign data[19:16] = 4'h2;
endmodule

module lut_c2_cos_11_14_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [10:0] \6520  [63:0];
  initial begin
    \6520 [0] = 11'h0bf;
    \6520 [1] = 11'h0f5;
    \6520 [2] = 11'h129;
    \6520 [3] = 11'h15e;
    \6520 [4] = 11'h191;
    \6520 [5] = 11'h1c4;
    \6520 [6] = 11'h1f7;
    \6520 [7] = 11'h228;
    \6520 [8] = 11'h259;
    \6520 [9] = 11'h28a;
    \6520 [10] = 11'h2ba;
    \6520 [11] = 11'h2e9;
    \6520 [12] = 11'h317;
    \6520 [13] = 11'h345;
    \6520 [14] = 11'h372;
    \6520 [15] = 11'h39f;
    \6520 [16] = 11'h3ca;
    \6520 [17] = 11'h3f5;
    \6520 [18] = 11'h41f;
    \6520 [19] = 11'h449;
    \6520 [20] = 11'h471;
    \6520 [21] = 11'h499;
    \6520 [22] = 11'h4c0;
    \6520 [23] = 11'h4e6;
    \6520 [24] = 11'h50c;
    \6520 [25] = 11'h530;
    \6520 [26] = 11'h554;
    \6520 [27] = 11'h577;
    \6520 [28] = 11'h599;
    \6520 [29] = 11'h5bb;
    \6520 [30] = 11'h5db;
    \6520 [31] = 11'h5fb;
    \6520 [32] = 11'h619;
    \6520 [33] = 11'h637;
    \6520 [34] = 11'h654;
    \6520 [35] = 11'h670;
    \6520 [36] = 11'h68b;
    \6520 [37] = 11'h6a5;
    \6520 [38] = 11'h6bf;
    \6520 [39] = 11'h6d7;
    \6520 [40] = 11'h6ee;
    \6520 [41] = 11'h705;
    \6520 [42] = 11'h71b;
    \6520 [43] = 11'h72f;
    \6520 [44] = 11'h743;
    \6520 [45] = 11'h756;
    \6520 [46] = 11'h767;
    \6520 [47] = 11'h778;
    \6520 [48] = 11'h788;
    \6520 [49] = 11'h797;
    \6520 [50] = 11'h7a5;
    \6520 [51] = 11'h7b2;
    \6520 [52] = 11'h7be;
    \6520 [53] = 11'h7c8;
    \6520 [54] = 11'h7d2;
    \6520 [55] = 11'h7db;
    \6520 [56] = 11'h7e3;
    \6520 [57] = 11'h7ea;
    \6520 [58] = 11'h7f0;
    \6520 [59] = 11'h7f5;
    \6520 [60] = 11'h7f9;
    \6520 [61] = 11'h7fc;
    \6520 [62] = 11'h7fe;
    \6520 [63] = 11'h7ff;
  end
  assign data[10:0] = \6520 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[13:11] = 3'h5;
endmodule

module lut_c2_exp_10_14_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [9:0] \6585  [63:0];
  initial begin
    \6585 [0] = 10'h3d2;
    \6585 [1] = 10'h3c8;
    \6585 [2] = 10'h3bd;
    \6585 [3] = 10'h3b3;
    \6585 [4] = 10'h3a9;
    \6585 [5] = 10'h39f;
    \6585 [6] = 10'h395;
    \6585 [7] = 10'h38b;
    \6585 [8] = 10'h381;
    \6585 [9] = 10'h377;
    \6585 [10] = 10'h36e;
    \6585 [11] = 10'h364;
    \6585 [12] = 10'h35b;
    \6585 [13] = 10'h352;
    \6585 [14] = 10'h348;
    \6585 [15] = 10'h33f;
    \6585 [16] = 10'h336;
    \6585 [17] = 10'h32e;
    \6585 [18] = 10'h325;
    \6585 [19] = 10'h31c;
    \6585 [20] = 10'h314;
    \6585 [21] = 10'h30b;
    \6585 [22] = 10'h303;
    \6585 [23] = 10'h2fa;
    \6585 [24] = 10'h2f2;
    \6585 [25] = 10'h2ea;
    \6585 [26] = 10'h2e2;
    \6585 [27] = 10'h2da;
    \6585 [28] = 10'h2d2;
    \6585 [29] = 10'h2ca;
    \6585 [30] = 10'h2c3;
    \6585 [31] = 10'h2bb;
    \6585 [32] = 10'h2b4;
    \6585 [33] = 10'h2ac;
    \6585 [34] = 10'h2a5;
    \6585 [35] = 10'h29d;
    \6585 [36] = 10'h296;
    \6585 [37] = 10'h28f;
    \6585 [38] = 10'h288;
    \6585 [39] = 10'h281;
    \6585 [40] = 10'h27a;
    \6585 [41] = 10'h273;
    \6585 [42] = 10'h26c;
    \6585 [43] = 10'h266;
    \6585 [44] = 10'h25f;
    \6585 [45] = 10'h259;
    \6585 [46] = 10'h252;
    \6585 [47] = 10'h24c;
    \6585 [48] = 10'h245;
    \6585 [49] = 10'h23f;
    \6585 [50] = 10'h239;
    \6585 [51] = 10'h233;
    \6585 [52] = 10'h22d;
    \6585 [53] = 10'h227;
    \6585 [54] = 10'h221;
    \6585 [55] = 10'h21b;
    \6585 [56] = 10'h215;
    \6585 [57] = 10'h20f;
    \6585 [58] = 10'h20a;
    \6585 [59] = 10'h204;
    \6585 [60] = 10'h1fe;
    \6585 [61] = 10'h1f9;
    \6585 [62] = 10'h1f4;
    \6585 [63] = 10'h1ee;
  end
  assign data[11:2] = \6585 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[1:0] = 2'h0;
  assign data[13:12] = 2'h0;
endmodule

module lut_c2_ln2_10_14_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [9:0] \6559  [127:0];
  initial begin
    \6559 [0] = 10'h0b9;
    \6559 [1] = 10'h0ba;
    \6559 [2] = 10'h0bc;
    \6559 [3] = 10'h0bd;
    \6559 [4] = 10'h0bf;
    \6559 [5] = 10'h0c0;
    \6559 [6] = 10'h0c2;
    \6559 [7] = 10'h0c3;
    \6559 [8] = 10'h0c5;
    \6559 [9] = 10'h0c7;
    \6559 [10] = 10'h0c8;
    \6559 [11] = 10'h0ca;
    \6559 [12] = 10'h0cc;
    \6559 [13] = 10'h0cd;
    \6559 [14] = 10'h0cf;
    \6559 [15] = 10'h0d1;
    \6559 [16] = 10'h0d2;
    \6559 [17] = 10'h0d4;
    \6559 [18] = 10'h0d6;
    \6559 [19] = 10'h0d8;
    \6559 [20] = 10'h0da;
    \6559 [21] = 10'h0dc;
    \6559 [22] = 10'h0dd;
    \6559 [23] = 10'h0df;
    \6559 [24] = 10'h0e1;
    \6559 [25] = 10'h0e3;
    \6559 [26] = 10'h0e5;
    \6559 [27] = 10'h0e7;
    \6559 [28] = 10'h0e9;
    \6559 [29] = 10'h0eb;
    \6559 [30] = 10'h0ed;
    \6559 [31] = 10'h0f0;
    \6559 [32] = 10'h0f2;
    \6559 [33] = 10'h0f4;
    \6559 [34] = 10'h0f6;
    \6559 [35] = 10'h0f8;
    \6559 [36] = 10'h0fb;
    \6559 [37] = 10'h0fd;
    \6559 [38] = 10'h0ff;
    \6559 [39] = 10'h102;
    \6559 [40] = 10'h104;
    \6559 [41] = 10'h107;
    \6559 [42] = 10'h109;
    \6559 [43] = 10'h10c;
    \6559 [44] = 10'h10e;
    \6559 [45] = 10'h111;
    \6559 [46] = 10'h113;
    \6559 [47] = 10'h116;
    \6559 [48] = 10'h119;
    \6559 [49] = 10'h11b;
    \6559 [50] = 10'h11e;
    \6559 [51] = 10'h121;
    \6559 [52] = 10'h124;
    \6559 [53] = 10'h127;
    \6559 [54] = 10'h12a;
    \6559 [55] = 10'h12d;
    \6559 [56] = 10'h130;
    \6559 [57] = 10'h133;
    \6559 [58] = 10'h136;
    \6559 [59] = 10'h139;
    \6559 [60] = 10'h13c;
    \6559 [61] = 10'h13f;
    \6559 [62] = 10'h143;
    \6559 [63] = 10'h146;
    \6559 [64] = 10'h14a;
    \6559 [65] = 10'h14d;
    \6559 [66] = 10'h151;
    \6559 [67] = 10'h154;
    \6559 [68] = 10'h158;
    \6559 [69] = 10'h15b;
    \6559 [70] = 10'h15f;
    \6559 [71] = 10'h163;
    \6559 [72] = 10'h167;
    \6559 [73] = 10'h16b;
    \6559 [74] = 10'h16f;
    \6559 [75] = 10'h173;
    \6559 [76] = 10'h177;
    \6559 [77] = 10'h17b;
    \6559 [78] = 10'h180;
    \6559 [79] = 10'h184;
    \6559 [80] = 10'h188;
    \6559 [81] = 10'h18d;
    \6559 [82] = 10'h192;
    \6559 [83] = 10'h196;
    \6559 [84] = 10'h19b;
    \6559 [85] = 10'h1a0;
    \6559 [86] = 10'h1a5;
    \6559 [87] = 10'h1aa;
    \6559 [88] = 10'h1af;
    \6559 [89] = 10'h1b4;
    \6559 [90] = 10'h1b9;
    \6559 [91] = 10'h1bf;
    \6559 [92] = 10'h1c4;
    \6559 [93] = 10'h1ca;
    \6559 [94] = 10'h1d0;
    \6559 [95] = 10'h1d5;
    \6559 [96] = 10'h1db;
    \6559 [97] = 10'h1e1;
    \6559 [98] = 10'h1e7;
    \6559 [99] = 10'h1ee;
    \6559 [100] = 10'h1f4;
    \6559 [101] = 10'h1fb;
    \6559 [102] = 10'h201;
    \6559 [103] = 10'h208;
    \6559 [104] = 10'h20f;
    \6559 [105] = 10'h216;
    \6559 [106] = 10'h21d;
    \6559 [107] = 10'h224;
    \6559 [108] = 10'h22c;
    \6559 [109] = 10'h233;
    \6559 [110] = 10'h23b;
    \6559 [111] = 10'h243;
    \6559 [112] = 10'h24b;
    \6559 [113] = 10'h253;
    \6559 [114] = 10'h25c;
    \6559 [115] = 10'h265;
    \6559 [116] = 10'h26d;
    \6559 [117] = 10'h276;
    \6559 [118] = 10'h280;
    \6559 [119] = 10'h289;
    \6559 [120] = 10'h293;
    \6559 [121] = 10'h29c;
    \6559 [122] = 10'h2a7;
    \6559 [123] = 10'h2b1;
    \6559 [124] = 10'h2bb;
    \6559 [125] = 10'h2c6;
    \6559 [126] = 10'h2d1;
    \6559 [127] = 10'h2dc;
  end
  assign data[12:3] = \6559 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[2:0] = 3'h0;
  assign data[13] = 1'h1;
endmodule

module lut_c2_ln2e0_9_14_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [8:0] \6572  [63:0];
  initial begin
    \6572 [0] = 9'h065;
    \6572 [1] = 9'h067;
    \6572 [2] = 9'h069;
    \6572 [3] = 9'h06b;
    \6572 [4] = 9'h06d;
    \6572 [5] = 9'h06f;
    \6572 [6] = 9'h071;
    \6572 [7] = 9'h073;
    \6572 [8] = 9'h076;
    \6572 [9] = 9'h078;
    \6572 [10] = 9'h07a;
    \6572 [11] = 9'h07d;
    \6572 [12] = 9'h07f;
    \6572 [13] = 9'h082;
    \6572 [14] = 9'h085;
    \6572 [15] = 9'h087;
    \6572 [16] = 9'h08a;
    \6572 [17] = 9'h08d;
    \6572 [18] = 9'h090;
    \6572 [19] = 9'h093;
    \6572 [20] = 9'h096;
    \6572 [21] = 9'h09a;
    \6572 [22] = 9'h09d;
    \6572 [23] = 9'h0a1;
    \6572 [24] = 9'h0a4;
    \6572 [25] = 9'h0a8;
    \6572 [26] = 9'h0ac;
    \6572 [27] = 9'h0b0;
    \6572 [28] = 9'h0b4;
    \6572 [29] = 9'h0b8;
    \6572 [30] = 9'h0bd;
    \6572 [31] = 9'h0c1;
    \6572 [32] = 9'h0c6;
    \6572 [33] = 9'h0cb;
    \6572 [34] = 9'h0d0;
    \6572 [35] = 9'h0d5;
    \6572 [36] = 9'h0da;
    \6572 [37] = 9'h0e0;
    \6572 [38] = 9'h0e6;
    \6572 [39] = 9'h0ec;
    \6572 [40] = 9'h0f2;
    \6572 [41] = 9'h0f8;
    \6572 [42] = 9'h0ff;
    \6572 [43] = 9'h106;
    \6572 [44] = 9'h10d;
    \6572 [45] = 9'h115;
    \6572 [46] = 9'h11c;
    \6572 [47] = 9'h125;
    \6572 [48] = 9'h12d;
    \6572 [49] = 9'h136;
    \6572 [50] = 9'h13f;
    \6572 [51] = 9'h149;
    \6572 [52] = 9'h153;
    \6572 [53] = 9'h15d;
    \6572 [54] = 9'h168;
    \6572 [55] = 9'h173;
    \6572 [56] = 9'h17f;
    \6572 [57] = 9'h18b;
    \6572 [58] = 9'h198;
    \6572 [59] = 9'h1a6;
    \6572 [60] = 9'h1b4;
    \6572 [61] = 9'h1c3;
    \6572 [62] = 9'h1d3;
    \6572 [63] = 9'h1e3;
  end
  assign data[11:3] = \6572 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[2:0] = 3'h0;
  assign data[13:12] = 2'h0;
endmodule

module lut_c2_reci_10_14_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [9:0] \6598  [127:0];
  initial begin
    \6598 [0] = 10'h080;
    \6598 [1] = 10'h082;
    \6598 [2] = 10'h083;
    \6598 [3] = 10'h085;
    \6598 [4] = 10'h086;
    \6598 [5] = 10'h088;
    \6598 [6] = 10'h08a;
    \6598 [7] = 10'h08b;
    \6598 [8] = 10'h08d;
    \6598 [9] = 10'h08f;
    \6598 [10] = 10'h091;
    \6598 [11] = 10'h092;
    \6598 [12] = 10'h094;
    \6598 [13] = 10'h096;
    \6598 [14] = 10'h098;
    \6598 [15] = 10'h09a;
    \6598 [16] = 10'h09c;
    \6598 [17] = 10'h09e;
    \6598 [18] = 10'h0a0;
    \6598 [19] = 10'h0a2;
    \6598 [20] = 10'h0a4;
    \6598 [21] = 10'h0a6;
    \6598 [22] = 10'h0a8;
    \6598 [23] = 10'h0aa;
    \6598 [24] = 10'h0ad;
    \6598 [25] = 10'h0af;
    \6598 [26] = 10'h0b1;
    \6598 [27] = 10'h0b4;
    \6598 [28] = 10'h0b6;
    \6598 [29] = 10'h0b8;
    \6598 [30] = 10'h0bb;
    \6598 [31] = 10'h0bd;
    \6598 [32] = 10'h0c0;
    \6598 [33] = 10'h0c2;
    \6598 [34] = 10'h0c5;
    \6598 [35] = 10'h0c8;
    \6598 [36] = 10'h0cb;
    \6598 [37] = 10'h0cd;
    \6598 [38] = 10'h0d0;
    \6598 [39] = 10'h0d3;
    \6598 [40] = 10'h0d6;
    \6598 [41] = 10'h0d9;
    \6598 [42] = 10'h0dc;
    \6598 [43] = 10'h0df;
    \6598 [44] = 10'h0e2;
    \6598 [45] = 10'h0e6;
    \6598 [46] = 10'h0e9;
    \6598 [47] = 10'h0ec;
    \6598 [48] = 10'h0f0;
    \6598 [49] = 10'h0f3;
    \6598 [50] = 10'h0f7;
    \6598 [51] = 10'h0fb;
    \6598 [52] = 10'h0fe;
    \6598 [53] = 10'h102;
    \6598 [54] = 10'h106;
    \6598 [55] = 10'h10a;
    \6598 [56] = 10'h10e;
    \6598 [57] = 10'h112;
    \6598 [58] = 10'h116;
    \6598 [59] = 10'h11b;
    \6598 [60] = 10'h11f;
    \6598 [61] = 10'h123;
    \6598 [62] = 10'h128;
    \6598 [63] = 10'h12d;
    \6598 [64] = 10'h131;
    \6598 [65] = 10'h136;
    \6598 [66] = 10'h13b;
    \6598 [67] = 10'h140;
    \6598 [68] = 10'h145;
    \6598 [69] = 10'h14b;
    \6598 [70] = 10'h150;
    \6598 [71] = 10'h155;
    \6598 [72] = 10'h15b;
    \6598 [73] = 10'h161;
    \6598 [74] = 10'h167;
    \6598 [75] = 10'h16d;
    \6598 [76] = 10'h173;
    \6598 [77] = 10'h179;
    \6598 [78] = 10'h180;
    \6598 [79] = 10'h186;
    \6598 [80] = 10'h18d;
    \6598 [81] = 10'h194;
    \6598 [82] = 10'h19b;
    \6598 [83] = 10'h1a2;
    \6598 [84] = 10'h1a9;
    \6598 [85] = 10'h1b1;
    \6598 [86] = 10'h1b8;
    \6598 [87] = 10'h1c0;
    \6598 [88] = 10'h1c8;
    \6598 [89] = 10'h1d1;
    \6598 [90] = 10'h1d9;
    \6598 [91] = 10'h1e2;
    \6598 [92] = 10'h1eb;
    \6598 [93] = 10'h1f4;
    \6598 [94] = 10'h1fd;
    \6598 [95] = 10'h207;
    \6598 [96] = 10'h211;
    \6598 [97] = 10'h21b;
    \6598 [98] = 10'h225;
    \6598 [99] = 10'h230;
    \6598 [100] = 10'h23b;
    \6598 [101] = 10'h246;
    \6598 [102] = 10'h251;
    \6598 [103] = 10'h25d;
    \6598 [104] = 10'h269;
    \6598 [105] = 10'h275;
    \6598 [106] = 10'h282;
    \6598 [107] = 10'h28f;
    \6598 [108] = 10'h29d;
    \6598 [109] = 10'h2ab;
    \6598 [110] = 10'h2b9;
    \6598 [111] = 10'h2c7;
    \6598 [112] = 10'h2d6;
    \6598 [113] = 10'h2e6;
    \6598 [114] = 10'h2f5;
    \6598 [115] = 10'h306;
    \6598 [116] = 10'h317;
    \6598 [117] = 10'h328;
    \6598 [118] = 10'h33a;
    \6598 [119] = 10'h34c;
    \6598 [120] = 10'h35f;
    \6598 [121] = 10'h372;
    \6598 [122] = 10'h386;
    \6598 [123] = 10'h39b;
    \6598 [124] = 10'h3b0;
    \6598 [125] = 10'h3c6;
    \6598 [126] = 10'h3dc;
    \6598 [127] = 10'h3f4;
  end
  assign data[12:3] = \6598 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[2:0] = 3'h0;
  assign data[13] = 1'h0;
endmodule

module lut_c2_reci_sqrt_1_2_9_14_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [8:0] \6533  [127:0];
  initial begin
    \6533 [0] = 9'h044;
    \6533 [1] = 9'h044;
    \6533 [2] = 9'h045;
    \6533 [3] = 9'h046;
    \6533 [4] = 9'h046;
    \6533 [5] = 9'h047;
    \6533 [6] = 9'h048;
    \6533 [7] = 9'h049;
    \6533 [8] = 9'h049;
    \6533 [9] = 9'h04a;
    \6533 [10] = 9'h04b;
    \6533 [11] = 9'h04c;
    \6533 [12] = 9'h04c;
    \6533 [13] = 9'h04d;
    \6533 [14] = 9'h04e;
    \6533 [15] = 9'h04f;
    \6533 [16] = 9'h050;
    \6533 [17] = 9'h051;
    \6533 [18] = 9'h051;
    \6533 [19] = 9'h052;
    \6533 [20] = 9'h053;
    \6533 [21] = 9'h054;
    \6533 [22] = 9'h055;
    \6533 [23] = 9'h056;
    \6533 [24] = 9'h057;
    \6533 [25] = 9'h058;
    \6533 [26] = 9'h059;
    \6533 [27] = 9'h05a;
    \6533 [28] = 9'h05b;
    \6533 [29] = 9'h05c;
    \6533 [30] = 9'h05d;
    \6533 [31] = 9'h05e;
    \6533 [32] = 9'h05f;
    \6533 [33] = 9'h060;
    \6533 [34] = 9'h061;
    \6533 [35] = 9'h062;
    \6533 [36] = 9'h063;
    \6533 [37] = 9'h064;
    \6533 [38] = 9'h066;
    \6533 [39] = 9'h067;
    \6533 [40] = 9'h068;
    \6533 [41] = 9'h069;
    \6533 [42] = 9'h06a;
    \6533 [43] = 9'h06c;
    \6533 [44] = 9'h06d;
    \6533 [45] = 9'h06e;
    \6533 [46] = 9'h070;
    \6533 [47] = 9'h071;
    \6533 [48] = 9'h072;
    \6533 [49] = 9'h074;
    \6533 [50] = 9'h075;
    \6533 [51] = 9'h077;
    \6533 [52] = 9'h078;
    \6533 [53] = 9'h079;
    \6533 [54] = 9'h07b;
    \6533 [55] = 9'h07d;
    \6533 [56] = 9'h07e;
    \6533 [57] = 9'h080;
    \6533 [58] = 9'h081;
    \6533 [59] = 9'h083;
    \6533 [60] = 9'h085;
    \6533 [61] = 9'h086;
    \6533 [62] = 9'h088;
    \6533 [63] = 9'h08a;
    \6533 [64] = 9'h08c;
    \6533 [65] = 9'h08e;
    \6533 [66] = 9'h08f;
    \6533 [67] = 9'h091;
    \6533 [68] = 9'h093;
    \6533 [69] = 9'h095;
    \6533 [70] = 9'h097;
    \6533 [71] = 9'h099;
    \6533 [72] = 9'h09c;
    \6533 [73] = 9'h09e;
    \6533 [74] = 9'h0a0;
    \6533 [75] = 9'h0a2;
    \6533 [76] = 9'h0a4;
    \6533 [77] = 9'h0a7;
    \6533 [78] = 9'h0a9;
    \6533 [79] = 9'h0ab;
    \6533 [80] = 9'h0ae;
    \6533 [81] = 9'h0b0;
    \6533 [82] = 9'h0b3;
    \6533 [83] = 9'h0b6;
    \6533 [84] = 9'h0b8;
    \6533 [85] = 9'h0bb;
    \6533 [86] = 9'h0be;
    \6533 [87] = 9'h0c1;
    \6533 [88] = 9'h0c4;
    \6533 [89] = 9'h0c6;
    \6533 [90] = 9'h0ca;
    \6533 [91] = 9'h0cd;
    \6533 [92] = 9'h0d0;
    \6533 [93] = 9'h0d3;
    \6533 [94] = 9'h0d6;
    \6533 [95] = 9'h0da;
    \6533 [96] = 9'h0dd;
    \6533 [97] = 9'h0e1;
    \6533 [98] = 9'h0e4;
    \6533 [99] = 9'h0e8;
    \6533 [100] = 9'h0ec;
    \6533 [101] = 9'h0ef;
    \6533 [102] = 9'h0f3;
    \6533 [103] = 9'h0f7;
    \6533 [104] = 9'h0fb;
    \6533 [105] = 9'h100;
    \6533 [106] = 9'h104;
    \6533 [107] = 9'h108;
    \6533 [108] = 9'h10d;
    \6533 [109] = 9'h112;
    \6533 [110] = 9'h116;
    \6533 [111] = 9'h11b;
    \6533 [112] = 9'h120;
    \6533 [113] = 9'h125;
    \6533 [114] = 9'h12a;
    \6533 [115] = 9'h130;
    \6533 [116] = 9'h135;
    \6533 [117] = 9'h13b;
    \6533 [118] = 9'h141;
    \6533 [119] = 9'h146;
    \6533 [120] = 9'h14d;
    \6533 [121] = 9'h153;
    \6533 [122] = 9'h159;
    \6533 [123] = 9'h160;
    \6533 [124] = 9'h166;
    \6533 [125] = 9'h16d;
    \6533 [126] = 9'h174;
    \6533 [127] = 9'h17c;
  end
  assign data[11:3] = \6533 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[2:0] = 3'h0;
  assign data[13:12] = 2'h0;
endmodule

module lut_c2_reci_sqrt_2_4_9_14_7(addr, data);
  wire [6:0] ghdl_rtil_signal_0_;
  input [6:0] addr;
  wire [6:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [8:0] \6546  [127:0];
  initial begin
    \6546 [0] = 9'h030;
    \6546 [1] = 9'h030;
    \6546 [2] = 9'h031;
    \6546 [3] = 9'h031;
    \6546 [4] = 9'h032;
    \6546 [5] = 9'h032;
    \6546 [6] = 9'h033;
    \6546 [7] = 9'h033;
    \6546 [8] = 9'h034;
    \6546 [9] = 9'h034;
    \6546 [10] = 9'h035;
    \6546 [11] = 9'h035;
    \6546 [12] = 9'h036;
    \6546 [13] = 9'h036;
    \6546 [14] = 9'h037;
    \6546 [15] = 9'h038;
    \6546 [16] = 9'h038;
    \6546 [17] = 9'h039;
    \6546 [18] = 9'h039;
    \6546 [19] = 9'h03a;
    \6546 [20] = 9'h03b;
    \6546 [21] = 9'h03b;
    \6546 [22] = 9'h03c;
    \6546 [23] = 9'h03d;
    \6546 [24] = 9'h03d;
    \6546 [25] = 9'h03e;
    \6546 [26] = 9'h03f;
    \6546 [27] = 9'h03f;
    \6546 [28] = 9'h040;
    \6546 [29] = 9'h041;
    \6546 [30] = 9'h041;
    \6546 [31] = 9'h042;
    \6546 [32] = 9'h043;
    \6546 [33] = 9'h044;
    \6546 [34] = 9'h044;
    \6546 [35] = 9'h045;
    \6546 [36] = 9'h046;
    \6546 [37] = 9'h047;
    \6546 [38] = 9'h048;
    \6546 [39] = 9'h048;
    \6546 [40] = 9'h049;
    \6546 [41] = 9'h04a;
    \6546 [42] = 9'h04b;
    \6546 [43] = 9'h04c;
    \6546 [44] = 9'h04d;
    \6546 [45] = 9'h04e;
    \6546 [46] = 9'h04f;
    \6546 [47] = 9'h050;
    \6546 [48] = 9'h051;
    \6546 [49] = 9'h052;
    \6546 [50] = 9'h053;
    \6546 [51] = 9'h054;
    \6546 [52] = 9'h055;
    \6546 [53] = 9'h056;
    \6546 [54] = 9'h057;
    \6546 [55] = 9'h058;
    \6546 [56] = 9'h059;
    \6546 [57] = 9'h05a;
    \6546 [58] = 9'h05b;
    \6546 [59] = 9'h05c;
    \6546 [60] = 9'h05e;
    \6546 [61] = 9'h05f;
    \6546 [62] = 9'h060;
    \6546 [63] = 9'h061;
    \6546 [64] = 9'h063;
    \6546 [65] = 9'h064;
    \6546 [66] = 9'h065;
    \6546 [67] = 9'h067;
    \6546 [68] = 9'h068;
    \6546 [69] = 9'h069;
    \6546 [70] = 9'h06b;
    \6546 [71] = 9'h06c;
    \6546 [72] = 9'h06e;
    \6546 [73] = 9'h06f;
    \6546 [74] = 9'h071;
    \6546 [75] = 9'h072;
    \6546 [76] = 9'h074;
    \6546 [77] = 9'h076;
    \6546 [78] = 9'h077;
    \6546 [79] = 9'h079;
    \6546 [80] = 9'h07b;
    \6546 [81] = 9'h07d;
    \6546 [82] = 9'h07e;
    \6546 [83] = 9'h080;
    \6546 [84] = 9'h082;
    \6546 [85] = 9'h084;
    \6546 [86] = 9'h086;
    \6546 [87] = 9'h088;
    \6546 [88] = 9'h08a;
    \6546 [89] = 9'h08c;
    \6546 [90] = 9'h08e;
    \6546 [91] = 9'h091;
    \6546 [92] = 9'h093;
    \6546 [93] = 9'h095;
    \6546 [94] = 9'h097;
    \6546 [95] = 9'h09a;
    \6546 [96] = 9'h09c;
    \6546 [97] = 9'h09f;
    \6546 [98] = 9'h0a1;
    \6546 [99] = 9'h0a4;
    \6546 [100] = 9'h0a6;
    \6546 [101] = 9'h0a9;
    \6546 [102] = 9'h0ac;
    \6546 [103] = 9'h0af;
    \6546 [104] = 9'h0b2;
    \6546 [105] = 9'h0b5;
    \6546 [106] = 9'h0b8;
    \6546 [107] = 9'h0bb;
    \6546 [108] = 9'h0be;
    \6546 [109] = 9'h0c1;
    \6546 [110] = 9'h0c5;
    \6546 [111] = 9'h0c8;
    \6546 [112] = 9'h0cc;
    \6546 [113] = 9'h0cf;
    \6546 [114] = 9'h0d3;
    \6546 [115] = 9'h0d7;
    \6546 [116] = 9'h0da;
    \6546 [117] = 9'h0de;
    \6546 [118] = 9'h0e3;
    \6546 [119] = 9'h0e7;
    \6546 [120] = 9'h0eb;
    \6546 [121] = 9'h0ef;
    \6546 [122] = 9'h0f4;
    \6546 [123] = 9'h0f9;
    \6546 [124] = 9'h0fd;
    \6546 [125] = 9'h102;
    \6546 [126] = 9'h107;
    \6546 [127] = 9'h10c;
  end
  assign data[11:3] = \6546 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 7'h7f - addr;
  assign data[2:0] = 3'h0;
  assign data[13:12] = 2'h0;
endmodule

module lut_c2_sin_12_14_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [11:0] \6509  [63:0];
  initial begin
    \6509 [0] = 12'hd65;
    \6509 [1] = 12'hd41;
    \6509 [2] = 12'hd1d;
    \6509 [3] = 12'hcf8;
    \6509 [4] = 12'hcd2;
    \6509 [5] = 12'hcab;
    \6509 [6] = 12'hc84;
    \6509 [7] = 12'hc5c;
    \6509 [8] = 12'hc33;
    \6509 [9] = 12'hc09;
    \6509 [10] = 12'hbde;
    \6509 [11] = 12'hbb3;
    \6509 [12] = 12'hb87;
    \6509 [13] = 12'hb5a;
    \6509 [14] = 12'hb2d;
    \6509 [15] = 12'haff;
    \6509 [16] = 12'had0;
    \6509 [17] = 12'haa0;
    \6509 [18] = 12'ha70;
    \6509 [19] = 12'ha3f;
    \6509 [20] = 12'ha0e;
    \6509 [21] = 12'h9dc;
    \6509 [22] = 12'h9a9;
    \6509 [23] = 12'h976;
    \6509 [24] = 12'h942;
    \6509 [25] = 12'h90e;
    \6509 [26] = 12'h8d8;
    \6509 [27] = 12'h8a3;
    \6509 [28] = 12'h86d;
    \6509 [29] = 12'h836;
    \6509 [30] = 12'h7ff;
    \6509 [31] = 12'h7c7;
    \6509 [32] = 12'h78f;
    \6509 [33] = 12'h756;
    \6509 [34] = 12'h71d;
    \6509 [35] = 12'h6e4;
    \6509 [36] = 12'h6aa;
    \6509 [37] = 12'h66f;
    \6509 [38] = 12'h635;
    \6509 [39] = 12'h5f9;
    \6509 [40] = 12'h5be;
    \6509 [41] = 12'h582;
    \6509 [42] = 12'h546;
    \6509 [43] = 12'h509;
    \6509 [44] = 12'h4cc;
    \6509 [45] = 12'h48f;
    \6509 [46] = 12'h452;
    \6509 [47] = 12'h414;
    \6509 [48] = 12'h3d6;
    \6509 [49] = 12'h398;
    \6509 [50] = 12'h359;
    \6509 [51] = 12'h31a;
    \6509 [52] = 12'h2dc;
    \6509 [53] = 12'h29c;
    \6509 [54] = 12'h25d;
    \6509 [55] = 12'h21e;
    \6509 [56] = 12'h1de;
    \6509 [57] = 12'h19f;
    \6509 [58] = 12'h15f;
    \6509 [59] = 12'h11f;
    \6509 [60] = 12'h0df;
    \6509 [61] = 12'h09f;
    \6509 [62] = 12'h05f;
    \6509 [63] = 12'h01f;
  end
  assign data[11:0] = \6509 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[13:12] = 2'h2;
endmodule

module lut_c2_sqrt_1_2_8_14_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [7:0] \6611  [63:0];
  initial begin
    \6611 [0] = 8'h5b;
    \6611 [1] = 8'h5c;
    \6611 [2] = 8'h5d;
    \6611 [3] = 8'h5e;
    \6611 [4] = 8'h5f;
    \6611 [5] = 8'h60;
    \6611 [6] = 8'h61;
    \6611 [7] = 8'h63;
    \6611 [8] = 8'h64;
    \6611 [9] = 8'h65;
    \6611 [10] = 8'h66;
    \6611 [11] = 8'h68;
    \6611 [12] = 8'h69;
    \6611 [13] = 8'h6a;
    \6611 [14] = 8'h6c;
    \6611 [15] = 8'h6d;
    \6611 [16] = 8'h6f;
    \6611 [17] = 8'h70;
    \6611 [18] = 8'h72;
    \6611 [19] = 8'h73;
    \6611 [20] = 8'h75;
    \6611 [21] = 8'h77;
    \6611 [22] = 8'h78;
    \6611 [23] = 8'h7a;
    \6611 [24] = 8'h7c;
    \6611 [25] = 8'h7e;
    \6611 [26] = 8'h80;
    \6611 [27] = 8'h82;
    \6611 [28] = 8'h84;
    \6611 [29] = 8'h86;
    \6611 [30] = 8'h88;
    \6611 [31] = 8'h8a;
    \6611 [32] = 8'h8c;
    \6611 [33] = 8'h8e;
    \6611 [34] = 8'h90;
    \6611 [35] = 8'h93;
    \6611 [36] = 8'h95;
    \6611 [37] = 8'h98;
    \6611 [38] = 8'h9a;
    \6611 [39] = 8'h9d;
    \6611 [40] = 8'ha0;
    \6611 [41] = 8'ha2;
    \6611 [42] = 8'ha5;
    \6611 [43] = 8'ha8;
    \6611 [44] = 8'hab;
    \6611 [45] = 8'hae;
    \6611 [46] = 8'hb2;
    \6611 [47] = 8'hb5;
    \6611 [48] = 8'hb8;
    \6611 [49] = 8'hbc;
    \6611 [50] = 8'hc0;
    \6611 [51] = 8'hc3;
    \6611 [52] = 8'hc7;
    \6611 [53] = 8'hcb;
    \6611 [54] = 8'hd0;
    \6611 [55] = 8'hd4;
    \6611 [56] = 8'hd8;
    \6611 [57] = 8'hdd;
    \6611 [58] = 8'he2;
    \6611 [59] = 8'he7;
    \6611 [60] = 8'hec;
    \6611 [61] = 8'hf1;
    \6611 [62] = 8'hf7;
    \6611 [63] = 8'hfd;
  end
  assign data[9:2] = \6611 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[1:0] = 2'h0;
  assign data[13:10] = 4'h8;
endmodule

module lut_c2_sqrt_2_4_9_14_6(addr, data);
  wire [5:0] ghdl_rtil_signal_0_;
  input [5:0] addr;
  wire [5:0] addr;
  output [13:0] data;
  wire [13:0] data;
  reg [8:0] \6624  [63:0];
  initial begin
    \6624 [0] = 9'h080;
    \6624 [1] = 9'h082;
    \6624 [2] = 9'h083;
    \6624 [3] = 9'h085;
    \6624 [4] = 9'h087;
    \6624 [5] = 9'h088;
    \6624 [6] = 9'h08a;
    \6624 [7] = 9'h08c;
    \6624 [8] = 9'h08d;
    \6624 [9] = 9'h08f;
    \6624 [10] = 9'h091;
    \6624 [11] = 9'h093;
    \6624 [12] = 9'h095;
    \6624 [13] = 9'h097;
    \6624 [14] = 9'h099;
    \6624 [15] = 9'h09b;
    \6624 [16] = 9'h09d;
    \6624 [17] = 9'h09f;
    \6624 [18] = 9'h0a1;
    \6624 [19] = 9'h0a4;
    \6624 [20] = 9'h0a6;
    \6624 [21] = 9'h0a8;
    \6624 [22] = 9'h0ab;
    \6624 [23] = 9'h0ad;
    \6624 [24] = 9'h0b0;
    \6624 [25] = 9'h0b2;
    \6624 [26] = 9'h0b5;
    \6624 [27] = 9'h0b7;
    \6624 [28] = 9'h0ba;
    \6624 [29] = 9'h0bd;
    \6624 [30] = 9'h0c0;
    \6624 [31] = 9'h0c3;
    \6624 [32] = 9'h0c6;
    \6624 [33] = 9'h0c9;
    \6624 [34] = 9'h0cd;
    \6624 [35] = 9'h0d0;
    \6624 [36] = 9'h0d3;
    \6624 [37] = 9'h0d7;
    \6624 [38] = 9'h0da;
    \6624 [39] = 9'h0de;
    \6624 [40] = 9'h0e2;
    \6624 [41] = 9'h0e6;
    \6624 [42] = 9'h0ea;
    \6624 [43] = 9'h0ee;
    \6624 [44] = 9'h0f2;
    \6624 [45] = 9'h0f7;
    \6624 [46] = 9'h0fb;
    \6624 [47] = 9'h100;
    \6624 [48] = 9'h105;
    \6624 [49] = 9'h10a;
    \6624 [50] = 9'h10f;
    \6624 [51] = 9'h115;
    \6624 [52] = 9'h11a;
    \6624 [53] = 9'h120;
    \6624 [54] = 9'h126;
    \6624 [55] = 9'h12c;
    \6624 [56] = 9'h132;
    \6624 [57] = 9'h139;
    \6624 [58] = 9'h13f;
    \6624 [59] = 9'h146;
    \6624 [60] = 9'h14e;
    \6624 [61] = 9'h155;
    \6624 [62] = 9'h15d;
    \6624 [63] = 9'h165;
  end
  assign data[10:2] = \6624 [ghdl_rtil_signal_0_];
  assign ghdl_rtil_signal_0_ = 6'h3f - addr;
  assign data[1:0] = 2'h0;
  assign data[13:11] = 3'h4;
endmodule

module quadratic_interpolator(src1_i, selop_i, res_quad_int_o);
  wire ghdl_rtil_signal_00_;
  wire ghdl_rtil_signal_01_;
  wire ghdl_rtil_signal_02_;
  wire ghdl_rtil_signal_03_;
  wire ghdl_rtil_signal_04_;
  wire ghdl_rtil_signal_05_;
  wire ghdl_rtil_signal_06_;
  wire ghdl_rtil_signal_07_;
  wire ghdl_rtil_signal_08_;
  wire ghdl_rtil_signal_09_;
  wire ghdl_rtil_signal_10_;
  wire ghdl_rtil_signal_11_;
  wire ghdl_rtil_signal_12_;
  wire ghdl_rtil_signal_13_;
  wire ghdl_rtil_signal_14_;
  wire ghdl_rtil_signal_15_;
  wire ghdl_rtil_signal_16_;
  wire ghdl_rtil_signal_17_;
  wire ghdl_rtil_signal_18_;
  wire ghdl_rtil_signal_19_;
  wire ghdl_rtil_signal_20_;
  wire ghdl_rtil_signal_21_;
  wire ghdl_rtil_signal_22_;
  wire ghdl_rtil_signal_23_;
  wire ghdl_rtil_signal_24_;
  wire ghdl_rtil_signal_25_;
  wire ghdl_rtil_signal_26_;
  wire ghdl_rtil_signal_27_;
  wire ghdl_rtil_signal_28_;
  wire ghdl_rtil_signal_29_;
  wire ghdl_rtil_signal_30_;
  wire ghdl_rtil_signal_31_;
  wire ghdl_rtil_signal_32_;
  wire ghdl_rtil_signal_33_;
  wire ghdl_rtil_signal_34_;
  wire ghdl_rtil_signal_35_;
  wire ghdl_rtil_signal_36_;
  wire ghdl_rtil_signal_37_;
  wire ghdl_rtil_signal_38_;
  wire ghdl_rtil_signal_39_;
  wire ghdl_rtil_signal_40_;
  wire ghdl_rtil_signal_41_;
  wire ghdl_rtil_signal_42_;
  wire ghdl_rtil_signal_43_;
  wire ghdl_rtil_signal_44_;
  wire ghdl_rtil_signal_45_;
  wire ghdl_rtil_signal_46_;
  wire ghdl_rtil_signal_47_;
  wire ghdl_rtil_signal_48_;
  wire ghdl_rtil_signal_49_;
  wire ghdl_rtil_signal_50_;
  wire ghdl_rtil_signal_51_;
  wire ghdl_rtil_signal_52_;
  wire ghdl_rtil_signal_53_;
  wire ghdl_rtil_signal_54_;
  output [42:0] res_quad_int_o;
  wire [42:0] res_quad_int_o;
  wire [28:0] s_c0;
  wire [19:0] s_c1;
  wire [13:0] s_c2;
  wire [3:0] s_coeff_select;
  wire s_exp_zero;
  wire s_m6;
  wire [16:0] s_x2;
  wire [33:0] s_x2x2;
  input [2:0] selop_i;
  wire [2:0] selop_i;
  input [31:0] src1_i;
  wire [31:0] src1_i;
  assign ghdl_rtil_signal_26_ = ~ selop_i[1];
  assign ghdl_rtil_signal_27_ = ~ selop_i[0];
  assign ghdl_rtil_signal_28_ = ghdl_rtil_signal_26_ & ghdl_rtil_signal_27_;
  assign ghdl_rtil_signal_29_ = selop_i[2] ~^ selop_i[1];
  assign ghdl_rtil_signal_30_ = ghdl_rtil_signal_28_ | ghdl_rtil_signal_29_;
  assign ghdl_rtil_signal_31_ = ~ selop_i[2];
  assign ghdl_rtil_signal_32_ = s_exp_zero & ghdl_rtil_signal_31_;
  assign ghdl_rtil_signal_33_ = ghdl_rtil_signal_32_ & selop_i[0];
  assign s_m6 = ghdl_rtil_signal_30_ | ghdl_rtil_signal_33_;
  assign s_x2[16] = s_m6 & src1_i[16];
  assign ghdl_rtil_signal_34_ = src1_i[30:23] == 8'h7f;
  assign s_exp_zero = ghdl_rtil_signal_34_ ? 1'h1 : 1'h0;
  assign ghdl_rtil_signal_35_ = ! { selop_i, s_exp_zero, src1_i[23] };
  assign ghdl_rtil_signal_36_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h01;
  assign ghdl_rtil_signal_37_ = ghdl_rtil_signal_35_ | ghdl_rtil_signal_36_;
  assign ghdl_rtil_signal_38_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h02;
  assign ghdl_rtil_signal_39_ = ghdl_rtil_signal_37_ | ghdl_rtil_signal_38_;
  assign ghdl_rtil_signal_40_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h03;
  assign ghdl_rtil_signal_41_ = ghdl_rtil_signal_39_ | ghdl_rtil_signal_40_;
  assign ghdl_rtil_signal_42_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h04;
  assign ghdl_rtil_signal_43_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h05;
  assign ghdl_rtil_signal_44_ = ghdl_rtil_signal_42_ | ghdl_rtil_signal_43_;
  assign ghdl_rtil_signal_45_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h06;
  assign ghdl_rtil_signal_46_ = ghdl_rtil_signal_44_ | ghdl_rtil_signal_45_;
  assign ghdl_rtil_signal_47_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h07;
  assign ghdl_rtil_signal_48_ = ghdl_rtil_signal_46_ | ghdl_rtil_signal_47_;
  assign ghdl_rtil_signal_49_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h09;
  assign ghdl_rtil_signal_50_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h0b;
  assign ghdl_rtil_signal_51_ = ghdl_rtil_signal_49_ | ghdl_rtil_signal_50_;
  assign ghdl_rtil_signal_52_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h08;
  assign ghdl_rtil_signal_53_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h0a;
  assign ghdl_rtil_signal_54_ = ghdl_rtil_signal_52_ | ghdl_rtil_signal_53_;
  assign ghdl_rtil_signal_00_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h0c;
  assign ghdl_rtil_signal_01_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h0d;
  assign ghdl_rtil_signal_02_ = ghdl_rtil_signal_00_ | ghdl_rtil_signal_01_;
  assign ghdl_rtil_signal_03_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h0e;
  assign ghdl_rtil_signal_04_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h0f;
  assign ghdl_rtil_signal_05_ = ghdl_rtil_signal_03_ | ghdl_rtil_signal_04_;
  assign ghdl_rtil_signal_06_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h10;
  assign ghdl_rtil_signal_07_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h11;
  assign ghdl_rtil_signal_08_ = ghdl_rtil_signal_06_ | ghdl_rtil_signal_07_;
  assign ghdl_rtil_signal_09_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h12;
  assign ghdl_rtil_signal_10_ = ghdl_rtil_signal_08_ | ghdl_rtil_signal_09_;
  assign ghdl_rtil_signal_11_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h13;
  assign ghdl_rtil_signal_12_ = ghdl_rtil_signal_10_ | ghdl_rtil_signal_11_;
  assign ghdl_rtil_signal_13_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h14;
  assign ghdl_rtil_signal_14_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h15;
  assign ghdl_rtil_signal_15_ = ghdl_rtil_signal_13_ | ghdl_rtil_signal_14_;
  assign ghdl_rtil_signal_16_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h16;
  assign ghdl_rtil_signal_17_ = ghdl_rtil_signal_15_ | ghdl_rtil_signal_16_;
  assign ghdl_rtil_signal_18_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h17;
  assign ghdl_rtil_signal_19_ = ghdl_rtil_signal_17_ | ghdl_rtil_signal_18_;
  assign ghdl_rtil_signal_20_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h19;
  assign ghdl_rtil_signal_21_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h1b;
  assign ghdl_rtil_signal_22_ = ghdl_rtil_signal_20_ | ghdl_rtil_signal_21_;
  assign ghdl_rtil_signal_23_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h18;
  assign ghdl_rtil_signal_24_ = { selop_i, s_exp_zero, src1_i[23] } == 5'h1a;
  assign ghdl_rtil_signal_25_ = ghdl_rtil_signal_23_ | ghdl_rtil_signal_24_;
  function [3:0] \397 ;
    input [3:0] a;
    input [39:0] b;
    input [9:0] s;
    casez (s) // synopsys parallel_case
      10'b?????????1:
        \397  = b[3:0];
      10'b????????1?:
        \397  = b[7:4];
      10'b???????1??:
        \397  = b[11:8];
      10'b??????1???:
        \397  = b[15:12];
      10'b?????1????:
        \397  = b[19:16];
      10'b????1?????:
        \397  = b[23:20];
      10'b???1??????:
        \397  = b[27:24];
      10'b??1???????:
        \397  = b[31:28];
      10'b?1????????:
        \397  = b[35:32];
      10'b1?????????:
        \397  = b[39:36];
      default:
        \397  = a;
    endcase
  endfunction
  assign s_coeff_select = \397 (4'hf, 40'h9876543210, { ghdl_rtil_signal_25_, ghdl_rtil_signal_22_, ghdl_rtil_signal_19_, ghdl_rtil_signal_12_, ghdl_rtil_signal_05_, ghdl_rtil_signal_02_, ghdl_rtil_signal_54_, ghdl_rtil_signal_51_, ghdl_rtil_signal_48_, ghdl_rtil_signal_41_ });
  squaring_17 u_specialsquaringunit (
    .d_in({ s_x2[16], src1_i[15:0] }),
    .d_out(s_x2x2)
  );
  fused_accum_tree ufusedacctree (
    .c0(s_c0),
    .c1(s_c1),
    .c2(s_c2),
    .result(res_quad_int_o),
    .x2({ s_x2[16], src1_i[15:0] }),
    .x2x2({ 1'h0, s_x2x2[33:19] })
  );
  rom_29_20_14_4_7 ulookuptable (
    .addr(src1_i[22:16]),
    .c0(s_c0),
    .c1(s_c1),
    .c2(s_c2),
    .fn(s_coeff_select)
  );
  assign s_x2[15:0] = src1_i[15:0];
endmodule

module rom_29_20_14_4_7(addr, fn, c0, c1, c2);
  wire [28:0] ghdl_rtil_signal_00_;
  wire [28:0] ghdl_rtil_signal_01_;
  wire [28:0] ghdl_rtil_signal_02_;
  wire [19:0] ghdl_rtil_signal_03_;
  wire [19:0] ghdl_rtil_signal_04_;
  wire [19:0] ghdl_rtil_signal_05_;
  wire [13:0] ghdl_rtil_signal_06_;
  wire [13:0] ghdl_rtil_signal_07_;
  wire [13:0] ghdl_rtil_signal_08_;
  wire [28:0] ghdl_rtil_signal_09_;
  wire [28:0] ghdl_rtil_signal_10_;
  wire [28:0] ghdl_rtil_signal_11_;
  wire [28:0] ghdl_rtil_signal_12_;
  wire [19:0] ghdl_rtil_signal_13_;
  wire [19:0] ghdl_rtil_signal_14_;
  wire [19:0] ghdl_rtil_signal_15_;
  wire [19:0] ghdl_rtil_signal_16_;
  wire [13:0] ghdl_rtil_signal_17_;
  wire [13:0] ghdl_rtil_signal_18_;
  wire [13:0] ghdl_rtil_signal_19_;
  wire [13:0] ghdl_rtil_signal_20_;
  wire [4:0] ghdl_rtil_signal_21_;
  wire [28:0] ghdl_rtil_signal_22_;
  wire [28:0] ghdl_rtil_signal_23_;
  wire [28:0] ghdl_rtil_signal_24_;
  wire [28:0] ghdl_rtil_signal_25_;
  wire [19:0] ghdl_rtil_signal_26_;
  wire [19:0] ghdl_rtil_signal_27_;
  wire [19:0] ghdl_rtil_signal_28_;
  wire [19:0] ghdl_rtil_signal_29_;
  wire [13:0] ghdl_rtil_signal_30_;
  wire [13:0] ghdl_rtil_signal_31_;
  wire [13:0] ghdl_rtil_signal_32_;
  wire [13:0] ghdl_rtil_signal_33_;
  input [6:0] addr;
  wire [6:0] addr;
  output [28:0] c0;
  wire [28:0] c0;
  output [19:0] c1;
  wire [19:0] c1;
  output [13:0] c2;
  wire [13:0] c2;
  input [3:0] fn;
  wire [3:0] fn;
  wire [492:0] romc0;
  wire [339:0] romc1;
  wire [237:0] romc2;
  assign ghdl_rtil_signal_00_ = ghdl_rtil_signal_21_[0] ? romc0[289:261] : romc0[260:232];
  assign ghdl_rtil_signal_01_ = ghdl_rtil_signal_21_[0] ? romc0[405:377] : romc0[376:348];
  assign ghdl_rtil_signal_02_ = ghdl_rtil_signal_21_[2] ? ghdl_rtil_signal_22_ : 29'hzzzzzzzz;
  assign ghdl_rtil_signal_03_ = ghdl_rtil_signal_21_[0] ? romc1[199:180] : romc1[179:160];
  assign ghdl_rtil_signal_04_ = ghdl_rtil_signal_21_[0] ? romc1[279:260] : romc1[259:240];
  assign ghdl_rtil_signal_05_ = ghdl_rtil_signal_21_[2] ? ghdl_rtil_signal_26_ : 20'hzzzzz;
  assign ghdl_rtil_signal_06_ = ghdl_rtil_signal_21_[0] ? romc2[139:126] : romc2[125:112];
  assign ghdl_rtil_signal_07_ = ghdl_rtil_signal_21_[0] ? romc2[195:182] : romc2[181:168];
  assign ghdl_rtil_signal_08_ = ghdl_rtil_signal_21_[2] ? ghdl_rtil_signal_30_ : 14'hzzzz;
  assign ghdl_rtil_signal_09_ = ghdl_rtil_signal_21_[0] ? romc0[231:203] : 29'hzzzzzzzz;
  assign ghdl_rtil_signal_10_ = ghdl_rtil_signal_21_[0] ? romc0[347:319] : romc0[318:290];
  assign ghdl_rtil_signal_11_ = ghdl_rtil_signal_21_[0] ? romc0[463:435] : romc0[434:406];
  assign ghdl_rtil_signal_12_ = ghdl_rtil_signal_21_[2] ? ghdl_rtil_signal_24_ : ghdl_rtil_signal_23_;
  assign ghdl_rtil_signal_13_ = ghdl_rtil_signal_21_[0] ? romc1[159:140] : 20'hzzzzz;
  assign ghdl_rtil_signal_14_ = ghdl_rtil_signal_21_[0] ? romc1[239:220] : romc1[219:200];
  assign ghdl_rtil_signal_15_ = ghdl_rtil_signal_21_[0] ? romc1[319:300] : romc1[299:280];
  assign ghdl_rtil_signal_16_ = ghdl_rtil_signal_21_[2] ? ghdl_rtil_signal_28_ : ghdl_rtil_signal_27_;
  assign ghdl_rtil_signal_17_ = ghdl_rtil_signal_21_[0] ? romc2[111:98] : 14'hzzzz;
  assign ghdl_rtil_signal_18_ = ghdl_rtil_signal_21_[0] ? romc2[167:154] : romc2[153:140];
  assign ghdl_rtil_signal_19_ = ghdl_rtil_signal_21_[0] ? romc2[223:210] : romc2[209:196];
  assign ghdl_rtil_signal_20_ = ghdl_rtil_signal_21_[2] ? ghdl_rtil_signal_32_ : ghdl_rtil_signal_31_;
  assign ghdl_rtil_signal_22_ = ghdl_rtil_signal_21_[1] ? ghdl_rtil_signal_09_ : 29'hzzzzzzzz;
  assign ghdl_rtil_signal_23_ = ghdl_rtil_signal_21_[1] ? ghdl_rtil_signal_10_ : ghdl_rtil_signal_00_;
  assign ghdl_rtil_signal_24_ = ghdl_rtil_signal_21_[1] ? ghdl_rtil_signal_11_ : ghdl_rtil_signal_01_;
  assign ghdl_rtil_signal_25_ = ghdl_rtil_signal_21_[3] ? ghdl_rtil_signal_12_ : ghdl_rtil_signal_02_;
  assign ghdl_rtil_signal_26_ = ghdl_rtil_signal_21_[1] ? ghdl_rtil_signal_13_ : 20'hzzzzz;
  assign ghdl_rtil_signal_27_ = ghdl_rtil_signal_21_[1] ? ghdl_rtil_signal_14_ : ghdl_rtil_signal_03_;
  assign ghdl_rtil_signal_28_ = ghdl_rtil_signal_21_[1] ? ghdl_rtil_signal_15_ : ghdl_rtil_signal_04_;
  assign ghdl_rtil_signal_29_ = ghdl_rtil_signal_21_[3] ? ghdl_rtil_signal_16_ : ghdl_rtil_signal_05_;
  assign ghdl_rtil_signal_30_ = ghdl_rtil_signal_21_[1] ? ghdl_rtil_signal_17_ : 14'hzzzz;
  assign ghdl_rtil_signal_31_ = ghdl_rtil_signal_21_[1] ? ghdl_rtil_signal_18_ : ghdl_rtil_signal_06_;
  assign ghdl_rtil_signal_32_ = ghdl_rtil_signal_21_[1] ? ghdl_rtil_signal_19_ : ghdl_rtil_signal_07_;
  assign ghdl_rtil_signal_33_ = ghdl_rtil_signal_21_[3] ? ghdl_rtil_signal_20_ : ghdl_rtil_signal_08_;
  assign ghdl_rtil_signal_21_ = 5'h10 - { 1'h0, fn };
  assign c0 = ghdl_rtil_signal_21_[4] ? romc0[492:464] : ghdl_rtil_signal_25_;
  assign c1 = ghdl_rtil_signal_21_[4] ? romc1[339:320] : ghdl_rtil_signal_29_;
  assign c2 = ghdl_rtil_signal_21_[4] ? romc2[237:224] : ghdl_rtil_signal_33_;
  lut_c0_cos_28_29_6 c0_cos (
    .addr(addr[6:1]),
    .data(romc0[463:435])
  );
  lut_c0_exp_25_29_6 c0_exp (
    .addr(addr[6:1]),
    .data(romc0[318:290])
  );
  lut_c0_ln2_26_29_7 c0_ln2 (
    .addr(addr),
    .data(romc0[376:348])
  );
  lut_c0_ln2e0_25_29_6 c0_ln2e0 (
    .addr(addr[6:1]),
    .data(romc0[347:319])
  );
  lut_c0_reci_25_29_7 c0_reci (
    .addr(addr),
    .data(romc0[289:261])
  );
  lut_c0_reci_sqrt_1_2_25_29_7 c0_reci_sqrt_1_2 (
    .addr(addr),
    .data(romc0[434:406])
  );
  lut_c0_reci_sqrt_2_4_24_29_7 c0_reci_sqrt_2_4 (
    .addr(addr),
    .data(romc0[405:377])
  );
  lut_c0_sin_27_29_6 c0_sin (
    .addr(addr[6:1]),
    .data(romc0[492:464])
  );
  lut_c0_sqrt_1_2_24_29_6 c0_sqrt_1_2 (
    .addr(addr[6:1]),
    .data(romc0[260:232])
  );
  lut_c0_sqrt_2_4_25_29_6 c0_sqrt_2_4 (
    .addr(addr[6:1]),
    .data(romc0[231:203])
  );
  lut_c1_cos_18_20_6 c1_cos (
    .addr(addr[6:1]),
    .data(romc1[319:300])
  );
  lut_c1_exp_16_20_6 c1_exp (
    .addr(addr[6:1]),
    .data(romc1[219:200])
  );
  lut_c1_ln2_16_20_7 c1_ln2 (
    .addr(addr),
    .data(romc1[259:240])
  );
  lut_c1_ln2e0_15_20_6 c1_ln2e0 (
    .addr(addr[6:1]),
    .data(romc1[239:220])
  );
  lut_c1_reci_16_20_7 c1_reci (
    .addr(addr),
    .data(romc1[199:180])
  );
  lut_c1_reci_sqrt_1_2_15_20_7 c1_reci_sqrt_1_2 (
    .addr(addr),
    .data(romc1[299:280])
  );
  lut_c1_reci_sqrt_2_4_15_20_7 c1_reci_sqrt_2_4 (
    .addr(addr),
    .data(romc1[279:260])
  );
  lut_c1_sin_19_20_6 c1_sin (
    .addr(addr[6:1]),
    .data(romc1[339:320])
  );
  lut_c1_sqrt_1_2_13_20_6 c1_sqrt_1_2 (
    .addr(addr[6:1]),
    .data(romc1[179:160])
  );
  lut_c1_sqrt_2_4_13_20_6 c1_sqrt_2_4 (
    .addr(addr[6:1]),
    .data(romc1[159:140])
  );
  lut_c2_cos_11_14_6 c2_cos (
    .addr(addr[6:1]),
    .data(romc2[223:210])
  );
  lut_c2_exp_10_14_6 c2_exp (
    .addr(addr[6:1]),
    .data(romc2[153:140])
  );
  lut_c2_ln2_10_14_7 c2_ln2 (
    .addr(addr),
    .data(romc2[181:168])
  );
  lut_c2_ln2e0_9_14_6 c2_ln2e0 (
    .addr(addr[6:1]),
    .data(romc2[167:154])
  );
  lut_c2_reci_10_14_7 c2_reci (
    .addr(addr),
    .data(romc2[139:126])
  );
  lut_c2_reci_sqrt_1_2_9_14_7 c2_reci_sqrt_1_2 (
    .addr(addr),
    .data(romc2[209:196])
  );
  lut_c2_reci_sqrt_2_4_9_14_7 c2_reci_sqrt_2_4 (
    .addr(addr),
    .data(romc2[195:182])
  );
  lut_c2_sin_12_14_6 c2_sin (
    .addr(addr[6:1]),
    .data(romc2[237:224])
  );
  lut_c2_sqrt_1_2_8_14_6 c2_sqrt_1_2 (
    .addr(addr[6:1]),
    .data(romc2[125:112])
  );
  lut_c2_sqrt_2_4_9_14_6 c2_sqrt_2_4 (
    .addr(addr[6:1]),
    .data(romc2[111:98])
  );
  assign romc0[202:0] = 203'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz;
  assign romc1[139:0] = 140'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz;
  assign romc2[97:0] = 98'hzzzzzzzzzzzzzzzzzzzzzzzzz;
endmodule

module sfu(src1_i, selop_i, Result_o);
  wire ghdl_rtil_signal_00_;
  wire ghdl_rtil_signal_01_;
  wire [7:0] ghdl_rtil_signal_02_;
  wire [48:0] ghdl_rtil_signal_03_;
  wire ghdl_rtil_signal_04_;
  wire ghdl_rtil_signal_05_;
  wire ghdl_rtil_signal_06_;
  wire ghdl_rtil_signal_07_;
  wire [8:0] ghdl_rtil_signal_08_;
  wire ghdl_rtil_signal_09_;
  wire ghdl_rtil_signal_10_;
  wire ghdl_rtil_signal_11_;
  wire ghdl_rtil_signal_12_;
  wire ghdl_rtil_signal_13_;
  wire ghdl_rtil_signal_14_;
  wire ghdl_rtil_signal_15_;
  wire ghdl_rtil_signal_16_;
  wire ghdl_rtil_signal_17_;
  wire [8:0] ghdl_rtil_signal_18_;
  wire ghdl_rtil_signal_19_;
  wire ghdl_rtil_signal_20_;
  wire ghdl_rtil_signal_21_;
  output [31:0] Result_o;
  wire [31:0] Result_o;
  wire [8:0] s_cos_final_exp;
  wire [8:0] s_denorm_exp_ex;
  wire [8:0] s_ex_1;
  wire [8:0] s_final_exp_mux;
  wire [8:0] s_final_exp_t;
  wire [23:0] s_half_pi_minus_x;
  wire [31:0] s_in_data_inter;
  wire [63:0] s_in_norm;
  wire [2:0] s_in_oper_select;
  wire [31:0] s_in_sin_cos_adj;
  wire s_log2_exp_eq_zero;
  wire [48:0] s_log2_fix_point;
  wire [48:0] s_log2_fix_point_t;
  wire [48:0] s_log2_fix_point_xor;
  wire [7:0] s_log2_int_part;
  wire [6:0] s_log2_int_part_xor;
  wire [83:0] s_log2_mult_mx;
  wire [48:0] s_log2_res_unorm;
  wire s_log2_sign;
  wire s_msb_zeros;
  wire [5:0] s_num_of_zeros;
  wire [8:0] s_rcp_exp_t;
  wire [48:0] s_res_norm;
  wire [42:0] s_res_quad_int_o;
  wire [22:0] s_result_mantiza;
  wire s_result_sign;
  wire s_result_sign_cos;
  wire s_result_sign_sin;
  wire s_rounding_even;
  wire [24:0] s_rounding_mantiza;
  wire [8:0] s_rsqrt_ex_1_srl_t;
  wire [8:0] s_rsqrt_ex_srl_t;
  wire [8:0] s_rsqrt_final_exp;
  wire [8:0] s_sqrt_final_exp;
  input [2:0] selop_i;
  wire [2:0] selop_i;
  input [31:0] src1_i;
  wire [31:0] src1_i;
  assign ghdl_rtil_signal_20_ = | { ghdl_rtil_signal_10_, ghdl_rtil_signal_09_, ghdl_rtil_signal_04_ };
  assign ghdl_rtil_signal_21_ = | { ghdl_rtil_signal_14_, ghdl_rtil_signal_12_, ghdl_rtil_signal_11_ };
  assign ghdl_rtil_signal_01_ = src1_i[30:23] < 8'h7f;
  assign s_log2_sign = ghdl_rtil_signal_01_ ? 1'h1 : 1'h0;
  assign s_log2_int_part_xor = src1_i[29:23] ^ { s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign };
  assign s_log2_fix_point_xor = { 7'h00, s_res_quad_int_o[41:0] } ^ { s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign, s_log2_sign };
  assign ghdl_rtil_signal_02_ = { 1'h0, s_log2_int_part_xor } + 8'h01;
  assign s_log2_int_part = s_log2_sign ? { 1'h0, s_log2_int_part_xor } : ghdl_rtil_signal_02_;
  assign s_log2_fix_point_t = { 1'h0, s_log2_int_part[6:0], 41'h00000000000 } + s_log2_fix_point_xor;
  assign ghdl_rtil_signal_03_ = s_log2_fix_point_t + 49'h0000000000001;
  assign s_log2_fix_point = s_log2_sign ? ghdl_rtil_signal_03_ : s_log2_fix_point_t;
  assign s_log2_res_unorm = s_log2_exp_eq_zero ? { 7'h00, s_log2_mult_mx[82:41] } : { 1'h0, s_log2_fix_point[47:0] };
  assign s_in_norm = ghdl_rtil_signal_04_ ? { s_log2_res_unorm, 15'h0000 } : { 7'h00, s_res_quad_int_o[41:0], 15'h0000 };
  assign s_res_norm = s_in_norm[63:15] << { 26'h0000000, s_num_of_zeros };
  assign ghdl_rtil_signal_05_ = s_res_norm[24] & s_res_norm[23];
  assign ghdl_rtil_signal_07_ = s_res_norm[25] & s_res_norm[24];
  assign s_rounding_even = ghdl_rtil_signal_05_ | ghdl_rtil_signal_07_;
  assign s_rounding_mantiza = { 1'h0, s_res_norm[48:25] } + { 24'h000000, s_rounding_even };
  assign ghdl_rtil_signal_08_ = 9'h007 - { 3'h0, s_num_of_zeros };
  assign s_cos_final_exp = ghdl_rtil_signal_08_ + { 8'h00, s_rounding_mantiza[24] };
  assign s_denorm_exp_ex = { 1'h0, src1_i[30:23] } - 9'h07f;
  assign s_ex_1 = s_denorm_exp_ex - 9'h001;
  assign s_rsqrt_ex_1_srl_t = s_cos_final_exp - { s_ex_1[8], s_ex_1[8:1] };
  assign s_rsqrt_ex_srl_t = s_cos_final_exp - { s_denorm_exp_ex[8], s_denorm_exp_ex[8:1] };
  assign s_rcp_exp_t = s_cos_final_exp - s_denorm_exp_ex;
  assign s_sqrt_final_exp = s_denorm_exp_ex[0] ? { s_ex_1[8], s_ex_1[8:1] } : { s_denorm_exp_ex[8], s_denorm_exp_ex[8:1] };
  assign s_rsqrt_final_exp = s_denorm_exp_ex[0] ? s_rsqrt_ex_1_srl_t : s_rsqrt_ex_srl_t;
  function [8:0] \225 ;
    input [8:0] a;
    input [44:0] b;
    input [4:0] s;
    casez (s) // synopsys parallel_case
      5'b????1:
        \225  = b[8:0];
      5'b???1?:
        \225  = b[17:9];
      5'b??1??:
        \225  = b[26:18];
      5'b?1???:
        \225  = b[35:27];
      5'b1????:
        \225  = b[44:36];
      default:
        \225  = a;
    endcase
  endfunction
  assign s_final_exp_mux = \225 (s_denorm_exp_ex, { s_sqrt_final_exp, s_rcp_exp_t, src1_i[30], src1_i[30:23], s_rsqrt_final_exp, s_cos_final_exp }, { ghdl_rtil_signal_14_, ghdl_rtil_signal_13_, ghdl_rtil_signal_12_, ghdl_rtil_signal_11_, ghdl_rtil_signal_20_ });
  assign ghdl_rtil_signal_17_ = ghdl_rtil_signal_16_ | s_msb_zeros;
  assign s_final_exp_t = ghdl_rtil_signal_17_ ? 9'h000 : ghdl_rtil_signal_18_;
  assign ghdl_rtil_signal_18_ = s_final_exp_mux + 9'h07f;
  assign s_result_sign_sin = src1_i[31] ^ src1_i[30];
  assign s_result_sign_cos = src1_i[30] ^ src1_i[29];
  assign ghdl_rtil_signal_09_ = ! selop_i;
  assign ghdl_rtil_signal_10_ = selop_i == 3'h1;
  assign ghdl_rtil_signal_11_ = selop_i == 3'h2;
  assign ghdl_rtil_signal_04_ = selop_i == 3'h3;
  assign ghdl_rtil_signal_12_ = selop_i == 3'h4;
  assign ghdl_rtil_signal_13_ = selop_i == 3'h5;
  assign ghdl_rtil_signal_14_ = selop_i == 3'h6;
  function [0:0] \258 ;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        \258  = b[0:0];
      4'b??1?:
        \258  = b[1:1];
      4'b?1??:
        \258  = b[2:2];
      4'b1???:
        \258  = b[3:3];
      default:
        \258  = a;
    endcase
  endfunction
  assign s_result_sign = \258 (src1_i[31], { s_log2_sign, 1'h0, s_result_sign_cos, s_result_sign_sin }, { ghdl_rtil_signal_04_, ghdl_rtil_signal_21_, ghdl_rtil_signal_10_, ghdl_rtil_signal_09_ });
  assign ghdl_rtil_signal_16_ = $signed(s_final_exp_mux) < $signed(9'h182);
  assign s_result_mantiza = ghdl_rtil_signal_17_ ? 23'h000000 : s_rounding_mantiza[22:0];
  assign s_half_pi_minus_x = 24'hc90fdb - src1_i[23:0];
  assign s_in_sin_cos_adj = src1_i[23] ? { 8'h00, s_half_pi_minus_x } : { src1_i[31:24], 1'h0, src1_i[22:0] };
  assign s_in_data_inter = ghdl_rtil_signal_06_ ? s_in_sin_cos_adj : src1_i;
  assign ghdl_rtil_signal_15_ = src1_i[29] ^ selop_i[0];
  assign ghdl_rtil_signal_19_ = ghdl_rtil_signal_15_ ^ src1_i[23];
  assign ghdl_rtil_signal_06_ = ! selop_i[2:1];
  assign s_in_oper_select = ghdl_rtil_signal_06_ ? { 2'h0, ghdl_rtil_signal_19_ } : selop_i;
  assign ghdl_rtil_signal_00_ = src1_i[30:23] == 8'h7f;
  assign s_log2_exp_eq_zero = ghdl_rtil_signal_00_ ? 1'h1 : 1'h0;
  assign s_log2_mult_mx[83:18] = { 42'h00000000000, s_res_quad_int_o[41:0] } * { 43'h00000000000, src1_i[22:0] };
  clz_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e ucountleadingzeros (
    .i_data(s_in_norm),
    .o_msb_zeros(s_msb_zeros),
    .o_zeros(s_num_of_zeros)
  );
  sfu_exceptions uexceptions (
    .i_data_input(s_in_data_inter),
    .i_data_sin_cos(src1_i),
    .i_oper_result({ s_result_sign, s_final_exp_t[7:0], s_result_mantiza }),
    .i_selop(s_in_oper_select),
    .o_result_solved(Result_o)
  );
  quadratic_interpolator uquadraticinterpol (
    .res_quad_int_o(s_res_quad_int_o),
    .selop_i(s_in_oper_select),
    .src1_i(s_in_data_inter)
  );
  assign s_log2_mult_mx[17:0] = 18'h00000;
endmodule

module sfu_exceptions(i_data_input, i_data_sin_cos, i_oper_result, i_selop, o_result_solved);
  wire ghdl_rtil_signal_00_;
  wire ghdl_rtil_signal_01_;
  wire [31:0] ghdl_rtil_signal_02_;
  wire [31:0] ghdl_rtil_signal_03_;
  wire ghdl_rtil_signal_04_;
  wire [31:0] ghdl_rtil_signal_05_;
  wire ghdl_rtil_signal_06_;
  wire ghdl_rtil_signal_07_;
  wire [31:0] ghdl_rtil_signal_08_;
  wire [31:0] ghdl_rtil_signal_09_;
  wire [31:0] ghdl_rtil_signal_10_;
  wire ghdl_rtil_signal_11_;
  wire ghdl_rtil_signal_12_;
  wire [31:0] ghdl_rtil_signal_13_;
  wire [31:0] ghdl_rtil_signal_14_;
  wire [31:0] ghdl_rtil_signal_15_;
  wire ghdl_rtil_signal_16_;
  wire ghdl_rtil_signal_17_;
  wire ghdl_rtil_signal_18_;
  wire ghdl_rtil_signal_19_;
  wire ghdl_rtil_signal_20_;
  wire ghdl_rtil_signal_21_;
  wire ghdl_rtil_signal_22_;
  wire [31:0] ghdl_rtil_signal_23_;
  wire [31:0] ghdl_rtil_signal_24_;
  wire [31:0] ghdl_rtil_signal_25_;
  wire [31:0] ghdl_rtil_signal_26_;
  wire ghdl_rtil_signal_27_;
  wire [31:0] ghdl_rtil_signal_28_;
  wire [31:0] ghdl_rtil_signal_29_;
  wire [31:0] ghdl_rtil_signal_30_;
  wire [31:0] ghdl_rtil_signal_31_;
  wire [31:0] ghdl_rtil_signal_32_;
  wire [31:0] ghdl_rtil_signal_33_;
  wire [31:0] ghdl_rtil_signal_34_;
  wire [31:0] ghdl_rtil_signal_35_;
  wire [31:0] ghdl_rtil_signal_36_;
  wire [31:0] ghdl_rtil_signal_37_;
  wire [31:0] ghdl_rtil_signal_38_;
  wire ghdl_rtil_signal_39_;
  wire ghdl_rtil_signal_40_;
  wire ghdl_rtil_signal_41_;
  wire ghdl_rtil_signal_42_;
  wire ghdl_rtil_signal_43_;
  wire ghdl_rtil_signal_44_;
  wire ghdl_rtil_signal_45_;
  input [31:0] i_data_input;
  wire [31:0] i_data_input;
  input [31:0] i_data_sin_cos;
  wire [31:0] i_data_sin_cos;
  input [31:0] i_oper_result;
  wire [31:0] i_oper_result;
  input [2:0] i_selop;
  wire [2:0] i_selop;
  output [31:0] o_result_solved;
  wire [31:0] o_result_solved;
  wire [31:0] s_cos_exeption;
  wire [31:0] s_ex2_exeption;
  wire [31:0] s_log2_exeption;
  wire [31:0] s_rcp_exeption;
  wire [31:0] s_rsqrt_exeption;
  wire [31:0] s_sin_exeption;
  wire [31:0] s_sqrt_exeption;
  assign ghdl_rtil_signal_02_ = ghdl_rtil_signal_01_ ? { i_oper_result[31], 31'h00000000 } : i_oper_result;
  assign s_sin_exeption = ghdl_rtil_signal_00_ ? 32'd4294967295 : ghdl_rtil_signal_02_;
  assign ghdl_rtil_signal_00_ = i_data_sin_cos[30:23] == 8'hff;
  assign ghdl_rtil_signal_01_ = ! i_data_input[23:0];
  assign ghdl_rtil_signal_03_ = ghdl_rtil_signal_01_ ? { i_oper_result[31], 31'h3f800000 } : i_oper_result;
  assign s_cos_exeption = ghdl_rtil_signal_00_ ? 32'd4294967295 : ghdl_rtil_signal_03_;
  assign ghdl_rtil_signal_08_ = ghdl_rtil_signal_07_ ? 32'd0 : 32'd4294967295;
  assign ghdl_rtil_signal_09_ = ghdl_rtil_signal_06_ ? ghdl_rtil_signal_08_ : i_oper_result;
  assign ghdl_rtil_signal_10_ = ghdl_rtil_signal_04_ ? 32'd2139095040 : ghdl_rtil_signal_09_;
  assign s_rsqrt_exeption = i_data_input[31] ? ghdl_rtil_signal_05_ : ghdl_rtil_signal_10_;
  assign ghdl_rtil_signal_11_ = ~ i_data_input[31];
  assign ghdl_rtil_signal_12_ = ghdl_rtil_signal_07_ & ghdl_rtil_signal_11_;
  assign ghdl_rtil_signal_13_ = ghdl_rtil_signal_12_ ? 32'd2139095040 : 32'd4294967295;
  assign ghdl_rtil_signal_14_ = i_data_input[31] ? 32'd4294967295 : i_oper_result;
  assign ghdl_rtil_signal_15_ = ghdl_rtil_signal_06_ ? ghdl_rtil_signal_13_ : ghdl_rtil_signal_14_;
  assign s_log2_exeption = ghdl_rtil_signal_04_ ? 32'd4286578688 : ghdl_rtil_signal_15_;
  assign ghdl_rtil_signal_16_ = i_data_input[30:23] == 8'hf0;
  assign ghdl_rtil_signal_17_ = ghdl_rtil_signal_07_ & ghdl_rtil_signal_16_;
  assign ghdl_rtil_signal_18_ = i_data_input[30:23] == 8'h0f;
  assign ghdl_rtil_signal_19_ = ghdl_rtil_signal_07_ & ghdl_rtil_signal_18_;
  assign ghdl_rtil_signal_22_ = ghdl_rtil_signal_07_ & ghdl_rtil_signal_04_;
  assign ghdl_rtil_signal_23_ = ghdl_rtil_signal_22_ ? 32'd1065353216 : i_oper_result;
  assign ghdl_rtil_signal_24_ = ghdl_rtil_signal_21_ ? { 1'h1, i_data_input[30:0] } : ghdl_rtil_signal_23_;
  assign ghdl_rtil_signal_25_ = ghdl_rtil_signal_19_ ? 32'd2139095040 : ghdl_rtil_signal_24_;
  assign ghdl_rtil_signal_26_ = ghdl_rtil_signal_17_ ? 32'd0 : ghdl_rtil_signal_25_;
  assign s_ex2_exeption = i_data_input[31] ? ghdl_rtil_signal_26_ : i_oper_result;
  assign ghdl_rtil_signal_28_ = ghdl_rtil_signal_04_ ? 32'd4286578688 : i_oper_result;
  assign ghdl_rtil_signal_29_ = ghdl_rtil_signal_21_ ? { 1'h1, i_data_input[30:0] } : ghdl_rtil_signal_28_;
  assign ghdl_rtil_signal_30_ = ghdl_rtil_signal_27_ ? 32'd2147483648 : ghdl_rtil_signal_29_;
  assign ghdl_rtil_signal_27_ = ghdl_rtil_signal_07_ & ghdl_rtil_signal_06_;
  assign ghdl_rtil_signal_21_ = ghdl_rtil_signal_20_ & ghdl_rtil_signal_06_;
  assign ghdl_rtil_signal_31_ = ghdl_rtil_signal_04_ ? 32'd2139095040 : i_oper_result;
  assign ghdl_rtil_signal_32_ = ghdl_rtil_signal_21_ ? { 1'h0, i_data_input[30:0] } : ghdl_rtil_signal_31_;
  assign ghdl_rtil_signal_33_ = ghdl_rtil_signal_27_ ? 32'd0 : ghdl_rtil_signal_32_;
  assign s_rcp_exeption = i_data_input[31] ? ghdl_rtil_signal_30_ : ghdl_rtil_signal_33_;
  assign ghdl_rtil_signal_05_ = ghdl_rtil_signal_04_ ? 32'd4286578688 : 32'd4294967295;
  assign ghdl_rtil_signal_34_ = ghdl_rtil_signal_21_ ? 32'd4294967295 : ghdl_rtil_signal_05_;
  assign ghdl_rtil_signal_35_ = ghdl_rtil_signal_27_ ? 32'd4294967295 : ghdl_rtil_signal_34_;
  assign ghdl_rtil_signal_07_ = ! i_data_input[22:0];
  assign ghdl_rtil_signal_06_ = i_data_input[30:23] == 8'hff;
  assign ghdl_rtil_signal_20_ = | i_data_input[22:0];
  assign ghdl_rtil_signal_04_ = ! i_data_input[30:23];
  assign ghdl_rtil_signal_36_ = ghdl_rtil_signal_04_ ? 32'd0 : i_oper_result;
  assign ghdl_rtil_signal_37_ = ghdl_rtil_signal_21_ ? 32'd4294967295 : ghdl_rtil_signal_36_;
  assign ghdl_rtil_signal_38_ = ghdl_rtil_signal_27_ ? 32'd2139095040 : ghdl_rtil_signal_37_;
  assign s_sqrt_exeption = i_data_input[31] ? ghdl_rtil_signal_35_ : ghdl_rtil_signal_38_;
  assign ghdl_rtil_signal_39_ = ! i_selop;
  assign ghdl_rtil_signal_40_ = i_selop == 3'h1;
  assign ghdl_rtil_signal_41_ = i_selop == 3'h2;
  assign ghdl_rtil_signal_42_ = i_selop == 3'h3;
  assign ghdl_rtil_signal_43_ = i_selop == 3'h4;
  assign ghdl_rtil_signal_44_ = i_selop == 3'h5;
  assign ghdl_rtil_signal_45_ = i_selop == 3'h6;
  function [31:0] \1295 ;
    input [31:0] a;
    input [223:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        \1295  = b[31:0];
      7'b?????1?:
        \1295  = b[63:32];
      7'b????1??:
        \1295  = b[95:64];
      7'b???1???:
        \1295  = b[127:96];
      7'b??1????:
        \1295  = b[159:128];
      7'b?1?????:
        \1295  = b[191:160];
      7'b1??????:
        \1295  = b[223:192];
      default:
        \1295  = a;
    endcase
  endfunction
  assign o_result_solved = \1295 (i_data_input, { s_sqrt_exeption, s_rcp_exeption, s_ex2_exeption, s_log2_exeption, s_rsqrt_exeption, s_cos_exeption, s_sin_exeption }, { ghdl_rtil_signal_45_, ghdl_rtil_signal_44_, ghdl_rtil_signal_43_, ghdl_rtil_signal_42_, ghdl_rtil_signal_41_, ghdl_rtil_signal_40_, ghdl_rtil_signal_39_ });
endmodule

module squaring_17(d_in, d_out);
  wire ghdl_rtil_signal_000_;
  wire ghdl_rtil_signal_001_;
  wire ghdl_rtil_signal_002_;
  wire ghdl_rtil_signal_003_;
  wire ghdl_rtil_signal_004_;
  wire ghdl_rtil_signal_005_;
  wire ghdl_rtil_signal_006_;
  wire ghdl_rtil_signal_007_;
  wire ghdl_rtil_signal_008_;
  wire ghdl_rtil_signal_009_;
  wire ghdl_rtil_signal_010_;
  wire ghdl_rtil_signal_011_;
  wire ghdl_rtil_signal_012_;
  wire ghdl_rtil_signal_013_;
  wire ghdl_rtil_signal_014_;
  wire ghdl_rtil_signal_015_;
  wire ghdl_rtil_signal_016_;
  wire ghdl_rtil_signal_017_;
  wire ghdl_rtil_signal_018_;
  wire ghdl_rtil_signal_019_;
  wire ghdl_rtil_signal_020_;
  wire ghdl_rtil_signal_021_;
  wire ghdl_rtil_signal_022_;
  wire ghdl_rtil_signal_023_;
  wire ghdl_rtil_signal_024_;
  wire ghdl_rtil_signal_025_;
  wire ghdl_rtil_signal_026_;
  wire ghdl_rtil_signal_027_;
  wire ghdl_rtil_signal_028_;
  wire ghdl_rtil_signal_029_;
  wire ghdl_rtil_signal_030_;
  wire ghdl_rtil_signal_031_;
  wire ghdl_rtil_signal_032_;
  wire ghdl_rtil_signal_033_;
  wire ghdl_rtil_signal_034_;
  wire ghdl_rtil_signal_035_;
  wire ghdl_rtil_signal_036_;
  wire ghdl_rtil_signal_037_;
  wire ghdl_rtil_signal_038_;
  wire ghdl_rtil_signal_039_;
  wire ghdl_rtil_signal_040_;
  wire ghdl_rtil_signal_041_;
  wire ghdl_rtil_signal_042_;
  wire ghdl_rtil_signal_043_;
  wire ghdl_rtil_signal_044_;
  wire ghdl_rtil_signal_045_;
  wire ghdl_rtil_signal_046_;
  wire ghdl_rtil_signal_047_;
  wire ghdl_rtil_signal_048_;
  wire ghdl_rtil_signal_049_;
  wire ghdl_rtil_signal_050_;
  wire ghdl_rtil_signal_051_;
  wire ghdl_rtil_signal_052_;
  wire ghdl_rtil_signal_053_;
  wire ghdl_rtil_signal_054_;
  wire ghdl_rtil_signal_055_;
  wire ghdl_rtil_signal_056_;
  wire ghdl_rtil_signal_057_;
  wire ghdl_rtil_signal_058_;
  wire ghdl_rtil_signal_059_;
  wire ghdl_rtil_signal_060_;
  wire ghdl_rtil_signal_061_;
  wire ghdl_rtil_signal_062_;
  wire ghdl_rtil_signal_063_;
  wire ghdl_rtil_signal_064_;
  wire ghdl_rtil_signal_065_;
  wire ghdl_rtil_signal_066_;
  wire ghdl_rtil_signal_067_;
  wire ghdl_rtil_signal_068_;
  wire ghdl_rtil_signal_069_;
  wire ghdl_rtil_signal_070_;
  wire ghdl_rtil_signal_071_;
  wire ghdl_rtil_signal_072_;
  wire ghdl_rtil_signal_073_;
  wire ghdl_rtil_signal_074_;
  wire ghdl_rtil_signal_075_;
  wire ghdl_rtil_signal_076_;
  wire ghdl_rtil_signal_077_;
  wire ghdl_rtil_signal_078_;
  wire ghdl_rtil_signal_079_;
  wire ghdl_rtil_signal_080_;
  wire ghdl_rtil_signal_081_;
  wire ghdl_rtil_signal_082_;
  wire ghdl_rtil_signal_083_;
  wire ghdl_rtil_signal_084_;
  wire ghdl_rtil_signal_085_;
  wire ghdl_rtil_signal_086_;
  wire ghdl_rtil_signal_087_;
  wire ghdl_rtil_signal_088_;
  wire ghdl_rtil_signal_089_;
  wire ghdl_rtil_signal_090_;
  wire ghdl_rtil_signal_091_;
  wire ghdl_rtil_signal_092_;
  wire ghdl_rtil_signal_093_;
  wire ghdl_rtil_signal_094_;
  wire ghdl_rtil_signal_095_;
  wire ghdl_rtil_signal_096_;
  wire ghdl_rtil_signal_097_;
  wire ghdl_rtil_signal_098_;
  wire ghdl_rtil_signal_099_;
  wire ghdl_rtil_signal_100_;
  wire ghdl_rtil_signal_101_;
  wire ghdl_rtil_signal_102_;
  wire ghdl_rtil_signal_103_;
  wire ghdl_rtil_signal_104_;
  wire ghdl_rtil_signal_105_;
  wire ghdl_rtil_signal_106_;
  wire ghdl_rtil_signal_107_;
  wire ghdl_rtil_signal_108_;
  wire ghdl_rtil_signal_109_;
  wire ghdl_rtil_signal_110_;
  wire ghdl_rtil_signal_111_;
  wire ghdl_rtil_signal_112_;
  wire ghdl_rtil_signal_113_;
  wire ghdl_rtil_signal_114_;
  wire ghdl_rtil_signal_115_;
  wire ghdl_rtil_signal_116_;
  wire ghdl_rtil_signal_117_;
  wire ghdl_rtil_signal_118_;
  wire ghdl_rtil_signal_119_;
  wire ghdl_rtil_signal_120_;
  wire ghdl_rtil_signal_121_;
  wire ghdl_rtil_signal_122_;
  wire ghdl_rtil_signal_123_;
  wire ghdl_rtil_signal_124_;
  wire ghdl_rtil_signal_125_;
  wire ghdl_rtil_signal_126_;
  wire ghdl_rtil_signal_127_;
  wire ghdl_rtil_signal_128_;
  wire ghdl_rtil_signal_129_;
  wire ghdl_rtil_signal_130_;
  wire ghdl_rtil_signal_131_;
  wire ghdl_rtil_signal_132_;
  wire ghdl_rtil_signal_133_;
  wire ghdl_rtil_signal_134_;
  wire ghdl_rtil_signal_135_;
  wire ghdl_rtil_signal_136_;
  wire ghdl_rtil_signal_137_;
  wire ghdl_rtil_signal_138_;
  wire ghdl_rtil_signal_139_;
  wire ghdl_rtil_signal_140_;
  wire ghdl_rtil_signal_141_;
  wire ghdl_rtil_signal_142_;
  wire ghdl_rtil_signal_143_;
  wire ghdl_rtil_signal_144_;
  wire ghdl_rtil_signal_145_;
  wire ghdl_rtil_signal_146_;
  wire ghdl_rtil_signal_147_;
  wire ghdl_rtil_signal_148_;
  wire ghdl_rtil_signal_149_;
  wire ghdl_rtil_signal_150_;
  wire ghdl_rtil_signal_151_;
  wire ghdl_rtil_signal_152_;
  wire ghdl_rtil_signal_153_;
  wire ghdl_rtil_signal_154_;
  wire ghdl_rtil_signal_155_;
  wire ghdl_rtil_signal_156_;
  wire ghdl_rtil_signal_157_;
  wire ghdl_rtil_signal_158_;
  wire ghdl_rtil_signal_159_;
  wire ghdl_rtil_signal_160_;
  wire ghdl_rtil_signal_161_;
  wire ghdl_rtil_signal_162_;
  wire ghdl_rtil_signal_163_;
  wire ghdl_rtil_signal_164_;
  wire ghdl_rtil_signal_165_;
  wire ghdl_rtil_signal_166_;
  wire ghdl_rtil_signal_167_;
  wire ghdl_rtil_signal_168_;
  wire ghdl_rtil_signal_169_;
  wire ghdl_rtil_signal_170_;
  wire ghdl_rtil_signal_171_;
  wire ghdl_rtil_signal_172_;
  wire ghdl_rtil_signal_173_;
  wire ghdl_rtil_signal_174_;
  wire ghdl_rtil_signal_175_;
  wire ghdl_rtil_signal_176_;
  wire ghdl_rtil_signal_177_;
  wire ghdl_rtil_signal_178_;
  wire ghdl_rtil_signal_179_;
  wire ghdl_rtil_signal_180_;
  wire ghdl_rtil_signal_181_;
  wire ghdl_rtil_signal_182_;
  wire ghdl_rtil_signal_183_;
  wire ghdl_rtil_signal_184_;
  wire ghdl_rtil_signal_185_;
  wire ghdl_rtil_signal_186_;
  wire ghdl_rtil_signal_187_;
  wire ghdl_rtil_signal_188_;
  wire ghdl_rtil_signal_189_;
  wire ghdl_rtil_signal_190_;
  wire ghdl_rtil_signal_191_;
  wire ghdl_rtil_signal_192_;
  wire ghdl_rtil_signal_193_;
  wire ghdl_rtil_signal_194_;
  wire ghdl_rtil_signal_195_;
  wire ghdl_rtil_signal_196_;
  wire ghdl_rtil_signal_197_;
  wire ghdl_rtil_signal_198_;
  wire ghdl_rtil_signal_199_;
  wire ghdl_rtil_signal_200_;
  wire ghdl_rtil_signal_201_;
  wire ghdl_rtil_signal_202_;
  wire ghdl_rtil_signal_203_;
  wire ghdl_rtil_signal_204_;
  wire ghdl_rtil_signal_205_;
  wire ghdl_rtil_signal_206_;
  wire ghdl_rtil_signal_207_;
  wire ghdl_rtil_signal_208_;
  wire ghdl_rtil_signal_209_;
  wire ghdl_rtil_signal_210_;
  wire ghdl_rtil_signal_211_;
  wire ghdl_rtil_signal_212_;
  wire ghdl_rtil_signal_213_;
  wire ghdl_rtil_signal_214_;
  wire ghdl_rtil_signal_215_;
  wire ghdl_rtil_signal_216_;
  wire ghdl_rtil_signal_217_;
  wire ghdl_rtil_signal_218_;
  wire ghdl_rtil_signal_219_;
  wire ghdl_rtil_signal_220_;
  wire ghdl_rtil_signal_221_;
  wire ghdl_rtil_signal_222_;
  wire ghdl_rtil_signal_223_;
  wire ghdl_rtil_signal_224_;
  wire ghdl_rtil_signal_225_;
  wire ghdl_rtil_signal_226_;
  wire ghdl_rtil_signal_227_;
  wire ghdl_rtil_signal_228_;
  wire ghdl_rtil_signal_229_;
  wire ghdl_rtil_signal_230_;
  wire ghdl_rtil_signal_231_;
  wire ghdl_rtil_signal_232_;
  wire ghdl_rtil_signal_233_;
  wire ghdl_rtil_signal_234_;
  wire ghdl_rtil_signal_235_;
  wire ghdl_rtil_signal_236_;
  wire ghdl_rtil_signal_237_;
  wire ghdl_rtil_signal_238_;
  wire ghdl_rtil_signal_239_;
  wire ghdl_rtil_signal_240_;
  wire ghdl_rtil_signal_241_;
  wire ghdl_rtil_signal_242_;
  wire ghdl_rtil_signal_243_;
  wire ghdl_rtil_signal_244_;
  wire ghdl_rtil_signal_245_;
  wire ghdl_rtil_signal_246_;
  wire ghdl_rtil_signal_247_;
  wire ghdl_rtil_signal_248_;
  wire ghdl_rtil_signal_249_;
  wire ghdl_rtil_signal_250_;
  wire ghdl_rtil_signal_251_;
  wire ghdl_rtil_signal_252_;
  wire ghdl_rtil_signal_253_;
  wire ghdl_rtil_signal_254_;
  wire ghdl_rtil_signal_255_;
  wire ghdl_rtil_signal_256_;
  wire ghdl_rtil_signal_257_;
  wire ghdl_rtil_signal_258_;
  wire ghdl_rtil_signal_259_;
  wire ghdl_rtil_signal_260_;
  wire ghdl_rtil_signal_261_;
  wire ghdl_rtil_signal_262_;
  wire ghdl_rtil_signal_263_;
  wire ghdl_rtil_signal_264_;
  wire ghdl_rtil_signal_265_;
  wire ghdl_rtil_signal_266_;
  wire ghdl_rtil_signal_267_;
  wire ghdl_rtil_signal_268_;
  wire ghdl_rtil_signal_269_;
  wire ghdl_rtil_signal_270_;
  wire ghdl_rtil_signal_271_;
  wire ghdl_rtil_signal_272_;
  wire ghdl_rtil_signal_273_;
  wire ghdl_rtil_signal_274_;
  wire ghdl_rtil_signal_275_;
  wire ghdl_rtil_signal_276_;
  wire ghdl_rtil_signal_277_;
  wire ghdl_rtil_signal_278_;
  wire ghdl_rtil_signal_279_;
  wire ghdl_rtil_signal_280_;
  wire ghdl_rtil_signal_281_;
  wire ghdl_rtil_signal_282_;
  wire ghdl_rtil_signal_283_;
  wire ghdl_rtil_signal_284_;
  wire ghdl_rtil_signal_285_;
  wire ghdl_rtil_signal_286_;
  wire ghdl_rtil_signal_287_;
  wire ghdl_rtil_signal_288_;
  wire ghdl_rtil_signal_289_;
  wire ghdl_rtil_signal_290_;
  wire ghdl_rtil_signal_291_;
  wire ghdl_rtil_signal_292_;
  wire ghdl_rtil_signal_293_;
  wire ghdl_rtil_signal_294_;
  wire ghdl_rtil_signal_295_;
  wire ghdl_rtil_signal_296_;
  wire ghdl_rtil_signal_297_;
  wire ghdl_rtil_signal_298_;
  wire ghdl_rtil_signal_299_;
  wire ghdl_rtil_signal_300_;
  wire ghdl_rtil_signal_301_;
  wire ghdl_rtil_signal_302_;
  wire ghdl_rtil_signal_303_;
  wire ghdl_rtil_signal_304_;
  wire ghdl_rtil_signal_305_;
  wire ghdl_rtil_signal_306_;
  wire ghdl_rtil_signal_307_;
  wire ghdl_rtil_signal_308_;
  wire ghdl_rtil_signal_309_;
  wire ghdl_rtil_signal_310_;
  wire ghdl_rtil_signal_311_;
  wire ghdl_rtil_signal_312_;
  wire ghdl_rtil_signal_313_;
  wire ghdl_rtil_signal_314_;
  wire ghdl_rtil_signal_315_;
  wire ghdl_rtil_signal_316_;
  wire ghdl_rtil_signal_317_;
  wire ghdl_rtil_signal_318_;
  wire ghdl_rtil_signal_319_;
  wire ghdl_rtil_signal_320_;
  wire ghdl_rtil_signal_321_;
  wire ghdl_rtil_signal_322_;
  wire ghdl_rtil_signal_323_;
  wire ghdl_rtil_signal_324_;
  wire ghdl_rtil_signal_325_;
  wire ghdl_rtil_signal_326_;
  wire ghdl_rtil_signal_327_;
  wire ghdl_rtil_signal_328_;
  wire ghdl_rtil_signal_329_;
  wire ghdl_rtil_signal_330_;
  wire ghdl_rtil_signal_331_;
  wire ghdl_rtil_signal_332_;
  wire ghdl_rtil_signal_333_;
  wire ghdl_rtil_signal_334_;
  wire ghdl_rtil_signal_335_;
  wire ghdl_rtil_signal_336_;
  wire ghdl_rtil_signal_337_;
  wire ghdl_rtil_signal_338_;
  wire ghdl_rtil_signal_339_;
  wire ghdl_rtil_signal_340_;
  wire ghdl_rtil_signal_341_;
  wire ghdl_rtil_signal_342_;
  wire ghdl_rtil_signal_343_;
  wire ghdl_rtil_signal_344_;
  wire ghdl_rtil_signal_345_;
  wire ghdl_rtil_signal_346_;
  wire ghdl_rtil_signal_347_;
  wire ghdl_rtil_signal_348_;
  wire ghdl_rtil_signal_349_;
  wire ghdl_rtil_signal_350_;
  wire ghdl_rtil_signal_351_;
  wire ghdl_rtil_signal_352_;
  wire ghdl_rtil_signal_353_;
  wire ghdl_rtil_signal_354_;
  wire ghdl_rtil_signal_355_;
  wire ghdl_rtil_signal_356_;
  wire ghdl_rtil_signal_357_;
  wire ghdl_rtil_signal_358_;
  wire ghdl_rtil_signal_359_;
  wire ghdl_rtil_signal_360_;
  wire ghdl_rtil_signal_361_;
  wire ghdl_rtil_signal_362_;
  wire ghdl_rtil_signal_363_;
  wire ghdl_rtil_signal_364_;
  wire ghdl_rtil_signal_365_;
  wire ghdl_rtil_signal_366_;
  wire ghdl_rtil_signal_367_;
  wire ghdl_rtil_signal_368_;
  wire ghdl_rtil_signal_369_;
  wire ghdl_rtil_signal_370_;
  wire ghdl_rtil_signal_371_;
  wire ghdl_rtil_signal_372_;
  wire ghdl_rtil_signal_373_;
  wire ghdl_rtil_signal_374_;
  wire ghdl_rtil_signal_375_;
  wire ghdl_rtil_signal_376_;
  wire ghdl_rtil_signal_377_;
  wire ghdl_rtil_signal_378_;
  wire ghdl_rtil_signal_379_;
  wire ghdl_rtil_signal_380_;
  wire ghdl_rtil_signal_381_;
  wire ghdl_rtil_signal_382_;
  wire ghdl_rtil_signal_383_;
  wire ghdl_rtil_signal_384_;
  wire ghdl_rtil_signal_385_;
  wire ghdl_rtil_signal_386_;
  wire ghdl_rtil_signal_387_;
  wire ghdl_rtil_signal_388_;
  wire ghdl_rtil_signal_389_;
  wire ghdl_rtil_signal_390_;
  wire ghdl_rtil_signal_391_;
  wire ghdl_rtil_signal_392_;
  wire ghdl_rtil_signal_393_;
  wire ghdl_rtil_signal_394_;
  wire ghdl_rtil_signal_395_;
  wire ghdl_rtil_signal_396_;
  wire ghdl_rtil_signal_397_;
  wire ghdl_rtil_signal_398_;
  wire ghdl_rtil_signal_399_;
  wire ghdl_rtil_signal_400_;
  wire [174:0] a;
  wire [137:0] carry_out;
  input [16:0] d_in;
  wire [16:0] d_in;
  output [33:0] d_out;
  wire [33:0] d_out;
  wire [33:0] l;
  wire [33:0] last_row_carry;
  wire [137:0] out_add;
  assign d_out[2] = d_in[1] & ghdl_rtil_signal_221_;
  assign ghdl_rtil_signal_222_ = d_in[1] ^ d_in[2];
  assign d_out[3] = ghdl_rtil_signal_222_ & d_in[0];
  assign ghdl_rtil_signal_221_ = ~ d_in[0];
  assign ghdl_rtil_signal_224_ = ghdl_rtil_signal_221_ | ghdl_rtil_signal_223_;
  assign ghdl_rtil_signal_226_ = ghdl_rtil_signal_224_ & ghdl_rtil_signal_225_;
  assign ghdl_rtil_signal_227_ = ghdl_rtil_signal_226_ & d_in[2];
  assign ghdl_rtil_signal_229_ = ghdl_rtil_signal_228_ & d_in[0];
  assign d_out[4] = ghdl_rtil_signal_227_ | ghdl_rtil_signal_229_;
  assign ghdl_rtil_signal_228_ = d_in[2] ^ d_in[3];
  assign ghdl_rtil_signal_230_ = d_in[1] & ghdl_rtil_signal_228_;
  assign ghdl_rtil_signal_231_ = d_in[0] & d_in[2];
  assign ghdl_rtil_signal_232_ = ghdl_rtil_signal_231_ & d_in[3];
  assign l[5] = ghdl_rtil_signal_230_ | ghdl_rtil_signal_232_;
  assign ghdl_rtil_signal_225_ = ~ d_in[1];
  assign ghdl_rtil_signal_234_ = ghdl_rtil_signal_225_ | ghdl_rtil_signal_233_;
  assign ghdl_rtil_signal_236_ = ghdl_rtil_signal_234_ & ghdl_rtil_signal_235_;
  assign ghdl_rtil_signal_237_ = ghdl_rtil_signal_236_ & d_in[3];
  assign ghdl_rtil_signal_239_ = ghdl_rtil_signal_238_ & d_in[1];
  assign l[6] = ghdl_rtil_signal_237_ | ghdl_rtil_signal_239_;
  assign ghdl_rtil_signal_238_ = d_in[3] ^ d_in[4];
  assign ghdl_rtil_signal_240_ = d_in[2] & ghdl_rtil_signal_238_;
  assign ghdl_rtil_signal_241_ = d_in[1] & d_in[3];
  assign ghdl_rtil_signal_242_ = ghdl_rtil_signal_241_ & d_in[4];
  assign l[7] = ghdl_rtil_signal_240_ | ghdl_rtil_signal_242_;
  assign ghdl_rtil_signal_235_ = ~ d_in[2];
  assign ghdl_rtil_signal_244_ = ghdl_rtil_signal_235_ | ghdl_rtil_signal_243_;
  assign ghdl_rtil_signal_245_ = ghdl_rtil_signal_244_ & ghdl_rtil_signal_223_;
  assign ghdl_rtil_signal_246_ = ghdl_rtil_signal_245_ & d_in[4];
  assign ghdl_rtil_signal_248_ = ghdl_rtil_signal_247_ & d_in[2];
  assign l[8] = ghdl_rtil_signal_246_ | ghdl_rtil_signal_248_;
  assign ghdl_rtil_signal_247_ = d_in[4] ^ d_in[5];
  assign ghdl_rtil_signal_249_ = d_in[3] & ghdl_rtil_signal_247_;
  assign ghdl_rtil_signal_250_ = d_in[2] & d_in[4];
  assign ghdl_rtil_signal_251_ = ghdl_rtil_signal_250_ & d_in[5];
  assign l[9] = ghdl_rtil_signal_249_ | ghdl_rtil_signal_251_;
  assign ghdl_rtil_signal_223_ = ~ d_in[3];
  assign ghdl_rtil_signal_253_ = ghdl_rtil_signal_223_ | ghdl_rtil_signal_252_;
  assign ghdl_rtil_signal_254_ = ghdl_rtil_signal_253_ & ghdl_rtil_signal_233_;
  assign ghdl_rtil_signal_255_ = ghdl_rtil_signal_254_ & d_in[5];
  assign ghdl_rtil_signal_257_ = ghdl_rtil_signal_256_ & d_in[3];
  assign l[10] = ghdl_rtil_signal_255_ | ghdl_rtil_signal_257_;
  assign ghdl_rtil_signal_256_ = d_in[5] ^ d_in[6];
  assign ghdl_rtil_signal_258_ = d_in[4] & ghdl_rtil_signal_256_;
  assign ghdl_rtil_signal_259_ = d_in[3] & d_in[5];
  assign ghdl_rtil_signal_260_ = ghdl_rtil_signal_259_ & d_in[6];
  assign l[11] = ghdl_rtil_signal_258_ | ghdl_rtil_signal_260_;
  assign ghdl_rtil_signal_233_ = ~ d_in[4];
  assign ghdl_rtil_signal_262_ = ghdl_rtil_signal_233_ | ghdl_rtil_signal_261_;
  assign ghdl_rtil_signal_263_ = ghdl_rtil_signal_262_ & ghdl_rtil_signal_243_;
  assign ghdl_rtil_signal_264_ = ghdl_rtil_signal_263_ & d_in[6];
  assign ghdl_rtil_signal_266_ = ghdl_rtil_signal_265_ & d_in[4];
  assign l[12] = ghdl_rtil_signal_264_ | ghdl_rtil_signal_266_;
  assign ghdl_rtil_signal_265_ = d_in[6] ^ d_in[7];
  assign ghdl_rtil_signal_267_ = d_in[5] & ghdl_rtil_signal_265_;
  assign ghdl_rtil_signal_268_ = d_in[4] & d_in[6];
  assign ghdl_rtil_signal_269_ = ghdl_rtil_signal_268_ & d_in[7];
  assign l[13] = ghdl_rtil_signal_267_ | ghdl_rtil_signal_269_;
  assign ghdl_rtil_signal_243_ = ~ d_in[5];
  assign ghdl_rtil_signal_271_ = ghdl_rtil_signal_243_ | ghdl_rtil_signal_270_;
  assign ghdl_rtil_signal_272_ = ghdl_rtil_signal_271_ & ghdl_rtil_signal_252_;
  assign ghdl_rtil_signal_273_ = ghdl_rtil_signal_272_ & d_in[7];
  assign ghdl_rtil_signal_275_ = ghdl_rtil_signal_274_ & d_in[5];
  assign l[14] = ghdl_rtil_signal_273_ | ghdl_rtil_signal_275_;
  assign ghdl_rtil_signal_274_ = d_in[7] ^ d_in[8];
  assign ghdl_rtil_signal_276_ = d_in[6] & ghdl_rtil_signal_274_;
  assign ghdl_rtil_signal_277_ = d_in[5] & d_in[7];
  assign ghdl_rtil_signal_278_ = ghdl_rtil_signal_277_ & d_in[8];
  assign l[15] = ghdl_rtil_signal_276_ | ghdl_rtil_signal_278_;
  assign ghdl_rtil_signal_252_ = ~ d_in[6];
  assign ghdl_rtil_signal_280_ = ghdl_rtil_signal_252_ | ghdl_rtil_signal_279_;
  assign ghdl_rtil_signal_281_ = ghdl_rtil_signal_280_ & ghdl_rtil_signal_261_;
  assign ghdl_rtil_signal_282_ = ghdl_rtil_signal_281_ & d_in[8];
  assign ghdl_rtil_signal_284_ = ghdl_rtil_signal_283_ & d_in[6];
  assign l[16] = ghdl_rtil_signal_282_ | ghdl_rtil_signal_284_;
  assign ghdl_rtil_signal_283_ = d_in[8] ^ d_in[9];
  assign ghdl_rtil_signal_285_ = d_in[7] & ghdl_rtil_signal_283_;
  assign ghdl_rtil_signal_286_ = d_in[6] & d_in[8];
  assign ghdl_rtil_signal_287_ = ghdl_rtil_signal_286_ & d_in[9];
  assign l[17] = ghdl_rtil_signal_285_ | ghdl_rtil_signal_287_;
  assign ghdl_rtil_signal_261_ = ~ d_in[7];
  assign ghdl_rtil_signal_289_ = ghdl_rtil_signal_261_ | ghdl_rtil_signal_288_;
  assign ghdl_rtil_signal_290_ = ghdl_rtil_signal_289_ & ghdl_rtil_signal_270_;
  assign ghdl_rtil_signal_291_ = ghdl_rtil_signal_290_ & d_in[9];
  assign ghdl_rtil_signal_293_ = ghdl_rtil_signal_292_ & d_in[7];
  assign l[18] = ghdl_rtil_signal_291_ | ghdl_rtil_signal_293_;
  assign ghdl_rtil_signal_292_ = d_in[9] ^ d_in[10];
  assign ghdl_rtil_signal_294_ = d_in[8] & ghdl_rtil_signal_292_;
  assign ghdl_rtil_signal_295_ = d_in[7] & d_in[9];
  assign ghdl_rtil_signal_296_ = ghdl_rtil_signal_295_ & d_in[10];
  assign l[19] = ghdl_rtil_signal_294_ | ghdl_rtil_signal_296_;
  assign ghdl_rtil_signal_270_ = ~ d_in[8];
  assign ghdl_rtil_signal_298_ = ghdl_rtil_signal_270_ | ghdl_rtil_signal_297_;
  assign ghdl_rtil_signal_299_ = ghdl_rtil_signal_298_ & ghdl_rtil_signal_279_;
  assign ghdl_rtil_signal_300_ = ghdl_rtil_signal_299_ & d_in[10];
  assign ghdl_rtil_signal_302_ = ghdl_rtil_signal_301_ & d_in[8];
  assign l[20] = ghdl_rtil_signal_300_ | ghdl_rtil_signal_302_;
  assign ghdl_rtil_signal_301_ = d_in[10] ^ d_in[11];
  assign ghdl_rtil_signal_303_ = d_in[9] & ghdl_rtil_signal_301_;
  assign ghdl_rtil_signal_304_ = d_in[8] & d_in[10];
  assign ghdl_rtil_signal_305_ = ghdl_rtil_signal_304_ & d_in[11];
  assign l[21] = ghdl_rtil_signal_303_ | ghdl_rtil_signal_305_;
  assign ghdl_rtil_signal_279_ = ~ d_in[9];
  assign ghdl_rtil_signal_307_ = ghdl_rtil_signal_279_ | ghdl_rtil_signal_306_;
  assign ghdl_rtil_signal_308_ = ghdl_rtil_signal_307_ & ghdl_rtil_signal_288_;
  assign ghdl_rtil_signal_309_ = ghdl_rtil_signal_308_ & d_in[11];
  assign ghdl_rtil_signal_311_ = ghdl_rtil_signal_310_ & d_in[9];
  assign l[22] = ghdl_rtil_signal_309_ | ghdl_rtil_signal_311_;
  assign ghdl_rtil_signal_310_ = d_in[11] ^ d_in[12];
  assign ghdl_rtil_signal_312_ = d_in[10] & ghdl_rtil_signal_310_;
  assign ghdl_rtil_signal_313_ = d_in[9] & d_in[11];
  assign ghdl_rtil_signal_314_ = ghdl_rtil_signal_313_ & d_in[12];
  assign l[23] = ghdl_rtil_signal_312_ | ghdl_rtil_signal_314_;
  assign ghdl_rtil_signal_288_ = ~ d_in[10];
  assign ghdl_rtil_signal_316_ = ghdl_rtil_signal_288_ | ghdl_rtil_signal_315_;
  assign ghdl_rtil_signal_317_ = ghdl_rtil_signal_316_ & ghdl_rtil_signal_297_;
  assign ghdl_rtil_signal_318_ = ghdl_rtil_signal_317_ & d_in[12];
  assign ghdl_rtil_signal_320_ = ghdl_rtil_signal_319_ & d_in[10];
  assign l[24] = ghdl_rtil_signal_318_ | ghdl_rtil_signal_320_;
  assign ghdl_rtil_signal_319_ = d_in[12] ^ d_in[13];
  assign ghdl_rtil_signal_321_ = d_in[11] & ghdl_rtil_signal_319_;
  assign ghdl_rtil_signal_322_ = d_in[10] & d_in[12];
  assign ghdl_rtil_signal_323_ = ghdl_rtil_signal_322_ & d_in[13];
  assign l[25] = ghdl_rtil_signal_321_ | ghdl_rtil_signal_323_;
  assign ghdl_rtil_signal_297_ = ~ d_in[11];
  assign ghdl_rtil_signal_325_ = ghdl_rtil_signal_297_ | ghdl_rtil_signal_324_;
  assign ghdl_rtil_signal_326_ = ghdl_rtil_signal_325_ & ghdl_rtil_signal_306_;
  assign ghdl_rtil_signal_327_ = ghdl_rtil_signal_326_ & d_in[13];
  assign ghdl_rtil_signal_329_ = ghdl_rtil_signal_328_ & d_in[11];
  assign l[26] = ghdl_rtil_signal_327_ | ghdl_rtil_signal_329_;
  assign ghdl_rtil_signal_328_ = d_in[13] ^ d_in[14];
  assign ghdl_rtil_signal_330_ = d_in[12] & ghdl_rtil_signal_328_;
  assign ghdl_rtil_signal_331_ = d_in[11] & d_in[13];
  assign ghdl_rtil_signal_332_ = ghdl_rtil_signal_331_ & d_in[14];
  assign l[27] = ghdl_rtil_signal_330_ | ghdl_rtil_signal_332_;
  assign ghdl_rtil_signal_306_ = ~ d_in[12];
  assign ghdl_rtil_signal_334_ = ghdl_rtil_signal_306_ | ghdl_rtil_signal_333_;
  assign ghdl_rtil_signal_335_ = ghdl_rtil_signal_334_ & ghdl_rtil_signal_315_;
  assign ghdl_rtil_signal_336_ = ghdl_rtil_signal_335_ & d_in[14];
  assign ghdl_rtil_signal_338_ = ghdl_rtil_signal_337_ & d_in[12];
  assign l[28] = ghdl_rtil_signal_336_ | ghdl_rtil_signal_338_;
  assign ghdl_rtil_signal_337_ = d_in[14] ^ d_in[15];
  assign ghdl_rtil_signal_339_ = d_in[13] & ghdl_rtil_signal_337_;
  assign ghdl_rtil_signal_340_ = d_in[12] & d_in[14];
  assign ghdl_rtil_signal_341_ = ghdl_rtil_signal_340_ & d_in[15];
  assign l[29] = ghdl_rtil_signal_339_ | ghdl_rtil_signal_341_;
  assign ghdl_rtil_signal_315_ = ~ d_in[13];
  assign ghdl_rtil_signal_342_ = ~ d_in[16];
  assign ghdl_rtil_signal_343_ = ghdl_rtil_signal_315_ | ghdl_rtil_signal_342_;
  assign ghdl_rtil_signal_324_ = ~ d_in[14];
  assign ghdl_rtil_signal_344_ = ghdl_rtil_signal_343_ & ghdl_rtil_signal_324_;
  assign ghdl_rtil_signal_345_ = ghdl_rtil_signal_344_ & d_in[15];
  assign ghdl_rtil_signal_347_ = ghdl_rtil_signal_346_ & d_in[13];
  assign l[30] = ghdl_rtil_signal_345_ | ghdl_rtil_signal_347_;
  assign ghdl_rtil_signal_346_ = d_in[15] ^ d_in[16];
  assign ghdl_rtil_signal_348_ = d_in[14] & ghdl_rtil_signal_346_;
  assign ghdl_rtil_signal_349_ = d_in[13] & d_in[15];
  assign ghdl_rtil_signal_350_ = ghdl_rtil_signal_349_ & d_in[16];
  assign l[31] = ghdl_rtil_signal_348_ | ghdl_rtil_signal_350_;
  assign ghdl_rtil_signal_333_ = ~ d_in[15];
  assign ghdl_rtil_signal_351_ = ghdl_rtil_signal_333_ | d_in[14];
  assign l[32] = ghdl_rtil_signal_351_ & d_in[16];
  assign l[33] = d_in[16] & d_in[15];
  assign a[0] = d_in[0] & d_in[4];
  assign a[1] = d_in[0] & d_in[5];
  assign a[2] = d_in[0] & d_in[6];
  assign a[3] = d_in[0] & d_in[7];
  assign a[4] = d_in[0] & d_in[8];
  assign a[5] = d_in[0] & d_in[9];
  assign a[6] = d_in[0] & d_in[10];
  assign a[7] = d_in[0] & d_in[11];
  assign a[8] = d_in[0] & d_in[12];
  assign a[9] = d_in[0] & d_in[13];
  assign a[10] = d_in[0] & d_in[14];
  assign a[11] = d_in[0] & d_in[15];
  assign a[12] = d_in[0] & d_in[16];
  assign a[13] = d_in[16] & d_in[1];
  assign a[14] = d_in[16] & d_in[2];
  assign a[15] = d_in[16] & d_in[3];
  assign a[16] = d_in[16] & d_in[4];
  assign a[17] = d_in[16] & d_in[5];
  assign a[18] = d_in[16] & d_in[6];
  assign a[19] = d_in[16] & d_in[7];
  assign a[20] = d_in[16] & d_in[8];
  assign a[21] = d_in[16] & d_in[9];
  assign a[22] = d_in[16] & d_in[10];
  assign a[23] = d_in[16] & d_in[11];
  assign a[24] = d_in[16] & d_in[12];
  assign a[27] = d_in[1] & d_in[5];
  assign a[28] = d_in[1] & d_in[6];
  assign a[29] = d_in[1] & d_in[7];
  assign a[30] = d_in[1] & d_in[8];
  assign a[31] = d_in[1] & d_in[9];
  assign a[32] = d_in[1] & d_in[10];
  assign a[33] = d_in[1] & d_in[11];
  assign a[34] = d_in[1] & d_in[12];
  assign a[35] = d_in[1] & d_in[13];
  assign a[36] = d_in[1] & d_in[14];
  assign a[37] = d_in[1] & d_in[15];
  assign a[38] = d_in[15] & d_in[2];
  assign a[39] = d_in[15] & d_in[3];
  assign a[40] = d_in[15] & d_in[4];
  assign a[41] = d_in[15] & d_in[5];
  assign a[42] = d_in[15] & d_in[6];
  assign a[43] = d_in[15] & d_in[7];
  assign a[44] = d_in[15] & d_in[8];
  assign a[45] = d_in[15] & d_in[9];
  assign a[46] = d_in[15] & d_in[10];
  assign a[47] = d_in[15] & d_in[11];
  assign a[54] = d_in[2] & d_in[6];
  assign a[55] = d_in[2] & d_in[7];
  assign a[56] = d_in[2] & d_in[8];
  assign a[57] = d_in[2] & d_in[9];
  assign a[58] = d_in[2] & d_in[10];
  assign a[59] = d_in[2] & d_in[11];
  assign a[60] = d_in[2] & d_in[12];
  assign a[61] = d_in[2] & d_in[13];
  assign a[62] = d_in[2] & d_in[14];
  assign a[63] = d_in[14] & d_in[3];
  assign a[64] = d_in[14] & d_in[4];
  assign a[65] = d_in[14] & d_in[5];
  assign a[66] = d_in[14] & d_in[6];
  assign a[67] = d_in[14] & d_in[7];
  assign a[68] = d_in[14] & d_in[8];
  assign a[69] = d_in[14] & d_in[9];
  assign a[70] = d_in[14] & d_in[10];
  assign a[81] = d_in[3] & d_in[7];
  assign a[82] = d_in[3] & d_in[8];
  assign a[83] = d_in[3] & d_in[9];
  assign a[84] = d_in[3] & d_in[10];
  assign a[85] = d_in[3] & d_in[11];
  assign a[86] = d_in[3] & d_in[12];
  assign a[87] = d_in[3] & d_in[13];
  assign a[88] = d_in[13] & d_in[4];
  assign a[89] = d_in[13] & d_in[5];
  assign a[90] = d_in[13] & d_in[6];
  assign a[91] = d_in[13] & d_in[7];
  assign a[92] = d_in[13] & d_in[8];
  assign a[93] = d_in[13] & d_in[9];
  assign a[108] = d_in[4] & d_in[8];
  assign a[109] = d_in[4] & d_in[9];
  assign a[110] = d_in[4] & d_in[10];
  assign a[111] = d_in[4] & d_in[11];
  assign a[112] = d_in[4] & d_in[12];
  assign a[113] = d_in[12] & d_in[5];
  assign a[114] = d_in[12] & d_in[6];
  assign a[115] = d_in[12] & d_in[7];
  assign a[116] = d_in[12] & d_in[8];
  assign a[135] = d_in[5] & d_in[9];
  assign a[136] = d_in[5] & d_in[10];
  assign a[137] = d_in[5] & d_in[11];
  assign a[138] = d_in[11] & d_in[6];
  assign a[139] = d_in[11] & d_in[7];
  assign a[162] = d_in[6] & d_in[10];
  assign out_add[0] = a[2] ^ a[27];
  assign carry_out[0] = a[2] & a[27];
  assign out_add[1] = ghdl_rtil_signal_352_ ^ carry_out[0];
  assign ghdl_rtil_signal_353_ = a[3] & a[28];
  assign ghdl_rtil_signal_352_ = a[3] ^ a[28];
  assign ghdl_rtil_signal_354_ = ghdl_rtil_signal_352_ & carry_out[0];
  assign carry_out[1] = ghdl_rtil_signal_353_ | ghdl_rtil_signal_354_;
  assign out_add[2] = ghdl_rtil_signal_355_ ^ carry_out[1];
  assign ghdl_rtil_signal_356_ = a[4] & out_add[25];
  assign ghdl_rtil_signal_355_ = a[4] ^ out_add[25];
  assign ghdl_rtil_signal_357_ = ghdl_rtil_signal_355_ & carry_out[1];
  assign carry_out[2] = ghdl_rtil_signal_356_ | ghdl_rtil_signal_357_;
  assign out_add[3] = ghdl_rtil_signal_358_ ^ carry_out[2];
  assign ghdl_rtil_signal_359_ = a[5] & out_add[26];
  assign ghdl_rtil_signal_358_ = a[5] ^ out_add[26];
  assign ghdl_rtil_signal_360_ = ghdl_rtil_signal_358_ & carry_out[2];
  assign carry_out[3] = ghdl_rtil_signal_359_ | ghdl_rtil_signal_360_;
  assign out_add[4] = ghdl_rtil_signal_361_ ^ carry_out[3];
  assign ghdl_rtil_signal_362_ = a[6] & out_add[27];
  assign ghdl_rtil_signal_361_ = a[6] ^ out_add[27];
  assign ghdl_rtil_signal_363_ = ghdl_rtil_signal_361_ & carry_out[3];
  assign carry_out[4] = ghdl_rtil_signal_362_ | ghdl_rtil_signal_363_;
  assign out_add[5] = ghdl_rtil_signal_364_ ^ carry_out[4];
  assign ghdl_rtil_signal_365_ = a[7] & out_add[28];
  assign ghdl_rtil_signal_364_ = a[7] ^ out_add[28];
  assign ghdl_rtil_signal_366_ = ghdl_rtil_signal_364_ & carry_out[4];
  assign carry_out[5] = ghdl_rtil_signal_365_ | ghdl_rtil_signal_366_;
  assign out_add[6] = ghdl_rtil_signal_367_ ^ carry_out[5];
  assign ghdl_rtil_signal_368_ = a[8] & out_add[29];
  assign ghdl_rtil_signal_367_ = a[8] ^ out_add[29];
  assign ghdl_rtil_signal_369_ = ghdl_rtil_signal_367_ & carry_out[5];
  assign carry_out[6] = ghdl_rtil_signal_368_ | ghdl_rtil_signal_369_;
  assign out_add[7] = ghdl_rtil_signal_370_ ^ carry_out[6];
  assign ghdl_rtil_signal_371_ = a[9] & out_add[30];
  assign ghdl_rtil_signal_370_ = a[9] ^ out_add[30];
  assign ghdl_rtil_signal_372_ = ghdl_rtil_signal_370_ & carry_out[6];
  assign carry_out[7] = ghdl_rtil_signal_371_ | ghdl_rtil_signal_372_;
  assign out_add[8] = ghdl_rtil_signal_373_ ^ carry_out[7];
  assign ghdl_rtil_signal_374_ = a[10] & out_add[31];
  assign ghdl_rtil_signal_373_ = a[10] ^ out_add[31];
  assign ghdl_rtil_signal_375_ = ghdl_rtil_signal_373_ & carry_out[7];
  assign carry_out[8] = ghdl_rtil_signal_374_ | ghdl_rtil_signal_375_;
  assign out_add[9] = ghdl_rtil_signal_376_ ^ carry_out[8];
  assign ghdl_rtil_signal_377_ = a[11] & out_add[32];
  assign ghdl_rtil_signal_376_ = a[11] ^ out_add[32];
  assign ghdl_rtil_signal_378_ = ghdl_rtil_signal_376_ & carry_out[8];
  assign carry_out[9] = ghdl_rtil_signal_377_ | ghdl_rtil_signal_378_;
  assign out_add[10] = ghdl_rtil_signal_379_ ^ carry_out[9];
  assign ghdl_rtil_signal_380_ = a[12] & out_add[33];
  assign ghdl_rtil_signal_379_ = a[12] ^ out_add[33];
  assign ghdl_rtil_signal_381_ = ghdl_rtil_signal_379_ & carry_out[9];
  assign carry_out[10] = ghdl_rtil_signal_380_ | ghdl_rtil_signal_381_;
  assign out_add[11] = ghdl_rtil_signal_382_ ^ carry_out[10];
  assign ghdl_rtil_signal_383_ = a[13] & out_add[34];
  assign ghdl_rtil_signal_382_ = a[13] ^ out_add[34];
  assign ghdl_rtil_signal_384_ = ghdl_rtil_signal_382_ & carry_out[10];
  assign carry_out[11] = ghdl_rtil_signal_383_ | ghdl_rtil_signal_384_;
  assign out_add[12] = ghdl_rtil_signal_385_ ^ carry_out[11];
  assign ghdl_rtil_signal_386_ = a[14] & out_add[35];
  assign ghdl_rtil_signal_385_ = a[14] ^ out_add[35];
  assign ghdl_rtil_signal_387_ = ghdl_rtil_signal_385_ & carry_out[11];
  assign carry_out[12] = ghdl_rtil_signal_386_ | ghdl_rtil_signal_387_;
  assign out_add[13] = ghdl_rtil_signal_388_ ^ carry_out[12];
  assign ghdl_rtil_signal_389_ = a[15] & out_add[36];
  assign ghdl_rtil_signal_388_ = a[15] ^ out_add[36];
  assign ghdl_rtil_signal_390_ = ghdl_rtil_signal_388_ & carry_out[12];
  assign carry_out[13] = ghdl_rtil_signal_389_ | ghdl_rtil_signal_390_;
  assign out_add[14] = ghdl_rtil_signal_391_ ^ carry_out[13];
  assign ghdl_rtil_signal_392_ = a[16] & out_add[37];
  assign ghdl_rtil_signal_391_ = a[16] ^ out_add[37];
  assign ghdl_rtil_signal_393_ = ghdl_rtil_signal_391_ & carry_out[13];
  assign carry_out[14] = ghdl_rtil_signal_392_ | ghdl_rtil_signal_393_;
  assign out_add[15] = ghdl_rtil_signal_394_ ^ carry_out[14];
  assign ghdl_rtil_signal_395_ = a[17] & out_add[38];
  assign ghdl_rtil_signal_394_ = a[17] ^ out_add[38];
  assign ghdl_rtil_signal_396_ = ghdl_rtil_signal_394_ & carry_out[14];
  assign carry_out[15] = ghdl_rtil_signal_395_ | ghdl_rtil_signal_396_;
  assign out_add[16] = ghdl_rtil_signal_397_ ^ carry_out[15];
  assign ghdl_rtil_signal_398_ = a[18] & out_add[39];
  assign ghdl_rtil_signal_397_ = a[18] ^ out_add[39];
  assign ghdl_rtil_signal_399_ = ghdl_rtil_signal_397_ & carry_out[15];
  assign carry_out[16] = ghdl_rtil_signal_398_ | ghdl_rtil_signal_399_;
  assign out_add[17] = ghdl_rtil_signal_000_ ^ carry_out[16];
  assign ghdl_rtil_signal_400_ = a[19] & out_add[40];
  assign ghdl_rtil_signal_000_ = a[19] ^ out_add[40];
  assign ghdl_rtil_signal_001_ = ghdl_rtil_signal_000_ & carry_out[16];
  assign carry_out[17] = ghdl_rtil_signal_400_ | ghdl_rtil_signal_001_;
  assign out_add[18] = ghdl_rtil_signal_002_ ^ carry_out[17];
  assign ghdl_rtil_signal_003_ = a[20] & out_add[41];
  assign ghdl_rtil_signal_002_ = a[20] ^ out_add[41];
  assign ghdl_rtil_signal_004_ = ghdl_rtil_signal_002_ & carry_out[17];
  assign carry_out[18] = ghdl_rtil_signal_003_ | ghdl_rtil_signal_004_;
  assign out_add[19] = ghdl_rtil_signal_005_ ^ carry_out[18];
  assign ghdl_rtil_signal_006_ = a[21] & out_add[42];
  assign ghdl_rtil_signal_005_ = a[21] ^ out_add[42];
  assign ghdl_rtil_signal_007_ = ghdl_rtil_signal_005_ & carry_out[18];
  assign carry_out[19] = ghdl_rtil_signal_006_ | ghdl_rtil_signal_007_;
  assign out_add[20] = ghdl_rtil_signal_008_ ^ carry_out[19];
  assign ghdl_rtil_signal_009_ = a[22] & out_add[43];
  assign ghdl_rtil_signal_008_ = a[22] ^ out_add[43];
  assign ghdl_rtil_signal_010_ = ghdl_rtil_signal_008_ & carry_out[19];
  assign carry_out[20] = ghdl_rtil_signal_009_ | ghdl_rtil_signal_010_;
  assign out_add[21] = ghdl_rtil_signal_011_ ^ carry_out[20];
  assign ghdl_rtil_signal_012_ = a[23] & carry_out[43];
  assign ghdl_rtil_signal_011_ = a[23] ^ carry_out[43];
  assign ghdl_rtil_signal_013_ = ghdl_rtil_signal_011_ & carry_out[20];
  assign carry_out[21] = ghdl_rtil_signal_012_ | ghdl_rtil_signal_013_;
  assign out_add[22] = a[24] ^ carry_out[21];
  assign carry_out[22] = a[24] & carry_out[21];
  assign out_add[25] = a[29] ^ a[54];
  assign carry_out[25] = a[29] & a[54];
  assign out_add[26] = ghdl_rtil_signal_014_ ^ carry_out[25];
  assign ghdl_rtil_signal_015_ = a[30] & a[55];
  assign ghdl_rtil_signal_014_ = a[30] ^ a[55];
  assign ghdl_rtil_signal_016_ = ghdl_rtil_signal_014_ & carry_out[25];
  assign carry_out[26] = ghdl_rtil_signal_015_ | ghdl_rtil_signal_016_;
  assign out_add[27] = ghdl_rtil_signal_017_ ^ carry_out[26];
  assign ghdl_rtil_signal_018_ = a[31] & out_add[50];
  assign ghdl_rtil_signal_017_ = a[31] ^ out_add[50];
  assign ghdl_rtil_signal_019_ = ghdl_rtil_signal_017_ & carry_out[26];
  assign carry_out[27] = ghdl_rtil_signal_018_ | ghdl_rtil_signal_019_;
  assign out_add[28] = ghdl_rtil_signal_020_ ^ carry_out[27];
  assign ghdl_rtil_signal_021_ = a[32] & out_add[51];
  assign ghdl_rtil_signal_020_ = a[32] ^ out_add[51];
  assign ghdl_rtil_signal_022_ = ghdl_rtil_signal_020_ & carry_out[27];
  assign carry_out[28] = ghdl_rtil_signal_021_ | ghdl_rtil_signal_022_;
  assign out_add[29] = ghdl_rtil_signal_023_ ^ carry_out[28];
  assign ghdl_rtil_signal_024_ = a[33] & out_add[52];
  assign ghdl_rtil_signal_023_ = a[33] ^ out_add[52];
  assign ghdl_rtil_signal_025_ = ghdl_rtil_signal_023_ & carry_out[28];
  assign carry_out[29] = ghdl_rtil_signal_024_ | ghdl_rtil_signal_025_;
  assign out_add[30] = ghdl_rtil_signal_026_ ^ carry_out[29];
  assign ghdl_rtil_signal_027_ = a[34] & out_add[53];
  assign ghdl_rtil_signal_026_ = a[34] ^ out_add[53];
  assign ghdl_rtil_signal_028_ = ghdl_rtil_signal_026_ & carry_out[29];
  assign carry_out[30] = ghdl_rtil_signal_027_ | ghdl_rtil_signal_028_;
  assign out_add[31] = ghdl_rtil_signal_029_ ^ carry_out[30];
  assign ghdl_rtil_signal_030_ = a[35] & out_add[54];
  assign ghdl_rtil_signal_029_ = a[35] ^ out_add[54];
  assign ghdl_rtil_signal_031_ = ghdl_rtil_signal_029_ & carry_out[30];
  assign carry_out[31] = ghdl_rtil_signal_030_ | ghdl_rtil_signal_031_;
  assign out_add[32] = ghdl_rtil_signal_032_ ^ carry_out[31];
  assign ghdl_rtil_signal_033_ = a[36] & out_add[55];
  assign ghdl_rtil_signal_032_ = a[36] ^ out_add[55];
  assign ghdl_rtil_signal_034_ = ghdl_rtil_signal_032_ & carry_out[31];
  assign carry_out[32] = ghdl_rtil_signal_033_ | ghdl_rtil_signal_034_;
  assign out_add[33] = ghdl_rtil_signal_035_ ^ carry_out[32];
  assign ghdl_rtil_signal_036_ = a[37] & out_add[56];
  assign ghdl_rtil_signal_035_ = a[37] ^ out_add[56];
  assign ghdl_rtil_signal_037_ = ghdl_rtil_signal_035_ & carry_out[32];
  assign carry_out[33] = ghdl_rtil_signal_036_ | ghdl_rtil_signal_037_;
  assign out_add[34] = ghdl_rtil_signal_038_ ^ carry_out[33];
  assign ghdl_rtil_signal_039_ = a[38] & out_add[57];
  assign ghdl_rtil_signal_038_ = a[38] ^ out_add[57];
  assign ghdl_rtil_signal_040_ = ghdl_rtil_signal_038_ & carry_out[33];
  assign carry_out[34] = ghdl_rtil_signal_039_ | ghdl_rtil_signal_040_;
  assign out_add[35] = ghdl_rtil_signal_041_ ^ carry_out[34];
  assign ghdl_rtil_signal_042_ = a[39] & out_add[58];
  assign ghdl_rtil_signal_041_ = a[39] ^ out_add[58];
  assign ghdl_rtil_signal_043_ = ghdl_rtil_signal_041_ & carry_out[34];
  assign carry_out[35] = ghdl_rtil_signal_042_ | ghdl_rtil_signal_043_;
  assign out_add[36] = ghdl_rtil_signal_044_ ^ carry_out[35];
  assign ghdl_rtil_signal_045_ = a[40] & out_add[59];
  assign ghdl_rtil_signal_044_ = a[40] ^ out_add[59];
  assign ghdl_rtil_signal_046_ = ghdl_rtil_signal_044_ & carry_out[35];
  assign carry_out[36] = ghdl_rtil_signal_045_ | ghdl_rtil_signal_046_;
  assign out_add[37] = ghdl_rtil_signal_047_ ^ carry_out[36];
  assign ghdl_rtil_signal_048_ = a[41] & out_add[60];
  assign ghdl_rtil_signal_047_ = a[41] ^ out_add[60];
  assign ghdl_rtil_signal_049_ = ghdl_rtil_signal_047_ & carry_out[36];
  assign carry_out[37] = ghdl_rtil_signal_048_ | ghdl_rtil_signal_049_;
  assign out_add[38] = ghdl_rtil_signal_050_ ^ carry_out[37];
  assign ghdl_rtil_signal_051_ = a[42] & out_add[61];
  assign ghdl_rtil_signal_050_ = a[42] ^ out_add[61];
  assign ghdl_rtil_signal_052_ = ghdl_rtil_signal_050_ & carry_out[37];
  assign carry_out[38] = ghdl_rtil_signal_051_ | ghdl_rtil_signal_052_;
  assign out_add[39] = ghdl_rtil_signal_053_ ^ carry_out[38];
  assign ghdl_rtil_signal_054_ = a[43] & out_add[62];
  assign ghdl_rtil_signal_053_ = a[43] ^ out_add[62];
  assign ghdl_rtil_signal_055_ = ghdl_rtil_signal_053_ & carry_out[38];
  assign carry_out[39] = ghdl_rtil_signal_054_ | ghdl_rtil_signal_055_;
  assign out_add[40] = ghdl_rtil_signal_056_ ^ carry_out[39];
  assign ghdl_rtil_signal_057_ = a[44] & out_add[63];
  assign ghdl_rtil_signal_056_ = a[44] ^ out_add[63];
  assign ghdl_rtil_signal_058_ = ghdl_rtil_signal_056_ & carry_out[39];
  assign carry_out[40] = ghdl_rtil_signal_057_ | ghdl_rtil_signal_058_;
  assign out_add[41] = ghdl_rtil_signal_059_ ^ carry_out[40];
  assign ghdl_rtil_signal_060_ = a[45] & out_add[64];
  assign ghdl_rtil_signal_059_ = a[45] ^ out_add[64];
  assign ghdl_rtil_signal_061_ = ghdl_rtil_signal_059_ & carry_out[40];
  assign carry_out[41] = ghdl_rtil_signal_060_ | ghdl_rtil_signal_061_;
  assign out_add[42] = ghdl_rtil_signal_062_ ^ carry_out[41];
  assign ghdl_rtil_signal_063_ = a[46] & carry_out[64];
  assign ghdl_rtil_signal_062_ = a[46] ^ carry_out[64];
  assign ghdl_rtil_signal_064_ = ghdl_rtil_signal_062_ & carry_out[41];
  assign carry_out[42] = ghdl_rtil_signal_063_ | ghdl_rtil_signal_064_;
  assign out_add[43] = a[47] ^ carry_out[42];
  assign carry_out[43] = a[47] & carry_out[42];
  assign out_add[50] = a[56] ^ a[81];
  assign carry_out[50] = a[56] & a[81];
  assign out_add[51] = ghdl_rtil_signal_065_ ^ carry_out[50];
  assign ghdl_rtil_signal_066_ = a[57] & a[82];
  assign ghdl_rtil_signal_065_ = a[57] ^ a[82];
  assign ghdl_rtil_signal_067_ = ghdl_rtil_signal_065_ & carry_out[50];
  assign carry_out[51] = ghdl_rtil_signal_066_ | ghdl_rtil_signal_067_;
  assign out_add[52] = ghdl_rtil_signal_068_ ^ carry_out[51];
  assign ghdl_rtil_signal_069_ = a[58] & out_add[75];
  assign ghdl_rtil_signal_068_ = a[58] ^ out_add[75];
  assign ghdl_rtil_signal_070_ = ghdl_rtil_signal_068_ & carry_out[51];
  assign carry_out[52] = ghdl_rtil_signal_069_ | ghdl_rtil_signal_070_;
  assign out_add[53] = ghdl_rtil_signal_071_ ^ carry_out[52];
  assign ghdl_rtil_signal_072_ = a[59] & out_add[76];
  assign ghdl_rtil_signal_071_ = a[59] ^ out_add[76];
  assign ghdl_rtil_signal_073_ = ghdl_rtil_signal_071_ & carry_out[52];
  assign carry_out[53] = ghdl_rtil_signal_072_ | ghdl_rtil_signal_073_;
  assign out_add[54] = ghdl_rtil_signal_074_ ^ carry_out[53];
  assign ghdl_rtil_signal_075_ = a[60] & out_add[77];
  assign ghdl_rtil_signal_074_ = a[60] ^ out_add[77];
  assign ghdl_rtil_signal_076_ = ghdl_rtil_signal_074_ & carry_out[53];
  assign carry_out[54] = ghdl_rtil_signal_075_ | ghdl_rtil_signal_076_;
  assign out_add[55] = ghdl_rtil_signal_077_ ^ carry_out[54];
  assign ghdl_rtil_signal_078_ = a[61] & out_add[78];
  assign ghdl_rtil_signal_077_ = a[61] ^ out_add[78];
  assign ghdl_rtil_signal_079_ = ghdl_rtil_signal_077_ & carry_out[54];
  assign carry_out[55] = ghdl_rtil_signal_078_ | ghdl_rtil_signal_079_;
  assign out_add[56] = ghdl_rtil_signal_080_ ^ carry_out[55];
  assign ghdl_rtil_signal_081_ = a[62] & out_add[79];
  assign ghdl_rtil_signal_080_ = a[62] ^ out_add[79];
  assign ghdl_rtil_signal_082_ = ghdl_rtil_signal_080_ & carry_out[55];
  assign carry_out[56] = ghdl_rtil_signal_081_ | ghdl_rtil_signal_082_;
  assign out_add[57] = ghdl_rtil_signal_083_ ^ carry_out[56];
  assign ghdl_rtil_signal_084_ = a[63] & out_add[80];
  assign ghdl_rtil_signal_083_ = a[63] ^ out_add[80];
  assign ghdl_rtil_signal_085_ = ghdl_rtil_signal_083_ & carry_out[56];
  assign carry_out[57] = ghdl_rtil_signal_084_ | ghdl_rtil_signal_085_;
  assign out_add[58] = ghdl_rtil_signal_086_ ^ carry_out[57];
  assign ghdl_rtil_signal_087_ = a[64] & out_add[81];
  assign ghdl_rtil_signal_086_ = a[64] ^ out_add[81];
  assign ghdl_rtil_signal_088_ = ghdl_rtil_signal_086_ & carry_out[57];
  assign carry_out[58] = ghdl_rtil_signal_087_ | ghdl_rtil_signal_088_;
  assign out_add[59] = ghdl_rtil_signal_089_ ^ carry_out[58];
  assign ghdl_rtil_signal_090_ = a[65] & out_add[82];
  assign ghdl_rtil_signal_089_ = a[65] ^ out_add[82];
  assign ghdl_rtil_signal_091_ = ghdl_rtil_signal_089_ & carry_out[58];
  assign carry_out[59] = ghdl_rtil_signal_090_ | ghdl_rtil_signal_091_;
  assign out_add[60] = ghdl_rtil_signal_092_ ^ carry_out[59];
  assign ghdl_rtil_signal_093_ = a[66] & out_add[83];
  assign ghdl_rtil_signal_092_ = a[66] ^ out_add[83];
  assign ghdl_rtil_signal_094_ = ghdl_rtil_signal_092_ & carry_out[59];
  assign carry_out[60] = ghdl_rtil_signal_093_ | ghdl_rtil_signal_094_;
  assign out_add[61] = ghdl_rtil_signal_095_ ^ carry_out[60];
  assign ghdl_rtil_signal_096_ = a[67] & out_add[84];
  assign ghdl_rtil_signal_095_ = a[67] ^ out_add[84];
  assign ghdl_rtil_signal_097_ = ghdl_rtil_signal_095_ & carry_out[60];
  assign carry_out[61] = ghdl_rtil_signal_096_ | ghdl_rtil_signal_097_;
  assign out_add[62] = ghdl_rtil_signal_098_ ^ carry_out[61];
  assign ghdl_rtil_signal_099_ = a[68] & out_add[85];
  assign ghdl_rtil_signal_098_ = a[68] ^ out_add[85];
  assign ghdl_rtil_signal_100_ = ghdl_rtil_signal_098_ & carry_out[61];
  assign carry_out[62] = ghdl_rtil_signal_099_ | ghdl_rtil_signal_100_;
  assign out_add[63] = ghdl_rtil_signal_101_ ^ carry_out[62];
  assign ghdl_rtil_signal_102_ = a[69] & carry_out[85];
  assign ghdl_rtil_signal_101_ = a[69] ^ carry_out[85];
  assign ghdl_rtil_signal_103_ = ghdl_rtil_signal_101_ & carry_out[62];
  assign carry_out[63] = ghdl_rtil_signal_102_ | ghdl_rtil_signal_103_;
  assign out_add[64] = a[70] ^ carry_out[63];
  assign carry_out[64] = a[70] & carry_out[63];
  assign out_add[75] = a[83] ^ a[108];
  assign carry_out[75] = a[83] & a[108];
  assign out_add[76] = ghdl_rtil_signal_104_ ^ carry_out[75];
  assign ghdl_rtil_signal_105_ = a[84] & a[109];
  assign ghdl_rtil_signal_104_ = a[84] ^ a[109];
  assign ghdl_rtil_signal_106_ = ghdl_rtil_signal_104_ & carry_out[75];
  assign carry_out[76] = ghdl_rtil_signal_105_ | ghdl_rtil_signal_106_;
  assign out_add[77] = ghdl_rtil_signal_107_ ^ carry_out[76];
  assign ghdl_rtil_signal_108_ = a[85] & out_add[100];
  assign ghdl_rtil_signal_107_ = a[85] ^ out_add[100];
  assign ghdl_rtil_signal_109_ = ghdl_rtil_signal_107_ & carry_out[76];
  assign carry_out[77] = ghdl_rtil_signal_108_ | ghdl_rtil_signal_109_;
  assign out_add[78] = ghdl_rtil_signal_110_ ^ carry_out[77];
  assign ghdl_rtil_signal_111_ = a[86] & out_add[101];
  assign ghdl_rtil_signal_110_ = a[86] ^ out_add[101];
  assign ghdl_rtil_signal_112_ = ghdl_rtil_signal_110_ & carry_out[77];
  assign carry_out[78] = ghdl_rtil_signal_111_ | ghdl_rtil_signal_112_;
  assign out_add[79] = ghdl_rtil_signal_113_ ^ carry_out[78];
  assign ghdl_rtil_signal_114_ = a[87] & out_add[102];
  assign ghdl_rtil_signal_113_ = a[87] ^ out_add[102];
  assign ghdl_rtil_signal_115_ = ghdl_rtil_signal_113_ & carry_out[78];
  assign carry_out[79] = ghdl_rtil_signal_114_ | ghdl_rtil_signal_115_;
  assign out_add[80] = ghdl_rtil_signal_116_ ^ carry_out[79];
  assign ghdl_rtil_signal_117_ = a[88] & out_add[103];
  assign ghdl_rtil_signal_116_ = a[88] ^ out_add[103];
  assign ghdl_rtil_signal_118_ = ghdl_rtil_signal_116_ & carry_out[79];
  assign carry_out[80] = ghdl_rtil_signal_117_ | ghdl_rtil_signal_118_;
  assign out_add[81] = ghdl_rtil_signal_119_ ^ carry_out[80];
  assign ghdl_rtil_signal_120_ = a[89] & out_add[104];
  assign ghdl_rtil_signal_119_ = a[89] ^ out_add[104];
  assign ghdl_rtil_signal_121_ = ghdl_rtil_signal_119_ & carry_out[80];
  assign carry_out[81] = ghdl_rtil_signal_120_ | ghdl_rtil_signal_121_;
  assign out_add[82] = ghdl_rtil_signal_122_ ^ carry_out[81];
  assign ghdl_rtil_signal_123_ = a[90] & out_add[105];
  assign ghdl_rtil_signal_122_ = a[90] ^ out_add[105];
  assign ghdl_rtil_signal_124_ = ghdl_rtil_signal_122_ & carry_out[81];
  assign carry_out[82] = ghdl_rtil_signal_123_ | ghdl_rtil_signal_124_;
  assign out_add[83] = ghdl_rtil_signal_125_ ^ carry_out[82];
  assign ghdl_rtil_signal_126_ = a[91] & out_add[106];
  assign ghdl_rtil_signal_125_ = a[91] ^ out_add[106];
  assign ghdl_rtil_signal_127_ = ghdl_rtil_signal_125_ & carry_out[82];
  assign carry_out[83] = ghdl_rtil_signal_126_ | ghdl_rtil_signal_127_;
  assign out_add[84] = ghdl_rtil_signal_128_ ^ carry_out[83];
  assign ghdl_rtil_signal_129_ = a[92] & carry_out[106];
  assign ghdl_rtil_signal_128_ = a[92] ^ carry_out[106];
  assign ghdl_rtil_signal_130_ = ghdl_rtil_signal_128_ & carry_out[83];
  assign carry_out[84] = ghdl_rtil_signal_129_ | ghdl_rtil_signal_130_;
  assign out_add[85] = a[93] ^ carry_out[84];
  assign carry_out[85] = a[93] & carry_out[84];
  assign out_add[100] = a[110] ^ a[135];
  assign carry_out[100] = a[110] & a[135];
  assign out_add[101] = ghdl_rtil_signal_131_ ^ carry_out[100];
  assign ghdl_rtil_signal_132_ = a[111] & a[136];
  assign ghdl_rtil_signal_131_ = a[111] ^ a[136];
  assign ghdl_rtil_signal_133_ = ghdl_rtil_signal_131_ & carry_out[100];
  assign carry_out[101] = ghdl_rtil_signal_132_ | ghdl_rtil_signal_133_;
  assign out_add[102] = ghdl_rtil_signal_134_ ^ carry_out[101];
  assign ghdl_rtil_signal_135_ = a[112] & out_add[125];
  assign ghdl_rtil_signal_134_ = a[112] ^ out_add[125];
  assign ghdl_rtil_signal_136_ = ghdl_rtil_signal_134_ & carry_out[101];
  assign carry_out[102] = ghdl_rtil_signal_135_ | ghdl_rtil_signal_136_;
  assign out_add[103] = ghdl_rtil_signal_137_ ^ carry_out[102];
  assign ghdl_rtil_signal_138_ = a[113] & out_add[126];
  assign ghdl_rtil_signal_137_ = a[113] ^ out_add[126];
  assign ghdl_rtil_signal_139_ = ghdl_rtil_signal_137_ & carry_out[102];
  assign carry_out[103] = ghdl_rtil_signal_138_ | ghdl_rtil_signal_139_;
  assign out_add[104] = ghdl_rtil_signal_140_ ^ carry_out[103];
  assign ghdl_rtil_signal_141_ = a[114] & out_add[127];
  assign ghdl_rtil_signal_140_ = a[114] ^ out_add[127];
  assign ghdl_rtil_signal_142_ = ghdl_rtil_signal_140_ & carry_out[103];
  assign carry_out[104] = ghdl_rtil_signal_141_ | ghdl_rtil_signal_142_;
  assign out_add[105] = ghdl_rtil_signal_143_ ^ carry_out[104];
  assign ghdl_rtil_signal_144_ = a[115] & carry_out[127];
  assign ghdl_rtil_signal_143_ = a[115] ^ carry_out[127];
  assign ghdl_rtil_signal_145_ = ghdl_rtil_signal_143_ & carry_out[104];
  assign carry_out[105] = ghdl_rtil_signal_144_ | ghdl_rtil_signal_145_;
  assign out_add[106] = a[116] ^ carry_out[105];
  assign carry_out[106] = a[116] & carry_out[105];
  assign out_add[125] = a[137] ^ a[162];
  assign carry_out[125] = a[137] & a[162];
  assign out_add[126] = a[138] ^ carry_out[125];
  assign carry_out[126] = a[138] & carry_out[125];
  assign out_add[127] = a[139] ^ carry_out[126];
  assign carry_out[127] = a[139] & carry_out[126];
  assign d_out[5] = l[5] ^ a[0];
  assign last_row_carry[5] = l[5] & a[0];
  assign d_out[6] = ghdl_rtil_signal_146_ ^ last_row_carry[5];
  assign ghdl_rtil_signal_147_ = l[6] & a[1];
  assign ghdl_rtil_signal_146_ = l[6] ^ a[1];
  assign ghdl_rtil_signal_148_ = ghdl_rtil_signal_146_ & last_row_carry[5];
  assign last_row_carry[6] = ghdl_rtil_signal_147_ | ghdl_rtil_signal_148_;
  assign d_out[7] = ghdl_rtil_signal_149_ ^ last_row_carry[6];
  assign ghdl_rtil_signal_150_ = l[7] & out_add[0];
  assign ghdl_rtil_signal_149_ = l[7] ^ out_add[0];
  assign ghdl_rtil_signal_151_ = ghdl_rtil_signal_149_ & last_row_carry[6];
  assign last_row_carry[7] = ghdl_rtil_signal_150_ | ghdl_rtil_signal_151_;
  assign d_out[8] = ghdl_rtil_signal_152_ ^ last_row_carry[7];
  assign ghdl_rtil_signal_153_ = l[8] & out_add[1];
  assign ghdl_rtil_signal_152_ = l[8] ^ out_add[1];
  assign ghdl_rtil_signal_154_ = ghdl_rtil_signal_152_ & last_row_carry[7];
  assign last_row_carry[8] = ghdl_rtil_signal_153_ | ghdl_rtil_signal_154_;
  assign d_out[9] = ghdl_rtil_signal_155_ ^ last_row_carry[8];
  assign ghdl_rtil_signal_156_ = l[9] & out_add[2];
  assign ghdl_rtil_signal_155_ = l[9] ^ out_add[2];
  assign ghdl_rtil_signal_157_ = ghdl_rtil_signal_155_ & last_row_carry[8];
  assign last_row_carry[9] = ghdl_rtil_signal_156_ | ghdl_rtil_signal_157_;
  assign d_out[10] = ghdl_rtil_signal_158_ ^ last_row_carry[9];
  assign ghdl_rtil_signal_159_ = l[10] & out_add[3];
  assign ghdl_rtil_signal_158_ = l[10] ^ out_add[3];
  assign ghdl_rtil_signal_160_ = ghdl_rtil_signal_158_ & last_row_carry[9];
  assign last_row_carry[10] = ghdl_rtil_signal_159_ | ghdl_rtil_signal_160_;
  assign d_out[11] = ghdl_rtil_signal_161_ ^ last_row_carry[10];
  assign ghdl_rtil_signal_162_ = l[11] & out_add[4];
  assign ghdl_rtil_signal_161_ = l[11] ^ out_add[4];
  assign ghdl_rtil_signal_163_ = ghdl_rtil_signal_161_ & last_row_carry[10];
  assign last_row_carry[11] = ghdl_rtil_signal_162_ | ghdl_rtil_signal_163_;
  assign d_out[12] = ghdl_rtil_signal_164_ ^ last_row_carry[11];
  assign ghdl_rtil_signal_165_ = l[12] & out_add[5];
  assign ghdl_rtil_signal_164_ = l[12] ^ out_add[5];
  assign ghdl_rtil_signal_166_ = ghdl_rtil_signal_164_ & last_row_carry[11];
  assign last_row_carry[12] = ghdl_rtil_signal_165_ | ghdl_rtil_signal_166_;
  assign d_out[13] = ghdl_rtil_signal_167_ ^ last_row_carry[12];
  assign ghdl_rtil_signal_168_ = l[13] & out_add[6];
  assign ghdl_rtil_signal_167_ = l[13] ^ out_add[6];
  assign ghdl_rtil_signal_169_ = ghdl_rtil_signal_167_ & last_row_carry[12];
  assign last_row_carry[13] = ghdl_rtil_signal_168_ | ghdl_rtil_signal_169_;
  assign d_out[14] = ghdl_rtil_signal_170_ ^ last_row_carry[13];
  assign ghdl_rtil_signal_171_ = l[14] & out_add[7];
  assign ghdl_rtil_signal_170_ = l[14] ^ out_add[7];
  assign ghdl_rtil_signal_172_ = ghdl_rtil_signal_170_ & last_row_carry[13];
  assign last_row_carry[14] = ghdl_rtil_signal_171_ | ghdl_rtil_signal_172_;
  assign d_out[15] = ghdl_rtil_signal_173_ ^ last_row_carry[14];
  assign ghdl_rtil_signal_174_ = l[15] & out_add[8];
  assign ghdl_rtil_signal_173_ = l[15] ^ out_add[8];
  assign ghdl_rtil_signal_175_ = ghdl_rtil_signal_173_ & last_row_carry[14];
  assign last_row_carry[15] = ghdl_rtil_signal_174_ | ghdl_rtil_signal_175_;
  assign d_out[16] = ghdl_rtil_signal_176_ ^ last_row_carry[15];
  assign ghdl_rtil_signal_177_ = l[16] & out_add[9];
  assign ghdl_rtil_signal_176_ = l[16] ^ out_add[9];
  assign ghdl_rtil_signal_178_ = ghdl_rtil_signal_176_ & last_row_carry[15];
  assign last_row_carry[16] = ghdl_rtil_signal_177_ | ghdl_rtil_signal_178_;
  assign d_out[17] = ghdl_rtil_signal_179_ ^ last_row_carry[16];
  assign ghdl_rtil_signal_180_ = l[17] & out_add[10];
  assign ghdl_rtil_signal_179_ = l[17] ^ out_add[10];
  assign ghdl_rtil_signal_181_ = ghdl_rtil_signal_179_ & last_row_carry[16];
  assign last_row_carry[17] = ghdl_rtil_signal_180_ | ghdl_rtil_signal_181_;
  assign d_out[18] = ghdl_rtil_signal_182_ ^ last_row_carry[17];
  assign ghdl_rtil_signal_183_ = l[18] & out_add[11];
  assign ghdl_rtil_signal_182_ = l[18] ^ out_add[11];
  assign ghdl_rtil_signal_184_ = ghdl_rtil_signal_182_ & last_row_carry[17];
  assign last_row_carry[18] = ghdl_rtil_signal_183_ | ghdl_rtil_signal_184_;
  assign d_out[19] = ghdl_rtil_signal_185_ ^ last_row_carry[18];
  assign ghdl_rtil_signal_186_ = l[19] & out_add[12];
  assign ghdl_rtil_signal_185_ = l[19] ^ out_add[12];
  assign ghdl_rtil_signal_187_ = ghdl_rtil_signal_185_ & last_row_carry[18];
  assign last_row_carry[19] = ghdl_rtil_signal_186_ | ghdl_rtil_signal_187_;
  assign d_out[20] = ghdl_rtil_signal_188_ ^ last_row_carry[19];
  assign ghdl_rtil_signal_189_ = l[20] & out_add[13];
  assign ghdl_rtil_signal_188_ = l[20] ^ out_add[13];
  assign ghdl_rtil_signal_190_ = ghdl_rtil_signal_188_ & last_row_carry[19];
  assign last_row_carry[20] = ghdl_rtil_signal_189_ | ghdl_rtil_signal_190_;
  assign d_out[21] = ghdl_rtil_signal_191_ ^ last_row_carry[20];
  assign ghdl_rtil_signal_192_ = l[21] & out_add[14];
  assign ghdl_rtil_signal_191_ = l[21] ^ out_add[14];
  assign ghdl_rtil_signal_193_ = ghdl_rtil_signal_191_ & last_row_carry[20];
  assign last_row_carry[21] = ghdl_rtil_signal_192_ | ghdl_rtil_signal_193_;
  assign d_out[22] = ghdl_rtil_signal_194_ ^ last_row_carry[21];
  assign ghdl_rtil_signal_195_ = l[22] & out_add[15];
  assign ghdl_rtil_signal_194_ = l[22] ^ out_add[15];
  assign ghdl_rtil_signal_196_ = ghdl_rtil_signal_194_ & last_row_carry[21];
  assign last_row_carry[22] = ghdl_rtil_signal_195_ | ghdl_rtil_signal_196_;
  assign d_out[23] = ghdl_rtil_signal_197_ ^ last_row_carry[22];
  assign ghdl_rtil_signal_198_ = l[23] & out_add[16];
  assign ghdl_rtil_signal_197_ = l[23] ^ out_add[16];
  assign ghdl_rtil_signal_199_ = ghdl_rtil_signal_197_ & last_row_carry[22];
  assign last_row_carry[23] = ghdl_rtil_signal_198_ | ghdl_rtil_signal_199_;
  assign d_out[24] = ghdl_rtil_signal_200_ ^ last_row_carry[23];
  assign ghdl_rtil_signal_201_ = l[24] & out_add[17];
  assign ghdl_rtil_signal_200_ = l[24] ^ out_add[17];
  assign ghdl_rtil_signal_202_ = ghdl_rtil_signal_200_ & last_row_carry[23];
  assign last_row_carry[24] = ghdl_rtil_signal_201_ | ghdl_rtil_signal_202_;
  assign d_out[25] = ghdl_rtil_signal_203_ ^ last_row_carry[24];
  assign ghdl_rtil_signal_204_ = l[25] & out_add[18];
  assign ghdl_rtil_signal_203_ = l[25] ^ out_add[18];
  assign ghdl_rtil_signal_205_ = ghdl_rtil_signal_203_ & last_row_carry[24];
  assign last_row_carry[25] = ghdl_rtil_signal_204_ | ghdl_rtil_signal_205_;
  assign d_out[26] = ghdl_rtil_signal_206_ ^ last_row_carry[25];
  assign ghdl_rtil_signal_207_ = l[26] & out_add[19];
  assign ghdl_rtil_signal_206_ = l[26] ^ out_add[19];
  assign ghdl_rtil_signal_208_ = ghdl_rtil_signal_206_ & last_row_carry[25];
  assign last_row_carry[26] = ghdl_rtil_signal_207_ | ghdl_rtil_signal_208_;
  assign d_out[27] = ghdl_rtil_signal_209_ ^ last_row_carry[26];
  assign ghdl_rtil_signal_210_ = l[27] & out_add[20];
  assign ghdl_rtil_signal_209_ = l[27] ^ out_add[20];
  assign ghdl_rtil_signal_211_ = ghdl_rtil_signal_209_ & last_row_carry[26];
  assign last_row_carry[27] = ghdl_rtil_signal_210_ | ghdl_rtil_signal_211_;
  assign d_out[28] = ghdl_rtil_signal_212_ ^ last_row_carry[27];
  assign ghdl_rtil_signal_213_ = l[28] & out_add[21];
  assign ghdl_rtil_signal_212_ = l[28] ^ out_add[21];
  assign ghdl_rtil_signal_214_ = ghdl_rtil_signal_212_ & last_row_carry[27];
  assign last_row_carry[28] = ghdl_rtil_signal_213_ | ghdl_rtil_signal_214_;
  assign d_out[29] = ghdl_rtil_signal_215_ ^ last_row_carry[28];
  assign ghdl_rtil_signal_216_ = l[29] & out_add[22];
  assign ghdl_rtil_signal_215_ = l[29] ^ out_add[22];
  assign ghdl_rtil_signal_217_ = ghdl_rtil_signal_215_ & last_row_carry[28];
  assign last_row_carry[29] = ghdl_rtil_signal_216_ | ghdl_rtil_signal_217_;
  assign d_out[30] = ghdl_rtil_signal_218_ ^ last_row_carry[29];
  assign ghdl_rtil_signal_219_ = l[30] & carry_out[22];
  assign ghdl_rtil_signal_218_ = l[30] ^ carry_out[22];
  assign ghdl_rtil_signal_220_ = ghdl_rtil_signal_218_ & last_row_carry[29];
  assign last_row_carry[30] = ghdl_rtil_signal_219_ | ghdl_rtil_signal_220_;
  assign d_out[31] = l[31] ^ last_row_carry[30];
  assign last_row_carry[31] = l[31] & last_row_carry[30];
  assign d_out[32] = l[32] ^ last_row_carry[31];
  assign last_row_carry[32] = l[32] & last_row_carry[31];
  assign d_out[33] = l[33] | last_row_carry[32];
  assign a[26:25] = 2'h0;
  assign a[53:48] = 6'h00;
  assign a[80:71] = 10'h000;
  assign a[107:94] = 14'h0000;
  assign a[134:117] = 18'h00000;
  assign a[161:140] = 22'h000000;
  assign a[174:163] = 12'h000;
  assign carry_out[24:23] = 2'h0;
  assign carry_out[49:44] = 6'h00;
  assign carry_out[74:65] = 10'h000;
  assign carry_out[99:86] = 14'h0000;
  assign carry_out[124:107] = 18'h00000;
  assign carry_out[137:128] = 10'h000;
  assign d_out[1:0] = { 1'h0, d_in[0] };
  assign l[4:0] = { d_out[4:2], 1'h0, d_in[0] };
  assign last_row_carry[4:0] = 5'h00;
  assign last_row_carry[33] = 1'h0;
  assign out_add[24:23] = 2'h0;
  assign out_add[49:44] = 6'h00;
  assign out_add[74:65] = 10'h000;
  assign out_add[99:86] = 14'h0000;
  assign out_add[124:107] = 18'h00000;
  assign out_add[137:128] = 10'h000;
endmodule
