{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610227262250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610227262250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 05:21:02 2021 " "Processing started: Sun Jan 10 05:21:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610227262250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610227262250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610227262250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610227262517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lai246_290.v 1 1 " "Found 1 design units, including 1 entities, in source file lai246_290.v" { { "Info" "ISGN_ENTITY_NAME" "1 lai246_290 " "Found entity 1: lai246_290" {  } { { "LAI246_290.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/LAI246_290.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_deboncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_deboncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "render.v 1 1 " "Found 1 design units, including 1 entities, in source file render.v" { { "Info" "ISGN_ENTITY_NAME" "1 render " "Found entity 1: render" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelclkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelclkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelClkPLL " "Found entity 1: pixelClkPLL" {  } { { "pixelClkPLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgahandler.v 1 1 " "Found 1 design units, including 1 entities, in source file vgahandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAHandler " "Found entity 1: VGAHandler" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7decode.v 2 2 " "Found 2 design units, including 2 entities, in source file seg7decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 intTo4SEG " "Found entity 1: intTo4SEG" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262566 ""} { "Info" "ISGN_ENTITY_NAME" "2 byte2Seg7 " "Found entity 2: byte2Seg7" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text12_24.v 1 1 " "Found 1 design units, including 1 entities, in source file text12_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 text12_24 " "Found entity 1: text12_24" {  } { { "text12_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/text12_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disk200_20.v 1 1 " "Found 1 design units, including 1 entities, in source file disk200_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 disk200_20 " "Found entity 1: disk200_20" {  } { { "disk200_20.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/disk200_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timepll.v 1 1 " "Found 1 design units, including 1 entities, in source file timepll.v" { { "Info" "ISGN_ENTITY_NAME" "1 timePLL " "Found entity 1: timePLL" {  } { { "timePLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/timePLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file mainlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainLogic " "Found entity 1: mainLogic" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "break_record_move264_24.v 1 1 " "Found 1 design units, including 1 entities, in source file break_record_move264_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 break_record_move264_24 " "Found entity 1: break_record_move264_24" {  } { { "break_record_move264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_move264_24.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "break_record_time264_24.v 1 1 " "Found 1 design units, including 1 entities, in source file break_record_time264_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 break_record_time264_24 " "Found entity 1: break_record_time264_24" {  } { { "break_record_time264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_time264_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610227262667 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED9 " "Pin \"LED9\" is missing source" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 872 544 720 888 "LED9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1610227262736 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED8 " "Pin \"LED8\" is missing source" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 840 544 720 856 "LED8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1610227262736 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED7 " "Pin \"LED7\" is missing source" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 808 544 720 824 "LED7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1610227262736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAHandler VGAHandler:inst2 " "Elaborating entity \"VGAHandler\" for hierarchy \"VGAHandler:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 256 504 736 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(73) " "Verilog HDL assignment warning at VGAHandler.v(73): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227262761 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(80) " "Verilog HDL assignment warning at VGAHandler.v(80): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227262761 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(88) " "Verilog HDL assignment warning at VGAHandler.v(88): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227262762 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(98) " "Verilog HDL assignment warning at VGAHandler.v(98): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227262762 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(110) " "Verilog HDL assignment warning at VGAHandler.v(110): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227262762 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(116) " "Verilog HDL assignment warning at VGAHandler.v(116): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227262762 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(117) " "Verilog HDL assignment warning at VGAHandler.v(117): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227262762 "|main|VGAHandler:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelClkPLL pixelClkPLL:inst47 " "Elaborating entity \"pixelClkPLL\" for hierarchy \"pixelClkPLL:inst47\"" {  } { { "main.bdf" "inst47" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 224 -112 144 376 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pixelClkPLL:inst47\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pixelClkPLL:inst47\|altpll:altpll_component\"" {  } { { "pixelClkPLL.v" "altpll_component" { Text "E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelClkPLL:inst47\|altpll:altpll_component " "Elaborated megafunction instantiation \"pixelClkPLL:inst47\|altpll:altpll_component\"" {  } { { "pixelClkPLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227262790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelClkPLL:inst47\|altpll:altpll_component " "Instantiated megafunction \"pixelClkPLL:inst47\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pixelClkPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pixelClkPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262791 ""}  } { { "pixelClkPLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227262791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pixelclkpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pixelclkpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelClkPLL_altpll " "Found entity 1: pixelClkPLL_altpll" {  } { { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227262847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227262847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelClkPLL_altpll pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated " "Elaborating entity \"pixelClkPLL_altpll\" for hierarchy \"pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "render render:inst60 " "Elaborating entity \"render\" for hierarchy \"render:inst60\"" {  } { { "main.bdf" "inst60" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 256 1680 1952 1168 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227262850 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 render.v(309) " "Verilog HDL Declaration warning at render.v(309): vector has more than 2**16 bits" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 309 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610227262853 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 render.v(639) " "Verilog HDL Declaration warning at render.v(639): vector has more than 2**16 bits" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 639 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610227262855 "|main|render:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "render.v(607) " "Verilog HDL Case Statement warning at render.v(607): incomplete case statement has no default case item" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 607 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610227263289 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "TARGET render_NUM render.v(603) " "Verilog HDL warning at render.v(603): variable TARGET in static task or function render_NUM may have unintended latch behavior" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 603 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1610227263290 "|main|render:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "render.v(576) " "Verilog HDL Case Statement warning at render.v(576): incomplete case statement has no default case item" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 576 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610227263350 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "TARGET render_DISK render.v(572) " "Verilog HDL warning at render.v(572): variable TARGET in static task or function render_DISK may have unintended latch behavior" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 572 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1610227263353 "|main|render:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "render.v(642) " "Verilog HDL Case Statement warning at render.v(642): incomplete case statement has no default case item" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 642 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610227263688 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "TARGET render_LAI render.v(638) " "Verilog HDL warning at render.v(638): variable TARGET in static task or function render_LAI may have unintended latch behavior" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 638 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1610227263745 "|main|render:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "render.v(943) " "Verilog HDL Case Statement warning at render.v(943): incomplete case statement has no default case item" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 943 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610227263871 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "TARGET render_BREAK_RECORD render.v(939) " "Verilog HDL warning at render.v(939): variable TARGET in static task or function render_BREAK_RECORD may have unintended latch behavior" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 939 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1610227263876 "|main|render:inst60"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "render_DISK.TARGET 0 render.v(572) " "Net \"render_DISK.TARGET\" at render.v(572) has no driver or initial value, using a default initial value '0'" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 572 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1610227264374 "|main|render:inst60"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "render_NUM.TARGET 0 render.v(603) " "Net \"render_NUM.TARGET\" at render.v(603) has no driver or initial value, using a default initial value '0'" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 603 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1610227264374 "|main|render:inst60"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "render_LAI.TARGET 0 render.v(638) " "Net \"render_LAI.TARGET\" at render.v(638) has no driver or initial value, using a default initial value '0'" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 638 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1610227264374 "|main|render:inst60"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "render_BREAK_RECORD.TARGET 0 render.v(939) " "Net \"render_BREAK_RECORD.TARGET\" at render.v(939) has no driver or initial value, using a default initial value '0'" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 939 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1610227264374 "|main|render:inst60"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text12_24 render:inst60\|text12_24:BEST_B_ins " "Elaborating entity \"text12_24\" for hierarchy \"render:inst60\|text12_24:BEST_B_ins\"" {  } { { "render.v" "BEST_B_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227297223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk200_20 render:inst60\|disk200_20:diska_0_ins " "Elaborating entity \"disk200_20\" for hierarchy \"render:inst60\|disk200_20:diska_0_ins\"" {  } { { "render.v" "diska_0_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227297264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lai246_290 render:inst60\|lai246_290:lai_ins " "Elaborating entity \"lai246_290\" for hierarchy \"render:inst60\|lai246_290:lai_ins\"" {  } { { "render.v" "lai_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227297287 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 LAI246_290.v(3) " "Verilog HDL Declaration warning at LAI246_290.v(3): vector has more than 2**16 bits" {  } { { "LAI246_290.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/LAI246_290.v" 3 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610227297288 "|main|render:inst60|lai246_290:lai_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "break_record_time264_24 render:inst60\|break_record_time264_24:b_rec_t_ins " "Elaborating entity \"break_record_time264_24\" for hierarchy \"render:inst60\|break_record_time264_24:b_rec_t_ins\"" {  } { { "render.v" "b_rec_t_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308444 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 break_record_time264_24.v(4) " "Verilog HDL Declaration warning at break_record_time264_24.v(4): vector has more than 2**16 bits" {  } { { "break_record_time264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_time264_24.v" 4 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610227308538 "|main|render:inst60|break_record_time264_24:b_rec_t_ins"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pixels\[71339..6336\] break_record_time264_24.v(4) " "Output port \"pixels\[71339..6336\]\" at break_record_time264_24.v(4) has no driver" {  } { { "break_record_time264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_time264_24.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1610227308538 "|main|render:inst60|break_record_time264_24:b_rec_t_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "break_record_move264_24 render:inst60\|break_record_move264_24:b_rec_m_ins " "Elaborating entity \"break_record_move264_24\" for hierarchy \"render:inst60\|break_record_move264_24:b_rec_m_ins\"" {  } { { "render.v" "b_rec_m_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308543 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 break_record_move264_24.v(5) " "Verilog HDL Declaration warning at break_record_move264_24.v(5): vector has more than 2**16 bits" {  } { { "break_record_move264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_move264_24.v" 5 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610227308643 "|main|render:inst60|break_record_move264_24:b_rec_m_ins"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pixels\[71339..6336\] break_record_move264_24.v(5) " "Output port \"pixels\[71339..6336\]\" at break_record_move264_24.v(5) has no driver" {  } { { "break_record_move264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_move264_24.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1610227308643 "|main|render:inst60|break_record_move264_24:b_rec_m_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainLogic mainLogic:inst57 " "Elaborating entity \"mainLogic\" for hierarchy \"mainLogic:inst57\"" {  } { { "main.bdf" "inst57" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 256 1168 1440 1168 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(87) " "Verilog HDL assignment warning at mainLogic.v(87): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308649 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(88) " "Verilog HDL assignment warning at mainLogic.v(88): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308649 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(89) " "Verilog HDL assignment warning at mainLogic.v(89): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308649 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(90) " "Verilog HDL assignment warning at mainLogic.v(90): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308649 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(92) " "Verilog HDL assignment warning at mainLogic.v(92): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308649 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(93) " "Verilog HDL assignment warning at mainLogic.v(93): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308649 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(94) " "Verilog HDL assignment warning at mainLogic.v(94): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(95) " "Verilog HDL assignment warning at mainLogic.v(95): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(97) " "Verilog HDL or VHDL warning at the mainLogic.v(97): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(97) " "Verilog HDL assignment warning at mainLogic.v(97): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(98) " "Verilog HDL or VHDL warning at the mainLogic.v(98): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 98 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(98) " "Verilog HDL assignment warning at mainLogic.v(98): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(99) " "Verilog HDL or VHDL warning at the mainLogic.v(99): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 99 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(99) " "Verilog HDL assignment warning at mainLogic.v(99): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(100) " "Verilog HDL or VHDL warning at the mainLogic.v(100): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 100 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(100) " "Verilog HDL assignment warning at mainLogic.v(100): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(102) " "Verilog HDL or VHDL warning at the mainLogic.v(102): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 102 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308650 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(102) " "Verilog HDL assignment warning at mainLogic.v(102): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308651 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(103) " "Verilog HDL or VHDL warning at the mainLogic.v(103): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 103 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308651 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(103) " "Verilog HDL assignment warning at mainLogic.v(103): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308651 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(104) " "Verilog HDL or VHDL warning at the mainLogic.v(104): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 104 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308651 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(104) " "Verilog HDL assignment warning at mainLogic.v(104): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308651 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(105) " "Verilog HDL or VHDL warning at the mainLogic.v(105): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 105 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308651 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(105) " "Verilog HDL assignment warning at mainLogic.v(105): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308652 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(140) " "Verilog HDL assignment warning at mainLogic.v(140): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308652 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(141) " "Verilog HDL assignment warning at mainLogic.v(141): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308652 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(142) " "Verilog HDL assignment warning at mainLogic.v(142): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308652 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainLogic.v(144) " "Verilog HDL assignment warning at mainLogic.v(144): truncated value with size 32 to match size of target (1)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308652 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(176) " "Verilog HDL assignment warning at mainLogic.v(176): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308653 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(177) " "Verilog HDL assignment warning at mainLogic.v(177): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308654 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(178) " "Verilog HDL assignment warning at mainLogic.v(178): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308654 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(179) " "Verilog HDL assignment warning at mainLogic.v(179): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308654 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(180) " "Verilog HDL assignment warning at mainLogic.v(180): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308654 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(181) " "Verilog HDL assignment warning at mainLogic.v(181): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308654 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(182) " "Verilog HDL assignment warning at mainLogic.v(182): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308654 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(183) " "Verilog HDL assignment warning at mainLogic.v(183): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308654 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(184) " "Verilog HDL assignment warning at mainLogic.v(184): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308654 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(185) " "Verilog HDL assignment warning at mainLogic.v(185): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308654 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(245) " "Verilog HDL assignment warning at mainLogic.v(245): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308655 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(248) " "Verilog HDL assignment warning at mainLogic.v(248): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308655 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(251) " "Verilog HDL assignment warning at mainLogic.v(251): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308655 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(258) " "Verilog HDL assignment warning at mainLogic.v(258): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308656 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(261) " "Verilog HDL assignment warning at mainLogic.v(261): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308656 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(264) " "Verilog HDL assignment warning at mainLogic.v(264): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308657 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mainLogic.v(236) " "Verilog HDL Case Statement warning at mainLogic.v(236): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 236 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1610227308657 "|main|mainLogic:inst57"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mainLogic.v(226) " "Verilog HDL Case Statement information at mainLogic.v(226): all case item expressions in this case statement are onehot" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610227308657 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(295) " "Verilog HDL assignment warning at mainLogic.v(295): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308658 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(298) " "Verilog HDL assignment warning at mainLogic.v(298): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308659 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(301) " "Verilog HDL assignment warning at mainLogic.v(301): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308659 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(312) " "Verilog HDL assignment warning at mainLogic.v(312): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308660 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(315) " "Verilog HDL assignment warning at mainLogic.v(315): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308660 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(318) " "Verilog HDL assignment warning at mainLogic.v(318): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308660 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mainLogic.v(290) " "Verilog HDL Case Statement warning at mainLogic.v(290): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 290 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1610227308660 "|main|mainLogic:inst57"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mainLogic.v(280) " "Verilog HDL Case Statement information at mainLogic.v(280): all case item expressions in this case statement are onehot" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 280 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610227308661 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(349) " "Verilog HDL assignment warning at mainLogic.v(349): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308662 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(352) " "Verilog HDL assignment warning at mainLogic.v(352): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308662 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(355) " "Verilog HDL assignment warning at mainLogic.v(355): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308662 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(362) " "Verilog HDL assignment warning at mainLogic.v(362): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308663 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(365) " "Verilog HDL assignment warning at mainLogic.v(365): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308663 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(368) " "Verilog HDL assignment warning at mainLogic.v(368): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308663 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mainLogic.v(344) " "Verilog HDL Case Statement warning at mainLogic.v(344): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 344 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1610227308663 "|main|mainLogic:inst57"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mainLogic.v(334) " "Verilog HDL Case Statement information at mainLogic.v(334): all case item expressions in this case statement are onehot" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 334 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610227308664 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(383) " "Verilog HDL or VHDL warning at the mainLogic.v(383): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 383 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308665 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(389) " "Verilog HDL or VHDL warning at the mainLogic.v(389): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 389 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610227308665 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(403) " "Verilog HDL assignment warning at mainLogic.v(403): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308667 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(407) " "Verilog HDL assignment warning at mainLogic.v(407): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227308667 "|main|mainLogic:inst57"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst54 " "Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst54\"" {  } { { "main.bdf" "inst54" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 424 144 288 504 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.v" "LPM_COUNTER_component" { Text "E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227308884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 2500 " "Parameter \"lpm_modulus\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308885 ""}  } { { "lpm_counter1.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227308885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vmj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vmj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vmj " "Found entity 1: cntr_vmj" {  } { { "db/cntr_vmj.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/cntr_vmj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227308933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227308933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vmj lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated " "Elaborating entity \"cntr_vmj\" for hierarchy \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227308981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227308981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vgc lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|cmpr_vgc:cmpr1 " "Elaborating entity \"cmpr_vgc\" for hierarchy \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|cmpr_vgc:cmpr1\"" {  } { { "db/cntr_vmj.tdf" "cmpr1" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/cntr_vmj.tdf" 135 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timePLL timePLL:inst53 " "Elaborating entity \"timePLL\" for hierarchy \"timePLL:inst53\"" {  } { { "main.bdf" "inst53" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 392 -112 128 544 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll timePLL:inst53\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"timePLL:inst53\|altpll:altpll_component\"" {  } { { "timePLL.v" "altpll_component" { Text "E:/Documents/1091DigitalLogic/FinalProject/timePLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timePLL:inst53\|altpll:altpll_component " "Elaborated megafunction instantiation \"timePLL:inst53\|altpll:altpll_component\"" {  } { { "timePLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/timePLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timePLL:inst53\|altpll:altpll_component " "Instantiated megafunction \"timePLL:inst53\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10000 " "Parameter \"clk0_divide_by\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=timePLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=timePLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227308996 ""}  } { { "timePLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/timePLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227308996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/timepll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/timepll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 timePLL_altpll " "Found entity 1: timePLL_altpll" {  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227309051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227309051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timePLL_altpll timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated " "Elaborating entity \"timePLL_altpll\" for hierarchy \"timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227309051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:inst49 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:inst49\"" {  } { { "main.bdf" "inst49" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 1024 232 400 1136 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227309053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_deboncer.v(78) " "Verilog HDL assignment warning at button_deboncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227309053 "|main|button_debouncer:inst49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_deboncer.v(79) " "Verilog HDL assignment warning at button_deboncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227309053 "|main|button_debouncer:inst49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_deboncer.v(88) " "Verilog HDL assignment warning at button_deboncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227309053 "|main|button_debouncer:inst49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_deboncer.v(90) " "Verilog HDL assignment warning at button_deboncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610227309053 "|main|button_debouncer:inst49"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intTo4SEG intTo4SEG:inst99 " "Elaborating entity \"intTo4SEG\" for hierarchy \"intTo4SEG:inst99\"" {  } { { "main.bdf" "inst99" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 120 1592 1784 200 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227309054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte2Seg7 intTo4SEG:inst99\|byte2Seg7:m0 " "Elaborating entity \"byte2Seg7\" for hierarchy \"intTo4SEG:inst99\|byte2Seg7:m0\"" {  } { { "SEG7Decode.v" "m0" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227309056 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SEG7Decode.v(16) " "Verilog HDL Case Statement warning at SEG7Decode.v(16): incomplete case statement has no default case item" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg SEG7Decode.v(16) " "Verilog HDL Always Construct warning at SEG7Decode.v(16): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] SEG7Decode.v(16) " "Inferred latch for \"seg\[0\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] SEG7Decode.v(16) " "Inferred latch for \"seg\[1\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] SEG7Decode.v(16) " "Inferred latch for \"seg\[2\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] SEG7Decode.v(16) " "Inferred latch for \"seg\[3\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] SEG7Decode.v(16) " "Inferred latch for \"seg\[4\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] SEG7Decode.v(16) " "Inferred latch for \"seg\[5\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] SEG7Decode.v(16) " "Inferred latch for \"seg\[6\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] SEG7Decode.v(16) " "Inferred latch for \"seg\[7\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610227309056 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Div0\"" {  } { { "SEG7Decode.v" "Div0" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 4 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Mod0\"" {  } { { "SEG7Decode.v" "Mod0" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Div1\"" {  } { { "SEG7Decode.v" "Div1" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Mod1\"" {  } { { "SEG7Decode.v" "Mod1" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Div2\"" {  } { { "SEG7Decode.v" "Div2" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Mod2\"" {  } { { "SEG7Decode.v" "Mod2" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod1\"" {  } { { "mainLogic.v" "Mod1" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod2\"" {  } { { "mainLogic.v" "Mod2" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod7\"" {  } { { "mainLogic.v" "Mod7" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod8\"" {  } { { "mainLogic.v" "Mod8" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div6\"" {  } { { "mainLogic.v" "Div6" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div7\"" {  } { { "mainLogic.v" "Div7" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div0\"" {  } { { "mainLogic.v" "Div0" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div1\"" {  } { { "mainLogic.v" "Div1" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod0\"" {  } { { "mainLogic.v" "Mod0" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod6\"" {  } { { "mainLogic.v" "Mod6" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod9\"" {  } { { "mainLogic.v" "Mod9" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div10\"" {  } { { "mainLogic.v" "Div10" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod10\"" {  } { { "mainLogic.v" "Mod10" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div9\"" {  } { { "mainLogic.v" "Div9" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod11\"" {  } { { "mainLogic.v" "Mod11" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634724 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1610227634724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Div0\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Div0 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634755 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227634755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227634803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227634803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227634811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227634811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227634828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227634828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227634884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227634884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227634935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227634935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Mod0\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Mod0 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634941 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227634941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_9bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227634989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227634989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Div1\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227634998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Div1 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227634998 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227634998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Mod1\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227635079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Mod1 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635079 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227635079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v9m " "Found entity 1: lpm_divide_v9m" {  } { { "db/lpm_divide_v9m.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_v9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_56f " "Found entity 1: alt_u_div_56f" {  } { { "db/alt_u_div_56f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_56f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Div2\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227635165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Div2 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635165 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227635165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Mod2\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227635240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Mod2 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635240 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227635240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s9m " "Found entity 1: lpm_divide_s9m" {  } { { "db/lpm_divide_s9m.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_s9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainLogic:inst57\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"mainLogic:inst57\|lpm_divide:Mod1\"" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227635320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainLogic:inst57\|lpm_divide:Mod1 " "Instantiated megafunction \"mainLogic:inst57\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635320 ""}  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227635320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u9m " "Found entity 1: lpm_divide_u9m" {  } { { "db/lpm_divide_u9m.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_u9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_36f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_36f " "Found entity 1: alt_u_div_36f" {  } { { "db/alt_u_div_36f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_36f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainLogic:inst57\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"mainLogic:inst57\|lpm_divide:Mod2\"" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227635404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainLogic:inst57\|lpm_divide:Mod2 " "Instantiated megafunction \"mainLogic:inst57\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635404 ""}  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227635404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainLogic:inst57\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"mainLogic:inst57\|lpm_divide:Div6\"" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227635488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainLogic:inst57\|lpm_divide:Div6 " "Instantiated megafunction \"mainLogic:inst57\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635488 ""}  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227635488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rhm " "Found entity 1: lpm_divide_rhm" {  } { { "db/lpm_divide_rhm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_rhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainLogic:inst57\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"mainLogic:inst57\|lpm_divide:Div7\"" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227635545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainLogic:inst57\|lpm_divide:Div7 " "Instantiated megafunction \"mainLogic:inst57\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610227635545 ""}  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610227635545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_phm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_phm " "Found entity 1: lpm_divide_phm" {  } { { "db/lpm_divide_phm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_phm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610227635596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610227635596 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "52 " "52 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1610227640676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[6\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640814 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[5\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640814 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[4\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640814 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[3\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[2\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[1\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_13_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_13_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 51 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[0\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[6\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[5\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[4\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[3\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[2\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[1\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_7_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_7_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 61 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[0\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[6\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[5\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640815 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[4\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640816 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[3\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640816 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[2\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640816 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[1\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 46 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640816 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[0\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640817 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[6\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640817 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[5\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640817 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[4\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640817 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[3\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640817 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[2\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640817 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[1\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640817 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[0\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610227640817 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610227640817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED9 GND " "Pin \"LED9\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 872 544 720 888 "LED9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610227690344 "|main|LED9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 840 544 720 856 "LED8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610227690344 "|main|LED8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 808 544 720 824 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610227690344 "|main|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7\[31\] VCC " "Pin \"SEG7\[31\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 144 1808 1984 160 "SEG7\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610227690344 "|main|SEG7[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7\[23\] VCC " "Pin \"SEG7\[23\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 144 1808 1984 160 "SEG7\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610227690344 "|main|SEG7[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7\[15\] VCC " "Pin \"SEG7\[15\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 144 1808 1984 160 "SEG7\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610227690344 "|main|SEG7[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7\[7\] VCC " "Pin \"SEG7\[7\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 144 1808 1984 160 "SEG7\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610227690344 "|main|SEG7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1610227690344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1610227691651 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1610227712946 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227712995 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1610227712995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610227713849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610227713849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15490 " "Implemented 15490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610227715113 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610227715113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15431 " "Implemented 15431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610227715113 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1610227715113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610227715113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5105 " "Peak virtual memory: 5105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610227715181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 05:28:35 2021 " "Processing ended: Sun Jan 10 05:28:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610227715181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:33 " "Elapsed time: 00:07:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610227715181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:31 " "Total CPU time (on all processors): 00:07:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610227715181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610227715181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610227716533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610227716533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 05:28:36 2021 " "Processing started: Sun Jan 10 05:28:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610227716533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1610227716533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1610227716533 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1610227716578 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1610227716579 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1610227716579 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1610227716820 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1610227716900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610227716935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610227716935 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 2018 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610227716979 ""}  } { { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 2018 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1610227716979 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610227716980 ""}  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1610227716980 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610227717639 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1610227717649 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610227717842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610227717842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610227717842 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610227717842 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 23008 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610227717853 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 23010 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610227717853 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 23012 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610227717853 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 23014 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610227717853 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1610227717853 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610227717857 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 " "The parameters of the PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 and the PLL pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 74 " "The value of the parameter \"M\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 74" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 7 " "The value of the parameter \"N\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 7" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 16258 " "The value of the parameter \"Min Lock Period\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 16258" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 26455 " "The value of the parameter \"Max Lock Period\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 26455" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610227718650 ""}  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timePLL:inst53|altpll:altpll_component|timePLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0} { 0 { 0 ""} 0 2018 9662 10382 0}  }  } } { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixelClkPLL:inst47|altpll:altpll_component|pixelClkPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1610227718650 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 0 Pin_G21 " "PLL \"timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G21\"" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 392 -112 128 544 "inst53" "" } } } } { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timePLL:inst53|altpll:altpll_component|timePLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1610227718671 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1610227719977 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1610227719986 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1610227719986 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1610227720012 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610227720069 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1610227720069 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1610227720126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1610227720126 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1610227720127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK_50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[15\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[15\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 896 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[14\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[14\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 895 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[13\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[13\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 894 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[12\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[12\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 893 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[11\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[11\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 892 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[9\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[9\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 890 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[8\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[8\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 889 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[7\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[7\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 888 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[6\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[6\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 887 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[5\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[5\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1610227720643 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610227720643 ""}  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 280 -320 -144 296 "CLK_50MHz" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 22994 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610227720643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610227720643 ""}  } { { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixelClkPLL:inst47|altpll:altpll_component|pixelClkPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 2018 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610227720643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610227720644 ""}  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timePLL:inst53|altpll:altpll_component|timePLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610227720644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intTo4SEG:inst99\|byte2Seg7:m0\|Mux7~0  " "Automatically promoted node intTo4SEG:inst99\|byte2Seg7:m0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610227720644 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intTo4SEG:inst99|byte2Seg7:m0|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 6863 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610227720644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intTo4SEG:inst99\|byte2Seg7:m2\|Mux7~0  " "Automatically promoted node intTo4SEG:inst99\|byte2Seg7:m2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610227720644 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intTo4SEG:inst99|byte2Seg7:m2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 7424 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610227720644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intTo4SEG:inst99\|byte2Seg7:m3\|Mux7~0  " "Automatically promoted node intTo4SEG:inst99\|byte2Seg7:m3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610227720644 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intTo4SEG:inst99|byte2Seg7:m3|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 7637 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610227720644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render:inst60\|text12_24:move1_ins\|WideOr58~0  " "Automatically promoted node render:inst60\|text12_24:move1_ins\|WideOr58~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610227720644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGAHandler:inst2\|nowLine~459 " "Destination node VGAHandler:inst2\|nowLine~459" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 8 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGAHandler:inst2|nowLine~459 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 9329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGAHandler:inst2\|nowLine~480 " "Destination node VGAHandler:inst2\|nowLine~480" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 8 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGAHandler:inst2|nowLine~480 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 9403 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610227720644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610227720644 ""}  } { { "text12_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/text12_24.v" 7 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { render:inst60|text12_24:move1_ins|WideOr58~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 7137 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610227720644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610227722048 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610227722055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610227722055 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610227722062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610227722069 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1610227722075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1610227722076 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610227722082 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610227722484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1610227722493 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610227722493 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[0\] " "Node \"RAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[10\] " "Node \"RAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[11\] " "Node \"RAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[1\] " "Node \"RAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[2\] " "Node \"RAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[3\] " "Node \"RAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[4\] " "Node \"RAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[5\] " "Node \"RAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[6\] " "Node \"RAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[7\] " "Node \"RAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[8\] " "Node \"RAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[9\] " "Node \"RAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_BA\[0\] " "Node \"RAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_BA\[1\] " "Node \"RAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_CAS " "Node \"RAM_CAS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_CKE " "Node \"RAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_CLK " "Node \"RAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_CS " "Node \"RAM_CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[0\] " "Node \"RAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[10\] " "Node \"RAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[11\] " "Node \"RAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[12\] " "Node \"RAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[13\] " "Node \"RAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[14\] " "Node \"RAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[15\] " "Node \"RAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[1\] " "Node \"RAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[2\] " "Node \"RAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[3\] " "Node \"RAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[4\] " "Node \"RAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[5\] " "Node \"RAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[6\] " "Node \"RAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[7\] " "Node \"RAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[8\] " "Node \"RAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[9\] " "Node \"RAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_LDQM " "Node \"RAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_RAS " "Node \"RAM_RAS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_UDQM " "Node \"RAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_WE " "Node \"RAM_WE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610227723221 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1610227723221 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610227723224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610227725163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610227733875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610227733942 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610227797978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:04 " "Fitter placement operations ending: elapsed time is 00:01:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610227797979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610227799947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 3.7% " "1e+03 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1610227808660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "44 " "Router estimated average interconnect usage is 44% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "68 X0_Y0 X9_Y9 " "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } { { "loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} 0 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1610227812102 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610227812102 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1610227902555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "general routing congestion " "Fitter routing phase terminated due to predicted failure from general routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "348 " "Routing phase ended with 348 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Quartus II" 0 -1 1610229193489 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "moderate " "The likelihood of this design fitting with aggressive routability optimizations is moderate" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Quartus II" 0 -1 1610229193489 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1610229193489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:23:13 " "Fitter routing operations ending: elapsed time is 00:23:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610229193588 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "d:/altera/13.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "E:/Documents/1091DigitalLogic/FinalProject/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1610229194143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1610229194144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1610229194145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610229194145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610229203471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610229203537 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610229466231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:23 " "Fitter placement operations ending: elapsed time is 00:04:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610229466231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610229468113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 3.6% " "1e+03 ns of routing delay (approximately 3.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1610229476573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "38 " "Router estimated average interconnect usage is 38% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "57 X31_Y20 X41_Y29 " "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } { { "loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} 31 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1610229479717 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610229479717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:16 " "Fitter routing operations ending: elapsed time is 00:01:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610229544829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1610229544832 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "23.63 " "Total time spent on timing analysis during the Fitter is 23.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1610229545122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610229545176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610229547049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610229547102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610229548810 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610229550587 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1610229551895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/1091DigitalLogic/FinalProject/output_files/FinalProject.fit.smsg " "Generated suppressed messages file E:/Documents/1091DigitalLogic/FinalProject/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1610229552685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5065 " "Peak virtual memory: 5065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610229554809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 05:59:14 2021 " "Processing ended: Sun Jan 10 05:59:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610229554809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:30:38 " "Elapsed time: 00:30:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610229554809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:30:35 " "Total CPU time (on all processors): 00:30:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610229554809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610229554809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1610229556007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610229556007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 05:59:15 2021 " "Processing started: Sun Jan 10 05:59:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610229556007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1610229556007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1610229556007 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1610229557145 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1610229557180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610229557516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 05:59:17 2021 " "Processing ended: Sun Jan 10 05:59:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610229557516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610229557516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610229557516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1610229557516 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1610229558150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1610229558786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610229558788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 05:59:18 2021 " "Processing started: Sun Jan 10 05:59:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610229558788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610229558788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610229558788 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1610229558842 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610229559173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610229559212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610229559212 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1610229559886 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1610229560009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1610229560010 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHz CLK_50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHz CLK_50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560034 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst47\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst47\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560034 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst53\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10000 -duty_cycle 50.00 -name \{inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst53\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10000 -duty_cycle 50.00 -name \{inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560034 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1610229560034 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560039 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mainLogic:inst57\|MOVES_COUNT\[10\] mainLogic:inst57\|MOVES_COUNT\[10\] " "create_clock -period 1.000 -name mainLogic:inst57\|MOVES_COUNT\[10\] mainLogic:inst57\|MOVES_COUNT\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560039 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560039 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datad  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datad  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: datac  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datad  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datac  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datad  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datac  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610229560180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1610229560224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560225 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1610229560227 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1610229560239 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610229560887 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610229560887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -41.591 " "Worst-case setup slack is -41.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.591           -8491.226 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -41.591           -8491.226 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.386            -681.042 mainLogic:inst57\|MOVES_COUNT\[10\]  " "  -25.386            -681.042 mainLogic:inst57\|MOVES_COUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.751            -886.487 CLK_50MHz  " "   -3.751            -886.487 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.016             -54.350 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.016             -54.350 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725              -0.725 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]  " "   -0.725              -0.725 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610229560893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -21.622 " "Worst-case hold slack is -21.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.622            -428.115 mainLogic:inst57\|MOVES_COUNT\[10\]  " "  -21.622            -428.115 mainLogic:inst57\|MOVES_COUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.365              -0.553 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.365              -0.553 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLK_50MHz  " "    0.286               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.343               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]  " "    0.385               0.000 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229560981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610229560981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610229560989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610229560995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -19.992 " "Worst-case minimum pulse width slack is -19.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229561005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229561005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.992          -73064.395 mainLogic:inst57\|MOVES_COUNT\[10\]  " "  -19.992          -73064.395 mainLogic:inst57\|MOVES_COUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229561005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.686 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -4.686 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229561005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.664               0.000 CLK_50MHz  " "    9.664               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229561005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.616               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.616               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229561005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99999.754               0.000 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99999.754               0.000 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229561005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610229561005 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610229564022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1610229564072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1610229565965 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datad  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datad  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: datac  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datad  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datac  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datad  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datac  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566526 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610229566526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566547 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610229566700 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610229566700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.124 " "Worst-case setup slack is -37.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.124           -7578.896 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -37.124           -7578.896 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.838            -611.924 mainLogic:inst57\|MOVES_COUNT\[10\]  " "  -22.838            -611.924 mainLogic:inst57\|MOVES_COUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.206            -751.073 CLK_50MHz  " "   -3.206            -751.073 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513             -44.940 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.513             -44.940 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475              -0.475 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]  " "   -0.475              -0.475 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610229566708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -19.121 " "Worst-case hold slack is -19.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.121            -376.932 mainLogic:inst57\|MOVES_COUNT\[10\]  " "  -19.121            -376.932 mainLogic:inst57\|MOVES_COUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436              -1.051 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.436              -1.051 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 CLK_50MHz  " "    0.224               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.298               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]  " "    0.341               0.000 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610229566806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610229566814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610229566823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -17.718 " "Worst-case minimum pulse width slack is -17.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.718          -64500.906 mainLogic:inst57\|MOVES_COUNT\[10\]  " "  -17.718          -64500.906 mainLogic:inst57\|MOVES_COUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.725 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -3.725 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.671               0.000 CLK_50MHz  " "    9.671               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.603               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.603               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99999.739               0.000 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99999.739               0.000 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229566833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610229566833 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610229569805 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datad  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datac  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datad  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: datac  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datad  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datac  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datad  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datad  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datac  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570218 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610229570218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570246 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610229570331 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610229570331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.415 " "Worst-case setup slack is -23.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.415           -4903.932 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -23.415           -4903.932 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.116            -382.680 mainLogic:inst57\|MOVES_COUNT\[10\]  " "  -14.116            -382.680 mainLogic:inst57\|MOVES_COUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684            -362.384 CLK_50MHz  " "   -1.684            -362.384 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529             -26.995 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.529             -26.995 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]  " "    0.014               0.000 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610229570342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -12.053 " "Worst-case hold slack is -12.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.053            -239.133 mainLogic:inst57\|MOVES_COUNT\[10\]  " "  -12.053            -239.133 mainLogic:inst57\|MOVES_COUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -0.551 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.257              -0.551 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 CLK_50MHz  " "    0.087               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]  " "    0.208               0.000 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610229570437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610229570449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610229570460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.960 " "Worst-case minimum pulse width slack is -10.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.960          -38896.790 mainLogic:inst57\|MOVES_COUNT\[10\]  " "  -10.960          -38896.790 mainLogic:inst57\|MOVES_COUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.010 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -2.010 lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 CLK_50MHz  " "    9.411               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.645               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.645               0.000 inst47\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99999.784               0.000 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99999.784               0.000 inst53\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610229570471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610229570471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610229573368 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610229573368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610229573689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 05:59:33 2021 " "Processing ended: Sun Jan 10 05:59:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610229573689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610229573689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610229573689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610229573689 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 217 s " "Quartus II Full Compilation was successful. 0 errors, 217 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610229574526 ""}
