{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we0",
          "name": "C_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d0",
          "name": "C_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_address1",
          "name": "C_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce1",
          "name": "C_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we1",
          "name": "C_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d1",
          "name": "C_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "40010",
    "Latency": "40009"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114453611",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_40s_42ns_81_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_15_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_31_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_65_5_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x2.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x3.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x4.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x5.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_513_8_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_phase1_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_init_col_sums.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_norm.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_sum.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_accum_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_write_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_mul_40s_42ns_81_1_1.v",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_15_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_31_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_65_5_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x2.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x3.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x4.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x5.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_513_8_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_phase1_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_init_col_sums.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_norm.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_sum.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_accum_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_write_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_d0": "DATA"},
      "ports": ["C_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"C_address1": "DATA"},
      "ports": ["C_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_d1": "DATA"},
      "ports": ["C_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "14"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "24"
    },
    "C_address0": {
      "dir": "out",
      "width": "14"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_address1": {
      "dir": "out",
      "width": "14"
    },
    "C_ce1": {
      "dir": "out",
      "width": "1"
    },
    "C_we1": {
      "dir": "out",
      "width": "1"
    },
    "C_d1": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "icmp_ln36_fu_1626_p2 add_ln36_fu_1632_p2 add_ln51_fu_2175_p2 xor_ln51_fu_2201_p2 and_ln51_fu_2207_p2 xor_ln51_1_fu_2213_p2 select_ln51_fu_2219_p3 denom_1_fu_2227_p3 top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_43_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858",
          "BindInstances": "icmp_ln43_fu_1061_p2 add_ln43_fu_1067_p2 add_ln45_fu_1077_p2 add_ln47_fu_1558_p2 add_ln47_1_fu_1564_p2 xor_ln47_fu_1586_p2 and_ln47_fu_1592_p2 xor_ln47_1_fu_1598_p2 select_ln47_fu_1604_p3 select_ln47_1_fu_1612_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_67_5",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930",
          "BindInstances": "icmp_ln67_fu_1557_p2 add_ln67_fu_1563_p2 sparsemux_129_6_24_1_1_U233 mul_40s_42ns_81_1_1_U232 sub_ln69_fu_2003_p2 select_ln69_1_fu_2027_p3 sub_ln69_1_fu_2038_p2 select_ln69_2_fu_2044_p3 or_ln69_fu_2082_p2 xor_ln69_fu_2088_p2 and_ln69_fu_2094_p2 and_ln69_2_fu_2100_p2 xor_ln69_1_fu_2106_p2 and_ln69_1_fu_2112_p2 select_ln69_fu_2118_p3 or_ln69_1_fu_2126_p2 scale_64_fu_2132_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_54_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062",
          "BindInstances": "sparsemux_17_6_24_1_1_U68 sdiv_40ns_24s_40_44_1_U69 icmp_ln60_fu_2557_p2 icmp_ln60_1_fu_2563_p2 or_ln60_fu_2569_p2 xor_ln60_fu_2575_p2 and_ln60_fu_2581_p2 xor_ln60_1_fu_2587_p2 or_ln60_1_fu_2593_p2 and_ln60_1_fu_2599_p2 select_ln60_fu_2605_p3 or_ln60_2_fu_2613_p2 t_1_fu_2619_p3 sparsemux_17_6_24_1_1_U84 col_sum_64_fu_2675_p2 add_ln62_1_fu_2681_p2 icmp_ln62_fu_2687_p2 xor_ln62_fu_2726_p2 and_ln62_fu_2732_p2 xor_ln62_1_fu_2738_p2 and_ln62_1_fu_2744_p2 xor_ln62_2_fu_2750_p2 sparsemux_17_6_24_1_1_U70 sdiv_40ns_24s_40_44_1_U71 icmp_ln60_2_fu_2803_p2 icmp_ln60_3_fu_2809_p2 or_ln60_3_fu_2815_p2 xor_ln60_2_fu_2821_p2 and_ln60_2_fu_2827_p2 xor_ln60_3_fu_2833_p2 or_ln60_4_fu_2839_p2 and_ln60_3_fu_2845_p2 select_ln60_2_fu_2851_p3 or_ln60_5_fu_2859_p2 t_3_fu_2865_p3 sparsemux_17_6_24_1_1_U85 col_sum_65_fu_2921_p2 add_ln62_2_fu_2927_p2 icmp_ln62_2_fu_2933_p2 xor_ln62_3_fu_2972_p2 and_ln62_2_fu_2978_p2 xor_ln62_4_fu_2984_p2 and_ln62_3_fu_2990_p2 xor_ln62_5_fu_2996_p2 sparsemux_17_6_24_1_1_U72 sdiv_40ns_24s_40_44_1_U73 icmp_ln60_4_fu_3049_p2 icmp_ln60_5_fu_3055_p2 or_ln60_6_fu_3061_p2 xor_ln60_4_fu_3067_p2 and_ln60_4_fu_3073_p2 xor_ln60_5_fu_3079_p2 or_ln60_7_fu_3085_p2 and_ln60_5_fu_3091_p2 select_ln60_4_fu_3097_p3 or_ln60_8_fu_3105_p2 t_5_fu_3111_p3 sparsemux_17_6_24_1_1_U86 col_sum_66_fu_3167_p2 add_ln62_3_fu_3173_p2 icmp_ln62_3_fu_3179_p2 xor_ln62_6_fu_3218_p2 and_ln62_4_fu_3224_p2 xor_ln62_7_fu_3230_p2 and_ln62_5_fu_3236_p2 xor_ln62_8_fu_3242_p2 sparsemux_17_6_24_1_1_U74 sdiv_40ns_24s_40_44_1_U75 icmp_ln60_6_fu_3295_p2 icmp_ln60_7_fu_3301_p2 or_ln60_9_fu_3307_p2 xor_ln60_6_fu_3313_p2 and_ln60_6_fu_3319_p2 xor_ln60_7_fu_3325_p2 or_ln60_10_fu_3331_p2 and_ln60_7_fu_3337_p2 select_ln60_6_fu_3343_p3 or_ln60_11_fu_3351_p2 t_7_fu_3357_p3 sparsemux_17_6_24_1_1_U87 col_sum_67_fu_3413_p2 add_ln62_4_fu_3419_p2 icmp_ln62_4_fu_3425_p2 xor_ln62_9_fu_3464_p2 and_ln62_6_fu_3470_p2 xor_ln62_10_fu_3476_p2 and_ln62_7_fu_3482_p2 xor_ln62_11_fu_3488_p2 sparsemux_17_6_24_1_1_U76 sdiv_40ns_24s_40_44_1_U77 icmp_ln60_8_fu_3541_p2 icmp_ln60_9_fu_3547_p2 or_ln60_12_fu_3553_p2 xor_ln60_8_fu_3559_p2 and_ln60_8_fu_3565_p2 xor_ln60_9_fu_3571_p2 or_ln60_13_fu_3577_p2 and_ln60_9_fu_3583_p2 select_ln60_8_fu_3589_p3 or_ln60_14_fu_3597_p2 t_9_fu_3603_p3 sparsemux_17_6_24_1_1_U88 col_sum_68_fu_3659_p2 add_ln62_5_fu_3665_p2 icmp_ln62_5_fu_3671_p2 xor_ln62_12_fu_3710_p2 and_ln62_8_fu_3716_p2 xor_ln62_13_fu_3722_p2 and_ln62_9_fu_3728_p2 xor_ln62_14_fu_3734_p2 sparsemux_17_6_24_1_1_U78 sdiv_40ns_24s_40_44_1_U79 icmp_ln60_10_fu_3787_p2 icmp_ln60_11_fu_3793_p2 or_ln60_15_fu_3799_p2 xor_ln60_10_fu_3805_p2 and_ln60_10_fu_3811_p2 xor_ln60_11_fu_3817_p2 or_ln60_16_fu_3823_p2 and_ln60_11_fu_3829_p2 select_ln60_10_fu_3835_p3 or_ln60_17_fu_3843_p2 t_11_fu_3849_p3 sparsemux_17_6_24_1_1_U89 col_sum_69_fu_3905_p2 add_ln62_6_fu_3911_p2 icmp_ln62_6_fu_3917_p2 xor_ln62_15_fu_3956_p2 and_ln62_10_fu_3962_p2 xor_ln62_16_fu_3968_p2 and_ln62_11_fu_3974_p2 xor_ln62_17_fu_3980_p2 sparsemux_17_6_24_1_1_U80 sdiv_40ns_24s_40_44_1_U81 icmp_ln60_12_fu_4033_p2 icmp_ln60_13_fu_4039_p2 or_ln60_18_fu_4045_p2 xor_ln60_12_fu_4051_p2 and_ln60_12_fu_4057_p2 xor_ln60_13_fu_4063_p2 or_ln60_19_fu_4069_p2 and_ln60_13_fu_4075_p2 select_ln60_12_fu_4081_p3 or_ln60_20_fu_4089_p2 t_13_fu_4095_p3 sparsemux_17_6_24_1_1_U90 col_sum_70_fu_4151_p2 add_ln62_7_fu_4157_p2 icmp_ln62_7_fu_4163_p2 xor_ln62_18_fu_4202_p2 and_ln62_12_fu_4208_p2 xor_ln62_19_fu_4214_p2 and_ln62_13_fu_4220_p2 xor_ln62_20_fu_4226_p2 sparsemux_17_6_24_1_1_U82 sdiv_40ns_24s_40_44_1_U83 icmp_ln60_14_fu_4279_p2 icmp_ln60_15_fu_4285_p2 or_ln60_21_fu_4291_p2 xor_ln60_14_fu_4297_p2 and_ln60_14_fu_4303_p2 xor_ln60_15_fu_4309_p2 or_ln60_22_fu_4315_p2 and_ln60_15_fu_4321_p2 select_ln60_14_fu_4327_p3 or_ln60_23_fu_4335_p2 t_15_fu_4341_p3 sparsemux_17_6_24_1_1_U91 col_sum_71_fu_4397_p2 add_ln62_8_fu_4403_p2 icmp_ln62_8_fu_4409_p2 xor_ln62_21_fu_4448_p2 and_ln62_14_fu_4454_p2 xor_ln62_22_fu_4460_p2 and_ln62_15_fu_4466_p2 xor_ln62_23_fu_4472_p2 add_ln54_fu_2498_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212",
          "BindInstances": "icmp_ln73_fu_999_p2 add_ln73_1_fu_1005_p2 add_ln73_fu_1021_p2 select_ln74_fu_1035_p3 select_ln73_fu_1043_p3 sparsemux_17_6_24_1_1_U366 mul_24s_24s_48_1_1_U364 add_ln77_fu_1464_p2 xor_ln77_fu_1478_p2 and_ln77_fu_1484_p2 grp_fu_895_p2 grp_fu_909_p2 grp_fu_915_p2 select_ln77_fu_1498_p3 xor_ln77_1_fu_1506_p2 and_ln77_1_fu_1512_p2 select_ln77_1_fu_1518_p3 and_ln77_2_fu_1526_p2 xor_ln77_2_fu_1532_p2 or_ln77_fu_1538_p2 xor_ln77_3_fu_1544_p2 and_ln77_3_fu_1550_p2 and_ln77_4_fu_1556_p2 or_ln77_16_fu_1562_p2 xor_ln77_4_fu_1568_p2 and_ln77_5_fu_1574_p2 select_ln77_2_fu_1580_p3 or_ln77_1_fu_1588_p2 select_ln77_3_fu_1594_p3 sparsemux_17_6_24_1_1_U367 mul_24s_24s_48_1_1_U365 add_ln77_1_fu_1623_p2 xor_ln77_5_fu_1637_p2 and_ln77_6_fu_1643_p2 grp_fu_955_p2 grp_fu_969_p2 grp_fu_975_p2 select_ln77_4_fu_1657_p3 xor_ln77_6_fu_1665_p2 and_ln77_7_fu_1671_p2 select_ln77_5_fu_1677_p3 and_ln77_8_fu_1685_p2 xor_ln77_7_fu_1691_p2 or_ln77_2_fu_1697_p2 xor_ln77_8_fu_1703_p2 and_ln77_9_fu_1709_p2 and_ln77_10_fu_1715_p2 or_ln77_17_fu_1721_p2 xor_ln77_9_fu_1727_p2 and_ln77_11_fu_1733_p2 select_ln77_6_fu_1739_p3 or_ln77_3_fu_1747_p2 select_ln77_7_fu_1753_p3 sparsemux_17_6_24_1_1_U368 mul_24s_24s_48_1_1_U364 add_ln77_2_fu_1808_p2 xor_ln77_10_fu_1822_p2 and_ln77_12_fu_1828_p2 grp_fu_895_p2 grp_fu_909_p2 grp_fu_915_p2 select_ln77_8_fu_1842_p3 xor_ln77_11_fu_1850_p2 and_ln77_13_fu_1856_p2 select_ln77_9_fu_1862_p3 and_ln77_14_fu_1870_p2 xor_ln77_12_fu_1876_p2 or_ln77_4_fu_1882_p2 xor_ln77_13_fu_1888_p2 and_ln77_15_fu_1894_p2 and_ln77_16_fu_1900_p2 or_ln77_18_fu_1906_p2 xor_ln77_14_fu_1912_p2 and_ln77_17_fu_1918_p2 select_ln77_10_fu_1924_p3 or_ln77_5_fu_1932_p2 select_ln77_11_fu_1938_p3 sparsemux_17_6_24_1_1_U369 mul_24s_24s_48_1_1_U365 add_ln77_3_fu_1966_p2 xor_ln77_15_fu_1980_p2 and_ln77_18_fu_1986_p2 grp_fu_955_p2 grp_fu_969_p2 grp_fu_975_p2 select_ln77_12_fu_2000_p3 xor_ln77_16_fu_2008_p2 and_ln77_19_fu_2014_p2 select_ln77_13_fu_2020_p3 and_ln77_20_fu_2028_p2 xor_ln77_17_fu_2034_p2 or_ln77_6_fu_2040_p2 xor_ln77_18_fu_2046_p2 and_ln77_21_fu_2052_p2 and_ln77_22_fu_2058_p2 or_ln77_19_fu_2064_p2 xor_ln77_19_fu_2070_p2 and_ln77_23_fu_2076_p2 select_ln77_14_fu_2082_p3 or_ln77_7_fu_2090_p2 select_ln77_15_fu_2096_p3 sparsemux_17_6_24_1_1_U370 mul_24s_24s_48_1_1_U364 add_ln77_4_fu_2170_p2 xor_ln77_20_fu_2184_p2 and_ln77_24_fu_2190_p2 grp_fu_895_p2 grp_fu_909_p2 grp_fu_915_p2 select_ln77_16_fu_2204_p3 xor_ln77_21_fu_2212_p2 and_ln77_25_fu_2218_p2 select_ln77_17_fu_2224_p3 and_ln77_26_fu_2232_p2 xor_ln77_22_fu_2238_p2 or_ln77_8_fu_2244_p2 xor_ln77_23_fu_2250_p2 and_ln77_27_fu_2256_p2 and_ln77_28_fu_2262_p2 or_ln77_20_fu_2268_p2 xor_ln77_24_fu_2274_p2 and_ln77_29_fu_2280_p2 select_ln77_18_fu_2286_p3 or_ln77_9_fu_2294_p2 select_ln77_19_fu_2300_p3 sparsemux_17_6_24_1_1_U371 mul_24s_24s_48_1_1_U365 add_ln77_5_fu_2328_p2 xor_ln77_25_fu_2342_p2 and_ln77_30_fu_2348_p2 grp_fu_955_p2 grp_fu_969_p2 grp_fu_975_p2 select_ln77_20_fu_2362_p3 xor_ln77_26_fu_2370_p2 and_ln77_31_fu_2376_p2 select_ln77_21_fu_2382_p3 and_ln77_32_fu_2390_p2 xor_ln77_27_fu_2396_p2 or_ln77_10_fu_2402_p2 xor_ln77_28_fu_2408_p2 and_ln77_33_fu_2414_p2 and_ln77_34_fu_2420_p2 or_ln77_21_fu_2426_p2 xor_ln77_29_fu_2432_p2 and_ln77_35_fu_2438_p2 select_ln77_22_fu_2444_p3 or_ln77_11_fu_2452_p2 select_ln77_23_fu_2458_p3 sparsemux_17_6_24_1_1_U372 mul_24s_24s_48_1_1_U364 add_ln77_6_fu_2516_p2 xor_ln77_30_fu_2530_p2 and_ln77_36_fu_2536_p2 grp_fu_895_p2 grp_fu_909_p2 grp_fu_915_p2 select_ln77_24_fu_2550_p3 xor_ln77_31_fu_2558_p2 and_ln77_37_fu_2564_p2 select_ln77_25_fu_2570_p3 and_ln77_38_fu_2578_p2 xor_ln77_32_fu_2584_p2 or_ln77_12_fu_2590_p2 xor_ln77_33_fu_2596_p2 and_ln77_39_fu_2602_p2 and_ln77_40_fu_2608_p2 or_ln77_22_fu_2614_p2 xor_ln77_34_fu_2620_p2 and_ln77_41_fu_2626_p2 select_ln77_26_fu_2632_p3 or_ln77_13_fu_2640_p2 select_ln77_27_fu_2646_p3 sparsemux_17_6_24_1_1_U373 mul_24s_24s_48_1_1_U365 add_ln77_7_fu_2674_p2 xor_ln77_35_fu_2688_p2 and_ln77_42_fu_2694_p2 grp_fu_955_p2 grp_fu_969_p2 grp_fu_975_p2 select_ln77_28_fu_2708_p3 xor_ln77_36_fu_2716_p2 and_ln77_43_fu_2722_p2 select_ln77_29_fu_2728_p3 and_ln77_44_fu_2736_p2 xor_ln77_37_fu_2742_p2 or_ln77_14_fu_2748_p2 xor_ln77_38_fu_2754_p2 and_ln77_45_fu_2760_p2 and_ln77_46_fu_2766_p2 or_ln77_23_fu_2772_p2 xor_ln77_39_fu_2778_p2 and_ln77_47_fu_2784_p2 select_ln77_30_fu_2790_p3 or_ln77_15_fu_2798_p2 select_ln77_31_fu_2804_p3 add_ln74_fu_2112_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_43_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_54_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_67_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_43_3": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.385"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1576",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "214",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_54_4": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "54",
          "LatencyWorst": "54",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.737"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_4",
            "TripCount": "8",
            "Latency": "52",
            "PipelineII": "1",
            "PipelineDepth": "46"
          }],
        "Area": {
          "FF": "28515",
          "AVAIL_FF": "141120",
          "UTIL_FF": "20",
          "LUT": "25886",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "36",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_67_5": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.731"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_67_5",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "1652",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "572",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7": {
        "Latency": {
          "LatencyBest": "8195",
          "LatencyAvg": "8195",
          "LatencyWorst": "8195",
          "PipelineII": "8194",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_73_6_VITIS_LOOP_74_7",
            "TripCount": "2048",
            "Latency": "8193",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "606",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1807",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "40009",
          "LatencyAvg": "40009",
          "LatencyWorst": "40009",
          "PipelineII": "40010",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_2",
            "TripCount": "256",
            "Latency": "31744",
            "PipelineII": "",
            "PipelineDepth": "124"
          }],
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "5",
          "DSP": "9",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "33946",
          "AVAIL_FF": "141120",
          "UTIL_FF": "24",
          "LUT": "29528",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "41",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-26 23:31:49 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
