# RAM-Arbiter
Designed and built a RAM Arbiter in Vivado HLS using Verilog HDL, which maximizes throughput and latency to improve memory allocation efficiency. aimed at using sophisticated memory arbitration logic to increase system performance and resource efficiency under a range of workloads.
# Simulation software
Vivado xilinx
# Main block
1. Arbiter
2. Ram
3. FSM
4. Unified Module RAM Arbiter
