{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526142525349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526142525350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 12 19:28:45 2018 " "Processing started: Sat May 12 19:28:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526142525350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526142525350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526142525350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526142525889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_25/synthesis/pll_50_to_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_50_to_25/synthesis/pll_50_to_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pll_50_to_25-rtl " "Found design unit 1: Pll_50_to_25-rtl" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pll_50_to_25 " "Found entity 1: Pll_50_to_25" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142526404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_25/synthesis/submodules/pll_50_to_25_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_to_25/synthesis/submodules/pll_50_to_25_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_50_to_25_pll_0 " "Found entity 1: Pll_50_to_25_pll_0" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142526409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Top_Design-arch " "Found design unit 1: Vga_Top_Design-arch" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526413 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Top_Design " "Found entity 1: Vga_Top_Design" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142526413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Test-arch " "Found design unit 1: Vga_Test-arch" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Test.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Test " "Found entity 1: Vga_Test" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142526417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Controller-arch " "Found design unit 1: Vga_Controller-arch" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526421 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Controller " "Found entity 1: Vga_Controller" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142526421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "road_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file road_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Road_Generator-arch " "Found design unit 1: Road_Generator-arch" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Road_Generator " "Found entity 1: Road_Generator" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142526425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vga_Top_Design " "Elaborating entity \"Vga_Top_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526142526475 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_VGA_Reset Vga_Top_Design.vhd(336) " "VHDL Process Statement warning at Vga_Top_Design.vhd(336): signal \"i_VGA_Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526142526477 "|Vga_Top_Design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_50_to_25 Pll_50_to_25:u0 " "Elaborating entity \"Pll_50_to_25\" for hierarchy \"Pll_50_to_25:u0\"" {  } { { "Vga_Top_Design.vhd" "u0" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_50_to_25_pll_0 Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0 " "Elaborating entity \"Pll_50_to_25_pll_0\" for hierarchy \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\"" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "pll_0" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "altera_pll_i" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526520 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1526142526524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142526524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526525 ""}  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526142526525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Controller Vga_Controller:u1 " "Elaborating entity \"Vga_Controller\" for hierarchy \"Vga_Controller:u1\"" {  } { { "Vga_Top_Design.vhd" "u1" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526528 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_Reset Vga_Controller.vhd(51) " "VHDL Process Statement warning at Vga_Controller.vhd(51): signal \"i_Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526142526530 "|Vga_Top_Design|Vga_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Test Vga_Test:u2 " "Elaborating entity \"Vga_Test\" for hierarchy \"Vga_Test:u2\"" {  } { { "Vga_Top_Design.vhd" "u2" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wall_generator.vhd 2 1 " "Using design file wall_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wall_Generator-arch " "Found design unit 1: Wall_Generator-arch" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526547 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wall_Generator " "Found entity 1: Wall_Generator" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142526547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526142526547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wall_Generator Wall_Generator:u3 " "Elaborating entity \"Wall_Generator\" for hierarchy \"Wall_Generator:u3\"" {  } { { "Vga_Top_Design.vhd" "u3" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526548 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Pos_X wall_generator.vhd(34) " "Verilog HDL or VHDL warning at wall_generator.vhd(34): object \"s_Pos_X\" assigned a value but never read" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526142526551 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Pos_Y wall_generator.vhd(34) " "Verilog HDL or VHDL warning at wall_generator.vhd(34): object \"s_Pos_Y\" assigned a value but never read" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526142526551 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Red wall_generator.vhd(37) " "VHDL Process Statement warning at wall_generator.vhd(37): inferring latch(es) for signal or variable \"o_Red\", which holds its previous value in one or more paths through the process" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142526554 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Green wall_generator.vhd(37) " "VHDL Process Statement warning at wall_generator.vhd(37): inferring latch(es) for signal or variable \"o_Green\", which holds its previous value in one or more paths through the process" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142526554 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Blue wall_generator.vhd(37) " "VHDL Process Statement warning at wall_generator.vhd(37): inferring latch(es) for signal or variable \"o_Blue\", which holds its previous value in one or more paths through the process" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142526554 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[0\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[0\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526555 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[1\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[1\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526555 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[2\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[2\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526555 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[3\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[3\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526555 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[4\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[4\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526555 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[5\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[5\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[6\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[6\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[7\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[7\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[0\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[0\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[1\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[1\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[2\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[2\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[3\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[3\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[4\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[4\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[5\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[5\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[6\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[6\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[7\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[7\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[0\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[0\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[1\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[1\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[2\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[2\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[3\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[3\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[4\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[4\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526556 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[5\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[5\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526557 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[6\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[6\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526557 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[7\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[7\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526557 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Road_Generator Road_Generator:u4 " "Elaborating entity \"Road_Generator\" for hierarchy \"Road_Generator:u4\"" {  } { { "Vga_Top_Design.vhd" "u4" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142526572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Pos_Y Road_Generator.vhd(32) " "Verilog HDL or VHDL warning at Road_Generator.vhd(32): object \"s_Pos_Y\" assigned a value but never read" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526142526574 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Pos_X Road_Generator.vhd(33) " "Verilog HDL or VHDL warning at Road_Generator.vhd(33): object \"s_Pos_X\" assigned a value but never read" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526142526574 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Red Road_Generator.vhd(36) " "VHDL Process Statement warning at Road_Generator.vhd(36): inferring latch(es) for signal or variable \"o_Red\", which holds its previous value in one or more paths through the process" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142526574 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Green Road_Generator.vhd(36) " "VHDL Process Statement warning at Road_Generator.vhd(36): inferring latch(es) for signal or variable \"o_Green\", which holds its previous value in one or more paths through the process" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142526574 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Blue Road_Generator.vhd(36) " "VHDL Process Statement warning at Road_Generator.vhd(36): inferring latch(es) for signal or variable \"o_Blue\", which holds its previous value in one or more paths through the process" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142526574 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[0\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[0\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526574 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[1\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[1\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526574 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[2\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[2\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526574 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[3\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[3\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526574 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[4\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[4\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[5\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[5\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[6\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[6\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[7\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[7\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[0\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[0\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[1\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[1\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[2\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[2\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[3\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[3\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[4\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[4\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[5\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[5\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[6\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[6\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[7\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[7\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[0\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[0\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[1\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[1\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[2\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[2\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[3\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[3\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[4\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[4\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[5\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[5\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526575 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[6\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[6\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526576 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[7\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[7\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142526576 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1526142527402 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[0\] GND " "Pin \"o_Green\[0\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_Green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[1\] GND " "Pin \"o_Green\[1\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_Green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[2\] GND " "Pin \"o_Green\[2\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_Green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[3\] GND " "Pin \"o_Green\[3\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_Green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[4\] GND " "Pin \"o_Green\[4\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_Green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[5\] GND " "Pin \"o_Green\[5\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_Green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[6\] GND " "Pin \"o_Green\[6\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_Green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[7\] GND " "Pin \"o_Green\[7\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_Green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ADV_Sync GND " "Pin \"o_ADV_Sync\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_ADV_Sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ADV_Blank VCC " "Pin \"o_ADV_Blank\" is stuck at VCC" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142527686 "|Vga_Top_Design|o_ADV_Blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526142527686 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526142527771 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Vga_Controller:u1\|o_Row_Count\[0\] Low " "Register Vga_Controller:u1\|o_Row_Count\[0\] will power up to Low" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526142527949 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Vga_Controller:u1\|o_Column_Count\[0\] Low " "Register Vga_Controller:u1\|o_Column_Count\[0\] will power up to Low" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526142527949 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1526142527949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526142528334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142528334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Mode\[0\] " "No output dependent on input pin \"i_Mode\[0\]\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142528487 "|Vga_Top_Design|i_Mode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Mode\[1\] " "No output dependent on input pin \"i_Mode\[1\]\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142528487 "|Vga_Top_Design|i_Mode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Mode\[2\] " "No output dependent on input pin \"i_Mode\[2\]\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142528487 "|Vga_Top_Design|i_Mode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Btn_Up " "No output dependent on input pin \"i_Btn_Up\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142528487 "|Vga_Top_Design|i_Btn_Up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Btn_Down " "No output dependent on input pin \"i_Btn_Down\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142528487 "|Vga_Top_Design|i_Btn_Down"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Btn_Right " "No output dependent on input pin \"i_Btn_Right\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142528487 "|Vga_Top_Design|i_Btn_Right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Btn_Left " "No output dependent on input pin \"i_Btn_Left\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142528487 "|Vga_Top_Design|i_Btn_Left"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1526142528487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526142528487 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526142528487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "338 " "Implemented 338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526142528487 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1526142528487 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1526142528487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526142528487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526142528603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 12 19:28:48 2018 " "Processing ended: Sat May 12 19:28:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526142528603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526142528603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526142528603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526142528603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526142531270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526142531270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 12 19:28:50 2018 " "Processing started: Sat May 12 19:28:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526142531270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526142531270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526142531270 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1526142531402 ""}
{ "Info" "0" "" "Project  = VGA_Controller" {  } {  } 0 0 "Project  = VGA_Controller" 0 0 "Fitter" 0 0 1526142531402 ""}
{ "Info" "0" "" "Revision = VGA_Controller" {  } {  } 0 0 "Revision = VGA_Controller" 0 0 "Fitter" 0 0 1526142531402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1526142531678 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Controller 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGA_Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526142531694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526142531732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526142531732 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1526142531879 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526142532665 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526142532706 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526142532822 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1526142540208 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 64 global CLKCTRL_G6 " "Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 64 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1526142540403 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1526142540403 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526142540592 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Controller.sdc " "Synopsys Design Constraints File file not found: 'VGA_Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526142541557 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526142541557 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526142541557 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1526142541557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1526142541557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1526142541557 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1526142541557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1526142541557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1526142541557 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1526142541557 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526142541573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526142541573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526142541573 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526142541573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526142541589 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526142541590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526142541642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1526142541642 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526142541642 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526142541796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526142552089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526142552649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526142552703 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526142555314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526142555314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526142557223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 11 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1526142564959 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526142564959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526142566234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1526142566250 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526142566250 ""}
