<profile>

<section name = "Vitis HLS Report for 'syrk'" level="0">
<item name = "Date">Fri Feb 21 05:32:25 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">syrk</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.517 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">29023, 29023, 0.145 ms, 0.145 ms, 29024, 29024, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_syrk_Pipeline_lprd_1_lprd_2_fu_68">syrk_Pipeline_lprd_1_lprd_2, 4098, 4098, 20.490 us, 20.490 us, 4098, 4098, no</column>
<column name="grp_syrk_Pipeline_lp1_lp2_fu_84">syrk_Pipeline_lp1_lp2, 16712, 16712, 83.560 us, 83.560 us, 16712, 16712, no</column>
<column name="grp_syrk_Pipeline_lp4_lp5_fu_93">syrk_Pipeline_lp4_lp5, 4108, 4108, 20.540 us, 20.540 us, 4108, 4108, no</column>
<column name="grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101">syrk_Pipeline_lpwr_1_lpwr_2, 4098, 4098, 20.490 us, 20.490 us, 4098, 4098, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 128, 24929, 14957, -</column>
<column name="Memory">0, -, 0, 0, 32</column>
<column name="Multiplexer">-, -, -, 615, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 4, 2, 3, 10</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U68">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 220, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U69">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="grp_syrk_Pipeline_lp1_lp2_fu_84">syrk_Pipeline_lp1_lp2, 0, 123, 24242, 14051, 0</column>
<column name="grp_syrk_Pipeline_lp4_lp5_fu_93">syrk_Pipeline_lp4_lp5, 0, 0, 254, 210, 0</column>
<column name="grp_syrk_Pipeline_lprd_1_lprd_2_fu_68">syrk_Pipeline_lprd_1_lprd_2, 0, 0, 42, 178, 0</column>
<column name="grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101">syrk_Pipeline_lpwr_1_lpwr_2, 0, 0, 43, 220, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_A0_U">buff_A0_RAM_1WNR_AUTO_1R1W, 0, 0, 0, 15, 4096, 32, 1, 131072</column>
<column name="buff_A1_U">buff_A0_RAM_1WNR_AUTO_1R1W, 0, 0, 0, 15, 4096, 32, 1, 131072</column>
<column name="buff_B_U">buff_B_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
<column name="buff_C_out_U">buff_C_out_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="buff_A0_address0">14, 3, 12, 36</column>
<column name="buff_A0_ce0">14, 3, 1, 3</column>
<column name="buff_A0_ce1">9, 2, 1, 2</column>
<column name="buff_A0_ce10">9, 2, 1, 2</column>
<column name="buff_A0_ce11">9, 2, 1, 2</column>
<column name="buff_A0_ce12">9, 2, 1, 2</column>
<column name="buff_A0_ce13">9, 2, 1, 2</column>
<column name="buff_A0_ce14">9, 2, 1, 2</column>
<column name="buff_A0_ce15">9, 2, 1, 2</column>
<column name="buff_A0_ce2">9, 2, 1, 2</column>
<column name="buff_A0_ce3">9, 2, 1, 2</column>
<column name="buff_A0_ce4">9, 2, 1, 2</column>
<column name="buff_A0_ce5">9, 2, 1, 2</column>
<column name="buff_A0_ce6">9, 2, 1, 2</column>
<column name="buff_A0_ce7">9, 2, 1, 2</column>
<column name="buff_A0_ce8">9, 2, 1, 2</column>
<column name="buff_A0_ce9">9, 2, 1, 2</column>
<column name="buff_A0_we0">9, 2, 1, 2</column>
<column name="buff_A1_address0">14, 3, 12, 36</column>
<column name="buff_A1_ce0">14, 3, 1, 3</column>
<column name="buff_A1_ce1">9, 2, 1, 2</column>
<column name="buff_A1_ce10">9, 2, 1, 2</column>
<column name="buff_A1_ce11">9, 2, 1, 2</column>
<column name="buff_A1_ce12">9, 2, 1, 2</column>
<column name="buff_A1_ce13">9, 2, 1, 2</column>
<column name="buff_A1_ce14">9, 2, 1, 2</column>
<column name="buff_A1_ce15">9, 2, 1, 2</column>
<column name="buff_A1_ce2">9, 2, 1, 2</column>
<column name="buff_A1_ce3">9, 2, 1, 2</column>
<column name="buff_A1_ce4">9, 2, 1, 2</column>
<column name="buff_A1_ce5">9, 2, 1, 2</column>
<column name="buff_A1_ce6">9, 2, 1, 2</column>
<column name="buff_A1_ce7">9, 2, 1, 2</column>
<column name="buff_A1_ce8">9, 2, 1, 2</column>
<column name="buff_A1_ce9">9, 2, 1, 2</column>
<column name="buff_A1_we0">9, 2, 1, 2</column>
<column name="buff_B_address0">14, 3, 12, 36</column>
<column name="buff_B_ce0">14, 3, 1, 3</column>
<column name="buff_B_we0">9, 2, 1, 2</column>
<column name="buff_C_out_address0">26, 5, 12, 60</column>
<column name="buff_C_out_ce0">26, 5, 1, 5</column>
<column name="buff_C_out_ce1">9, 2, 1, 2</column>
<column name="buff_C_out_d0">20, 4, 32, 128</column>
<column name="buff_C_out_we0">20, 4, 1, 4</column>
<column name="grp_fu_118_ce">14, 3, 1, 3</column>
<column name="grp_fu_118_p0">14, 3, 32, 96</column>
<column name="grp_fu_118_p1">14, 3, 32, 96</column>
<column name="grp_fu_122_ce">14, 3, 1, 3</column>
<column name="grp_fu_122_p0">14, 3, 32, 96</column>
<column name="grp_fu_122_p1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, syrk, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, syrk, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, syrk, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, syrk, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, syrk, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, syrk, return value</column>
<column name="alpha">in, 32, ap_none, alpha, scalar</column>
<column name="beta">in, 32, ap_none, beta, scalar</column>
<column name="A_address0">out, 12, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="B_address0">out, 12, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_q0">in, 32, ap_memory, B, array</column>
<column name="C_out_address0">out, 12, ap_memory, C_out, array</column>
<column name="C_out_ce0">out, 1, ap_memory, C_out, array</column>
<column name="C_out_we0">out, 1, ap_memory, C_out, array</column>
<column name="C_out_d0">out, 32, ap_memory, C_out, array</column>
</table>
</item>
</section>
</profile>
