Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Oct 23 20:46:51 2024
| Host         : pavilion-e79168 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_test_timing_summary_routed.rpt -pb i2c_test_timing_summary_routed.pb -rpx i2c_test_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
HPDR-1     Warning           Port pin direction inconsistency           1           
LUTAR-1    Warning           LUT drives async reset alert               1           
TIMING-18  Warning           Missing input or output delay              8           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16667)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33423)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16667)
----------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: gc/counter_clk_reg[21]/Q (HIGH)

 There are 16591 register/latch pins with no clock driven by root clock pin: gc/drw/vram_clk_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: i2c_master/i2c_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33423)
----------------------------------------------------
 There are 33423 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.362        0.000                      0                  411        0.151        0.000                      0                  411        4.500        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.362        0.000                      0                  411        0.151        0.000                      0                  411        4.500        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.580ns (7.188%)  route 7.489ns (92.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.684    13.211    address_vram[15]_i_1_n_0
    SLICE_X52Y108        FDRE                                         r  address_vram_reg[0]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.611    14.952    clk_IBUF_BUFG
    SLICE_X52Y108        FDRE                                         r  address_vram_reg[0]_rep__10/C
                         clock pessimism              0.180    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X52Y108        FDRE (Setup_fdre_C_R)       -0.524    14.573    address_vram_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.580ns (7.188%)  route 7.489ns (92.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.684    13.211    address_vram[15]_i_1_n_0
    SLICE_X52Y108        FDRE                                         r  address_vram_reg[0]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.611    14.952    clk_IBUF_BUFG
    SLICE_X52Y108        FDRE                                         r  address_vram_reg[0]_rep__2/C
                         clock pessimism              0.180    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X52Y108        FDRE (Setup_fdre_C_R)       -0.524    14.573    address_vram_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__42/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.580ns (7.166%)  route 7.513ns (92.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.708    13.235    address_vram[15]_i_1_n_0
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__42/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.600    14.941    clk_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__42/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X51Y121        FDRE (Setup_fdre_C_R)       -0.429    14.657    address_vram_reg[0]_rep__42
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__50/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.580ns (7.166%)  route 7.513ns (92.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.708    13.235    address_vram[15]_i_1_n_0
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__50/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.600    14.941    clk_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__50/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X51Y121        FDRE (Setup_fdre_C_R)       -0.429    14.657    address_vram_reg[0]_rep__50
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__58/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.580ns (7.166%)  route 7.513ns (92.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.708    13.235    address_vram[15]_i_1_n_0
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__58/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.600    14.941    clk_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__58/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X51Y121        FDRE (Setup_fdre_C_R)       -0.429    14.657    address_vram_reg[0]_rep__58
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__18/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 0.580ns (7.185%)  route 7.493ns (92.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.688    13.214    address_vram[15]_i_1_n_0
    SLICE_X49Y113        FDRE                                         r  address_vram_reg[0]_rep__18/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X49Y113        FDRE                                         r  address_vram_reg[0]_rep__18/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X49Y113        FDRE (Setup_fdre_C_R)       -0.429    14.664    address_vram_reg[0]_rep__18
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__54/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 0.580ns (7.259%)  route 7.410ns (92.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.605    13.132    address_vram[15]_i_1_n_0
    SLICE_X22Y124        FDRE                                         r  address_vram_reg[0]_rep__54/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.596    14.937    clk_IBUF_BUFG
    SLICE_X22Y124        FDRE                                         r  address_vram_reg[0]_rep__54/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X22Y124        FDRE (Setup_fdre_C_R)       -0.429    14.653    address_vram_reg[0]_rep__54
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__12/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 0.580ns (7.465%)  route 7.190ns (92.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.385    12.911    address_vram[15]_i_1_n_0
    SLICE_X60Y81         FDRE                                         r  address_vram_reg[0]_rep__12/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.498    14.839    clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  address_vram_reg[0]_rep__12/C
                         clock pessimism              0.180    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X60Y81         FDRE (Setup_fdre_C_R)       -0.524    14.459    address_vram_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__20/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 0.580ns (7.465%)  route 7.190ns (92.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.385    12.911    address_vram[15]_i_1_n_0
    SLICE_X60Y81         FDRE                                         r  address_vram_reg[0]_rep__20/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.498    14.839    clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  address_vram_reg[0]_rep__20/C
                         clock pessimism              0.180    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X60Y81         FDRE (Setup_fdre_C_R)       -0.524    14.459    address_vram_reg[0]_rep__20
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]_rep__52/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 0.580ns (7.465%)  route 7.190ns (92.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  input_c_reg/Q
                         net (fo=38, routed)          0.805     6.402    input_c
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  address_vram[15]_i_1/O
                         net (fo=104, routed)         6.385    12.911    address_vram[15]_i_1_n_0
    SLICE_X60Y81         FDRE                                         r  address_vram_reg[0]_rep__52/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.498    14.839    clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  address_vram_reg[0]_rep__52/C
                         clock pessimism              0.180    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X60Y81         FDRE (Setup_fdre_C_R)       -0.524    14.459    address_vram_reg[0]_rep__52
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  1.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.594     1.477    gc/drw/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  gc/drw/vram_clk_reg[0]/Q
                         net (fo=7, routed)           0.099     1.717    gc/drw/vram_clk_reg_n_0_[0]
    SLICE_X2Y42          LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  gc/drw/vram_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     1.762    gc/drw/p_0_in__0[5]
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.865     1.992    gc/drw/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     1.611    gc/drw/vram_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.334%)  route 0.185ns (49.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.594     1.477    gc/drw/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  gc/drw/vram_clk_reg[0]/Q
                         net (fo=7, routed)           0.185     1.803    gc/drw/vram_clk_reg_n_0_[0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.046     1.849 r  gc/drw/vram_clk[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    gc/drw/p_0_in__0[2]
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.865     1.992    gc/drw/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     1.621    gc/drw/vram_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.603%)  route 0.184ns (49.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.594     1.477    gc/drw/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  gc/drw/vram_clk_reg[0]/Q
                         net (fo=7, routed)           0.184     1.802    gc/drw/vram_clk_reg_n_0_[0]
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.047     1.849 r  gc/drw/vram_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    gc/drw/p_0_in__0[4]
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.865     1.992    gc/drw/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     1.621    gc/drw/vram_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.594     1.477    gc/drw/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  gc/drw/vram_clk_reg[6]/Q
                         net (fo=2, routed)           0.156     1.774    gc/drw/vram_clk_reg_n_0_[6]
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.042     1.816 r  gc/drw/vram_clk[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    gc/drw/p_0_in__0[7]
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.865     1.992    gc/drw/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.107     1.584    gc/drw/vram_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 command_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            command_pointer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.720%)  route 0.174ns (48.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  command_pointer_reg[5]/Q
                         net (fo=4, routed)           0.174     1.778    command_pointer_reg__0[5]
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  command_pointer[7]_i_2/O
                         net (fo=1, routed)           0.000     1.823    p_0_in[7]
    SLICE_X4Y24          FDRE                                         r  command_pointer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  command_pointer_reg[7]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.091     1.588    command_pointer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.336%)  route 0.184ns (49.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.594     1.477    gc/drw/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  gc/drw/vram_clk_reg[0]/Q
                         net (fo=7, routed)           0.184     1.802    gc/drw/vram_clk_reg_n_0_[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.045     1.847 r  gc/drw/vram_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    gc/drw/p_0_in__0[3]
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.865     1.992    gc/drw/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     1.611    gc/drw/vram_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.200%)  route 0.185ns (49.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.594     1.477    gc/drw/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  gc/drw/vram_clk_reg[0]/Q
                         net (fo=7, routed)           0.185     1.803    gc/drw/vram_clk_reg_n_0_[0]
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.045     1.848 r  gc/drw/vram_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    gc/drw/p_0_in__0[1]
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.865     1.992    gc/drw/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  gc/drw/vram_clk_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.120     1.610    gc/drw/vram_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.594     1.477    gc/drw/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  gc/drw/vram_clk_reg[6]/Q
                         net (fo=2, routed)           0.156     1.774    gc/drw/vram_clk_reg_n_0_[6]
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  gc/drw/vram_clk[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    gc/drw/p_0_in__0[6]
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.865     1.992    gc/drw/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  gc/drw/vram_clk_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.091     1.568    gc/drw/vram_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 address_vram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  address_vram_reg[0]/Q
                         net (fo=130, routed)         0.180     1.792    address_vram_reg_n_0_[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.042     1.834 r  address_vram[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    address_vram[0]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.105     1.575    address_vram_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i2c_master/counter2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    i2c_master/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  i2c_master/counter2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  i2c_master/counter2_reg[7]/Q
                         net (fo=2, routed)           0.125     1.763    i2c_master/counter2[7]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  i2c_master/counter20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.873    i2c_master/counter20_carry__0_n_5
    SLICE_X2Y16          FDRE                                         r  i2c_master/counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.859     1.986    i2c_master/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  i2c_master/counter2_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134     1.607    i2c_master/counter2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    address_vram_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y31   address_vram_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y31   address_vram_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   address_vram_reg[0]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y108  address_vram_reg[0]_rep__10/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y54    address_vram_reg[0]_rep__11/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y81   address_vram_reg[0]_rep__12/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y72   address_vram_reg[0]_rep__13/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123   address_vram_reg[0]_rep__14/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    address_vram_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    address_vram_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y31   address_vram_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y31   address_vram_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   address_vram_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   address_vram_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   address_vram_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   address_vram_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y108  address_vram_reg[0]_rep__10/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y108  address_vram_reg[0]_rep__10/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    address_vram_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    address_vram_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y31   address_vram_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y31   address_vram_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   address_vram_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   address_vram_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   address_vram_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   address_vram_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y108  address_vram_reg[0]_rep__10/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y108  address_vram_reg[0]_rep__10/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         33412 Endpoints
Min Delay         33412 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[1029][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.299ns  (logic 1.138ns (2.971%)  route 37.161ns (97.029%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.060    16.578    gc/drw/isr/O1060[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.702 r  gc/drw/isr/vram[233][2]_i_19/O
                         net (fo=3, routed)           1.438    18.141    gc/drw/isr/vram[233][2]_i_19_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.265 r  gc/drw/isr/vram[1258][0]_i_8/O
                         net (fo=1, routed)           0.414    18.678    gc/drw/isr/vram[1258][0]_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  gc/drw/isr/vram[1258][0]_i_3/O
                         net (fo=81, routed)         11.351    30.154    gc/drw/isr_data[0]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.278 r  gc/drw/vram[1138][0]_i_2/O
                         net (fo=187, routed)         7.898    38.175    gc/drw/vram[1138][0]_i_2_n_0
    SLICE_X31Y144        LUT5 (Prop_lut5_I1_O)        0.124    38.299 r  gc/drw/vram[1029][0]_i_1/O
                         net (fo=1, routed)           0.000    38.299    gc/drw/vram[1029][0]_i_1_n_0
    SLICE_X31Y144        FDRE                                         r  gc/drw/vram_reg[1029][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[1024][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.298ns  (logic 1.138ns (2.971%)  route 37.160ns (97.029%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.060    16.578    gc/drw/isr/O1060[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.702 r  gc/drw/isr/vram[233][2]_i_19/O
                         net (fo=3, routed)           1.438    18.141    gc/drw/isr/vram[233][2]_i_19_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.265 r  gc/drw/isr/vram[1258][0]_i_8/O
                         net (fo=1, routed)           0.414    18.678    gc/drw/isr/vram[1258][0]_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  gc/drw/isr/vram[1258][0]_i_3/O
                         net (fo=81, routed)         11.351    30.154    gc/drw/isr_data[0]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.278 r  gc/drw/vram[1138][0]_i_2/O
                         net (fo=187, routed)         7.897    38.174    gc/drw/vram[1138][0]_i_2_n_0
    SLICE_X30Y144        LUT5 (Prop_lut5_I1_O)        0.124    38.298 r  gc/drw/vram[1024][0]_i_1/O
                         net (fo=1, routed)           0.000    38.298    gc/drw/vram[1024][0]_i_1_n_0
    SLICE_X30Y144        FDRE                                         r  gc/drw/vram_reg[1024][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[1035][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.191ns  (logic 1.138ns (2.980%)  route 37.053ns (97.020%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.060    16.578    gc/drw/isr/O1060[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.702 r  gc/drw/isr/vram[233][2]_i_19/O
                         net (fo=3, routed)           1.438    18.141    gc/drw/isr/vram[233][2]_i_19_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.265 r  gc/drw/isr/vram[1258][0]_i_8/O
                         net (fo=1, routed)           0.414    18.678    gc/drw/isr/vram[1258][0]_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  gc/drw/isr/vram[1258][0]_i_3/O
                         net (fo=81, routed)         11.351    30.154    gc/drw/isr_data[0]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.278 r  gc/drw/vram[1138][0]_i_2/O
                         net (fo=187, routed)         7.790    38.067    gc/drw/vram[1138][0]_i_2_n_0
    SLICE_X35Y145        LUT5 (Prop_lut5_I1_O)        0.124    38.191 r  gc/drw/vram[1035][0]_i_1/O
                         net (fo=1, routed)           0.000    38.191    gc/drw/vram[1035][0]_i_1_n_0
    SLICE_X35Y145        FDRE                                         r  gc/drw/vram_reg[1035][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[1163][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.150ns  (logic 1.138ns (2.983%)  route 37.012ns (97.017%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.060    16.578    gc/drw/isr/O1060[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.702 r  gc/drw/isr/vram[233][2]_i_19/O
                         net (fo=3, routed)           1.438    18.141    gc/drw/isr/vram[233][2]_i_19_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.265 r  gc/drw/isr/vram[1258][0]_i_8/O
                         net (fo=1, routed)           0.414    18.678    gc/drw/isr/vram[1258][0]_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  gc/drw/isr/vram[1258][0]_i_3/O
                         net (fo=81, routed)         11.351    30.154    gc/drw/isr_data[0]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.278 r  gc/drw/vram[1138][0]_i_2/O
                         net (fo=187, routed)         7.749    38.026    gc/drw/vram[1138][0]_i_2_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124    38.150 r  gc/drw/vram[1163][0]_i_1/O
                         net (fo=1, routed)           0.000    38.150    gc/drw/vram[1163][0]_i_1_n_0
    SLICE_X31Y145        FDRE                                         r  gc/drw/vram_reg[1163][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[1161][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.149ns  (logic 1.138ns (2.983%)  route 37.011ns (97.017%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.060    16.578    gc/drw/isr/O1060[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.702 r  gc/drw/isr/vram[233][2]_i_19/O
                         net (fo=3, routed)           1.438    18.141    gc/drw/isr/vram[233][2]_i_19_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.265 r  gc/drw/isr/vram[1258][0]_i_8/O
                         net (fo=1, routed)           0.414    18.678    gc/drw/isr/vram[1258][0]_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  gc/drw/isr/vram[1258][0]_i_3/O
                         net (fo=81, routed)         11.351    30.154    gc/drw/isr_data[0]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.278 r  gc/drw/vram[1138][0]_i_2/O
                         net (fo=187, routed)         7.748    38.025    gc/drw/vram[1138][0]_i_2_n_0
    SLICE_X30Y145        LUT5 (Prop_lut5_I1_O)        0.124    38.149 r  gc/drw/vram[1161][0]_i_1/O
                         net (fo=1, routed)           0.000    38.149    gc/drw/vram[1161][0]_i_1_n_0
    SLICE_X30Y145        FDRE                                         r  gc/drw/vram_reg[1161][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[1105][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.105ns  (logic 1.138ns (2.986%)  route 36.967ns (97.014%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.060    16.578    gc/drw/isr/O1060[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.702 r  gc/drw/isr/vram[233][2]_i_19/O
                         net (fo=3, routed)           1.438    18.141    gc/drw/isr/vram[233][2]_i_19_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.265 r  gc/drw/isr/vram[1258][0]_i_8/O
                         net (fo=1, routed)           0.414    18.678    gc/drw/isr/vram[1258][0]_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  gc/drw/isr/vram[1258][0]_i_3/O
                         net (fo=81, routed)         11.351    30.154    gc/drw/isr_data[0]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.278 r  gc/drw/vram[1138][0]_i_2/O
                         net (fo=187, routed)         7.703    37.981    gc/drw/vram[1138][0]_i_2_n_0
    SLICE_X9Y139         LUT5 (Prop_lut5_I1_O)        0.124    38.105 r  gc/drw/vram[1105][0]_i_1/O
                         net (fo=1, routed)           0.000    38.105    gc/drw/vram[1105][0]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  gc/drw/vram_reg[1105][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[1039][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.053ns  (logic 1.138ns (2.991%)  route 36.915ns (97.009%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.060    16.578    gc/drw/isr/O1060[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.702 r  gc/drw/isr/vram[233][2]_i_19/O
                         net (fo=3, routed)           1.438    18.141    gc/drw/isr/vram[233][2]_i_19_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.265 r  gc/drw/isr/vram[1258][0]_i_8/O
                         net (fo=1, routed)           0.414    18.678    gc/drw/isr/vram[1258][0]_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  gc/drw/isr/vram[1258][0]_i_3/O
                         net (fo=81, routed)         11.351    30.154    gc/drw/isr_data[0]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.278 r  gc/drw/vram[1138][0]_i_2/O
                         net (fo=187, routed)         7.651    37.929    gc/drw/vram[1138][0]_i_2_n_0
    SLICE_X35Y144        LUT5 (Prop_lut5_I1_O)        0.124    38.053 r  gc/drw/vram[1039][0]_i_1/O
                         net (fo=1, routed)           0.000    38.053    gc/drw/vram[1039][0]_i_1_n_0
    SLICE_X35Y144        FDRE                                         r  gc/drw/vram_reg[1039][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[1032][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.984ns  (logic 1.138ns (2.996%)  route 36.846ns (97.004%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.060    16.578    gc/drw/isr/O1060[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.702 r  gc/drw/isr/vram[233][2]_i_19/O
                         net (fo=3, routed)           1.438    18.141    gc/drw/isr/vram[233][2]_i_19_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.265 r  gc/drw/isr/vram[1258][0]_i_8/O
                         net (fo=1, routed)           0.414    18.678    gc/drw/isr/vram[1258][0]_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  gc/drw/isr/vram[1258][0]_i_3/O
                         net (fo=81, routed)         11.351    30.154    gc/drw/isr_data[0]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.278 r  gc/drw/vram[1138][0]_i_2/O
                         net (fo=187, routed)         7.583    37.860    gc/drw/vram[1138][0]_i_2_n_0
    SLICE_X34Y145        LUT5 (Prop_lut5_I1_O)        0.124    37.984 r  gc/drw/vram[1032][0]_i_1/O
                         net (fo=1, routed)           0.000    37.984    gc/drw/vram[1032][0]_i_1_n_0
    SLICE_X34Y145        FDRE                                         r  gc/drw/vram_reg[1032][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[322][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.963ns  (logic 1.424ns (3.751%)  route 36.539ns (96.249%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.256    16.774    gc/drw/isr/O1060[0]
    SLICE_X58Y68         LUT5 (Prop_lut5_I0_O)        0.124    16.898 r  gc/drw/isr/vram[233][2]_i_26/O
                         net (fo=3, routed)           0.323    17.221    gc/drw/isr/vram[233][2]_i_26_n_0
    SLICE_X58Y67         LUT5 (Prop_lut5_I3_O)        0.124    17.345 r  gc/drw/isr/vram[233][2]_i_11/O
                         net (fo=5, routed)           1.045    18.390    gc/drw/isr/vram[233][2]_i_11_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.514 r  gc/drw/isr/vram[233][3]_i_8/O
                         net (fo=1, routed)           0.000    18.514    gc/drw/isr/vram[233][3]_i_8_n_0
    SLICE_X56Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    18.723 r  gc/drw/isr/vram_reg[233][3]_i_3/O
                         net (fo=361, routed)        11.144    29.867    gc/drw/isr_data[3]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.325    30.192 r  gc/drw/vram[448][3]_i_1/O
                         net (fo=188, routed)         7.771    37.963    gc/drw/vram[448][3]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  gc/drw/vram_reg[322][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[379][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.893ns  (logic 1.424ns (3.758%)  route 36.469ns (96.242%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[1]/C
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  gc/drw/isr_ptr_reg[1]/Q
                         net (fo=792, routed)        16.256    16.774    gc/drw/isr/O1060[0]
    SLICE_X58Y68         LUT5 (Prop_lut5_I0_O)        0.124    16.898 r  gc/drw/isr/vram[233][2]_i_26/O
                         net (fo=3, routed)           0.323    17.221    gc/drw/isr/vram[233][2]_i_26_n_0
    SLICE_X58Y67         LUT5 (Prop_lut5_I3_O)        0.124    17.345 r  gc/drw/isr/vram[233][2]_i_11/O
                         net (fo=5, routed)           1.045    18.390    gc/drw/isr/vram[233][2]_i_11_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.514 r  gc/drw/isr/vram[233][3]_i_8/O
                         net (fo=1, routed)           0.000    18.514    gc/drw/isr/vram[233][3]_i_8_n_0
    SLICE_X56Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    18.723 r  gc/drw/isr/vram_reg[233][3]_i_3/O
                         net (fo=361, routed)        11.144    29.867    gc/drw/isr_data[3]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.325    30.192 r  gc/drw/vram[448][3]_i_1/O
                         net (fo=188, routed)         7.701    37.893    gc/drw/vram[448][3]_i_1_n_0
    SLICE_X44Y11         FDRE                                         r  gc/drw/vram_reg[379][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.148ns (62.580%)  route 0.088ns (37.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[7]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  i2c_master/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.088     0.236    i2c_master/FSM_onehot_state_reg_n_0_[7]
    SLICE_X2Y24          FDCE                                         r  i2c_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.377%)  route 0.143ns (46.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[6]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[6]/Q
                         net (fo=5, routed)           0.143     0.307    i2c_master/FSM_onehot_state_reg_n_0_[6]
    SLICE_X2Y24          FDCE                                         r  i2c_master/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.645%)  route 0.131ns (41.355%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  i2c_master/counter_reg[4]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master/counter_reg[4]/Q
                         net (fo=5, routed)           0.131     0.272    i2c_master/counter_reg_n_0_[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.045     0.317 r  i2c_master/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     0.317    i2c_master/counter[7]_i_2_n_0
    SLICE_X3Y23          FDRE                                         r  i2c_master/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.144%)  route 0.145ns (43.856%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE                         0.000     0.000 r  gc/player_reg[10]/C
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/player_reg[10]/Q
                         net (fo=66, routed)          0.145     0.286    gc/p_0_in_3[2]
    SLICE_X5Y140         LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  gc/player[11]_i_1/O
                         net (fo=1, routed)           0.000     0.331    gc/p_2_in[11]
    SLICE_X5Y140         FDRE                                         r  gc/player_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/write_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/write_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.212ns (62.216%)  route 0.129ns (37.784%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  i2c_master/write_enable_reg/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  i2c_master/write_enable_reg/Q
                         net (fo=2, routed)           0.129     0.296    i2c_master/sda_TRI
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045     0.341 r  i2c_master/write_enable_i_1/O
                         net (fo=1, routed)           0.000     0.341    i2c_master/write_enable_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  i2c_master/write_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[11]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.718%)  route 0.160ns (46.282%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE                         0.000     0.000 r  gc/player_reg[11]/C
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/player_reg[11]/Q
                         net (fo=46, routed)          0.160     0.301    gc/p_0_in_3[3]
    SLICE_X4Y140         LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  gc/player[11]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     0.346    gc/player[11]_rep__1_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  gc/player_reg[11]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/state_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.041%)  route 0.165ns (46.959%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE                         0.000     0.000 r  gc/state_reg[1]_rep__11/C
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/state_reg[1]_rep__11/Q
                         net (fo=125, routed)         0.165     0.306    gc/state_reg[1]_rep__11_n_0
    SLICE_X3Y140         LUT2 (Prop_lut2_I0_O)        0.045     0.351 r  gc/player[8]_i_1/O
                         net (fo=1, routed)           0.000     0.351    gc/p_2_in[8]
    SLICE_X3Y140         FDRE                                         r  gc/player_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  i2c_master/counter_reg[3]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master/counter_reg[3]/Q
                         net (fo=3, routed)           0.167     0.308    i2c_master/counter_reg_n_0_[3]
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  i2c_master/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    i2c_master/counter[3]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  i2c_master/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/state_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[204][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.626%)  route 0.167ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE                         0.000     0.000 r  gc/state_reg[1]_rep__6/C
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/state_reg[1]_rep__6/Q
                         net (fo=66, routed)          0.167     0.308    gc/drw/vram_reg[194][6]_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.045     0.353 r  gc/drw/vram[204][4]_i_1/O
                         net (fo=1, routed)           0.000     0.353    gc/drw/vram[204][4]_i_1_n_0
    SLICE_X12Y124        FDRE                                         r  gc/drw/vram_reg[204][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.470%)  route 0.168ns (47.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  i2c_master/counter_reg[1]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master/counter_reg[1]/Q
                         net (fo=9, routed)           0.168     0.309    i2c_master/counter_reg_n_0_[1]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  i2c_master/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    i2c_master/counter[4]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  i2c_master/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.165ns  (logic 2.104ns (4.764%)  route 42.061ns (95.236%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  address_vram_reg[1]/Q
                         net (fo=4098, routed)       34.363    39.966    gc/drw/Q[1]
    SLICE_X33Y113        LUT6 (Prop_lut6_I2_O)        0.124    40.090 r  gc/drw/saved_data_2[5]_i_688/O
                         net (fo=1, routed)           0.000    40.090    gc/drw/saved_data_2[5]_i_688_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    40.307 r  gc/drw/saved_data_2_reg[5]_i_310/O
                         net (fo=1, routed)           0.000    40.307    gc/drw/saved_data_2_reg[5]_i_310_n_0
    SLICE_X33Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    40.401 r  gc/drw/saved_data_2_reg[5]_i_121/O
                         net (fo=1, routed)           1.828    42.229    gc/drw/saved_data_2_reg[5]_i_121_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.316    42.545 r  gc/drw/saved_data_2[5]_i_44/O
                         net (fo=1, routed)           0.000    42.545    gc/drw/saved_data_2[5]_i_44_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I1_O)      0.214    42.759 r  gc/drw/saved_data_2_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    42.759    gc/drw/saved_data_2_reg[5]_i_20_n_0
    SLICE_X8Y116         MUXF8 (Prop_muxf8_I1_O)      0.088    42.847 r  gc/drw/saved_data_2_reg[5]_i_8/O
                         net (fo=1, routed)           4.166    47.014    gc/drw/saved_data_2_reg[5]_i_8_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.319    47.333 r  gc/drw/saved_data_2[5]_i_3/O
                         net (fo=1, routed)           0.466    47.799    gc/drw/saved_data_2[5]_i_3_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I2_O)        0.124    47.923 r  gc/drw/saved_data_2[5]_i_2/O
                         net (fo=1, routed)           1.238    49.160    gc/drw/command_vram[5]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.152    49.312 r  gc/drw/saved_data_2[5]_i_1/O
                         net (fo=1, routed)           0.000    49.312    i2c_master/D[5]
    SLICE_X5Y27          FDRE                                         r  i2c_master/saved_data_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.878ns  (logic 2.170ns (4.946%)  route 41.708ns (95.054%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  address_vram_reg[1]/Q
                         net (fo=4098, routed)       35.049    40.652    gc/drw/Q[1]
    SLICE_X12Y107        LUT6 (Prop_lut6_I2_O)        0.124    40.776 r  gc/drw/saved_data_2[3]_i_645/O
                         net (fo=1, routed)           0.000    40.776    gc/drw/saved_data_2[3]_i_645_n_0
    SLICE_X12Y107        MUXF7 (Prop_muxf7_I0_O)      0.241    41.017 r  gc/drw/saved_data_2_reg[3]_i_289/O
                         net (fo=1, routed)           0.000    41.017    gc/drw/saved_data_2_reg[3]_i_289_n_0
    SLICE_X12Y107        MUXF8 (Prop_muxf8_I0_O)      0.098    41.115 r  gc/drw/saved_data_2_reg[3]_i_111/O
                         net (fo=1, routed)           1.236    42.351    gc/drw/saved_data_2_reg[3]_i_111_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.319    42.670 r  gc/drw/saved_data_2[3]_i_41/O
                         net (fo=1, routed)           0.000    42.670    gc/drw/saved_data_2[3]_i_41_n_0
    SLICE_X6Y119         MUXF7 (Prop_muxf7_I0_O)      0.241    42.911 r  gc/drw/saved_data_2_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    42.911    gc/drw/saved_data_2_reg[3]_i_19_n_0
    SLICE_X6Y119         MUXF8 (Prop_muxf8_I0_O)      0.098    43.009 r  gc/drw/saved_data_2_reg[3]_i_8/O
                         net (fo=1, routed)           3.778    46.787    gc/drw/saved_data_2_reg[3]_i_8_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.319    47.106 r  gc/drw/saved_data_2[3]_i_3/O
                         net (fo=1, routed)           0.518    47.624    gc/drw/saved_data_2[3]_i_3_n_0
    SLICE_X10Y33         LUT5 (Prop_lut5_I1_O)        0.124    47.748 r  gc/drw/saved_data_2[3]_i_2/O
                         net (fo=1, routed)           1.127    48.875    gc/drw/command_vram[3]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.150    49.025 r  gc/drw/saved_data_2[3]_i_1/O
                         net (fo=1, routed)           0.000    49.025    i2c_master/D[3]
    SLICE_X6Y27          FDRE                                         r  i2c_master/saved_data_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.841ns  (logic 2.113ns (4.820%)  route 41.728ns (95.180%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  address_vram_reg[1]/Q
                         net (fo=4098, routed)       34.645    40.248    gc/drw/Q[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I2_O)        0.124    40.372 r  gc/drw/saved_data_2[6]_i_648/O
                         net (fo=1, routed)           0.000    40.372    gc/drw/saved_data_2[6]_i_648_n_0
    SLICE_X17Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    40.589 r  gc/drw/saved_data_2_reg[6]_i_290/O
                         net (fo=1, routed)           0.000    40.589    gc/drw/saved_data_2_reg[6]_i_290_n_0
    SLICE_X17Y106        MUXF8 (Prop_muxf8_I1_O)      0.094    40.683 r  gc/drw/saved_data_2_reg[6]_i_111/O
                         net (fo=1, routed)           1.096    41.779    gc/drw/saved_data_2_reg[6]_i_111_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I3_O)        0.316    42.095 r  gc/drw/saved_data_2[6]_i_41/O
                         net (fo=1, routed)           0.000    42.095    gc/drw/saved_data_2[6]_i_41_n_0
    SLICE_X10Y116        MUXF7 (Prop_muxf7_I0_O)      0.241    42.336 r  gc/drw/saved_data_2_reg[6]_i_19/O
                         net (fo=1, routed)           0.000    42.336    gc/drw/saved_data_2_reg[6]_i_19_n_0
    SLICE_X10Y116        MUXF8 (Prop_muxf8_I0_O)      0.098    42.434 r  gc/drw/saved_data_2_reg[6]_i_8/O
                         net (fo=1, routed)           3.974    46.409    gc/drw/saved_data_2_reg[6]_i_8_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I5_O)        0.319    46.728 r  gc/drw/saved_data_2[6]_i_3/O
                         net (fo=1, routed)           0.658    47.386    gc/drw/saved_data_2[6]_i_3_n_0
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.124    47.510 r  gc/drw/saved_data_2[6]_i_2/O
                         net (fo=1, routed)           1.354    48.864    gc/drw/command_vram[6]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.124    48.988 r  gc/drw/saved_data_2[6]_i_1/O
                         net (fo=1, routed)           0.000    48.988    i2c_master/D[6]
    SLICE_X5Y27          FDRE                                         r  i2c_master/saved_data_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.690ns  (logic 2.076ns (4.752%)  route 41.614ns (95.248%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  address_vram_reg[1]/Q
                         net (fo=4098, routed)       34.372    39.975    gc/drw/Q[1]
    SLICE_X32Y113        LUT6 (Prop_lut6_I2_O)        0.124    40.099 r  gc/drw/saved_data_2[2]_i_688/O
                         net (fo=1, routed)           0.000    40.099    gc/drw/saved_data_2[2]_i_688_n_0
    SLICE_X32Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    40.316 r  gc/drw/saved_data_2_reg[2]_i_310/O
                         net (fo=1, routed)           0.000    40.316    gc/drw/saved_data_2_reg[2]_i_310_n_0
    SLICE_X32Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    40.410 r  gc/drw/saved_data_2_reg[2]_i_121/O
                         net (fo=1, routed)           1.592    42.003    gc/drw/saved_data_2_reg[2]_i_121_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.316    42.319 r  gc/drw/saved_data_2[2]_i_44/O
                         net (fo=1, routed)           0.000    42.319    gc/drw/saved_data_2[2]_i_44_n_0
    SLICE_X10Y117        MUXF7 (Prop_muxf7_I1_O)      0.214    42.533 r  gc/drw/saved_data_2_reg[2]_i_20/O
                         net (fo=1, routed)           0.000    42.533    gc/drw/saved_data_2_reg[2]_i_20_n_0
    SLICE_X10Y117        MUXF8 (Prop_muxf8_I1_O)      0.088    42.621 r  gc/drw/saved_data_2_reg[2]_i_8/O
                         net (fo=1, routed)           4.349    46.969    gc/drw/saved_data_2_reg[2]_i_8_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.319    47.288 r  gc/drw/saved_data_2[2]_i_3/O
                         net (fo=1, routed)           0.286    47.574    gc/drw/saved_data_2[2]_i_3_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.124    47.698 r  gc/drw/saved_data_2[2]_i_2/O
                         net (fo=1, routed)           1.015    48.714    gc/drw/command_vram[2]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124    48.838 r  gc/drw/saved_data_2[2]_i_1/O
                         net (fo=1, routed)           0.000    48.838    i2c_master/D[2]
    SLICE_X6Y27          FDRE                                         r  i2c_master/saved_data_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.504ns  (logic 2.113ns (4.857%)  route 41.391ns (95.143%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  address_vram_reg[1]/Q
                         net (fo=4098, routed)       35.351    40.954    gc/drw/Q[1]
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.124    41.078 r  gc/drw/saved_data_2[0]_i_640/O
                         net (fo=1, routed)           0.000    41.078    gc/drw/saved_data_2[0]_i_640_n_0
    SLICE_X13Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    41.295 r  gc/drw/saved_data_2_reg[0]_i_286/O
                         net (fo=1, routed)           0.000    41.295    gc/drw/saved_data_2_reg[0]_i_286_n_0
    SLICE_X13Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    41.389 r  gc/drw/saved_data_2_reg[0]_i_109/O
                         net (fo=1, routed)           0.907    42.296    gc/drw/saved_data_2_reg[0]_i_109_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I0_O)        0.316    42.612 r  gc/drw/saved_data_2[0]_i_41/O
                         net (fo=1, routed)           0.000    42.612    gc/drw/saved_data_2[0]_i_41_n_0
    SLICE_X18Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    42.850 r  gc/drw/saved_data_2_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    42.850    gc/drw/saved_data_2_reg[0]_i_19_n_0
    SLICE_X18Y111        MUXF8 (Prop_muxf8_I0_O)      0.104    42.954 r  gc/drw/saved_data_2_reg[0]_i_8/O
                         net (fo=1, routed)           3.146    46.100    gc/drw/saved_data_2_reg[0]_i_8_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.316    46.416 r  gc/drw/saved_data_2[0]_i_3/O
                         net (fo=1, routed)           0.661    47.077    gc/drw/saved_data_2[0]_i_3_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.124    47.201 r  gc/drw/saved_data_2[0]_i_2/O
                         net (fo=1, routed)           1.326    48.527    gc/drw/command_vram[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124    48.651 r  gc/drw/saved_data_2[0]_i_1/O
                         net (fo=1, routed)           0.000    48.651    i2c_master/D[0]
    SLICE_X6Y27          FDRE                                         r  i2c_master/saved_data_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.440ns  (logic 2.113ns (4.864%)  route 41.327ns (95.136%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  address_vram_reg[1]/Q
                         net (fo=4098, routed)       34.853    40.456    gc/drw/Q[1]
    SLICE_X13Y107        LUT6 (Prop_lut6_I2_O)        0.124    40.580 r  gc/drw/saved_data_2[4]_i_648/O
                         net (fo=1, routed)           0.000    40.580    gc/drw/saved_data_2[4]_i_648_n_0
    SLICE_X13Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    40.797 r  gc/drw/saved_data_2_reg[4]_i_290/O
                         net (fo=1, routed)           0.000    40.797    gc/drw/saved_data_2_reg[4]_i_290_n_0
    SLICE_X13Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    40.891 r  gc/drw/saved_data_2_reg[4]_i_111/O
                         net (fo=1, routed)           1.372    42.263    gc/drw/saved_data_2_reg[4]_i_111_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I3_O)        0.316    42.579 r  gc/drw/saved_data_2[4]_i_41/O
                         net (fo=1, routed)           0.000    42.579    gc/drw/saved_data_2[4]_i_41_n_0
    SLICE_X8Y119         MUXF7 (Prop_muxf7_I0_O)      0.241    42.820 r  gc/drw/saved_data_2_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    42.820    gc/drw/saved_data_2_reg[4]_i_19_n_0
    SLICE_X8Y119         MUXF8 (Prop_muxf8_I0_O)      0.098    42.918 r  gc/drw/saved_data_2_reg[4]_i_8/O
                         net (fo=1, routed)           3.786    46.704    gc/drw/saved_data_2_reg[4]_i_8_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.319    47.023 r  gc/drw/saved_data_2[4]_i_3/O
                         net (fo=1, routed)           0.149    47.172    gc/drw/saved_data_2[4]_i_3_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124    47.296 r  gc/drw/saved_data_2[4]_i_2/O
                         net (fo=1, routed)           1.167    48.463    gc/drw/command_vram[4]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.124    48.587 r  gc/drw/saved_data_2[4]_i_1/O
                         net (fo=1, routed)           0.000    48.587    i2c_master/D[4]
    SLICE_X5Y27          FDRE                                         r  i2c_master/saved_data_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.808ns  (logic 2.142ns (5.004%)  route 40.666ns (94.996%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  address_vram_reg[1]/Q
                         net (fo=4098, routed)       34.647    40.251    gc/drw/Q[1]
    SLICE_X22Y102        LUT6 (Prop_lut6_I2_O)        0.124    40.375 r  gc/drw/saved_data_2[1]_i_648/O
                         net (fo=1, routed)           0.000    40.375    gc/drw/saved_data_2[1]_i_648_n_0
    SLICE_X22Y102        MUXF7 (Prop_muxf7_I1_O)      0.217    40.592 r  gc/drw/saved_data_2_reg[1]_i_290/O
                         net (fo=1, routed)           0.000    40.592    gc/drw/saved_data_2_reg[1]_i_290_n_0
    SLICE_X22Y102        MUXF8 (Prop_muxf8_I1_O)      0.094    40.686 r  gc/drw/saved_data_2_reg[1]_i_111/O
                         net (fo=1, routed)           1.176    41.862    gc/drw/saved_data_2_reg[1]_i_111_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I3_O)        0.316    42.178 r  gc/drw/saved_data_2[1]_i_41/O
                         net (fo=1, routed)           0.000    42.178    gc/drw/saved_data_2[1]_i_41_n_0
    SLICE_X16Y113        MUXF7 (Prop_muxf7_I0_O)      0.238    42.416 r  gc/drw/saved_data_2_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    42.416    gc/drw/saved_data_2_reg[1]_i_19_n_0
    SLICE_X16Y113        MUXF8 (Prop_muxf8_I0_O)      0.104    42.520 r  gc/drw/saved_data_2_reg[1]_i_8/O
                         net (fo=1, routed)           3.063    45.583    gc/drw/saved_data_2_reg[1]_i_8_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.316    45.899 r  gc/drw/saved_data_2[1]_i_3/O
                         net (fo=1, routed)           0.727    46.626    gc/drw/saved_data_2[1]_i_3_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.124    46.750 r  gc/drw/saved_data_2[1]_i_2/O
                         net (fo=1, routed)           1.052    47.802    gc/drw/command_vram[1]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.153    47.955 r  gc/drw/saved_data_2[1]_i_1/O
                         net (fo=1, routed)           0.000    47.955    i2c_master/D[1]
    SLICE_X6Y27          FDRE                                         r  i2c_master/saved_data_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.534ns  (logic 2.108ns (4.956%)  route 40.426ns (95.044%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  address_vram_reg[1]/Q
                         net (fo=4098, routed)       34.137    39.740    gc/drw/Q[1]
    SLICE_X17Y105        LUT6 (Prop_lut6_I2_O)        0.124    39.864 r  gc/drw/saved_data_2[7]_i_645/O
                         net (fo=1, routed)           0.000    39.864    gc/drw/saved_data_2[7]_i_645_n_0
    SLICE_X17Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    40.081 r  gc/drw/saved_data_2_reg[7]_i_289/O
                         net (fo=1, routed)           0.000    40.081    gc/drw/saved_data_2_reg[7]_i_289_n_0
    SLICE_X17Y105        MUXF8 (Prop_muxf8_I1_O)      0.094    40.175 r  gc/drw/saved_data_2_reg[7]_i_111/O
                         net (fo=1, routed)           1.156    41.331    gc/drw/saved_data_2_reg[7]_i_111_n_0
    SLICE_X22Y112        LUT6 (Prop_lut6_I1_O)        0.316    41.647 r  gc/drw/saved_data_2[7]_i_42/O
                         net (fo=1, routed)           0.000    41.647    gc/drw/saved_data_2[7]_i_42_n_0
    SLICE_X22Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    41.885 r  gc/drw/saved_data_2_reg[7]_i_20/O
                         net (fo=1, routed)           0.000    41.885    gc/drw/saved_data_2_reg[7]_i_20_n_0
    SLICE_X22Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    41.989 r  gc/drw/saved_data_2_reg[7]_i_9/O
                         net (fo=1, routed)           3.399    45.388    gc/drw/saved_data_2_reg[7]_i_9_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.316    45.704 r  gc/drw/saved_data_2[7]_i_4/O
                         net (fo=1, routed)           0.701    46.404    gc/drw/saved_data_2[7]_i_4_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    46.528 r  gc/drw/saved_data_2[7]_i_2/O
                         net (fo=1, routed)           1.035    47.563    gc/drw/command_vram[7]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.119    47.682 r  gc/drw/saved_data_2[7]_i_1/O
                         net (fo=1, routed)           0.000    47.682    i2c_master/D[7]
    SLICE_X5Y27          FDRE                                         r  i2c_master/saved_data_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/i2c_clk_indep_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.499ns  (logic 4.330ns (34.641%)  route 8.169ns (65.359%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.620     5.141    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  i2c_master/i2c_clk_indep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  i2c_master/i2c_clk_indep_reg/Q
                         net (fo=3, routed)           1.517     7.114    i2c_master/i2c_clk_indep_reg_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.152     7.266 r  i2c_master/scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.652    13.919    scl_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.722    17.641 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    17.641    scl
    A14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.209ns (51.944%)  route 3.894ns (48.056%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  command_pointer_reg[3]/Q
                         net (fo=14, routed)          1.031     6.624    i2c_master/address_vram[15]_i_4_0[3]
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  i2c_master/led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.341     7.088    i2c_master/led_OBUF[0]_inst_i_2_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.212 r  i2c_master/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          2.522     9.734    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.239 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.239    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  enable_reg/Q
                         net (fo=7, routed)           0.121     1.729    i2c_master/enable
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.045     1.774 r  i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    i2c_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  enable_reg/Q
                         net (fo=7, routed)           0.125     1.733    i2c_master/enable
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.045     1.778 r  i2c_master/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    i2c_master/FSM_onehot_state[1]_i_1_n_0
    SLICE_X2Y26          FDPE                                         r  i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_u_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/state_reg[1]_rep__13/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.186ns (42.035%)  route 0.256ns (57.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  input_u_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  input_u_reg/Q
                         net (fo=30, routed)          0.256     1.875    gc/input_u
    SLICE_X4Y97          LUT5 (Prop_lut5_I3_O)        0.045     1.920 r  gc/state[1]_rep__13_i_1/O
                         net (fo=1, routed)           0.000     1.920    gc/state[1]_rep__13_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  gc/state_reg[1]_rep__13/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.186ns (37.364%)  route 0.312ns (62.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  enable_reg/Q
                         net (fo=7, routed)           0.172     1.779    i2c_master/enable
    SLICE_X4Y26          LUT4 (Prop_lut4_I1_O)        0.045     1.824 r  i2c_master/saved_data[6]_i_1/O
                         net (fo=9, routed)           0.139     1.964    i2c_master/saved_data[6]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  i2c_master/saved_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_u_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/state_reg[1]_rep__8/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.186ns (35.553%)  route 0.337ns (64.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  input_u_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  input_u_reg/Q
                         net (fo=30, routed)          0.337     1.955    gc/input_u
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.045     2.000 r  gc/state[1]_rep__8_i_1/O
                         net (fo=1, routed)           0.000     2.000    gc/state[1]_rep__8_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  gc/state_reg[1]_rep__8/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.164ns (30.049%)  route 0.382ns (69.951%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  mode_reg[6]/Q
                         net (fo=2, routed)           0.382     2.014    i2c_master/saved_data_reg[6]_0
    SLICE_X3Y27          FDRE                                         r  i2c_master/saved_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.186ns (33.600%)  route 0.368ns (66.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  enable_reg/Q
                         net (fo=7, routed)           0.172     1.779    i2c_master/enable
    SLICE_X4Y26          LUT4 (Prop_lut4_I1_O)        0.045     1.824 r  i2c_master/saved_data[6]_i_1/O
                         net (fo=9, routed)           0.195     2.020    i2c_master/saved_data[6]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  i2c_master/saved_data_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.186ns (33.600%)  route 0.368ns (66.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  enable_reg/Q
                         net (fo=7, routed)           0.172     1.779    i2c_master/enable
    SLICE_X4Y26          LUT4 (Prop_lut4_I1_O)        0.045     1.824 r  i2c_master/saved_data[6]_i_1/O
                         net (fo=9, routed)           0.195     2.020    i2c_master/saved_data[6]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  i2c_master/saved_data_2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.186ns (33.600%)  route 0.368ns (66.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  enable_reg/Q
                         net (fo=7, routed)           0.172     1.779    i2c_master/enable
    SLICE_X4Y26          LUT4 (Prop_lut4_I1_O)        0.045     1.824 r  i2c_master/saved_data[6]_i_1/O
                         net (fo=9, routed)           0.195     2.020    i2c_master/saved_data[6]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  i2c_master/saved_data_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.186ns (33.600%)  route 0.368ns (66.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  enable_reg/Q
                         net (fo=7, routed)           0.172     1.779    i2c_master/enable
    SLICE_X4Y26          LUT4 (Prop_lut4_I1_O)        0.045     1.824 r  i2c_master/saved_data[6]_i_1/O
                         net (fo=9, routed)           0.195     2.020    i2c_master/saved_data[6]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  i2c_master/saved_data_2_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__42/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.517ns  (logic 0.766ns (10.190%)  route 6.751ns (89.810%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.425     7.517    i2c_master_n_6
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__42/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.600     4.941    clk_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__42/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__50/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.517ns  (logic 0.766ns (10.190%)  route 6.751ns (89.810%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.425     7.517    i2c_master_n_6
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__50/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.600     4.941    clk_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__50/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__58/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.517ns  (logic 0.766ns (10.190%)  route 6.751ns (89.810%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.425     7.517    i2c_master_n_6
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__58/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.600     4.941    clk_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  address_vram_reg[0]_rep__58/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__18/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.468ns  (logic 0.766ns (10.258%)  route 6.702ns (89.742%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.376     7.468    i2c_master_n_6
    SLICE_X49Y113        FDRE                                         r  address_vram_reg[0]_rep__18/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X49Y113        FDRE                                         r  address_vram_reg[0]_rep__18/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__26/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.440ns  (logic 0.766ns (10.295%)  route 6.674ns (89.705%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.348     7.440    i2c_master_n_6
    SLICE_X50Y113        FDRE                                         r  address_vram_reg[0]_rep__26/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X50Y113        FDRE                                         r  address_vram_reg[0]_rep__26/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__34/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.440ns  (logic 0.766ns (10.295%)  route 6.674ns (89.705%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.348     7.440    i2c_master_n_6
    SLICE_X50Y113        FDRE                                         r  address_vram_reg[0]_rep__34/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X50Y113        FDRE                                         r  address_vram_reg[0]_rep__34/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.417ns  (logic 0.766ns (10.328%)  route 6.651ns (89.672%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.325     7.417    i2c_master_n_6
    SLICE_X52Y108        FDRE                                         r  address_vram_reg[0]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.611     4.952    clk_IBUF_BUFG
    SLICE_X52Y108        FDRE                                         r  address_vram_reg[0]_rep__10/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.417ns  (logic 0.766ns (10.328%)  route 6.651ns (89.672%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.325     7.417    i2c_master_n_6
    SLICE_X52Y108        FDRE                                         r  address_vram_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.611     4.952    clk_IBUF_BUFG
    SLICE_X52Y108        FDRE                                         r  address_vram_reg[0]_rep__2/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__54/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 0.766ns (10.569%)  route 6.482ns (89.431%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.156     7.248    i2c_master_n_6
    SLICE_X22Y124        FDRE                                         r  address_vram_reg[0]_rep__54/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.596     4.937    clk_IBUF_BUFG
    SLICE_X22Y124        FDRE                                         r  address_vram_reg[0]_rep__54/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[0]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.108ns  (logic 0.766ns (10.776%)  route 6.342ns (89.224%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.902     1.420    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  i2c_master/address_vram[15]_i_4/O
                         net (fo=2, routed)           0.424     1.968    i2c_master/address_vram[15]_i_4_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.092 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=96, routed)          5.016     7.108    i2c_master_n_6
    SLICE_X60Y71         FDRE                                         r  address_vram_reg[0]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.496     4.837    clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  address_vram_reg[0]_rep__5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.208ns (38.733%)  route 0.329ns (61.267%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.329     0.493    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.044     0.537 r  i2c_master/start_i_1/O
                         net (fo=1, routed)           0.000     0.537    i2c_master_n_8
    SLICE_X3Y26          FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  start_reg/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.847%)  route 0.329ns (61.153%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.329     0.493    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.045     0.538 r  i2c_master/enable_i_1/O
                         net (fo=1, routed)           0.000     0.538    i2c_master_n_3
    SLICE_X3Y26          FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  enable_reg/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            command_pointer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.206ns (29.963%)  route 0.482ns (70.037%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.358     0.522    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.042     0.564 r  i2c_master/command_pointer[7]_i_1/O
                         net (fo=8, routed)           0.124     0.688    command_pointer
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[0]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            command_pointer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.206ns (29.963%)  route 0.482ns (70.037%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.358     0.522    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.042     0.564 r  i2c_master/command_pointer[7]_i_1/O
                         net (fo=8, routed)           0.124     0.688    command_pointer
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[1]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            command_pointer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.206ns (29.963%)  route 0.482ns (70.037%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.358     0.522    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.042     0.564 r  i2c_master/command_pointer[7]_i_1/O
                         net (fo=8, routed)           0.124     0.688    command_pointer
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[3]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            command_pointer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.206ns (29.963%)  route 0.482ns (70.037%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.358     0.522    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.042     0.564 r  i2c_master/command_pointer[7]_i_1/O
                         net (fo=8, routed)           0.124     0.688    command_pointer
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[4]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            command_pointer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.206ns (29.963%)  route 0.482ns (70.037%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.358     0.522    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.042     0.564 r  i2c_master/command_pointer[7]_i_1/O
                         net (fo=8, routed)           0.124     0.688    command_pointer
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  command_pointer_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            input_c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.210ns (29.247%)  route 0.507ns (70.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.716    btnC_IBUF
    SLICE_X0Y23          FDRE                                         r  input_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  input_c_reg/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            command_pointer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.206ns (24.781%)  route 0.625ns (75.219%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.358     0.522    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.042     0.564 r  i2c_master/command_pointer[7]_i_1/O
                         net (fo=8, routed)           0.267     0.831    command_pointer
    SLICE_X4Y24          FDRE                                         r  command_pointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  command_pointer_reg[2]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            command_pointer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.206ns (24.781%)  route 0.625ns (75.219%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.358     0.522    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.042     0.564 r  i2c_master/command_pointer[7]_i_1/O
                         net (fo=8, routed)           0.267     0.831    command_pointer
    SLICE_X4Y24          FDRE                                         r  command_pointer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  command_pointer_reg[6]/C





