5 11 101 4 *
8 /ptmp/covered/diags/verilog -t main -vcd func1.vcd -o func1.cdd -v func1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" func1.v 1 28 1
2 1 4 110011 2 1 100c 0 0 1 1 b
2 2 4 110011 2 47 c 1 0 invert.a
2 3 4 90013 2 3a 500c 0 2 1 18 0 1 1 1 0 0 invert
2 4 4 50005 0 1 1410 0 0 1 1 a
2 5 4 50013 3 36 e 3 4
1 b 1 3 70005 1 0 0 0 1 17 0 1 1 0 0
1 a 2 4 60005 1 0 0 0 1 17 1 1 0 1 0
4 5 f 5 5
3 1 main.$u0 "main.$u0" func1.v 0 16 1
3 2 main.invert "main.invert" func1.v 18 26 1
2 6 22 4 2 3d 5802 0 0 1 18 0 1 0 0 0 0 $u1
1 invert 3 18 890009 1 0 0 0 1 17 1 1 0 1 0
1 a 4 20 800006 1 0 0 0 1 17 1 1 1 0 0
4 6 11 0 0
3 1 main.invert.$u1 "main.invert.$u1" func1.v 0 24 1
2 7 23 c000c 2 1 180c 0 0 1 1 a
2 8 23 b000b 2 1b 180c 7 0 1 18 0 1 1 1 0 0
2 9 23 20007 0 1 1c10 0 0 1 1 invert
2 10 23 2000c 2 37 81e 8 9
4 10 11 0 0
