{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530036209717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530036209718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 15:03:29 2018 " "Processing started: Tue Jun 26 15:03:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530036209718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036209718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036209718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530036209940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530036209940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530036216868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFactory.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerFactory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFactory " "Found entity 1: registerFactory" {  } { { "registerFactory.sv" "" { Text "/home/assert/processor/registerFactory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530036216869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFactoryWithTriState.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerFactoryWithTriState.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFactoryWithTriState " "Found entity 1: registerFactoryWithTriState" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530036216869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "/home/assert/processor/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530036216869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done processor.sv(15) " "Verilog HDL Implicit Net warning at processor.sv(15): created implicit net for \"done\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530036216870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530036216908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "emableWriteInBus processor.sv(19) " "Verilog HDL or VHDL warning at processor.sv(19): object \"emableWriteInBus\" assigned a value but never read" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530036216909 "|processor"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "outMux processor.sv(62) " "Verilog HDL Function Declaration warning at processor.sv(62): variable \"outMux\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 62 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1530036216910 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Done processor.sv(1) " "Output port \"Done\" at processor.sv(1) has no driver" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux8To1.outMux_0_ processor.sv(51) " "Inferred latch for \"mux8To1.outMux_0_\" at processor.sv(51)" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux8To1.outMux_1_ processor.sv(51) " "Inferred latch for \"mux8To1.outMux_1_\" at processor.sv(51)" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux8To1.outMux_2_ processor.sv(51) " "Inferred latch for \"mux8To1.outMux_2_\" at processor.sv(51)" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux8To1.outMux_3_ processor.sv(51) " "Inferred latch for \"mux8To1.outMux_3_\" at processor.sv(51)" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux8To1.outMux_4_ processor.sv(51) " "Inferred latch for \"mux8To1.outMux_4_\" at processor.sv(51)" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux8To1.outMux_5_ processor.sv(51) " "Inferred latch for \"mux8To1.outMux_5_\" at processor.sv(51)" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux8To1.outMux_6_ processor.sv(51) " "Inferred latch for \"mux8To1.outMux_6_\" at processor.sv(51)" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux8To1.outMux_7_ processor.sv(51) " "Inferred latch for \"mux8To1.outMux_7_\" at processor.sv(51)" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux8To1.outMux_8_ processor.sv(51) " "Inferred latch for \"mux8To1.outMux_8_\" at processor.sv(51)" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036216911 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:controlUnit_h " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:controlUnit_h\"" {  } { { "processor.sv" "controlUnit_h" { Text "/home/assert/processor/processor.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530036216925 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "selectRegisterRead controlUnit.sv(4) " "Output port \"selectRegisterRead\" at controlUnit.sv(4) has no driver" {  } { { "controlUnit.sv" "" { Text "/home/assert/processor/controlUnit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1530036216928 "|processor|controlUnit:controlUnit_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFactoryWithTriState registerFactoryWithTriState:ulaResultRegister " "Elaborating entity \"registerFactoryWithTriState\" for hierarchy \"registerFactoryWithTriState:ulaResultRegister\"" {  } { { "processor.sv" "ulaResultRegister" { Text "/home/assert/processor/processor.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530036216933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFactory registerFactory:registerOfValueA " "Elaborating entity \"registerFactory\" for hierarchy \"registerFactory:registerOfValueA\"" {  } { { "processor.sv" "registerOfValueA" { Text "/home/assert/processor/processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530036216934 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1530036217179 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusWires\[0\] " "Inserted always-enabled tri-state buffer between \"BusWires\[0\]\" and its non-tri-state driver." {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusWires\[1\] " "Inserted always-enabled tri-state buffer between \"BusWires\[1\]\" and its non-tri-state driver." {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusWires\[2\] " "Inserted always-enabled tri-state buffer between \"BusWires\[2\]\" and its non-tri-state driver." {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusWires\[3\] " "Inserted always-enabled tri-state buffer between \"BusWires\[3\]\" and its non-tri-state driver." {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusWires\[4\] " "Inserted always-enabled tri-state buffer between \"BusWires\[4\]\" and its non-tri-state driver." {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusWires\[5\] " "Inserted always-enabled tri-state buffer between \"BusWires\[5\]\" and its non-tri-state driver." {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusWires\[6\] " "Inserted always-enabled tri-state buffer between \"BusWires\[6\]\" and its non-tri-state driver." {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusWires\[7\] " "Inserted always-enabled tri-state buffer between \"BusWires\[7\]\" and its non-tri-state driver." {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusWires\[8\] " "Inserted always-enabled tri-state buffer between \"BusWires\[8\]\" and its non-tri-state driver." {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1530036217183 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1530036217183 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_8_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_8_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_7_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_7_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_6_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_6_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_5_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_5_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_4_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_4_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_3_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_2_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_1_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530036217183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_0_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530036217183 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1530036217183 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusWires\[0\] non-tri-state driver \"mux8To1.outMux_0__57\" " "The pin \"BusWires\[0\]\" has multiple drivers due to the non-tri-state driver \"mux8To1.outMux_0__57\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217184 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusWires\[1\] non-tri-state driver \"mux8To1.outMux_1__63\" " "The pin \"BusWires\[1\]\" has multiple drivers due to the non-tri-state driver \"mux8To1.outMux_1__63\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217184 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusWires\[2\] non-tri-state driver \"mux8To1.outMux_2__69\" " "The pin \"BusWires\[2\]\" has multiple drivers due to the non-tri-state driver \"mux8To1.outMux_2__69\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217184 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusWires\[3\] non-tri-state driver \"mux8To1.outMux_3__75\" " "The pin \"BusWires\[3\]\" has multiple drivers due to the non-tri-state driver \"mux8To1.outMux_3__75\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217184 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusWires\[4\] non-tri-state driver \"mux8To1.outMux_4__81\" " "The pin \"BusWires\[4\]\" has multiple drivers due to the non-tri-state driver \"mux8To1.outMux_4__81\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217184 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusWires\[5\] non-tri-state driver \"mux8To1.outMux_5__87\" " "The pin \"BusWires\[5\]\" has multiple drivers due to the non-tri-state driver \"mux8To1.outMux_5__87\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217184 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusWires\[6\] non-tri-state driver \"mux8To1.outMux_6__93\" " "The pin \"BusWires\[6\]\" has multiple drivers due to the non-tri-state driver \"mux8To1.outMux_6__93\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217184 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusWires\[7\] non-tri-state driver \"mux8To1.outMux_7__99\" " "The pin \"BusWires\[7\]\" has multiple drivers due to the non-tri-state driver \"mux8To1.outMux_7__99\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217184 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusWires\[8\] non-tri-state driver \"mux8To1.outMux_8__105\" " "The pin \"BusWires\[8\]\" has multiple drivers due to the non-tri-state driver \"mux8To1.outMux_8__105\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217184 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530036217220 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 26 15:03:37 2018 " "Processing ended: Tue Jun 26 15:03:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530036217220 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530036217220 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530036217220 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530036217220 ""}
