// Seed: 3140346498
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output tri id_8,
    output supply0 id_9,
    output wor id_10
);
  wire id_12;
  wire id_13;
  initial assume (id_1);
  wor id_14 = !(id_7) | id_3;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
