# Day 33 â€“ 4-bit Synchronous Up/Down Counter

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-33_Synchronous_UpDown_Counter  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral

---

## âœ… Description

This project implements a **4-bit synchronous counter** with directional control.

- `up_down = 1` â†’ Counts up
- `up_down = 0` â†’ Counts down
- `rst = 1` â†’ Resets to 0000

All bits toggle **synchronously** on the **positive clock edge**.

---

## ğŸ§ª Simulation

- Clock: 10ns period
- Starts with reset
- Simulates both up and down counting
- Waveform confirms correct and stable transitions

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
