<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: SAMR21E17A definitions</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">SAMR21E17A definitions</div>  </div>
<div class="ingroups"><a class="el" href="group___s_a_m_r21__definitions.html">SAMR21 Device Definitions</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="groups"></a>
Modules</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__cmsis.html">CMSIS Definitions</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__api.html">Peripheral Software API</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>CMSIS includes. </p>
<br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__reg.html">Registers Access Definitions</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__id.html">Peripheral Ids Definitions</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__base.html">Peripheral Base Address Definitions</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__port.html">PORT Definitions</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga015dfee129875688293180ddef474138"></a><!-- doxytag: member="SAMR21E17A_definitions::CAST" ref="ga015dfee129875688293180ddef474138" args="(type, value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAST</b>(type, value)&#160;&#160;&#160;((type *)(value))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#gad9dd6ceb323c1d2d3caf66d30ea9a47b">REG_ACCESS</a>(type, address)&#160;&#160;&#160;(*(type*)(address))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#gae69620948dea1b76e0ab7843ab719db7">FLASH_SIZE</a>&#160;&#160;&#160;0x20000UL /* 128 kB */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cc14e2c99ae7f8e5a8e371d03c8532c"></a><!-- doxytag: member="SAMR21E17A_definitions::FLASH_PAGE_SIZE" ref="ga4cc14e2c99ae7f8e5a8e371d03c8532c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_PAGE_SIZE</b>&#160;&#160;&#160;64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga264f8ab3607e09ec028c32cb7538fd91"></a><!-- doxytag: member="SAMR21E17A_definitions::FLASH_NB_OF_PAGES" ref="ga264f8ab3607e09ec028c32cb7538fd91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_NB_OF_PAGES</b>&#160;&#160;&#160;2048</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga595d6fe8572383d794338e55614a5a7f"></a><!-- doxytag: member="SAMR21E17A_definitions::FLASH_USER_PAGE_SIZE" ref="ga595d6fe8572383d794338e55614a5a7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_USER_PAGE_SIZE</b>&#160;&#160;&#160;64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf0b3acc28d2637a807c6c6c033a63a6"></a><!-- doxytag: member="SAMR21E17A_definitions::HMCRAMC0_SIZE" ref="gaaf0b3acc28d2637a807c6c6c033a63a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HMCRAMC0_SIZE</b>&#160;&#160;&#160;0x8000UL /* 32 kB */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#ga485a21e55bcc66416a04d2fec83513fa">FLASH_ADDR</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#ga263dc504b29b21d616514ac65000957e">FLASH_USER_PAGE_ADDR</a>&#160;&#160;&#160;(0x00800000UL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#gab60016bed594251a4955f546002d126f">HMCRAMC0_ADDR</a>&#160;&#160;&#160;(0x20000000UL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada75131d542c9e1966238f5488f89bd6"></a><!-- doxytag: member="SAMR21E17A_definitions::DSU_DID_RESETVALUE" ref="gada75131d542c9e1966238f5488f89bd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DSU_DID_RESETVALUE</b>&#160;&#160;&#160;0x1001001DUL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88ebc38c95506296f5d21f82476296ae"></a><!-- doxytag: member="SAMR21E17A_definitions::EIC_EXTINT_NUM" ref="ga88ebc38c95506296f5d21f82476296ae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EIC_EXTINT_NUM</b>&#160;&#160;&#160;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9243ffe03a1dc631b57a495b4b3d467"></a><!-- doxytag: member="SAMR21E17A_definitions::PORT_GROUPS" ref="gab9243ffe03a1dc631b57a495b4b3d467" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_GROUPS</b>&#160;&#160;&#160;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1214c488db4a1bc94ca321bbb0a4268d"></a><!-- doxytag: member="SAMR21E17A_definitions::SIP_CONFIG" ref="ga1214c488db4a1bc94ca321bbb0a4268d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIP_CONFIG</b>&#160;&#160;&#160;RF233</td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile const uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">RoReg16</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#ga12995cc01a255235621d0597f60fc214">WoReg8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_r21_e17_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<p>This file defines all structures and symbols for SAMR21E17A:</p>
<ul>
<li>registers and bitfields</li>
<li>peripheral base address</li>
<li>peripheral ID</li>
<li>PIO definitions </li>
</ul>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga485a21e55bcc66416a04d2fec83513fa"></a><!-- doxytag: member="samr21e17a.h::FLASH_ADDR" ref="ga485a21e55bcc66416a04d2fec83513fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___s_a_m_r21_g18_a__definitions.html#ga485a21e55bcc66416a04d2fec83513fa">FLASH_ADDR</a>&#160;&#160;&#160;(0x00000000UL)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FLASH base address </p>

</div>
</div>
<a class="anchor" id="gae69620948dea1b76e0ab7843ab719db7"></a><!-- doxytag: member="samr21e17a.h::FLASH_SIZE" ref="gae69620948dea1b76e0ab7843ab719db7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___s_a_m_r21_g18_a__definitions.html#gae69620948dea1b76e0ab7843ab719db7">FLASH_SIZE</a>&#160;&#160;&#160;0x20000UL /* 128 kB */</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMORY MAPPING DEFINITIONS FOR SAMR21E17A </p>

</div>
</div>
<a class="anchor" id="ga263dc504b29b21d616514ac65000957e"></a><!-- doxytag: member="samr21e17a.h::FLASH_USER_PAGE_ADDR" ref="ga263dc504b29b21d616514ac65000957e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___s_a_m_r21_g18_a__definitions.html#ga263dc504b29b21d616514ac65000957e">FLASH_USER_PAGE_ADDR</a>&#160;&#160;&#160;(0x00800000UL)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FLASH_USER_PAGE base address </p>

</div>
</div>
<a class="anchor" id="gab60016bed594251a4955f546002d126f"></a><!-- doxytag: member="samr21e17a.h::HMCRAMC0_ADDR" ref="gab60016bed594251a4955f546002d126f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___s_a_m_r21_g18_a__definitions.html#gab60016bed594251a4955f546002d126f">HMCRAMC0_ADDR</a>&#160;&#160;&#160;(0x20000000UL)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HMCRAMC0 base address </p>

</div>
</div>
<a class="anchor" id="gad9dd6ceb323c1d2d3caf66d30ea9a47b"></a><!-- doxytag: member="samr21e17a.h::REG_ACCESS" ref="gad9dd6ceb323c1d2d3caf66d30ea9a47b" args="(type, address)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___s_a_m_r21_g18_a__definitions.html#gad9dd6ceb323c1d2d3caf66d30ea9a47b">REG_ACCESS</a></td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">address&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*(type*)(address))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>C code: Register value </p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="ga5d556f8391af4141be23f7334ac9dd68"></a><!-- doxytag: member="samr21e17a.h::RoReg" ref="ga5d556f8391af4141be23f7334ac9dd68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile const uint32_t <a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read only 32-bit register (volatile const unsigned int) </p>

</div>
</div>
<a class="anchor" id="gaebf6e33c2d49a802e06e22a95ea9d0d0"></a><!-- doxytag: member="samr21e17a.h::RoReg16" ref="gaebf6e33c2d49a802e06e22a95ea9d0d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile const uint16_t <a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">RoReg16</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read only 16-bit register (volatile const unsigned int) </p>

</div>
</div>
<a class="anchor" id="ga0d957f1433aaf5d70e4dc2b68288442d"></a><!-- doxytag: member="samr21e17a.h::RoReg8" ref="ga0d957f1433aaf5d70e4dc2b68288442d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile const uint8_t <a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read only 8-bit register (volatile const unsigned int) </p>

</div>
</div>
<a class="anchor" id="gacf1496e3bbe303e55f627fc7558a68c7"></a><!-- doxytag: member="samr21e17a.h::RwReg" ref="gacf1496e3bbe303e55f627fc7558a68c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint32_t <a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read-Write 32-bit register (volatile unsigned int) </p>

</div>
</div>
<a class="anchor" id="gacce07556c80fc352ae607f225f19fed5"></a><!-- doxytag: member="samr21e17a.h::RwReg16" ref="gacce07556c80fc352ae607f225f19fed5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint16_t <a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read-Write 16-bit register (volatile unsigned int) </p>

</div>
</div>
<a class="anchor" id="gae361754be775bb192f85821d3ab33c17"></a><!-- doxytag: member="samr21e17a.h::RwReg8" ref="gae361754be775bb192f85821d3ab33c17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint8_t <a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read-Write 8-bit register (volatile unsigned int) </p>

</div>
</div>
<a class="anchor" id="gac0f96d4e8018367b38f527007cf0eafd"></a><!-- doxytag: member="samr21e17a.h::WoReg" ref="gac0f96d4e8018367b38f527007cf0eafd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint32_t <a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write only 32-bit register (volatile unsigned int) </p>

</div>
</div>
<a class="anchor" id="ga0ab0e5f6c8301aa1c2068e511d854094"></a><!-- doxytag: member="samr21e17a.h::WoReg16" ref="ga0ab0e5f6c8301aa1c2068e511d854094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint16_t <a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write only 16-bit register (volatile unsigned int) </p>

</div>
</div>
<a class="anchor" id="ga12995cc01a255235621d0597f60fc214"></a><!-- doxytag: member="samr21e17a.h::WoReg8" ref="ga12995cc01a255235621d0597f60fc214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint32_t <a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga12995cc01a255235621d0597f60fc214">WoReg8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write only 8-bit register (volatile unsigned int) </p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:16 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
