set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {cont_57.vo cont_57_v.sdo}}
	{{"Fast Model"} {cont_57_fast.vo cont_57_v_fast.sdo}}
}
