VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/DMA_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: DMA_dup

# Loading Architecture Description
# Loading Architecture Description took 0.38 seconds (max_rss 80.1 MiB, delta_rss +65.1 MiB)

Timing analysis: ON
Circuit netlist file: DMA_dup.net
Circuit placement file: DMA_dup.place
Circuit routing file: DMA_dup.route
Circuit SDC file: DMA_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 4.76 seconds (max_rss 953.5 MiB, delta_rss +873.4 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/DMA_dup.blif
# Load circuit
Found constant-zero generator 'new_n7824'
Found constant-zero generator 'new_n7840'
Found constant-zero generator 'new_n7862'
Found constant-zero generator 'new_n7915'
Found constant-zero generator 'new_n7972'
Found constant-zero generator 'new_n8027'
Found constant-zero generator 'new_n8030'
Found constant-zero generator 'new_n8094'
Found constant-zero generator 'new_n8159'
Found constant-zero generator 'new_n8192'
Found constant-zero generator 'new_n8194'
Found constant-zero generator 'new_n8196'
Found constant-zero generator 'new_n8211'
Found constant-zero generator 'new_n8226'
Found constant-zero generator 'new_n8241'
Found constant-zero generator 'new_n8261'
Found constant-zero generator 'new_n8297'
Found constant-zero generator 'new_n8332'
Found constant-zero generator 'new_n8334'
Found constant-zero generator 'new_n8336'
Found constant-zero generator 'new_n8389'
Found constant-zero generator 'new_n8404'
Found constant-zero generator 'new_n8412'
Found constant-zero generator 'new_n8431'
Found constant-zero generator 'new_n8461'
Found constant-zero generator 'new_n8494'
Found constant-zero generator 'new_n8513'
Found constant-zero generator 'new_n8534'
Found constant-zero generator 'new_n8551'
Found constant-zero generator 'new_n8557'
Found constant-zero generator 'new_n8685'
Found constant-zero generator 'new_n8699'
Found constant-zero generator 'new_n8704'
Found constant-zero generator 'new_n8868'
Found constant-zero generator 'new_n8871'
Found constant-zero generator 'new_n10187'
Found constant-zero generator 'new_n10190'
Found constant-zero generator 'new_n10683'
Found constant-zero generator 'new_n10690'
Found constant-zero generator 'new_n10705'
Found constant-zero generator 'new_n10712'
Found constant-zero generator 'new_n10716'
Found constant-zero generator 'new_n10720'
Found constant-zero generator 'new_n10721'
Found constant-zero generator 'new_n10724'
Found constant-zero generator 'new_n10736'
Found constant-zero generator 'new_n10738'
Found constant-zero generator 'new_n10745'
Found constant-zero generator 'new_n10751'
Found constant-zero generator 'new_n10752'
Found constant-zero generator 'new_n10755'
Found constant-zero generator 'new_n10789'
Found constant-zero generator 'new_n10794'
Found constant-zero generator 'new_n10798'
Found constant-zero generator 'new_n10801'
Found constant-zero generator 'new_n10809'
Found constant-zero generator 'new_n10813'
Found constant-zero generator 'new_n10833'
Found constant-zero generator 'new_n10834'
Found constant-zero generator 'new_n10838'
Found constant-zero generator 'new_n10846'
Found constant-zero generator 'new_n10848'
Found constant-zero generator 'new_n10851'
Found constant-zero generator 'new_n10853'
Found constant-zero generator 'new_n10855'
Found constant-zero generator 'new_n10856'
Found constant-zero generator 'new_n10858'
Found constant-zero generator 'new_n10859'
Found constant-zero generator 'new_n10871'
Found constant-zero generator 'new_n10872'
Found constant-zero generator 'new_n10874'
Found constant-zero generator 'new_n10884'
Found constant-zero generator 'new_n10886'
Found constant-zero generator 'new_n10888'
Found constant-zero generator 'new_n10890'
Found constant-zero generator 'new_n10891'
Found constant-zero generator 'new_n10893'
Found constant-zero generator 'new_n10894'
Found constant-zero generator 'new_n10897'
Found constant-zero generator 'new_n10905'
Found constant-zero generator 'new_n10931'
Found constant-zero generator 'new_n10937'
Found constant-zero generator 'new_n10995'
Found constant-zero generator 'new_n11005'
Found constant-zero generator 'new_n11007'
Found constant-zero generator 'new_n11044'
Found constant-zero generator 'new_n11079'
Found constant-zero generator 'new_n11083'
Found constant-zero generator 'new_n11122'
Found constant-zero generator 'new_n11176'
Found constant-zero generator 'new_n11178'
Found constant-zero generator 'new_n11180'
Found constant-zero generator 'new_n11182'
Found constant-zero generator 'new_n11185'
Found constant-zero generator 'new_n11187'
Found constant-zero generator 'new_n11281'
Found constant-zero generator 'new_n11286'
Found constant-zero generator 'new_n11316'
Found constant-zero generator 'new_n11327'
Found constant-zero generator 'new_n11337'
Found constant-zero generator 'new_n11364'
Found constant-zero generator 'new_n11728'
Found constant-zero generator 'new_n11742'
Found constant-zero generator 'po0196'
Found constant-zero generator 'po0197'
Found constant-zero generator 'po0201'
Found constant-one generator 'po0263'
Found constant-zero generator 'po2552'
# Load circuit took 0.08 seconds (max_rss 953.6 MiB, delta_rss +0.2 MiB)
# Clean circuit
Absorbed 253 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2195
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2195
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 953.8 MiB, delta_rss +0.2 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 11550
    .input :    2875
    .output:    2559
    0-LUT  :     108
    6-LUT  :    6008
  Nets  : 8991
    Avg Fanout:     3.4
    Max Fanout:   266.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 39326
  Timing Graph Edges: 58111
  Timing Graph Levels: 16
# Build Timing Graph took 0.03 seconds (max_rss 956.3 MiB, delta_rss +2.2 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'DMA_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 956.4 MiB, delta_rss +0.2 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/DMA_dup.blif'.

After removing unused inputs...
	total blocks: 11550, total nets: 8991, total inputs: 2875, total outputs: 2559
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   462/11550     4%                           25    12 x 9     
   924/11550     8%                           50    15 x 11    
  1386/11550    12%                           75    16 x 12    
  1848/11550    16%                          104    18 x 13    
  2310/11550    20%                          128    19 x 14    
  2772/11550    24%                          152    20 x 15    
  3234/11550    28%                          176    21 x 16    
  3696/11550    32%                          202    23 x 17    
  4158/11550    36%                          229    24 x 18    
  4620/11550    40%                          254    25 x 19    
  5082/11550    44%                          281    25 x 19    
  5544/11550    48%                          309    27 x 20    
  6006/11550    52%                          339    28 x 21    
  6468/11550    56%                          716    59 x 44    
  6930/11550    60%                         1178   125 x 93    
  7392/11550    64%                         1640   192 x 142   
  7854/11550    68%                         2102   258 x 191   
  8316/11550    72%                         2564   324 x 240   
  8778/11550    76%                         3026   391 x 290   
  9240/11550    80%                         3488   457 x 339   
  9702/11550    84%                         3950   524 x 388   
 10164/11550    88%                         4412   590 x 437   
 10626/11550    92%                         4874   656 x 486   
 11088/11550    96%                         5336   722 x 535   
 11550/11550   100%                         5798   789 x 584   
Incr Slack updates 1 in 0.000927184 sec
Full Max Req/Worst Slack updates 1 in 2.636e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00193055 sec
FPGA sized to 789 x 584 (auto)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.00 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io       5434                               0.470924                     0.529076   
       PLL          0                                      0                            0   
       LAB        365                                40.0877                      11.2959   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 1993 out of 8991 nets, 6998 nets not absorbed.

Netlist conversion complete.

# Packing took 1674.00 seconds (max_rss 1157.0 MiB, delta_rss +200.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'DMA_dup.net'.
Detected 108 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.436303 seconds).
Warning 3: Treated 106 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.47 seconds (max_rss 1157.4 MiB, delta_rss +0.4 MiB)
Warning 4: Netlist contains 720 global net to non-global architecture pin connections
Warning 5: Logic block #356 (new_n10858) has only 1 output pin 'new_n10858.data_out[6]'. It may be a constant generator.
Warning 6: Logic block #357 (new_n10888) has only 1 output pin 'new_n10888.data_out[6]'. It may be a constant generator.
Warning 7: Logic block #358 (new_n10897) has only 1 output pin 'new_n10897.data_out[6]'. It may be a constant generator.
Warning 8: Logic block #359 (new_n11185) has only 1 output pin 'new_n11185.data_out[6]'. It may be a constant generator.
Warning 9: Logic block #360 (po0196) has only 1 output pin 'po0196.data_out[6]'. It may be a constant generator.
Warning 10: Logic block #361 (po0197) has only 1 output pin 'po0197.data_out[6]'. It may be a constant generator.
Warning 11: Logic block #362 (po0201) has only 1 output pin 'po0201.data_out[6]'. It may be a constant generator.
Warning 12: Logic block #363 (po0263) has only 1 output pin 'po0263.data_out[6]'. It may be a constant generator.
Warning 13: Logic block #364 (po2552) has only 1 output pin 'po2552.data_out[6]'. It may be a constant generator.

Pb types usage...
  io         : 5434
   pad       : 5434
    inpad    : 2875
    outpad   : 2559
  LAB        : 365
   alm       : 3406
    lut      : 6116
     lut6    : 6116
      lut    : 6116

# Create Device
## Build Device Grid
FPGA sized to 789 x 584: 460776 grid tiles (auto)

Resource usage...
	Netlist
		5434	blocks of type: io
	Architecture
		5436	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		365	blocks of type: LAB
	Architecture
		415860	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		2900	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		17400	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		1296	blocks of type: M144K

Device Utilization: 0.01 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.00 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 8.29 seconds (max_rss 1157.4 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:60752812
OPIN->CHANX/CHANY edge count before creating direct connections: 298823056
OPIN->CHANX/CHANY edge count after creating direct connections: 317511522
CHAN->CHAN type edge count:855914716
## Build routing resource graph took 15631.22 seconds (max_rss 43053.4 MiB, delta_rss +41896.0 MiB)
  RR Graph Nodes: 121695934
  RR Graph Edges: 1234179050
# Create Device took 15655.96 seconds (max_rss 43053.4 MiB, delta_rss +41896.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
