

================================================================
== Vitis HLS Report for 'C_PE_dummy_in_0_x0'
================================================================
* Date:           Fri Sep 16 06:03:46 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.854 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28723257|  28723257|  95.735 ms|  95.735 ms|  28723257|  28723257|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                        |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- C_PE_dummy_in_0_x0_loop_1             |  28723256|  28723256|   7180814|          -|          -|     4|        no|
        | + C_PE_dummy_in_0_x0_loop_2            |   7180812|   7180812|   1196802|          -|          -|     6|        no|
        |  ++ C_PE_dummy_in_0_x0_loop_3          |   1196800|   1196800|      9350|          -|          -|   128|        no|
        |   +++ C_PE_dummy_in_0_x0_loop_4        |      9348|      9348|      4674|          -|          -|     2|        no|
        |    ++++ C_PE_dummy_in_0_x0_loop_5      |      4672|      4672|       146|          -|          -|    32|        no|
        |     +++++ C_PE_dummy_in_0_x0_loop_6    |       144|       144|        18|          -|          -|     8|        no|
        |      ++++++ C_PE_dummy_in_0_x0_loop_7  |        16|        16|         1|          -|          -|    16|        no|
        +----------------------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      150|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      130|     -|
|Register             |        -|      -|       66|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       66|      280|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1119_fu_185_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1121_fu_209_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_1122_fu_221_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_1123_fu_233_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1124_fu_245_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_173_p2        |         +|   0|  0|  10|           3|           1|
    |c2_V_82_fu_197_p2          |         +|   0|  0|  15|           8|           1|
    |ap_block_state8            |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_1149_fu_191_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_1150_fu_215_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1151_fu_227_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1152_fu_239_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1153_fu_251_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_179_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln9118_fu_203_p2      |      icmp|   0|  0|  11|           8|           9|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 150|          64|          46|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  49|          9|    1|          9|
    |ap_done                    |   9|          2|    1|          2|
    |c0_V_reg_96                |   9|          2|    3|          6|
    |c1_V_reg_107               |   9|          2|    3|          6|
    |c2_V_reg_118               |   9|          2|    8|         16|
    |c5_V_reg_129               |   9|          2|    2|          4|
    |c6_V_reg_140               |   9|          2|    6|         12|
    |c7_V_reg_151               |   9|          2|    4|          8|
    |c8_V_reg_162               |   9|          2|    5|         10|
    |fifo_C_PE_4_0_x0105_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 130|         27|   34|         75|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |add_ln691_1119_reg_265  |  3|   0|    3|          0|
    |add_ln691_1121_reg_281  |  2|   0|    2|          0|
    |add_ln691_1122_reg_289  |  6|   0|    6|          0|
    |add_ln691_1123_reg_297  |  4|   0|    4|          0|
    |add_ln691_reg_257       |  3|   0|    3|          0|
    |ap_CS_fsm               |  8|   0|    8|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |c0_V_reg_96             |  3|   0|    3|          0|
    |c1_V_reg_107            |  3|   0|    3|          0|
    |c2_V_82_reg_273         |  8|   0|    8|          0|
    |c2_V_reg_118            |  8|   0|    8|          0|
    |c5_V_reg_129            |  2|   0|    2|          0|
    |c6_V_reg_140            |  6|   0|    6|          0|
    |c7_V_reg_151            |  4|   0|    4|          0|
    |c8_V_reg_162            |  5|   0|    5|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 66|   0|   66|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|   C_PE_dummy_in_0_x0|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|   C_PE_dummy_in_0_x0|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|   C_PE_dummy_in_0_x0|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|   C_PE_dummy_in_0_x0|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|   C_PE_dummy_in_0_x0|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|   C_PE_dummy_in_0_x0|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|   C_PE_dummy_in_0_x0|  return value|
|fifo_C_PE_4_0_x0105_dout     |   in|  256|     ap_fifo|  fifo_C_PE_4_0_x0105|       pointer|
|fifo_C_PE_4_0_x0105_empty_n  |   in|    1|     ap_fifo|  fifo_C_PE_4_0_x0105|       pointer|
|fifo_C_PE_4_0_x0105_read     |  out|    1|     ap_fifo|  fifo_C_PE_4_0_x0105|       pointer|
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 8 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_0_x0105, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_0_x0105, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln9113 = br void" [./dut.cpp:9113]   --->   Operation 11 'br' 'br_ln9113' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 12 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 13 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln9113 = br i1 %icmp_ln890, void %.split13, void" [./dut.cpp:9113]   --->   Operation 16 'br' 'br_ln9113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln9113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_923" [./dut.cpp:9113]   --->   Operation 17 'specloopname' 'specloopname_ln9113' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln9114 = br void" [./dut.cpp:9114]   --->   Operation 18 'br' 'br_ln9114' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln9135 = ret" [./dut.cpp:9135]   --->   Operation 19 'ret' 'ret_ln9135' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split13, i3 %add_ln691_1119, void %.loopexit"   --->   Operation 20 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.57ns)   --->   "%add_ln691_1119 = add i3 %c1_V, i3 1"   --->   Operation 21 'add' 'add_ln691_1119' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.49ns)   --->   "%icmp_ln890_1149 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 22 'icmp' 'icmp_ln890_1149' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln9114 = br i1 %icmp_ln890_1149, void %.split11, void" [./dut.cpp:9114]   --->   Operation 24 'br' 'br_ln9114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_812"   --->   Operation 25 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1149)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln9118 = br void %.preheader" [./dut.cpp:9118]   --->   Operation 26 'br' 'br_ln9118' <Predicate = (!icmp_ln890_1149)> <Delay = 0.38>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln890_1149)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %c2_V_82, void, i8 0, void %.split11"   --->   Operation 28 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%c2_V_82 = add i8 %c2_V, i8 1"   --->   Operation 29 'add' 'c2_V_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.58ns)   --->   "%icmp_ln9118 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:9118]   --->   Operation 30 'icmp' 'icmp_ln9118' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln9118 = br i1 %icmp_ln9118, void %.split8, void %.loopexit" [./dut.cpp:9118]   --->   Operation 32 'br' 'br_ln9118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln9118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_817" [./dut.cpp:9118]   --->   Operation 33 'specloopname' 'specloopname_ln9118' <Predicate = (!icmp_ln9118)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln9121 = br void" [./dut.cpp:9121]   --->   Operation 34 'br' 'br_ln9121' <Predicate = (!icmp_ln9118)> <Delay = 0.38>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (icmp_ln9118)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.43>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1121, void, i2 0, void %.split8"   --->   Operation 36 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.43ns)   --->   "%add_ln691_1121 = add i2 %c5_V, i2 1"   --->   Operation 37 'add' 'add_ln691_1121' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.34ns)   --->   "%icmp_ln890_1150 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 38 'icmp' 'icmp_ln890_1150' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln9121 = br i1 %icmp_ln890_1150, void %.split6, void" [./dut.cpp:9121]   --->   Operation 40 'br' 'br_ln9121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln9121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_829" [./dut.cpp:9121]   --->   Operation 41 'specloopname' 'specloopname_ln9121' <Predicate = (!icmp_ln890_1150)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln9122 = br void" [./dut.cpp:9122]   --->   Operation 42 'br' 'br_ln9122' <Predicate = (!icmp_ln890_1150)> <Delay = 0.38>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln890_1150)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %add_ln691_1122, void, i6 0, void %.split6"   --->   Operation 44 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln691_1122 = add i6 %c6_V, i6 1"   --->   Operation 45 'add' 'add_ln691_1122' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.61ns)   --->   "%icmp_ln890_1151 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 46 'icmp' 'icmp_ln890_1151' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln9122 = br i1 %icmp_ln890_1151, void %.split4, void" [./dut.cpp:9122]   --->   Operation 48 'br' 'br_ln9122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln9122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_963" [./dut.cpp:9122]   --->   Operation 49 'specloopname' 'specloopname_ln9122' <Predicate = (!icmp_ln890_1151)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln9124 = br void" [./dut.cpp:9124]   --->   Operation 50 'br' 'br_ln9124' <Predicate = (!icmp_ln890_1151)> <Delay = 0.38>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln890_1151)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1123, void, i4 0, void %.split4"   --->   Operation 52 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln691_1123 = add i4 %c7_V, i4 1"   --->   Operation 53 'add' 'add_ln691_1123' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.65ns)   --->   "%icmp_ln890_1152 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 54 'icmp' 'icmp_ln890_1152' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln9124 = br i1 %icmp_ln890_1152, void %.split2, void" [./dut.cpp:9124]   --->   Operation 56 'br' 'br_ln9124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln9124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_815" [./dut.cpp:9124]   --->   Operation 57 'specloopname' 'specloopname_ln9124' <Predicate = (!icmp_ln890_1152)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln9126 = br void" [./dut.cpp:9126]   --->   Operation 58 'br' 'br_ln9126' <Predicate = (!icmp_ln890_1152)> <Delay = 0.38>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (icmp_ln890_1152)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.85>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1124, void %.split, i5 0, void %.split2"   --->   Operation 60 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln691_1124 = add i5 %c8_V, i5 1"   --->   Operation 61 'add' 'add_ln691_1124' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.63ns)   --->   "%icmp_ln890_1153 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 62 'icmp' 'icmp_ln890_1153' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln9126 = br i1 %icmp_ln890_1153, void %.split, void" [./dut.cpp:9126]   --->   Operation 64 'br' 'br_ln9126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln9126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1525" [./dut.cpp:9126]   --->   Operation 65 'specloopname' 'specloopname_ln9126' <Predicate = (!icmp_ln890_1153)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.21ns)   --->   "%p_0 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_4_0_x0105" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'p_0' <Predicate = (!icmp_ln890_1153)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln890_1153)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (icmp_ln890_1153)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_PE_4_0_x0105]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
br_ln9113             (br               ) [ 011111111]
c0_V                  (phi              ) [ 001000000]
add_ln691             (add              ) [ 011111111]
icmp_ln890            (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9113             (br               ) [ 000000000]
specloopname_ln9113   (specloopname     ) [ 000000000]
br_ln9114             (br               ) [ 001111111]
ret_ln9135            (ret              ) [ 000000000]
c1_V                  (phi              ) [ 000100000]
add_ln691_1119        (add              ) [ 001111111]
icmp_ln890_1149       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9114             (br               ) [ 000000000]
specloopname_ln1461   (specloopname     ) [ 000000000]
br_ln9118             (br               ) [ 001111111]
br_ln0                (br               ) [ 011111111]
c2_V                  (phi              ) [ 000010000]
c2_V_82               (add              ) [ 001111111]
icmp_ln9118           (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9118             (br               ) [ 000000000]
specloopname_ln9118   (specloopname     ) [ 000000000]
br_ln9121             (br               ) [ 001111111]
br_ln0                (br               ) [ 001111111]
c5_V                  (phi              ) [ 000001000]
add_ln691_1121        (add              ) [ 001111111]
icmp_ln890_1150       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9121             (br               ) [ 000000000]
specloopname_ln9121   (specloopname     ) [ 000000000]
br_ln9122             (br               ) [ 001111111]
br_ln0                (br               ) [ 001111111]
c6_V                  (phi              ) [ 000000100]
add_ln691_1122        (add              ) [ 001111111]
icmp_ln890_1151       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9122             (br               ) [ 000000000]
specloopname_ln9122   (specloopname     ) [ 000000000]
br_ln9124             (br               ) [ 001111111]
br_ln0                (br               ) [ 001111111]
c7_V                  (phi              ) [ 000000010]
add_ln691_1123        (add              ) [ 001111111]
icmp_ln890_1152       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9124             (br               ) [ 000000000]
specloopname_ln9124   (specloopname     ) [ 000000000]
br_ln9126             (br               ) [ 001111111]
br_ln0                (br               ) [ 001111111]
c8_V                  (phi              ) [ 000000001]
add_ln691_1124        (add              ) [ 001111111]
icmp_ln890_1153       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9126             (br               ) [ 000000000]
specloopname_ln9126   (specloopname     ) [ 000000000]
p_0                   (read             ) [ 000000000]
br_ln0                (br               ) [ 001111111]
br_ln0                (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_PE_4_0_x0105">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_PE_4_0_x0105"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_923"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_812"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_817"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_829"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_963"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_815"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1525"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="p_0_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="0"/>
<pin id="92" dir="0" index="1" bw="256" slack="0"/>
<pin id="93" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/8 "/>
</bind>
</comp>

<comp id="96" class="1005" name="c0_V_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="1"/>
<pin id="98" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="c0_V_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="c1_V_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="1"/>
<pin id="109" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="c1_V_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="c2_V_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="c2_V_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="c5_V_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="1"/>
<pin id="131" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="c5_V_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="c6_V_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="1"/>
<pin id="142" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="c6_V_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/6 "/>
</bind>
</comp>

<comp id="151" class="1005" name="c7_V_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="c7_V_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/7 "/>
</bind>
</comp>

<comp id="162" class="1005" name="c8_V_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="c8_V_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln691_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln890_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln691_1119_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1119/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln890_1149_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1149/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="c2_V_82_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V_82/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln9118_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9118/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln691_1121_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1121/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln890_1150_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1150/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln691_1122_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1122/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln890_1151_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1151/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln691_1123_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1123/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln890_1152_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1152/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln691_1124_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1124/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln890_1153_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1153/8 "/>
</bind>
</comp>

<comp id="257" class="1005" name="add_ln691_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="265" class="1005" name="add_ln691_1119_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1119 "/>
</bind>
</comp>

<comp id="273" class="1005" name="c2_V_82_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c2_V_82 "/>
</bind>
</comp>

<comp id="281" class="1005" name="add_ln691_1121_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1121 "/>
</bind>
</comp>

<comp id="289" class="1005" name="add_ln691_1122_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1122 "/>
</bind>
</comp>

<comp id="297" class="1005" name="add_ln691_1123_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1123 "/>
</bind>
</comp>

<comp id="305" class="1005" name="add_ln691_1124_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1124 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="88" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="78" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="100" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="100" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="111" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="111" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="122" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="122" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="133" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="133" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="144" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="144" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="62" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="155" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="155" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="166" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="166" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="82" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="173" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="268"><net_src comp="185" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="276"><net_src comp="197" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="284"><net_src comp="209" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="292"><net_src comp="221" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="300"><net_src comp="233" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="308"><net_src comp="245" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: C_PE_dummy_in_0_x0 : fifo_C_PE_4_0_x0105 | {8 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln9113 : 2
	State 3
		add_ln691_1119 : 1
		icmp_ln890_1149 : 1
		br_ln9114 : 2
	State 4
		c2_V_82 : 1
		icmp_ln9118 : 1
		br_ln9118 : 2
	State 5
		add_ln691_1121 : 1
		icmp_ln890_1150 : 1
		br_ln9121 : 2
	State 6
		add_ln691_1122 : 1
		icmp_ln890_1151 : 1
		br_ln9122 : 2
	State 7
		add_ln691_1123 : 1
		icmp_ln890_1152 : 1
		br_ln9124 : 2
	State 8
		add_ln691_1124 : 1
		icmp_ln890_1153 : 1
		br_ln9126 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_173    |    0    |    10   |
|          |  add_ln691_1119_fu_185 |    0    |    10   |
|          |     c2_V_82_fu_197     |    0    |    15   |
|    add   |  add_ln691_1121_fu_209 |    0    |    9    |
|          |  add_ln691_1122_fu_221 |    0    |    13   |
|          |  add_ln691_1123_fu_233 |    0    |    12   |
|          |  add_ln691_1124_fu_245 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_179   |    0    |    8    |
|          | icmp_ln890_1149_fu_191 |    0    |    8    |
|          |   icmp_ln9118_fu_203   |    0    |    11   |
|   icmp   | icmp_ln890_1150_fu_215 |    0    |    8    |
|          | icmp_ln890_1151_fu_227 |    0    |    10   |
|          | icmp_ln890_1152_fu_239 |    0    |    9    |
|          | icmp_ln890_1153_fu_251 |    0    |    9    |
|----------|------------------------|---------|---------|
|   read   |     p_0_read_fu_90     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   144   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|add_ln691_1119_reg_265|    3   |
|add_ln691_1121_reg_281|    2   |
|add_ln691_1122_reg_289|    6   |
|add_ln691_1123_reg_297|    4   |
|add_ln691_1124_reg_305|    5   |
|   add_ln691_reg_257  |    3   |
|      c0_V_reg_96     |    3   |
|     c1_V_reg_107     |    3   |
|    c2_V_82_reg_273   |    8   |
|     c2_V_reg_118     |    8   |
|     c5_V_reg_129     |    2   |
|     c6_V_reg_140     |    6   |
|     c7_V_reg_151     |    4   |
|     c8_V_reg_162     |    5   |
+----------------------+--------+
|         Total        |   62   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   144  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   62   |    -   |
+-----------+--------+--------+
|   Total   |   62   |   144  |
+-----------+--------+--------+
