   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"lpc17xx_nvic.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	NVIC_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_DeInit:
  24              	.LFB55:
  25              		.file 1 "../Source Files/lpc17xx_nvic.c"
   1:../Source Files/lpc17xx_nvic.c **** /**
   2:../Source Files/lpc17xx_nvic.c ****  * @file	: lpc17xx_nvic.c
   3:../Source Files/lpc17xx_nvic.c ****  * @brief	: Contains all expansion functions support for
   4:../Source Files/lpc17xx_nvic.c ****  * 				NVIC firmware library on LPC17xx. The main
   5:../Source Files/lpc17xx_nvic.c ****  * 				NVIC functions are defined in core_cm3.h
   6:../Source Files/lpc17xx_nvic.c **** * @version	1.0
   7:../Source Files/lpc17xx_nvic.c **** * @date		24. July. 2013
   8:../Source Files/lpc17xx_nvic.c **** * @author	Dwijay.Edutech Learning Solutions
   9:../Source Files/lpc17xx_nvic.c ****  **************************************************************************
  10:../Source Files/lpc17xx_nvic.c ****  * Software that is described herein is for illustrative purposes only
  11:../Source Files/lpc17xx_nvic.c ****  * which provides customers with programming information regarding the
  12:../Source Files/lpc17xx_nvic.c ****  * products. This software is supplied "AS IS" without any warranties.
  13:../Source Files/lpc17xx_nvic.c ****  * NXP Semiconductors assumes no responsibility or liability for the
  14:../Source Files/lpc17xx_nvic.c ****  * use of the software, conveys no license or title under any patent,
  15:../Source Files/lpc17xx_nvic.c ****  * copyright, or mask work right to the product. NXP Semiconductors
  16:../Source Files/lpc17xx_nvic.c ****  * reserves the right to make changes in the software without
  17:../Source Files/lpc17xx_nvic.c ****  * notification. NXP Semiconductors also make no representation or
  18:../Source Files/lpc17xx_nvic.c ****  * warranty that such application will be suitable for the specified
  19:../Source Files/lpc17xx_nvic.c ****  * use without further testing or modification.
  20:../Source Files/lpc17xx_nvic.c ****  **********************************************************************/
  21:../Source Files/lpc17xx_nvic.c **** 
  22:../Source Files/lpc17xx_nvic.c **** /* Peripheral group ----------------------------------------------------------- */
  23:../Source Files/lpc17xx_nvic.c **** /** @addtogroup NVIC
  24:../Source Files/lpc17xx_nvic.c ****  * @{
  25:../Source Files/lpc17xx_nvic.c ****  */
  26:../Source Files/lpc17xx_nvic.c **** 
  27:../Source Files/lpc17xx_nvic.c **** /* Includes ------------------------------------------------------------------- */
  28:../Source Files/lpc17xx_nvic.c **** #include "lpc17xx_nvic.h"
  29:../Source Files/lpc17xx_nvic.c **** 
  30:../Source Files/lpc17xx_nvic.c **** 
  31:../Source Files/lpc17xx_nvic.c **** /* Private Macros ------------------------------------------------------------- */
  32:../Source Files/lpc17xx_nvic.c **** /** @addtogroup NVIC_Private_Macros
  33:../Source Files/lpc17xx_nvic.c ****  * @{
  34:../Source Files/lpc17xx_nvic.c ****  */
  35:../Source Files/lpc17xx_nvic.c **** 
  36:../Source Files/lpc17xx_nvic.c **** /* Vector table offset bit mask */
  37:../Source Files/lpc17xx_nvic.c **** #define NVIC_VTOR_MASK              0x3FFFFF80
  38:../Source Files/lpc17xx_nvic.c **** 
  39:../Source Files/lpc17xx_nvic.c **** /**
  40:../Source Files/lpc17xx_nvic.c ****  * @}
  41:../Source Files/lpc17xx_nvic.c ****  */
  42:../Source Files/lpc17xx_nvic.c **** 
  43:../Source Files/lpc17xx_nvic.c **** 
  44:../Source Files/lpc17xx_nvic.c **** /* Public Functions ----------------------------------------------------------- */
  45:../Source Files/lpc17xx_nvic.c **** /** @addtogroup NVIC_Public_Functions
  46:../Source Files/lpc17xx_nvic.c ****  * @{
  47:../Source Files/lpc17xx_nvic.c ****  */
  48:../Source Files/lpc17xx_nvic.c **** 
  49:../Source Files/lpc17xx_nvic.c **** 
  50:../Source Files/lpc17xx_nvic.c **** /*****************************************************************************//**
  51:../Source Files/lpc17xx_nvic.c ****  * @brief		De-initializes the NVIC peripheral registers to their default
  52:../Source Files/lpc17xx_nvic.c ****  * 				reset values.
  53:../Source Files/lpc17xx_nvic.c ****  * @param		None
  54:../Source Files/lpc17xx_nvic.c ****  * @return      None
  55:../Source Files/lpc17xx_nvic.c ****  *
  56:../Source Files/lpc17xx_nvic.c ****  * These following NVIC peripheral registers will be de-initialized:
  57:../Source Files/lpc17xx_nvic.c ****  * - Disable Interrupt (32 IRQ interrupt sources that matched with LPC17xx)
  58:../Source Files/lpc17xx_nvic.c ****  * - Clear all Pending Interrupts (32 IRQ interrupt source that matched with LPC17xx)
  59:../Source Files/lpc17xx_nvic.c ****  * - Clear all Interrupt Priorities (32 IRQ interrupt source that matched with LPC17xx)
  60:../Source Files/lpc17xx_nvic.c ****  *******************************************************************************/
  61:../Source Files/lpc17xx_nvic.c **** void NVIC_DeInit(void)
  62:../Source Files/lpc17xx_nvic.c **** {
  26              		.loc 1 62 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  63:../Source Files/lpc17xx_nvic.c **** 	uint8_t tmp;
  64:../Source Files/lpc17xx_nvic.c **** 
  65:../Source Files/lpc17xx_nvic.c **** 	/* Disable all interrupts */
  66:../Source Files/lpc17xx_nvic.c **** 	NVIC->ICER[0] = 0xFFFFFFFF;
  41              		.loc 1 66 0
  42 0006 4FF46143 		mov	r3, #57600
  43 000a CEF20003 		movt	r3, 57344
  44 000e 4FF0FF32 		mov	r2, #-1
  45 0012 C3F88020 		str	r2, [r3, #128]
  67:../Source Files/lpc17xx_nvic.c **** 	NVIC->ICER[1] = 0x00000001;
  46              		.loc 1 67 0
  47 0016 4FF46143 		mov	r3, #57600
  48 001a CEF20003 		movt	r3, 57344
  49 001e 4FF00102 		mov	r2, #1
  50 0022 C3F88420 		str	r2, [r3, #132]
  68:../Source Files/lpc17xx_nvic.c **** 	/* Clear all pending interrupts */
  69:../Source Files/lpc17xx_nvic.c **** 	NVIC->ICPR[0] = 0xFFFFFFFF;
  51              		.loc 1 69 0
  52 0026 4FF46143 		mov	r3, #57600
  53 002a CEF20003 		movt	r3, 57344
  54 002e 4FF0FF32 		mov	r2, #-1
  55 0032 C3F88021 		str	r2, [r3, #384]
  70:../Source Files/lpc17xx_nvic.c **** 	NVIC->ICPR[1] = 0x00000001;
  56              		.loc 1 70 0
  57 0036 4FF46143 		mov	r3, #57600
  58 003a CEF20003 		movt	r3, 57344
  59 003e 4FF00102 		mov	r2, #1
  60 0042 C3F88421 		str	r2, [r3, #388]
  71:../Source Files/lpc17xx_nvic.c **** 
  72:../Source Files/lpc17xx_nvic.c **** 	/* Clear all interrupt priority */
  73:../Source Files/lpc17xx_nvic.c **** 	for (tmp = 0; tmp < 32; tmp++) {
  61              		.loc 1 73 0
  62 0046 4FF00003 		mov	r3, #0
  63 004a FB71     		strb	r3, [r7, #7]
  64 004c 0DE0     		b	.L2
  65              	.L3:
  74:../Source Files/lpc17xx_nvic.c **** 		NVIC->IP[tmp] = 0x00;
  66              		.loc 1 74 0 discriminator 2
  67 004e 4FF46143 		mov	r3, #57600
  68 0052 CEF20003 		movt	r3, 57344
  69 0056 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  70 0058 9B18     		adds	r3, r3, r2
  71 005a 4FF00002 		mov	r2, #0
  72 005e 83F80023 		strb	r2, [r3, #768]
  73:../Source Files/lpc17xx_nvic.c **** 	for (tmp = 0; tmp < 32; tmp++) {
  73              		.loc 1 73 0 discriminator 2
  74 0062 FB79     		ldrb	r3, [r7, #7]
  75 0064 03F10103 		add	r3, r3, #1
  76 0068 FB71     		strb	r3, [r7, #7]
  77              	.L2:
  73:../Source Files/lpc17xx_nvic.c **** 	for (tmp = 0; tmp < 32; tmp++) {
  78              		.loc 1 73 0 is_stmt 0 discriminator 1
  79 006a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  80 006c 1F2B     		cmp	r3, #31
  81 006e EED9     		bls	.L3
  75:../Source Files/lpc17xx_nvic.c **** 	}
  76:../Source Files/lpc17xx_nvic.c **** }
  82              		.loc 1 76 0 is_stmt 1
  83 0070 07F10C07 		add	r7, r7, #12
  84 0074 BD46     		mov	sp, r7
  85 0076 80BC     		pop	{r7}
  86 0078 7047     		bx	lr
  87              		.cfi_endproc
  88              	.LFE55:
  90 007a 00BF     		.align	2
  91              		.global	NVIC_SCBDeInit
  92              		.thumb
  93              		.thumb_func
  95              	NVIC_SCBDeInit:
  96              	.LFB56:
  77:../Source Files/lpc17xx_nvic.c **** 
  78:../Source Files/lpc17xx_nvic.c **** /*****************************************************************************//**
  79:../Source Files/lpc17xx_nvic.c ****  * @brief			De-initializes the SCB peripheral registers to their default
  80:../Source Files/lpc17xx_nvic.c ****  *                  reset values.
  81:../Source Files/lpc17xx_nvic.c ****  * @param			none
  82:../Source Files/lpc17xx_nvic.c ****  * @return 			none
  83:../Source Files/lpc17xx_nvic.c ****  *
  84:../Source Files/lpc17xx_nvic.c ****  * These following SCB NVIC peripheral registers will be de-initialized:
  85:../Source Files/lpc17xx_nvic.c ****  * - Interrupt Control State register
  86:../Source Files/lpc17xx_nvic.c ****  * - Interrupt Vector Table Offset register
  87:../Source Files/lpc17xx_nvic.c ****  * - Application Interrupt/Reset Control register
  88:../Source Files/lpc17xx_nvic.c ****  * - System Control register
  89:../Source Files/lpc17xx_nvic.c ****  * - Configuration Control register
  90:../Source Files/lpc17xx_nvic.c ****  * - System Handlers Priority Registers
  91:../Source Files/lpc17xx_nvic.c ****  * - System Handler Control and State Register
  92:../Source Files/lpc17xx_nvic.c ****  * - Configurable Fault Status Register
  93:../Source Files/lpc17xx_nvic.c ****  * - Hard Fault Status Register
  94:../Source Files/lpc17xx_nvic.c ****  * - Debug Fault Status Register
  95:../Source Files/lpc17xx_nvic.c ****  *******************************************************************************/
  96:../Source Files/lpc17xx_nvic.c **** void NVIC_SCBDeInit(void)
  97:../Source Files/lpc17xx_nvic.c **** {
  97              		.loc 1 97 0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 8
 100              		@ frame_needed = 1, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102 007c 80B4     		push	{r7}
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 4
 105              		.cfi_offset 7, -4
 106 007e 83B0     		sub	sp, sp, #12
 107              	.LCFI4:
 108              		.cfi_def_cfa_offset 16
 109 0080 00AF     		add	r7, sp, #0
 110              	.LCFI5:
 111              		.cfi_def_cfa_register 7
  98:../Source Files/lpc17xx_nvic.c **** 	uint8_t tmp;
  99:../Source Files/lpc17xx_nvic.c **** 
 100:../Source Files/lpc17xx_nvic.c **** 	SCB->ICSR = 0x0A000000;
 112              		.loc 1 100 0
 113 0082 4FF46D43 		mov	r3, #60672
 114 0086 CEF20003 		movt	r3, 57344
 115 008a 4FF02062 		mov	r2, #167772160
 116 008e 5A60     		str	r2, [r3, #4]
 101:../Source Files/lpc17xx_nvic.c **** 	SCB->VTOR = 0x00000000;
 117              		.loc 1 101 0
 118 0090 4FF46D43 		mov	r3, #60672
 119 0094 CEF20003 		movt	r3, 57344
 120 0098 4FF00002 		mov	r2, #0
 121 009c 9A60     		str	r2, [r3, #8]
 102:../Source Files/lpc17xx_nvic.c **** 	SCB->AIRCR = 0x05FA0000;
 122              		.loc 1 102 0
 123 009e 4FF46D43 		mov	r3, #60672
 124 00a2 CEF20003 		movt	r3, 57344
 125 00a6 4FF00002 		mov	r2, #0
 126 00aa C0F2FA52 		movt	r2, 1530
 127 00ae DA60     		str	r2, [r3, #12]
 103:../Source Files/lpc17xx_nvic.c **** 	SCB->SCR = 0x00000000;
 128              		.loc 1 103 0
 129 00b0 4FF46D43 		mov	r3, #60672
 130 00b4 CEF20003 		movt	r3, 57344
 131 00b8 4FF00002 		mov	r2, #0
 132 00bc 1A61     		str	r2, [r3, #16]
 104:../Source Files/lpc17xx_nvic.c **** 	SCB->CCR = 0x00000000;
 133              		.loc 1 104 0
 134 00be 4FF46D43 		mov	r3, #60672
 135 00c2 CEF20003 		movt	r3, 57344
 136 00c6 4FF00002 		mov	r2, #0
 137 00ca 5A61     		str	r2, [r3, #20]
 105:../Source Files/lpc17xx_nvic.c **** 
 106:../Source Files/lpc17xx_nvic.c **** 	for (tmp = 0; tmp < 32; tmp++) {
 138              		.loc 1 106 0
 139 00cc 4FF00003 		mov	r3, #0
 140 00d0 FB71     		strb	r3, [r7, #7]
 141 00d2 0CE0     		b	.L5
 142              	.L6:
 107:../Source Files/lpc17xx_nvic.c **** 		SCB->SHP[tmp] = 0x00;
 143              		.loc 1 107 0 discriminator 2
 144 00d4 4FF46D43 		mov	r3, #60672
 145 00d8 CEF20003 		movt	r3, 57344
 146 00dc FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 147 00de 9B18     		adds	r3, r3, r2
 148 00e0 4FF00002 		mov	r2, #0
 149 00e4 1A76     		strb	r2, [r3, #24]
 106:../Source Files/lpc17xx_nvic.c **** 	for (tmp = 0; tmp < 32; tmp++) {
 150              		.loc 1 106 0 discriminator 2
 151 00e6 FB79     		ldrb	r3, [r7, #7]
 152 00e8 03F10103 		add	r3, r3, #1
 153 00ec FB71     		strb	r3, [r7, #7]
 154              	.L5:
 106:../Source Files/lpc17xx_nvic.c **** 	for (tmp = 0; tmp < 32; tmp++) {
 155              		.loc 1 106 0 is_stmt 0 discriminator 1
 156 00ee FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 157 00f0 1F2B     		cmp	r3, #31
 158 00f2 EFD9     		bls	.L6
 108:../Source Files/lpc17xx_nvic.c **** 	}
 109:../Source Files/lpc17xx_nvic.c **** 
 110:../Source Files/lpc17xx_nvic.c **** 	SCB->SHCSR = 0x00000000;
 159              		.loc 1 110 0 is_stmt 1
 160 00f4 4FF46D43 		mov	r3, #60672
 161 00f8 CEF20003 		movt	r3, 57344
 162 00fc 4FF00002 		mov	r2, #0
 163 0100 5A62     		str	r2, [r3, #36]
 111:../Source Files/lpc17xx_nvic.c **** 	SCB->CFSR = 0xFFFFFFFF;
 164              		.loc 1 111 0
 165 0102 4FF46D43 		mov	r3, #60672
 166 0106 CEF20003 		movt	r3, 57344
 167 010a 4FF0FF32 		mov	r2, #-1
 168 010e 9A62     		str	r2, [r3, #40]
 112:../Source Files/lpc17xx_nvic.c **** 	SCB->HFSR = 0xFFFFFFFF;
 169              		.loc 1 112 0
 170 0110 4FF46D43 		mov	r3, #60672
 171 0114 CEF20003 		movt	r3, 57344
 172 0118 4FF0FF32 		mov	r2, #-1
 173 011c DA62     		str	r2, [r3, #44]
 113:../Source Files/lpc17xx_nvic.c **** 	SCB->DFSR = 0xFFFFFFFF;
 174              		.loc 1 113 0
 175 011e 4FF46D43 		mov	r3, #60672
 176 0122 CEF20003 		movt	r3, 57344
 177 0126 4FF0FF32 		mov	r2, #-1
 178 012a 1A63     		str	r2, [r3, #48]
 114:../Source Files/lpc17xx_nvic.c **** }
 179              		.loc 1 114 0
 180 012c 07F10C07 		add	r7, r7, #12
 181 0130 BD46     		mov	sp, r7
 182 0132 80BC     		pop	{r7}
 183 0134 7047     		bx	lr
 184              		.cfi_endproc
 185              	.LFE56:
 187 0136 00BF     		.align	2
 188              		.global	NVIC_SetVTOR
 189              		.thumb
 190              		.thumb_func
 192              	NVIC_SetVTOR:
 193              	.LFB57:
 115:../Source Files/lpc17xx_nvic.c **** 
 116:../Source Files/lpc17xx_nvic.c **** 
 117:../Source Files/lpc17xx_nvic.c **** /*****************************************************************************//**
 118:../Source Files/lpc17xx_nvic.c ****  * @brief		Set Vector Table Offset value
 119:../Source Files/lpc17xx_nvic.c ****  * @param		offset Offset value
 120:../Source Files/lpc17xx_nvic.c ****  * @return      None
 121:../Source Files/lpc17xx_nvic.c ****  *******************************************************************************/
 122:../Source Files/lpc17xx_nvic.c **** void NVIC_SetVTOR(uint32_t offset)
 123:../Source Files/lpc17xx_nvic.c **** {
 194              		.loc 1 123 0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 8
 197              		@ frame_needed = 1, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 199 0138 80B4     		push	{r7}
 200              	.LCFI6:
 201              		.cfi_def_cfa_offset 4
 202              		.cfi_offset 7, -4
 203 013a 83B0     		sub	sp, sp, #12
 204              	.LCFI7:
 205              		.cfi_def_cfa_offset 16
 206 013c 00AF     		add	r7, sp, #0
 207              	.LCFI8:
 208              		.cfi_def_cfa_register 7
 209 013e 7860     		str	r0, [r7, #4]
 124:../Source Files/lpc17xx_nvic.c **** 	SCB->VTOR  = (offset & NVIC_VTOR_MASK);
 210              		.loc 1 124 0
 211 0140 4FF46D43 		mov	r3, #60672
 212 0144 CEF20003 		movt	r3, 57344
 213 0148 7A68     		ldr	r2, [r7, #4]
 214 014a 22F04042 		bic	r2, r2, #-1073741824
 215 014e 22F07F02 		bic	r2, r2, #127
 216 0152 9A60     		str	r2, [r3, #8]
 125:../Source Files/lpc17xx_nvic.c **** }
 217              		.loc 1 125 0
 218 0154 07F10C07 		add	r7, r7, #12
 219 0158 BD46     		mov	sp, r7
 220 015a 80BC     		pop	{r7}
 221 015c 7047     		bx	lr
 222              		.cfi_endproc
 223              	.LFE57:
 225              	.Letext0:
 226              		.file 2 "c:\\program files\\gnu tools arm embedded\\4.7 2013q2\\bin\\../lib/gcc/arm-none-eabi/4.7.
 227              		.file 3 "C:\\E_Workspace\\LPC1768\\Eg7\\CM3 Core/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 lpc17xx_nvic.c
C:\Users\Edu_win7\AppData\Local\Temp\ccgxjvja.s:18     .text:00000000 $t
C:\Users\Edu_win7\AppData\Local\Temp\ccgxjvja.s:23     .text:00000000 NVIC_DeInit
C:\Users\Edu_win7\AppData\Local\Temp\ccgxjvja.s:95     .text:0000007c NVIC_SCBDeInit
C:\Users\Edu_win7\AppData\Local\Temp\ccgxjvja.s:192    .text:00000138 NVIC_SetVTOR
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.4198839cd628579709ab94bfdf5f0d6e
                           .group:00000000 wm4.LPC17xx.h.27.964facdaadd4aa3f18ac78c8a78f0013
                           .group:00000000 wm4.core_cm3.h.32.3cac756d6e704b813781f82afd94fa5f
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.b5bb84d7ba97d82b5b1dc1826a7ae811
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.6beb15babd14c076008ec0890c26e21c
                           .group:00000000 wm4.core_cm3.h.83.1a3cb9afc687cf157efeddb3d5f3109e
                           .group:00000000 wm4.LPC17xx.h.953.82b7a9ed60bb594048bc8738cf1d3489
                           .group:00000000 wm4.lpc_types.h.32.a64d7e761ffe573cbca681049cab7b1a

NO UNDEFINED SYMBOLS
