Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 18 20:36:47 2020
| Host         : umma running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file ./Impl/TopDown/top-post-place-util.txt
| Design       : mkPcieTop
| Device       : 7vx485tffg1761-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------+-----------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                                       Instance                                      |                     Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------------------------------+-----------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| mkPcieTop                                                                           |                                         (top) |     160108 |     145348 |   14696 |   64 | 73106 |    775 |     13 |            0 |
|   (mkPcieTop)                                                                       |                                         (top) |        110 |        110 |       0 |    0 |   427 |      0 |      0 |            0 |
|   GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer                         |                                      SyncFIFO |         17 |         13 |       4 |    0 |    42 |      0 |      0 |            0 |
|   host_pcieHostTop_ep7                                                              |                              mkPcieEndpointX7 |       3539 |       3479 |       0 |   60 |  4326 |      4 |      0 |            0 |
|     (host_pcieHostTop_ep7)                                                          |                              mkPcieEndpointX7 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|     derivedReset                                                                    |                                     SyncReset |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     fAxiRx                                                                          |                         FIFO2__parameterized0 |        159 |        159 |       0 |    0 |   308 |      0 |      0 |            0 |
|     fAxiTx                                                                          |                         FIFO2__parameterized1 |        206 |        206 |       0 |    0 |   266 |      0 |      0 |            0 |
|     pcie_ep                                                                         |                                    pcie2_7x_0 |       3088 |       3028 |       0 |   60 |  3739 |      4 |      0 |            0 |
|       (pcie_ep)                                                                     |                                    pcie2_7x_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       inst                                                                          |                pcie2_7x_0pcie2_7x_0_pcie2_top |       3088 |       3028 |       0 |   60 |  3739 |      4 |      0 |            0 |
|         (inst)                                                                      |                pcie2_7x_0pcie2_7x_0_pcie2_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                                        |                 pcie2_7x_0pcie2_7x_0_core_top |       3088 |       3028 |       0 |   60 |  3739 |      4 |      0 |            0 |
|           (inst)                                                                    |                 pcie2_7x_0pcie2_7x_0_core_top |          8 |          4 |       0 |    4 |    11 |      0 |      0 |            0 |
|           gt_top_i                                                                  |                   pcie2_7x_0pcie2_7x_0_gt_top |       2836 |       2780 |       0 |   56 |  2854 |      0 |      0 |            0 |
|             (gt_top_i)                                                              |                   pcie2_7x_0pcie2_7x_0_gt_top |         11 |         11 |       0 |    0 |     8 |      0 |      0 |            0 |
|             gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                        |    pcie2_7x_0pcie2_7x_0_gt_rx_valid_filter_7x |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|             gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                        | pcie2_7x_0pcie2_7x_0_gt_rx_valid_filter_7x_14 |         20 |         20 |       0 |    0 |    30 |      0 |      0 |            0 |
|             gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                        | pcie2_7x_0pcie2_7x_0_gt_rx_valid_filter_7x_15 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|             gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                        | pcie2_7x_0pcie2_7x_0_gt_rx_valid_filter_7x_16 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|             gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst                        | pcie2_7x_0pcie2_7x_0_gt_rx_valid_filter_7x_17 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|             gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst                        | pcie2_7x_0pcie2_7x_0_gt_rx_valid_filter_7x_18 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|             gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst                        | pcie2_7x_0pcie2_7x_0_gt_rx_valid_filter_7x_19 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|             gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst                        | pcie2_7x_0pcie2_7x_0_gt_rx_valid_filter_7x_20 |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|             pipe_wrapper_i                                                          |             pcie2_7x_0pcie2_7x_0_pipe_wrapper |       2675 |       2619 |       0 |   56 |  2606 |      0 |      0 |            0 |
|               (pipe_wrapper_i)                                                      |             pcie2_7x_0pcie2_7x_0_pipe_wrapper |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|               pipe_clock_int.pipe_clock_i                                           |               pcie2_7x_0pcie2_7x_0_pipe_clock |          6 |          6 |       0 |    0 |    17 |      0 |      0 |            0 |
|               pipe_lane[0].gt_wrapper_i                                             |               pcie2_7x_0pcie2_7x_0_gt_wrapper |         10 |          3 |       0 |    7 |     2 |      0 |      0 |            0 |
|                 (pipe_lane[0].gt_wrapper_i)                                         |               pcie2_7x_0pcie2_7x_0_gt_wrapper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 cpllPDInst                                                          |       pcie2_7x_0pcie2_7x_0_gtx_cpllpd_ovrd_79 |          8 |          1 |       0 |    7 |     2 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_drp.pipe_drp_i                                      |                 pcie2_7x_0pcie2_7x_0_pipe_drp |         87 |         87 |       0 |    0 |    74 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_eq.pipe_eq_i                                        |                  pcie2_7x_0pcie2_7x_0_pipe_eq |        116 |        116 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 (pipe_lane[0].pipe_eq.pipe_eq_i)                                    |                  pcie2_7x_0pcie2_7x_0_pipe_eq |         62 |         62 |       0 |    0 |    47 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                         |             pcie2_7x_0pcie2_7x_0_rxeq_scan_78 |         54 |         54 |       0 |    0 |    34 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i    |                pcie2_7x_0pcie2_7x_0_gt_common |         56 |         56 |       0 |    0 |    76 |      0 |      0 |            0 |
|                 qpll_drp_i                                                          |              pcie2_7x_0pcie2_7x_0_qpll_drp_76 |         56 |         56 |       0 |    0 |    76 |      0 |      0 |            0 |
|                 qpll_wrapper_i                                                      |          pcie2_7x_0pcie2_7x_0_qpll_wrapper_77 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_rate.pipe_rate_i                                    |                pcie2_7x_0pcie2_7x_0_pipe_rate |         62 |         62 |       0 |    0 |    50 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_sync_i                                              |                pcie2_7x_0pcie2_7x_0_pipe_sync |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_user_i                                              |                pcie2_7x_0pcie2_7x_0_pipe_user |         24 |         24 |       0 |    0 |    56 |      0 |      0 |            0 |
|               pipe_lane[1].gt_wrapper_i                                             |            pcie2_7x_0pcie2_7x_0_gt_wrapper_21 |         10 |          3 |       0 |    7 |     2 |      0 |      0 |            0 |
|                 (pipe_lane[1].gt_wrapper_i)                                         |            pcie2_7x_0pcie2_7x_0_gt_wrapper_21 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 cpllPDInst                                                          |       pcie2_7x_0pcie2_7x_0_gtx_cpllpd_ovrd_75 |          8 |          1 |       0 |    7 |     2 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_drp.pipe_drp_i                                      |              pcie2_7x_0pcie2_7x_0_pipe_drp_22 |         87 |         87 |       0 |    0 |    74 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_eq.pipe_eq_i                                        |               pcie2_7x_0pcie2_7x_0_pipe_eq_23 |        114 |        114 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 (pipe_lane[1].pipe_eq.pipe_eq_i)                                    |               pcie2_7x_0pcie2_7x_0_pipe_eq_23 |         61 |         61 |       0 |    0 |    47 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                         |             pcie2_7x_0pcie2_7x_0_rxeq_scan_74 |         53 |         53 |       0 |    0 |    34 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_rate.pipe_rate_i                                    |             pcie2_7x_0pcie2_7x_0_pipe_rate_24 |         62 |         62 |       0 |    0 |    50 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_sync_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_sync_25 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_user_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_user_26 |         24 |         24 |       0 |    0 |    56 |      0 |      0 |            0 |
|               pipe_lane[2].gt_wrapper_i                                             |            pcie2_7x_0pcie2_7x_0_gt_wrapper_27 |         10 |          3 |       0 |    7 |     2 |      0 |      0 |            0 |
|                 (pipe_lane[2].gt_wrapper_i)                                         |            pcie2_7x_0pcie2_7x_0_gt_wrapper_27 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 cpllPDInst                                                          |       pcie2_7x_0pcie2_7x_0_gtx_cpllpd_ovrd_73 |          8 |          1 |       0 |    7 |     2 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_drp.pipe_drp_i                                      |              pcie2_7x_0pcie2_7x_0_pipe_drp_28 |         88 |         88 |       0 |    0 |    74 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_eq.pipe_eq_i                                        |               pcie2_7x_0pcie2_7x_0_pipe_eq_29 |        116 |        116 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 (pipe_lane[2].pipe_eq.pipe_eq_i)                                    |               pcie2_7x_0pcie2_7x_0_pipe_eq_29 |         62 |         62 |       0 |    0 |    47 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                         |             pcie2_7x_0pcie2_7x_0_rxeq_scan_72 |         54 |         54 |       0 |    0 |    34 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_rate.pipe_rate_i                                    |             pcie2_7x_0pcie2_7x_0_pipe_rate_30 |         61 |         61 |       0 |    0 |    50 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_sync_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_sync_31 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_user_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_user_32 |         23 |         23 |       0 |    0 |    56 |      0 |      0 |            0 |
|               pipe_lane[3].gt_wrapper_i                                             |            pcie2_7x_0pcie2_7x_0_gt_wrapper_33 |         10 |          3 |       0 |    7 |     2 |      0 |      0 |            0 |
|                 (pipe_lane[3].gt_wrapper_i)                                         |            pcie2_7x_0pcie2_7x_0_gt_wrapper_33 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 cpllPDInst                                                          |       pcie2_7x_0pcie2_7x_0_gtx_cpllpd_ovrd_71 |          8 |          1 |       0 |    7 |     2 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_drp.pipe_drp_i                                      |              pcie2_7x_0pcie2_7x_0_pipe_drp_34 |         88 |         88 |       0 |    0 |    74 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_eq.pipe_eq_i                                        |               pcie2_7x_0pcie2_7x_0_pipe_eq_35 |        115 |        115 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 (pipe_lane[3].pipe_eq.pipe_eq_i)                                    |               pcie2_7x_0pcie2_7x_0_pipe_eq_35 |         62 |         62 |       0 |    0 |    47 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                         |             pcie2_7x_0pcie2_7x_0_rxeq_scan_70 |         53 |         53 |       0 |    0 |    34 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_rate.pipe_rate_i                                    |             pcie2_7x_0pcie2_7x_0_pipe_rate_36 |         62 |         62 |       0 |    0 |    50 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_sync_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_sync_37 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_user_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_user_38 |         22 |         22 |       0 |    0 |    56 |      0 |      0 |            0 |
|               pipe_lane[4].gt_wrapper_i                                             |            pcie2_7x_0pcie2_7x_0_gt_wrapper_39 |         10 |          3 |       0 |    7 |     2 |      0 |      0 |            0 |
|                 (pipe_lane[4].gt_wrapper_i)                                         |            pcie2_7x_0pcie2_7x_0_gt_wrapper_39 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 cpllPDInst                                                          |       pcie2_7x_0pcie2_7x_0_gtx_cpllpd_ovrd_69 |          8 |          1 |       0 |    7 |     2 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_drp.pipe_drp_i                                      |              pcie2_7x_0pcie2_7x_0_pipe_drp_40 |         87 |         87 |       0 |    0 |    74 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_eq.pipe_eq_i                                        |               pcie2_7x_0pcie2_7x_0_pipe_eq_41 |        114 |        114 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 (pipe_lane[4].pipe_eq.pipe_eq_i)                                    |               pcie2_7x_0pcie2_7x_0_pipe_eq_41 |         61 |         61 |       0 |    0 |    47 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                         |             pcie2_7x_0pcie2_7x_0_rxeq_scan_68 |         53 |         53 |       0 |    0 |    34 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i    |             pcie2_7x_0pcie2_7x_0_gt_common_42 |         56 |         56 |       0 |    0 |    76 |      0 |      0 |            0 |
|                 qpll_drp_i                                                          |                 pcie2_7x_0pcie2_7x_0_qpll_drp |         56 |         56 |       0 |    0 |    76 |      0 |      0 |            0 |
|                 qpll_wrapper_i                                                      |             pcie2_7x_0pcie2_7x_0_qpll_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_rate.pipe_rate_i                                    |             pcie2_7x_0pcie2_7x_0_pipe_rate_43 |         62 |         62 |       0 |    0 |    50 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_sync_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_sync_44 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_user_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_user_45 |         22 |         22 |       0 |    0 |    56 |      0 |      0 |            0 |
|               pipe_lane[5].gt_wrapper_i                                             |            pcie2_7x_0pcie2_7x_0_gt_wrapper_46 |         10 |          3 |       0 |    7 |     2 |      0 |      0 |            0 |
|                 (pipe_lane[5].gt_wrapper_i)                                         |            pcie2_7x_0pcie2_7x_0_gt_wrapper_46 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 cpllPDInst                                                          |       pcie2_7x_0pcie2_7x_0_gtx_cpllpd_ovrd_67 |          8 |          1 |       0 |    7 |     2 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_drp.pipe_drp_i                                      |              pcie2_7x_0pcie2_7x_0_pipe_drp_47 |         87 |         87 |       0 |    0 |    74 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_eq.pipe_eq_i                                        |               pcie2_7x_0pcie2_7x_0_pipe_eq_48 |        116 |        116 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 (pipe_lane[5].pipe_eq.pipe_eq_i)                                    |               pcie2_7x_0pcie2_7x_0_pipe_eq_48 |         63 |         63 |       0 |    0 |    47 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                         |             pcie2_7x_0pcie2_7x_0_rxeq_scan_66 |         53 |         53 |       0 |    0 |    34 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_rate.pipe_rate_i                                    |             pcie2_7x_0pcie2_7x_0_pipe_rate_49 |         62 |         62 |       0 |    0 |    50 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_sync_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_sync_50 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_user_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_user_51 |         23 |         23 |       0 |    0 |    56 |      0 |      0 |            0 |
|               pipe_lane[6].gt_wrapper_i                                             |            pcie2_7x_0pcie2_7x_0_gt_wrapper_52 |         10 |          3 |       0 |    7 |     2 |      0 |      0 |            0 |
|                 (pipe_lane[6].gt_wrapper_i)                                         |            pcie2_7x_0pcie2_7x_0_gt_wrapper_52 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 cpllPDInst                                                          |       pcie2_7x_0pcie2_7x_0_gtx_cpllpd_ovrd_65 |          8 |          1 |       0 |    7 |     2 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_drp.pipe_drp_i                                      |              pcie2_7x_0pcie2_7x_0_pipe_drp_53 |         88 |         88 |       0 |    0 |    74 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_eq.pipe_eq_i                                        |               pcie2_7x_0pcie2_7x_0_pipe_eq_54 |        114 |        114 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 (pipe_lane[6].pipe_eq.pipe_eq_i)                                    |               pcie2_7x_0pcie2_7x_0_pipe_eq_54 |         61 |         61 |       0 |    0 |    47 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                         |             pcie2_7x_0pcie2_7x_0_rxeq_scan_64 |         53 |         53 |       0 |    0 |    34 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_rate.pipe_rate_i                                    |             pcie2_7x_0pcie2_7x_0_pipe_rate_55 |         62 |         62 |       0 |    0 |    50 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_sync_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_sync_56 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_user_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_user_57 |         22 |         22 |       0 |    0 |    56 |      0 |      0 |            0 |
|               pipe_lane[7].gt_wrapper_i                                             |            pcie2_7x_0pcie2_7x_0_gt_wrapper_58 |         10 |          3 |       0 |    7 |     2 |      0 |      0 |            0 |
|                 (pipe_lane[7].gt_wrapper_i)                                         |            pcie2_7x_0pcie2_7x_0_gt_wrapper_58 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 cpllPDInst                                                          |          pcie2_7x_0pcie2_7x_0_gtx_cpllpd_ovrd |          8 |          1 |       0 |    7 |     2 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_drp.pipe_drp_i                                      |              pcie2_7x_0pcie2_7x_0_pipe_drp_59 |         88 |         88 |       0 |    0 |    74 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_eq.pipe_eq_i                                        |               pcie2_7x_0pcie2_7x_0_pipe_eq_60 |        117 |        117 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 (pipe_lane[7].pipe_eq.pipe_eq_i)                                    |               pcie2_7x_0pcie2_7x_0_pipe_eq_60 |         64 |         64 |       0 |    0 |    47 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                         |                pcie2_7x_0pcie2_7x_0_rxeq_scan |         53 |         53 |       0 |    0 |    34 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_rate.pipe_rate_i                                    |             pcie2_7x_0pcie2_7x_0_pipe_rate_61 |         62 |         62 |       0 |    0 |    50 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_sync_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_sync_62 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_user_i                                              |             pcie2_7x_0pcie2_7x_0_pipe_user_63 |         25 |         25 |       0 |    0 |    56 |      0 |      0 |            0 |
|               pipe_reset.pipe_reset_i                                               |               pcie2_7x_0pcie2_7x_0_pipe_reset |         53 |         53 |       0 |    0 |   107 |      0 |      0 |            0 |
|               qpll_reset.qpll_reset_i                                               |               pcie2_7x_0pcie2_7x_0_qpll_reset |         17 |         17 |       0 |    0 |    63 |      0 |      0 |            0 |
|           pcie_top_i                                                                |                 pcie2_7x_0pcie2_7x_0_pcie_top |        245 |        245 |       0 |    0 |   870 |      4 |      0 |            0 |
|             (pcie_top_i)                                                            |                 pcie2_7x_0pcie2_7x_0_pcie_top |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|             axi_basic_top                                                           |            pcie2_7x_0pcie2_7x_0_axi_basic_top |        232 |        232 |       0 |    0 |   464 |      0 |      0 |            0 |
|               rx_inst                                                               |             pcie2_7x_0pcie2_7x_0_axi_basic_rx |        204 |        204 |       0 |    0 |   298 |      0 |      0 |            0 |
|                 rx_null_gen_inst                                                    |    pcie2_7x_0pcie2_7x_0_axi_basic_rx_null_gen |         31 |         31 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 rx_pipeline_inst                                                    |    pcie2_7x_0pcie2_7x_0_axi_basic_rx_pipeline |        173 |        173 |       0 |    0 |   285 |      0 |      0 |            0 |
|               tx_inst                                                               |             pcie2_7x_0pcie2_7x_0_axi_basic_tx |         28 |         28 |       0 |    0 |   166 |      0 |      0 |            0 |
|                 thrtl_ctl_enabled.tx_thrl_ctl_inst                                  |   pcie2_7x_0pcie2_7x_0_axi_basic_tx_thrtl_ctl |         22 |         22 |       0 |    0 |    29 |      0 |      0 |            0 |
|                 tx_pipeline_inst                                                    |    pcie2_7x_0pcie2_7x_0_axi_basic_tx_pipeline |          6 |          6 |       0 |    0 |   137 |      0 |      0 |            0 |
|             pcie_7x_i                                                               |                  pcie2_7x_0pcie2_7x_0_pcie_7x |         12 |         12 |       0 |    0 |     0 |      4 |      0 |            0 |
|               (pcie_7x_i)                                                           |                  pcie2_7x_0pcie2_7x_0_pcie_7x |         12 |         12 |       0 |    0 |     0 |      0 |      0 |            0 |
|               pcie_bram_top                                                         |         pcie2_7x_0pcie2_7x_0_pcie_bram_top_7x |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|                 pcie_brams_rx                                                       |            pcie2_7x_0pcie2_7x_0_pcie_brams_7x |          0 |          0 |       0 |    0 |     0 |      2 |      0 |            0 |
|                   brams[0].ram                                                      |          pcie2_7x_0pcie2_7x_0_pcie_bram_7x_10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     use_sdp.ramb36sdp                                               |                   pcie2_7x_0BRAM_SDP_MACRO_13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   brams[1].ram                                                      |          pcie2_7x_0pcie2_7x_0_pcie_bram_7x_11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     use_sdp.ramb36sdp                                               |                   pcie2_7x_0BRAM_SDP_MACRO_12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 pcie_brams_tx                                                       |          pcie2_7x_0pcie2_7x_0_pcie_brams_7x_7 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |            0 |
|                   brams[0].ram                                                      |             pcie2_7x_0pcie2_7x_0_pcie_bram_7x |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     use_sdp.ramb36sdp                                               |                    pcie2_7x_0BRAM_SDP_MACRO_9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   brams[1].ram                                                      |           pcie2_7x_0pcie2_7x_0_pcie_bram_7x_8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     use_sdp.ramb36sdp                                               |                      pcie2_7x_0BRAM_SDP_MACRO |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             pcie_pipe_pipeline_i                                                    |       pcie2_7x_0pcie2_7x_0_pcie_pipe_pipeline |          0 |          0 |       0 |    0 |   390 |      0 |      0 |            0 |
|               pipe_2_lane.pipe_lane_1_i                                             |           pcie2_7x_0pcie2_7x_0_pcie_pipe_lane |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|               pipe_4_lane.pipe_lane_2_i                                             |         pcie2_7x_0pcie2_7x_0_pcie_pipe_lane_0 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|               pipe_4_lane.pipe_lane_3_i                                             |         pcie2_7x_0pcie2_7x_0_pcie_pipe_lane_1 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|               pipe_8_lane.pipe_lane_4_i                                             |         pcie2_7x_0pcie2_7x_0_pcie_pipe_lane_2 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|               pipe_8_lane.pipe_lane_5_i                                             |         pcie2_7x_0pcie2_7x_0_pcie_pipe_lane_3 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|               pipe_8_lane.pipe_lane_6_i                                             |         pcie2_7x_0pcie2_7x_0_pcie_pipe_lane_4 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|               pipe_8_lane.pipe_lane_7_i                                             |         pcie2_7x_0pcie2_7x_0_pcie_pipe_lane_5 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|               pipe_lane_0_i                                                         |         pcie2_7x_0pcie2_7x_0_pcie_pipe_lane_6 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|               pipe_misc_i                                                           |           pcie2_7x_0pcie2_7x_0_pcie_pipe_misc |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|           phy_lnk_up_cdc                                                            |                   pcie2_7x_0xpm_cdc_single__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           pl_received_hot_rst_cdc                                                   |                      pcie2_7x_0xpm_cdc_single |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     portalReset                                                                     |                                   SyncReset_3 |         83 |         83 |       0 |    0 |    13 |      0 |      0 |            0 |
|   host_pcieHostTop_pciehost_arbiter                                                 |                                  mkTLPArbiter |       1355 |       1355 |       0 |    0 |  1533 |      0 |      0 |            0 |
|     (host_pcieHostTop_pciehost_arbiter)                                             |                                  mkTLPArbiter |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|     tlp_in_fifo_0                                                                   |                         FIFO2__parameterized2 |        319 |        319 |       0 |    0 |   308 |      0 |      0 |            0 |
|     tlp_in_fifo_1                                                                   |                         FIFO2__parameterized3 |        314 |        314 |       0 |    0 |   308 |      0 |      0 |            0 |
|     tlp_in_fifo_2                                                                   |                         FIFO2__parameterized4 |        171 |        171 |       0 |    0 |   302 |      0 |      0 |            0 |
|     tlp_in_fifo_3                                                                   |                         FIFO2__parameterized5 |        318 |        318 |       0 |    0 |   304 |      0 |      0 |            0 |
|     tlp_out_fifo                                                                    |                         FIFO2__parameterized6 |        234 |        234 |       0 |    0 |   308 |      0 |      0 |            0 |
|   host_pcieHostTop_pciehost_csr                                                     |                    mkPcieControlAndStatusRegs |       2061 |       2061 |       0 |    0 |  2695 |      1 |      0 |            0 |
|     (host_pcieHostTop_pciehost_csr)                                                 |                    mkPcieControlAndStatusRegs |        411 |        411 |       0 |    0 |  1795 |      0 |      0 |            0 |
|     bramRequestFifo                                                                 |                         FIFO2__parameterized7 |        121 |        121 |       0 |    0 |   132 |      0 |      0 |            0 |
|     bramResponseFifo                                                                |                         FIFO2__parameterized8 |        199 |        199 |       0 |    0 |   386 |      0 |      0 |            0 |
|     changeFifo_memory                                                               |                                         BRAM2 |         31 |         31 |       0 |    0 |     0 |      1 |      0 |            0 |
|     csrIsMsixAddrFifo                                                               |                         FIFO2__parameterized9 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|     csrOneHotFifo000                                                                |                        FIFO2__parameterized10 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |            0 |
|     csrOneHotFifo774                                                                |                        FIFO2__parameterized11 |        308 |        308 |       0 |    0 |    38 |      0 |      0 |            0 |
|     csrOneHotFifo992                                                                |                        FIFO2__parameterized12 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |            0 |
|     csrRagBeatFifo                                                                  |                        FIFO2__parameterized13 |        492 |        492 |       0 |    0 |    33 |      0 |      0 |            0 |
|     csrRag_addrBeatFifo                                                             |                        FIFO2__parameterized14 |         58 |         58 |       0 |    0 |    28 |      0 |      0 |            0 |
|     csrRag_requestFifo                                                              |                                       FIFO1_1 |         42 |         42 |       0 |    0 |    22 |      0 |      0 |            0 |
|     csrWagBeatFifo                                                                  |                        FIFO2__parameterized15 |        101 |        101 |       0 |    0 |    30 |      0 |      0 |            0 |
|     csrWagIsMsixAddrFifo                                                            |                        FIFO2__parameterized16 |         24 |         24 |       0 |    0 |     4 |      0 |      0 |            0 |
|     csrWagOneHotFifo768                                                             |                        FIFO2__parameterized17 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|     csrWagOneHotFifo792                                                             |                        FIFO2__parameterized18 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|     csrWag_addrBeatFifo                                                             |                        FIFO2__parameterized19 |         29 |         29 |       0 |    0 |    30 |      0 |      0 |            0 |
|     csrWag_requestFifo                                                              |                                       FIFO1_2 |         40 |         40 |       0 |    0 |    22 |      0 |      0 |            0 |
|     readResponseFifo                                                                |                        FIFO2__parameterized20 |        104 |        104 |       0 |    0 |    66 |      0 |      0 |            0 |
|     writeDataFifo                                                                   |                        FIFO2__parameterized21 |         54 |         54 |       0 |    0 |    79 |      0 |      0 |            0 |
|     writeDoneFifo                                                                   |                        FIFO2__parameterized22 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|   host_pcieHostTop_pciehost_dispatcher                                              |                               mkTLPDispatcher |        408 |        408 |       0 |    0 |   737 |      0 |      0 |            0 |
|     (host_pcieHostTop_pciehost_dispatcher)                                          |                               mkTLPDispatcher |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|     tlp_in_fifo                                                                     |                        FIFO2__parameterized23 |        148 |        148 |       0 |    0 |   244 |      0 |      0 |            0 |
|     tlp_out_fifo_0                                                                  |                        FIFO2__parameterized24 |        115 |        115 |       0 |    0 |   220 |      0 |      0 |            0 |
|     tlp_out_fifo_1                                                                  |                        FIFO2__parameterized25 |        119 |        119 |       0 |    0 |   232 |      0 |      0 |            0 |
|     tlp_out_fifo_2                                                                  |                        FIFO2__parameterized26 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     tlp_out_fifo_3                                                                  |                        FIFO2__parameterized27 |         24 |         24 |       0 |    0 |    36 |      0 |      0 |            0 |
|   host_pcieHostTop_pciehost_intr                                                    |                                mkMemInterrupt |        440 |        340 |     100 |    0 |   335 |      0 |      0 |            0 |
|     (host_pcieHostTop_pciehost_intr)                                                |                                mkMemInterrupt |          2 |          2 |       0 |    0 |    33 |      0 |      0 |            0 |
|     interruptRequestFifo                                                            |                        FIFO2__parameterized28 |        231 |        231 |       0 |    0 |   146 |      0 |      0 |            0 |
|     tlpOutFifo                                                                      |                     SizedFIFO__parameterized0 |        207 |        107 |     100 |    0 |   156 |      0 |      0 |            0 |
|   host_pcieHostTop_pciehost_mvec_0                                                  |                                mkPcieToMem__2 |       1455 |       1179 |     276 |    0 |   695 |      0 |      0 |            0 |
|     (host_pcieHostTop_pciehost_mvec_0)                                              |                                mkPcieToMem__2 |         14 |         14 |       0 |    0 |   284 |      0 |      0 |            0 |
|     readDataFifo                                                                    |                     SizedFIFO__parameterized1 |        183 |        135 |      48 |    0 |    57 |      0 |      0 |            0 |
|     readHeaderFifo                                                                  |                     SizedFIFO__parameterized2 |        132 |         80 |      52 |    0 |    77 |      0 |      0 |            0 |
|     tlpOutFifo                                                                      |                     SizedFIFO__parameterized3 |        934 |        830 |     104 |    0 |   162 |      0 |      0 |            0 |
|     writeDataFifo                                                                   |                     SizedFIFO__parameterized4 |         79 |         51 |      28 |    0 |    47 |      0 |      0 |            0 |
|     writeHeaderFifo                                                                 |                     SizedFIFO__parameterized5 |        116 |         72 |      44 |    0 |    68 |      0 |      0 |            0 |
|   host_pcieHostTop_pciehost_mvec_1                                                  |                                   mkPcieToMem |       1476 |       1192 |     284 |    0 |   705 |      0 |      0 |            0 |
|     (host_pcieHostTop_pciehost_mvec_1)                                              |                                   mkPcieToMem |         13 |         13 |       0 |    0 |   284 |      0 |      0 |            0 |
|     readDataFifo                                                                    |                   SizedFIFO__parameterized1_4 |        183 |        135 |      48 |    0 |    57 |      0 |      0 |            0 |
|     readHeaderFifo                                                                  |                   SizedFIFO__parameterized2_5 |        143 |         87 |      56 |    0 |    82 |      0 |      0 |            0 |
|     tlpOutFifo                                                                      |                   SizedFIFO__parameterized3_6 |        935 |        831 |     104 |    0 |   162 |      0 |      0 |            0 |
|     writeDataFifo                                                                   |                   SizedFIFO__parameterized4_7 |         78 |         50 |      28 |    0 |    47 |      0 |      0 |            0 |
|     writeHeaderFifo                                                                 |                   SizedFIFO__parameterized5_8 |        126 |         78 |      48 |    0 |    73 |      0 |      0 |            0 |
|   host_pcieHostTop_pciehost_sEngine_0                                               |                              mkMemToPcieSynth |       1521 |       1505 |      16 |    0 |  1126 |      0 |      4 |            0 |
|     (host_pcieHostTop_pciehost_sEngine_0)                                           |                              mkMemToPcieSynth |         68 |         68 |       0 |    0 |   256 |      0 |      0 |            0 |
|     memSlaveEngine_completionMimo_fifos_0                                           |                     SizedFIFO__parameterized6 |         15 |         15 |       0 |    0 |    11 |      0 |      0 |            0 |
|     memSlaveEngine_completionMimo_fifos_1                                           |                     SizedFIFO__parameterized7 |         16 |         16 |       0 |    0 |    11 |      0 |      0 |            0 |
|     memSlaveEngine_completionMimo_fifos_2                                           |                     SizedFIFO__parameterized8 |         15 |         15 |       0 |    0 |    11 |      0 |      0 |            0 |
|     memSlaveEngine_completionMimo_fifos_3                                           |                     SizedFIFO__parameterized9 |         17 |         17 |       0 |    0 |    11 |      0 |      0 |            0 |
|     memSlaveEngine_completionMimo_inCountFifo                                       |                        FIFO2__parameterized31 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memSlaveEngine_completionMimo_inFifo                                            |                        FIFO2__parameterized32 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memSlaveEngine_completionMimo_posFifo                                           |                        FIFO2__parameterized33 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memSlaveEngine_completionMimo_weFifo                                            |                        FIFO2__parameterized34 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |            0 |
|     memSlaveEngine_completionTagMimo_fifos_0                                        |                    SizedFIFO__parameterized10 |         16 |         16 |       0 |    0 |    11 |      0 |      0 |            0 |
|     memSlaveEngine_completionTagMimo_fifos_1                                        |                    SizedFIFO__parameterized11 |         27 |         23 |       4 |    0 |    17 |      0 |      0 |            0 |
|     memSlaveEngine_completionTagMimo_fifos_2                                        |                    SizedFIFO__parameterized12 |         17 |         17 |       0 |    0 |    11 |      0 |      0 |            0 |
|     memSlaveEngine_completionTagMimo_fifos_3                                        |                    SizedFIFO__parameterized13 |         33 |         29 |       4 |    0 |    17 |      0 |      0 |            0 |
|     memSlaveEngine_completionTagMimo_inCountFifo                                    |                        FIFO2__parameterized37 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memSlaveEngine_completionTagMimo_inFifo                                         |                        FIFO2__parameterized38 |         20 |         20 |       0 |    0 |    21 |      0 |      0 |            0 |
|     memSlaveEngine_completionTagMimo_posFifo                                        |                        FIFO2__parameterized39 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memSlaveEngine_completionTagMimo_weFifo                                         |                        FIFO2__parameterized40 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |            0 |
|     memSlaveEngine_doneTag                                                          |                    SizedFIFO__parameterized14 |         52 |         48 |       4 |    0 |    17 |      0 |      0 |            0 |
|     memSlaveEngine_readReqFifo                                                      |                        FIFO2__parameterized41 |        119 |        119 |       0 |    0 |   104 |      0 |      0 |            0 |
|     memSlaveEngine_tlpDecodeFifo                                                    |                        FIFO2__parameterized42 |         58 |         58 |       0 |    0 |    36 |      0 |      0 |            0 |
|     memSlaveEngine_tlpInFifo                                                        |                        FIFO2__parameterized43 |         23 |         23 |       0 |    0 |    36 |      0 |      0 |            0 |
|     memSlaveEngine_tlpOutFifo                                                       |                        FIFO2__parameterized44 |        254 |        254 |       0 |    0 |   285 |      0 |      0 |            0 |
|     memSlaveEngine_tlpWriteHeaderFifo                                               |                        FIFO2__parameterized45 |        238 |        238 |       0 |    0 |   206 |      0 |      0 |            0 |
|     memSlaveEngine_writeBurstCountFifo                                              |                        FIFO2__parameterized46 |         35 |         35 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory                             |                         BRAM2__parameterized0 |         95 |         95 |       0 |    0 |     0 |      0 |      1 |            0 |
|     memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory                             |                         BRAM2__parameterized1 |        106 |        106 |       0 |    0 |     0 |      0 |      1 |            0 |
|     memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory                             |                         BRAM2__parameterized2 |        106 |        106 |       0 |    0 |     0 |      0 |      1 |            0 |
|     memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory                             |                         BRAM2__parameterized3 |        118 |        118 |       0 |    0 |     0 |      0 |      1 |            0 |
|     memSlaveEngine_writeReadyFifo                                                   |                        FIFO2__parameterized47 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memSlaveEngine_writeTag                                                         |                    SizedFIFO__parameterized15 |         27 |         23 |       4 |    0 |    17 |      0 |      0 |            0 |
|   host_pcieHostTop_pciehost_traceif                                                 |                                  mkPcieTracer |       1439 |       1439 |       0 |    0 |  1930 |     22 |      0 |            0 |
|     (host_pcieHostTop_pciehost_traceif)                                             |                                  mkPcieTracer |         10 |         10 |       0 |    0 |   248 |      0 |      0 |            0 |
|     fromPcieTraceBram_cbram_bram                                                    |                         BRAM2__parameterized4 |          4 |          4 |       0 |    0 |     0 |     11 |      0 |            0 |
|     fromPcieTraceBram_cbram_responseFifo_0                                          |                        FIFO2__parameterized48 |        200 |        200 |       0 |    0 |   386 |      0 |      0 |            0 |
|     isRootBroadcastMessage                                                          |                        FIFO2__parameterized50 |        197 |        197 |       0 |    0 |     4 |      0 |      0 |            0 |
|     tlpBusResponseFifo                                                              |                        FIFO2__parameterized51 |        258 |        258 |       0 |    0 |   308 |      0 |      0 |            0 |
|     tlpFromBusFifo                                                                  |                        FIFO2__parameterized52 |        159 |        159 |       0 |    0 |   308 |      0 |      0 |            0 |
|     tlpToBusFifo                                                                    |                        FIFO2__parameterized53 |        151 |        151 |       0 |    0 |   266 |      0 |      0 |            0 |
|     tlpTraceBramWrAddrFifo                                                          |                        FIFO2__parameterized54 |         58 |         58 |       0 |    0 |    24 |      0 |      0 |            0 |
|     toPcieTraceBram_cbram_bram                                                      |                         BRAM2__parameterized5 |          3 |          3 |       0 |    0 |     0 |     11 |      0 |            0 |
|     toPcieTraceBram_cbram_responseFifo_0                                            |                        FIFO2__parameterized55 |        399 |        399 |       0 |    0 |   386 |      0 |      0 |            0 |
|   intrFifo                                                                          |                        FIFO2__parameterized57 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |            0 |
|   memCnx_1_0_readCnx_dataCnx_synchronizer                                           |                      SyncFIFO__parameterized0 |         16 |         12 |       4 |    0 |    43 |      0 |      0 |            0 |
|   memCnx_1_0_readCnx_reqCnx_synchronizer                                            |                      SyncFIFO__parameterized1 |         47 |          7 |      40 |    0 |    62 |      0 |      0 |            0 |
|   memCnx_1_0_writeCnx_dataCnx_synchronizer                                          |                      SyncFIFO__parameterized2 |         57 |         13 |      44 |    0 |   102 |      0 |      0 |            0 |
|   memCnx_1_0_writeCnx_doneCnx_synchronizer                                          |                      SyncFIFO__parameterized3 |         16 |         12 |       4 |    0 |    43 |      0 |      0 |            0 |
|   memCnx_1_0_writeCnx_reqCnx_synchronizer                                           |                      SyncFIFO__parameterized4 |         47 |          7 |      40 |    0 |    62 |      0 |      0 |            0 |
|   portalCnx_readCnx_dataCnx_synchronizer                                            |                      SyncFIFO__parameterized5 |         37 |         13 |      24 |    0 |    70 |      0 |      0 |            0 |
|   portalCnx_readCnx_reqCnx_synchronizer                                             |                      SyncFIFO__parameterized6 |         36 |         12 |      24 |    0 |    64 |      0 |      0 |            0 |
|   portalCnx_writeCnx_dataCnx_synchronizer                                           |                      SyncFIFO__parameterized7 |         40 |         12 |      28 |    0 |    71 |      0 |      0 |            0 |
|   portalCnx_writeCnx_doneCnx_synchronizer                                           |                      SyncFIFO__parameterized8 |         12 |         12 |       0 |    0 |    35 |      0 |      0 |            0 |
|   portalCnx_writeCnx_reqCnx_synchronizer                                            |                      SyncFIFO__parameterized9 |         32 |         12 |      20 |    0 |    63 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_doneFifo                                                       |                         FIFO1__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_readDataPipes_0_fifo                                           |                        FIFO2__parameterized58 |         39 |         39 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_readDataPipes_1_fifo                                           |                        FIFO2__parameterized59 |         74 |         74 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_read_data_funnel_buffs_0_0                                     |                        FIFO2__parameterized60 |         39 |         39 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_req_ars                                                        |                         FIFO1__parameterized1 |          1 |          1 |       0 |    0 |    26 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_req_aws                                                        |                         FIFO1__parameterized2 |          2 |          2 |       0 |    0 |    25 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_rs                                                             |                         FIFO1__parameterized3 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_writeDataPipes_0_fifo                                          |                        FIFO2__parameterized62 |         39 |         39 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_writeDataPipes_1_fifo                                          |                        FIFO2__parameterized63 |         40 |         40 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_write_data                                                     |                        FIFO2__parameterized64 |         44 |         44 |       0 |    0 |    70 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0                              |                        FIFO2__parameterized65 |         36 |         36 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1                              |                        FIFO2__parameterized66 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_ctrl_mux_ws                                                             |                         FIFO1__parameterized4 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_doneFifo                                          |                         FIFO1__parameterized5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo                              |                        FIFO2__parameterized67 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo                              |                        FIFO2__parameterized68 |         39 |         39 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo                              |                        FIFO2__parameterized69 |         70 |         70 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo                              |                        FIFO2__parameterized70 |         71 |         71 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0                        |                        FIFO2__parameterized71 |         42 |         42 |       0 |    0 |    68 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_req_ars                                           |                         FIFO1__parameterized6 |          7 |          7 |       0 |    0 |    24 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_req_aws                                           |                         FIFO1__parameterized7 |          5 |          5 |       0 |    0 |    23 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_rs                                                |                         FIFO1__parameterized8 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo                             |                        FIFO2__parameterized75 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo                             |                        FIFO2__parameterized76 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo                             |                        FIFO2__parameterized77 |         32 |         32 |       0 |    0 |    58 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo                             |                        FIFO2__parameterized78 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data                                        |                        FIFO2__parameterized79 |         50 |         50 |       0 |    0 |    70 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0                 |                        FIFO2__parameterized80 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1                 |                        FIFO2__parameterized81 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2                 |                        FIFO2__parameterized82 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3                 |                        FIFO2__parameterized83 |         34 |         34 |       0 |    0 |    66 |      0 |      0 |            0 |
|   portalTop_framework_ctrl_mux_rv_ws                                                |                         FIFO1__parameterized9 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |            0 |
|   portalTop_lMMUIndicationProxy_rv                                                  |                     mkMMUIndicationProxySynth |        389 |        389 |       0 |    0 |   448 |      0 |      0 |            0 |
|     (portalTop_lMMUIndicationProxy_rv)                                              |                     mkMMUIndicationProxySynth |          1 |          1 |       0 |    0 |   131 |      0 |      0 |            0 |
|     dut                                                                             |                         mkMMUIndicationOutput |        175 |        175 |       0 |    0 |   144 |      0 |      0 |            0 |
|       indicationPipes                                                               |                    mkMMUIndicationOutputPipes |        175 |        175 |       0 |    0 |   144 |      0 |      0 |            0 |
|     memslave_doneFifo                                                               |                        FIFO1__parameterized10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                     |                        FIFO2__parameterized84 |         89 |         89 |       0 |    0 |    14 |      0 |      0 |            0 |
|     memslave_fifoReadAddrGenerator_requestFifo                                      |                        FIFO1__parameterized11 |         28 |         28 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                    |                        FIFO2__parameterized85 |         13 |         13 |       0 |    0 |    14 |      0 |      0 |            0 |
|     memslave_fifoWriteAddrGenerator_requestFifo                                     |                        FIFO1__parameterized12 |         29 |         29 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_fifoWriteDoneFifo                                                      |                        FIFO2__parameterized86 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_req_ars                                                                |                        FIFO1__parameterized13 |          1 |          1 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_req_aws                                                                |                        FIFO1__parameterized14 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_rs                                                                     |                        FIFO1__parameterized15 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|     memslave_rsCtrl                                                                 |                        FIFO1__parameterized16 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_rvFifo                                                                 |                        FIFO2__parameterized87 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|     memslave_ws                                                                     |                        FIFO1__parameterized17 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_wsCtrl                                                                 |                        FIFO1__parameterized18 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|   portalTop_lMMURequestWrapper_dut                                                  |             mkMMURequestWrapperMemPortalPipes |        217 |        217 |       0 |    0 |   914 |      0 |      0 |            0 |
|     (portalTop_lMMURequestWrapper_dut)                                              |             mkMMURequestWrapperMemPortalPipes |          1 |          1 |       0 |    0 |   132 |      0 |      0 |            0 |
|     dut                                                                             |                             mkMMURequestInput |         12 |         12 |       0 |    0 |   547 |      0 |      0 |            0 |
|       (dut)                                                                         |                             mkMMURequestInput |          4 |          4 |       0 |    0 |   347 |      0 |      0 |            0 |
|       idRequest_requestAdapter_fifo                                                 |                                         FIFO1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       idReturn_requestAdapter_fifo                                                  |                                       FIFO1_0 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|       region_requestAdapter_fifo                                                    |                        FIFO1__parameterized19 |          1 |          1 |       0 |    0 |   150 |      0 |      0 |            0 |
|       setInterface_requestAdapter_fifo                                              |                        FIFO1__parameterized20 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       sglist_requestAdapter_fifo                                                    |                        FIFO1__parameterized21 |          3 |          3 |       0 |    0 |    42 |      0 |      0 |            0 |
|     memslave_doneFifo                                                               |                        FIFO1__parameterized22 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                     |                        FIFO2__parameterized88 |         51 |         51 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_fifoReadAddrGenerator_requestFifo                                      |                        FIFO1__parameterized23 |         27 |         27 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                    |                        FIFO2__parameterized89 |         13 |         13 |       0 |    0 |    14 |      0 |      0 |            0 |
|     memslave_fifoWriteAddrGenerator_requestFifo                                     |                        FIFO1__parameterized24 |         28 |         28 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_fifoWriteDoneFifo                                                      |                        FIFO2__parameterized90 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_req_ars                                                                |                        FIFO1__parameterized25 |          1 |          1 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_req_aws                                                                |                        FIFO1__parameterized26 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_rs                                                                     |                        FIFO1__parameterized27 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|     memslave_rsCtrl                                                                 |                        FIFO1__parameterized28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_rvFifo                                                                 |                        FIFO2__parameterized91 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|     memslave_writeDataFifo                                                          |                        FIFO2__parameterized92 |         32 |         32 |       0 |    0 |    58 |      0 |      0 |            0 |
|     memslave_ws                                                                     |                        FIFO1__parameterized29 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |            0 |
|     memslave_wsCtrl                                                                 |                        FIFO1__parameterized30 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|   portalTop_lMMU_mmu                                                                |                                    mkMMUSynth |       1165 |       1113 |      52 |    0 |  1066 |     11 |      1 |            0 |
|     (portalTop_lMMU_mmu)                                                            |                                    mkMMUSynth |         61 |         61 |       0 |    0 |    96 |      0 |      0 |            0 |
|     configResponseFifo                                                              |                        FIFO1__parameterized31 |        154 |        154 |       0 |    0 |     6 |      0 |      0 |            0 |
|     dmaErrorFifo                                                                    |                        FIFO1__parameterized32 |          2 |          2 |       0 |    0 |    48 |      0 |      0 |            0 |
|     dmaErrorFifos_0                                                                 |                        FIFO1__parameterized33 |         30 |         30 |       0 |    0 |    46 |      0 |      0 |            0 |
|     dmaErrorFifos_1                                                                 |                        FIFO1__parameterized34 |          0 |          0 |       0 |    0 |    30 |      0 |      0 |            0 |
|     idResponseFifo                                                                  |                        FIFO1__parameterized35 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|     idReturnFifo                                                                    |                        FIFO2__parameterized93 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |            0 |
|     incomingReqs_1                                                                  |                        FIFO2__parameterized95 |         45 |         45 |       0 |    0 |    81 |      0 |      0 |            0 |
|     offs1_1                                                                         |                    SizedFIFO__parameterized17 |         55 |         35 |      20 |    0 |    32 |      0 |      0 |            0 |
|     pageResponseFifos_1                                                             |                        FIFO2__parameterized97 |         53 |         53 |       0 |    0 |    82 |      0 |      0 |            0 |
|     regall_cbram_bram                                                               |                         BRAM2__parameterized6 |        122 |        122 |       0 |    0 |     0 |      4 |      1 |            0 |
|     regall_cbram_responseFifo_1                                                     |                        FIFO2__parameterized99 |        177 |        177 |       0 |    0 |   244 |      0 |      0 |            0 |
|     reqs0_1                                                                         |                    SizedFIFO__parameterized19 |         82 |         50 |      32 |    0 |    50 |      0 |      0 |            0 |
|     sglId_gen_comp_fifo                                                             |                       FIFO2__parameterized100 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     sglId_gen_retFifo                                                               |                       FIFO2__parameterized101 |        145 |        145 |       0 |    0 |    12 |      0 |      0 |            0 |
|     sglId_gen_tagFifo                                                               |                       FIFO2__parameterized102 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |            0 |
|     stage3Params_1                                                                  |                       FIFO2__parameterized104 |        101 |        101 |       0 |    0 |   148 |      0 |      0 |            0 |
|     stage4Params_1                                                                  |                       FIFO2__parameterized106 |         80 |         80 |       0 |    0 |   101 |      0 |      0 |            0 |
|     translationTable_cbram_bram                                                     |                         BRAM2__parameterized7 |          1 |          1 |       0 |    0 |     0 |      7 |      0 |            0 |
|     translationTable_cbram_responseFifo_1                                           |                       FIFO2__parameterized108 |         34 |         34 |       0 |    0 |    58 |      0 |      0 |            0 |
|   portalTop_lMemServerIndicationProxy_rv                                            |               mkMemServerIndicationProxySynth |        404 |        404 |       0 |    0 |   444 |      0 |      0 |            0 |
|     (portalTop_lMemServerIndicationProxy_rv)                                        |               mkMemServerIndicationProxySynth |          1 |          1 |       0 |    0 |   131 |      0 |      0 |            0 |
|     dut                                                                             |                   mkMemServerIndicationOutput |        177 |        177 |       0 |    0 |   140 |      0 |      0 |            0 |
|       indicationPipes                                                               |              mkMemServerIndicationOutputPipes |        177 |        177 |       0 |    0 |   140 |      0 |      0 |            0 |
|     memslave_doneFifo                                                               |                        FIFO1__parameterized36 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                     |                       FIFO2__parameterized109 |         87 |         87 |       0 |    0 |    14 |      0 |      0 |            0 |
|     memslave_fifoReadAddrGenerator_requestFifo                                      |                        FIFO1__parameterized37 |         30 |         30 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                    |                       FIFO2__parameterized110 |         14 |         14 |       0 |    0 |    14 |      0 |      0 |            0 |
|     memslave_fifoWriteAddrGenerator_requestFifo                                     |                        FIFO1__parameterized38 |         31 |         31 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_fifoWriteDoneFifo                                                      |                       FIFO2__parameterized111 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_req_ars                                                                |                        FIFO1__parameterized39 |          1 |          1 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_req_aws                                                                |                        FIFO1__parameterized40 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_rs                                                                     |                        FIFO1__parameterized41 |         18 |         18 |       0 |    0 |     3 |      0 |      0 |            0 |
|     memslave_rsCtrl                                                                 |                        FIFO1__parameterized42 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_rvFifo                                                                 |                       FIFO2__parameterized112 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|     memslave_ws                                                                     |                        FIFO1__parameterized43 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_wsCtrl                                                                 |                        FIFO1__parameterized44 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|   portalTop_lMemServerRequestWrapper_dut                                            |       mkMemServerRequestWrapperMemPortalPipes |        279 |        279 |       0 |    0 |   460 |      0 |      0 |            0 |
|     (portalTop_lMemServerRequestWrapper_dut)                                        |       mkMemServerRequestWrapperMemPortalPipes |          1 |          1 |       0 |    0 |   132 |      0 |      0 |            0 |
|     dut                                                                             |                       mkMemServerRequestInput |         65 |         65 |       0 |    0 |    85 |      0 |      0 |            0 |
|       (dut)                                                                         |                       mkMemServerRequestInput |          1 |          1 |       0 |    0 |    22 |      0 |      0 |            0 |
|       addrTrans_requestAdapter_fifo                                                 |                        FIFO1__parameterized45 |         45 |         45 |       0 |    0 |    54 |      0 |      0 |            0 |
|       memoryTraffic_requestAdapter_fifo                                             |                        FIFO1__parameterized46 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|       setTileState_requestAdapter_fifo                                              |                        FIFO1__parameterized47 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|       stateDbg_requestAdapter_fifo                                                  |                        FIFO1__parameterized48 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_doneFifo                                                               |                        FIFO1__parameterized49 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                     |                       FIFO2__parameterized113 |         53 |         53 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_fifoReadAddrGenerator_requestFifo                                      |                        FIFO1__parameterized50 |         28 |         28 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                    |                       FIFO2__parameterized114 |         13 |         13 |       0 |    0 |    14 |      0 |      0 |            0 |
|     memslave_fifoWriteAddrGenerator_requestFifo                                     |                        FIFO1__parameterized51 |         28 |         28 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_fifoWriteDoneFifo                                                      |                       FIFO2__parameterized115 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_req_ars                                                                |                        FIFO1__parameterized52 |          1 |          1 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_req_aws                                                                |                        FIFO1__parameterized53 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_rs                                                                     |                        FIFO1__parameterized54 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|     memslave_rsCtrl                                                                 |                        FIFO1__parameterized55 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_rvFifo                                                                 |                       FIFO2__parameterized116 |         36 |         36 |       0 |    0 |    68 |      0 |      0 |            0 |
|     memslave_writeDataFifo                                                          |                       FIFO2__parameterized117 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|     memslave_ws                                                                     |                        FIFO1__parameterized56 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|     memslave_wsCtrl                                                                 |                        FIFO1__parameterized57 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_clientBurstLen                              |                                       RegFile |         23 |         15 |       8 |    0 |     0 |      0 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_clientSelect                                |                       FIFO2__parameterized119 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverData                                  |                       FIFO2__parameterized121 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverProcessing_memory                     |                         BRAM2__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore |                    SizedFIFO__parameterized24 |         13 |         13 |       0 |    0 |     5 |      0 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore |                    SizedFIFO__parameterized25 |         63 |         51 |      12 |    0 |    14 |      0 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverTag                                   |                       FIFO2__parameterized123 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo                           |                       FIFO2__parameterized124 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_tag_gen_retFifo                             |                       FIFO2__parameterized125 |        103 |        103 |       0 |    0 |    12 |      0 |      0 |            0 |
|   portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo                             |                       FIFO2__parameterized126 |         16 |         16 |       0 |    0 |     7 |      0 |      0 |            0 |
|   portalTop_lMemServer_writer_addrReqFifo                                           |                       FIFO2__parameterized127 |         34 |         34 |       0 |    0 |    34 |      0 |      0 |            0 |
|   portalTop_lMemServer_writer_writers_0_clientResponse                              |                       FIFO2__parameterized128 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|   portalTop_lMemServer_writer_writers_0_memDataFifo                                 |                       FIFO2__parameterized132 |         68 |         68 |       0 |    0 |    67 |      0 |      0 |            0 |
|   portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore        |                    SizedFIFO__parameterized29 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|   portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo                           |                       FIFO2__parameterized134 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|   portalTop_lMemServer_writer_writers_0_tag_gen_retFifo                             |                       FIFO2__parameterized135 |        103 |        103 |       0 |    0 |    12 |      0 |      0 |            0 |
|   portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo                             |                       FIFO2__parameterized136 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |            0 |
|   tile_0                                                                            |                                mkConnectalTop |     142158 |     128438 |   13716 |    4 | 53081 |    736 |      8 |            0 |
|     (tile_0)                                                                        |                                mkConnectalTop |        256 |        252 |       0 |    4 |  9624 |      0 |      0 |            0 |
|     ctrl_mux_rv_doneFifo                                                            |                        FIFO1__parameterized58 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     ctrl_mux_rv_readDataPipes_0_fifo                                                |                       FIFO2__parameterized137 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|     ctrl_mux_rv_readDataPipes_1_fifo                                                |                       FIFO2__parameterized138 |         72 |         72 |       0 |    0 |    68 |      0 |      0 |            0 |
|     ctrl_mux_rv_read_data_funnel_buffs_0_0                                          |                       FIFO2__parameterized139 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|     ctrl_mux_rv_req_ars                                                             |                        FIFO1__parameterized59 |          3 |          3 |       0 |    0 |    24 |      0 |      0 |            0 |
|     ctrl_mux_rv_req_aws                                                             |                        FIFO1__parameterized60 |          3 |          3 |       0 |    0 |    23 |      0 |      0 |            0 |
|     ctrl_mux_rv_rs                                                                  |                        FIFO1__parameterized61 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |            0 |
|     ctrl_mux_rv_writeDataPipes_0_fifo                                               |                       FIFO2__parameterized141 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|     ctrl_mux_rv_writeDataPipes_1_fifo                                               |                       FIFO2__parameterized142 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|     ctrl_mux_rv_write_data                                                          |                       FIFO2__parameterized143 |         43 |         43 |       0 |    0 |    68 |      0 |      0 |            0 |
|     ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0                                   |                       FIFO2__parameterized144 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|     ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1                                   |                       FIFO2__parameterized145 |         35 |         35 |       0 |    0 |    66 |      0 |      0 |            0 |
|     ctrl_mux_rv_ws                                                                  |                        FIFO1__parameterized62 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |            0 |
|     lHostIndicationOutput                                                           |                        mkHostIndicationOutput |        153 |        153 |       0 |    0 |   201 |      0 |      0 |            0 |
|       indicationPipes                                                               |                   mkHostIndicationOutputPipes |        153 |        153 |       0 |    0 |   201 |      0 |      0 |            0 |
|     lHostRequestInput                                                               |                            mkHostRequestInput |        173 |        173 |       0 |    0 |  1171 |      0 |      0 |            0 |
|       (lHostRequestInput)                                                           |                            mkHostRequestInput |          5 |          5 |       0 |    0 |   521 |      0 |      0 |            0 |
|       dma_rdReq_ll_requestAdapter_fifo                                              |                        FIFO1__parameterized63 |          1 |          1 |       0 |    0 |    15 |      0 |      0 |            0 |
|       dma_rdReq_mem_requestAdapter_fifo                                             |                        FIFO1__parameterized64 |        128 |        128 |       0 |    0 |    17 |      0 |      0 |            0 |
|       dma_rdResp_ll_rq_requestAdapter_fifo                                          |                        FIFO1__parameterized65 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|       dma_rdResp_mem_rq_requestAdapter_fifo                                         |                        FIFO1__parameterized66 |         12 |         12 |       0 |    0 |     3 |      0 |      0 |            0 |
|       dma_wrReq_ll_requestAdapter_fifo                                              |                        FIFO1__parameterized67 |          3 |          3 |       0 |    0 |   271 |      0 |      0 |            0 |
|       dma_wrReq_mem_requestAdapter_fifo                                             |                        FIFO1__parameterized68 |          6 |          6 |       0 |    0 |   276 |      0 |      0 |            0 |
|       start_requestAdapter_fifo                                                     |                        FIFO1__parameterized69 |         17 |         17 |       0 |    0 |    65 |      0 |      0 |            0 |
|     lHost_mem                                                                       |                                   mkCCBramMem |     126714 |     123942 |    2772 |    0 | 41203 |    736 |      8 |            0 |
|       (lHost_mem)                                                                   |                                   mkCCBramMem |      42817 |      42377 |     440 |    0 | 24762 |      0 |      0 |            0 |
|       cci_m100_bram_bram                                                            |                        BRAM2__parameterized11 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m101_bram_bram                                                            |                        BRAM2__parameterized12 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m102_bram_bram                                                            |                        BRAM2__parameterized13 |         28 |         28 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m103_bram_bram                                                            |                        BRAM2__parameterized14 |         23 |         23 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m104_bram_bram                                                            |                        BRAM2__parameterized15 |        916 |        916 |       0 |    0 |     0 |      7 |      1 |            0 |
|       cci_m105_bram_bram                                                            |                        BRAM2__parameterized16 |        120 |        120 |       0 |    0 |     0 |      0 |      1 |            0 |
|       cci_m10_bram_bram                                                             |                        BRAM2__parameterized17 |         26 |         26 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m11_bram_bram                                                             |                        BRAM2__parameterized18 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m12_bram_bram                                                             |                        BRAM2__parameterized19 |         18 |         18 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m13_bram_bram                                                             |                        BRAM2__parameterized20 |         20 |         20 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m14_bram_bram                                                             |                        BRAM2__parameterized21 |         19 |         19 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m15_bram_bram                                                             |                        BRAM2__parameterized22 |         35 |         35 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m16_bram_bram                                                             |                        BRAM2__parameterized23 |         23 |         23 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m17_bram_bram                                                             |                        BRAM2__parameterized24 |         36 |         36 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m18_bram_bram                                                             |                        BRAM2__parameterized25 |         32 |         32 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m19_bram_bram                                                             |                        BRAM2__parameterized26 |         18 |         18 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m1_pff                                                                    |                    SizedFIFO__parameterized31 |       1796 |       1572 |     224 |    0 |   338 |      0 |      0 |            0 |
|       cci_m20_bram_bram                                                             |                        BRAM2__parameterized27 |         19 |         19 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m21_bram_bram                                                             |                        BRAM2__parameterized28 |         35 |         35 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m22_bram_bram                                                             |                        BRAM2__parameterized29 |         26 |         26 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m23_bram_bram                                                             |                        BRAM2__parameterized30 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m24_bram_bram                                                             |                        BRAM2__parameterized31 |         31 |         31 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m25_bram_bram                                                             |                        BRAM2__parameterized32 |         26 |         26 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m26_bram_bram                                                             |                        BRAM2__parameterized33 |         24 |         24 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m27_bram_bram                                                             |                        BRAM2__parameterized34 |         23 |         23 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m28_bram_bram                                                             |                        BRAM2__parameterized35 |         34 |         34 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m29_bram_bram                                                             |                        BRAM2__parameterized36 |         25 |         25 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m2_pff                                                                    |                    SizedFIFO__parameterized32 |       2589 |       2369 |     220 |    0 |   332 |      0 |      0 |            0 |
|       cci_m30_bram_bram                                                             |                        BRAM2__parameterized37 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m31_bram_bram                                                             |                        BRAM2__parameterized38 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m32_bram_bram                                                             |                        BRAM2__parameterized39 |       1107 |       1107 |       0 |    0 |     0 |    128 |      0 |            0 |
|       cci_m33_bram_bram                                                             |                        BRAM2__parameterized40 |        831 |        831 |       0 |    0 |     0 |      4 |      0 |            0 |
|       cci_m35_pff                                                                   |                    SizedFIFO__parameterized33 |        644 |        452 |     192 |    0 |   295 |      0 |      0 |            0 |
|       cci_m36_pff                                                                   |                    SizedFIFO__parameterized34 |       5083 |       4859 |     224 |    0 |   339 |      0 |      0 |            0 |
|       cci_m3_pff                                                                    |                    SizedFIFO__parameterized35 |      20630 |      20406 |     224 |    0 |   338 |      0 |      0 |            0 |
|       cci_m40_pff                                                                   |                       FIFO2__parameterized146 |        576 |        576 |       0 |    0 |   651 |      0 |      0 |            0 |
|       cci_m41_pff                                                                   |                       FIFO2__parameterized147 |        342 |        342 |       0 |    0 |   653 |      0 |      0 |            0 |
|       cci_m42_pff                                                                   |                       FIFO2__parameterized148 |        365 |        365 |       0 |    0 |   654 |      0 |      0 |            0 |
|       cci_m43_pff                                                                   |                       FIFO2__parameterized149 |        491 |        491 |       0 |    0 |   538 |      0 |      0 |            0 |
|       cci_m44_pff                                                                   |                       FIFO2__parameterized150 |       2704 |       2704 |       0 |    0 |   542 |      0 |      0 |            0 |
|       cci_m46_bram_bram                                                             |                        BRAM2__parameterized41 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m47_bram_bram                                                             |                        BRAM2__parameterized42 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m48_bram_bram                                                             |                        BRAM2__parameterized43 |         28 |         28 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m49_bram_bram                                                             |                        BRAM2__parameterized44 |         29 |         29 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m50_bram_bram                                                             |                        BRAM2__parameterized45 |        710 |        710 |       0 |    0 |     0 |      7 |      1 |            0 |
|       cci_m51_bram_bram                                                             |                        BRAM2__parameterized46 |        530 |        530 |       0 |    0 |     0 |      0 |      1 |            0 |
|       cci_m53_pff                                                                   |                    SizedFIFO__parameterized36 |        798 |        606 |     192 |    0 |   298 |      0 |      0 |            0 |
|       cci_m54_pff                                                                   |                    SizedFIFO__parameterized37 |       3090 |       2866 |     224 |    0 |   338 |      0 |      0 |            0 |
|       cci_m58_pff                                                                   |                       FIFO2__parameterized151 |        714 |        714 |       0 |    0 |   651 |      0 |      0 |            0 |
|       cci_m59_pff                                                                   |                       FIFO2__parameterized152 |        542 |        542 |       0 |    0 |   653 |      0 |      0 |            0 |
|       cci_m60_pff                                                                   |                       FIFO2__parameterized153 |        452 |        452 |       0 |    0 |   654 |      0 |      0 |            0 |
|       cci_m61_pff                                                                   |                       FIFO2__parameterized154 |        430 |        430 |       0 |    0 |   538 |      0 |      0 |            0 |
|       cci_m62_pff                                                                   |                       FIFO2__parameterized155 |       4395 |       4395 |       0 |    0 |   542 |      0 |      0 |            0 |
|       cci_m64_bram_bram                                                             |                        BRAM2__parameterized47 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m65_bram_bram                                                             |                        BRAM2__parameterized48 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m66_bram_bram                                                             |                        BRAM2__parameterized49 |         31 |         31 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m67_bram_bram                                                             |                        BRAM2__parameterized50 |         24 |         24 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m68_bram_bram                                                             |                        BRAM2__parameterized51 |        391 |        391 |       0 |    0 |     0 |      7 |      1 |            0 |
|       cci_m69_bram_bram                                                             |                        BRAM2__parameterized52 |        144 |        144 |       0 |    0 |     0 |      0 |      1 |            0 |
|       cci_m71_pff                                                                   |                    SizedFIFO__parameterized38 |        791 |        599 |     192 |    0 |   295 |      0 |      0 |            0 |
|       cci_m72_pff                                                                   |                    SizedFIFO__parameterized39 |       6403 |       6179 |     224 |    0 |   338 |      0 |      0 |            0 |
|       cci_m76_pff                                                                   |                       FIFO2__parameterized156 |       1395 |       1395 |       0 |    0 |   651 |      0 |      0 |            0 |
|       cci_m77_pff                                                                   |                       FIFO2__parameterized157 |        999 |        999 |       0 |    0 |   653 |      0 |      0 |            0 |
|       cci_m78_pff                                                                   |                       FIFO2__parameterized158 |        409 |        409 |       0 |    0 |   654 |      0 |      0 |            0 |
|       cci_m79_pff                                                                   |                       FIFO2__parameterized159 |        424 |        424 |       0 |    0 |   538 |      0 |      0 |            0 |
|       cci_m80_pff                                                                   |                       FIFO2__parameterized160 |       1766 |       1766 |       0 |    0 |   542 |      0 |      0 |            0 |
|       cci_m82_bram_bram                                                             |                        BRAM2__parameterized53 |         19 |         19 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m83_bram_bram                                                             |                        BRAM2__parameterized54 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m84_bram_bram                                                             |                        BRAM2__parameterized55 |         31 |         31 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m85_bram_bram                                                             |                        BRAM2__parameterized56 |         24 |         24 |       0 |    0 |     0 |      1 |      0 |            0 |
|       cci_m86_bram_bram                                                             |                        BRAM2__parameterized57 |        909 |        909 |       0 |    0 |     0 |      7 |      1 |            0 |
|       cci_m87_bram_bram                                                             |                        BRAM2__parameterized58 |        127 |        127 |       0 |    0 |     0 |      0 |      1 |            0 |
|       cci_m89_pff                                                                   |                    SizedFIFO__parameterized40 |        782 |        590 |     192 |    0 |   295 |      0 |      0 |            0 |
|       cci_m8_bram_bram                                                              |                        BRAM2__parameterized59 |         19 |         19 |       0 |    0 |     0 |      2 |      0 |            0 |
|       cci_m90_pff                                                                   |                    SizedFIFO__parameterized41 |       4004 |       3780 |     224 |    0 |   338 |      0 |      0 |            0 |
|       cci_m94_pff                                                                   |                       FIFO2__parameterized161 |        762 |        762 |       0 |    0 |   651 |      0 |      0 |            0 |
|       cci_m95_pff                                                                   |                       FIFO2__parameterized162 |        336 |        336 |       0 |    0 |   653 |      0 |      0 |            0 |
|       cci_m96_pff                                                                   |                       FIFO2__parameterized163 |       5155 |       5155 |       0 |    0 |   654 |      0 |      0 |            0 |
|       cci_m97_pff                                                                   |                       FIFO2__parameterized164 |        546 |        546 |       0 |    0 |   539 |      0 |      0 |            0 |
|       cci_m98_pff                                                                   |                       FIFO2__parameterized165 |       4168 |       4168 |       0 |    0 |   542 |      0 |      0 |            0 |
|       cci_m9_bram_bram                                                              |                        BRAM2__parameterized60 |         26 |         26 |       0 |    0 |     0 |      2 |      0 |            0 |
|       mb                                                                            |                                 mkMemBankBram |       3568 |       3568 |       0 |    0 |   744 |    512 |      0 |            0 |
|         (mb)                                                                        |                                 mkMemBankBram |          0 |          0 |       0 |    0 |    65 |      0 |      0 |            0 |
|         mb_bram_bram                                                                |                        BRAM2__parameterized61 |       1045 |       1045 |       0 |    0 |     8 |    512 |      0 |            0 |
|         rqs                                                                         |                    SizedFIFO__parameterized42 |       2189 |       2189 |       0 |    0 |   337 |      0 |      0 |            0 |
|         rss                                                                         |                    SizedFIFO__parameterized43 |        344 |        344 |       0 |    0 |   334 |      0 |      0 |            0 |
|     lHost_tester_refMem                                                             |                       RegFile__parameterized0 |      14159 |       3215 |   10944 |    0 |     0 |      0 |      0 |            0 |
|     memslave_0_doneFifo                                                             |                        FIFO1__parameterized70 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_0_fifoReadAddrGenerator_addrBeatFifo                                   |                       FIFO2__parameterized166 |         53 |         53 |       0 |    0 |    14 |      0 |      0 |            0 |
|     memslave_0_fifoReadAddrGenerator_requestFifo                                    |                        FIFO1__parameterized71 |         27 |         27 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_0_fifoWriteAddrGenerator_addrBeatFifo                                  |                       FIFO2__parameterized167 |         13 |         13 |       0 |    0 |    14 |      0 |      0 |            0 |
|     memslave_0_fifoWriteAddrGenerator_requestFifo                                   |                        FIFO1__parameterized72 |         29 |         29 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_0_fifoWriteDoneFifo                                                    |                       FIFO2__parameterized168 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_0_req_ars                                                              |                        FIFO1__parameterized73 |          1 |          1 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_0_req_aws                                                              |                        FIFO1__parameterized74 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_0_rs                                                                   |                        FIFO1__parameterized75 |         22 |         22 |       0 |    0 |     3 |      0 |      0 |            0 |
|     memslave_0_rsCtrl                                                               |                        FIFO1__parameterized76 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_0_rvFifo                                                               |                       FIFO2__parameterized169 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|     memslave_0_ws                                                                   |                        FIFO1__parameterized77 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_0_wsCtrl                                                               |                        FIFO1__parameterized78 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_1_doneFifo                                                             |                        FIFO1__parameterized79 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|     memslave_1_fifoReadAddrGenerator_addrBeatFifo                                   |                       FIFO2__parameterized170 |         62 |         62 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_1_fifoReadAddrGenerator_requestFifo                                    |                        FIFO1__parameterized80 |         27 |         27 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_1_fifoWriteAddrGenerator_addrBeatFifo                                  |                       FIFO2__parameterized171 |         12 |         12 |       0 |    0 |    14 |      0 |      0 |            0 |
|     memslave_1_fifoWriteAddrGenerator_requestFifo                                   |                        FIFO1__parameterized81 |         26 |         26 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_1_fifoWriteDoneFifo                                                    |                       FIFO2__parameterized172 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_1_req_ars                                                              |                        FIFO1__parameterized82 |          1 |          1 |       0 |    0 |    17 |      0 |      0 |            0 |
|     memslave_1_req_aws                                                              |                        FIFO1__parameterized83 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|     memslave_1_rs                                                                   |                        FIFO1__parameterized84 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|     memslave_1_rsCtrl                                                               |                        FIFO1__parameterized85 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     memslave_1_rvFifo                                                               |                       FIFO2__parameterized173 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |            0 |
|     memslave_1_writeDataFifo                                                        |                       FIFO2__parameterized174 |         39 |         39 |       0 |    0 |    66 |      0 |      0 |            0 |
|     memslave_1_ws                                                                   |                        FIFO1__parameterized86 |         12 |         12 |       0 |    0 |     4 |      0 |      0 |            0 |
|     memslave_1_wsCtrl                                                               |                        FIFO1__parameterized87 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
+-------------------------------------------------------------------------------------+-----------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


