Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d670b9237ea8495981e192f86f959fcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exam1_A_tb_behav xil_defaultlib.exam1_A_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/2022 exam1/2022 exam1.srcs/sources_1/imports/code/exam1_A.v" Line 8. Module exam1_A doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.exam1_A
Compiling module xil_defaultlib.exam1_A_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot exam1_A_tb_behav
