// Seed: 1167292201
`default_nettype id_1
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3
);
  assign id_4 = id_0[1];
  always @(posedge id_0) begin
    id_4 = id_1;
  end
endmodule
`endcelldefine
