###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 14:01:38 2022
#  Design:            filter_top
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix postRoute_hold -outDir ../Reports/1_Encounter/3H_postRoute
###############################################################
Path 1: MET Hold Check with Pin Del_Input_reg[0][4]/C 
Endpoint:   Del_Input_reg[0][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[4]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.074
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.164
  Arrival Time                 25.241
  Slack Time                   21.076
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[4]                 |   v   | in[4] |            |       |  25.000 |    3.924 | 
     | g77/AN                |   v   | in[4] | NO2I1_5VX1 | 0.000 |  25.000 |    3.924 | 
     | g77/Q                 |   v   | n_225 | NO2I1_5VX1 | 0.241 |  25.241 |    4.164 | 
     | Del_Input_reg[0][4]/D |   v   | n_225 | DFRQ_5VX1  | 0.000 |  25.241 |    4.164 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.076 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.079 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   21.433 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   21.443 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   21.881 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.806 |   21.882 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.249 |   1.055 |   22.132 | 
     | Del_Input_reg[0][4]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.019 |   1.074 |   22.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Del_Input_reg[0][2]/C 
Endpoint:   Del_Input_reg[0][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.074
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.154
  Arrival Time                 25.243
  Slack Time                   21.089
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    3.911 | 
     | g66/B                 |   ^   | reset | NO2I1_5VX1 | 0.067 |  25.067 |    3.979 | 
     | g66/Q                 |   v   | n_236 | NO2I1_5VX1 | 0.175 |  25.243 |    4.154 | 
     | Del_Input_reg[0][2]/D |   v   | n_236 | DFRQ_5VX1  | 0.000 |  25.243 |    4.154 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.089 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.091 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   21.445 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   21.455 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   21.893 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.806 |   21.895 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.249 |   1.055 |   22.144 | 
     | Del_Input_reg[0][2]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.019 |   1.074 |   22.163 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Del_Input_reg[0][1]/C 
Endpoint:   Del_Input_reg[0][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.074
+ Hold                          0.078
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.152
  Arrival Time                 25.244
  Slack Time                   21.093
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    3.907 | 
     | g74/B                 |   ^   | reset | NO2I1_5VX1 | 0.067 |  25.067 |    3.975 | 
     | g74/Q                 |   v   | n_228 | NO2I1_5VX1 | 0.177 |  25.244 |    4.152 | 
     | Del_Input_reg[0][1]/D |   v   | n_228 | DFRQ_5VX1  | 0.000 |  25.244 |    4.152 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.093 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.095 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   21.449 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   21.459 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   21.897 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.806 |   21.899 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.249 |   1.055 |   22.148 | 
     | Del_Input_reg[0][1]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.019 |   1.074 |   22.167 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Del_Input_reg[0][8]/C 
Endpoint:   Del_Input_reg[0][8]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[8]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.060
+ Hold                          0.088
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.149
  Arrival Time                 25.243
  Slack Time                   21.094
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[8]                 |   v   | in[8] |            |       |  25.000 |    3.906 | 
     | g82/AN                |   v   | in[8] | NO2I1_5VX1 | 0.000 |  25.000 |    3.906 | 
     | g82/Q                 |   v   | n_220 | NO2I1_5VX1 | 0.243 |  25.243 |    4.149 | 
     | Del_Input_reg[0][8]/D |   v   | n_220 | DFRQ_5VX1  | 0.000 |  25.243 |    4.149 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   21.094 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   21.097 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   21.450 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.010 |   0.367 |   21.460 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.438 |   0.804 |   21.898 | 
     | clk__L3_I4/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.805 |   21.899 | 
     | clk__L3_I4/Q          |   ^   | clk__L3_N4 | BU_5VX16  | 0.242 |   1.047 |   22.141 | 
     | Del_Input_reg[0][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.013 |   1.060 |   22.154 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Del_Input_reg[0][0]/C 
Endpoint:   Del_Input_reg[0][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.074
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.154
  Arrival Time                 25.251
  Slack Time                   21.097
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    3.903 | 
     | g67/B                 |   ^   | reset | NO2I1_5VX1 | 0.067 |  25.067 |    3.970 | 
     | g67/Q                 |   v   | n_235 | NO2I1_5VX1 | 0.183 |  25.251 |    4.154 | 
     | Del_Input_reg[0][0]/D |   v   | n_235 | DFRQ_5VX1  | 0.000 |  25.251 |    4.154 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.097 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.100 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   21.454 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   21.464 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   21.902 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.806 |   21.903 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.249 |   1.055 |   22.152 | 
     | Del_Input_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.019 |   1.074 |   22.171 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Del_Input_reg[0][6]/C 
Endpoint:   Del_Input_reg[0][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[6]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.066
+ Hold                          0.087
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.153
  Arrival Time                 25.251
  Slack Time                   21.098
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[6]                 |   v   | in[6] |            |       |  25.000 |    3.902 | 
     | g80/AN                |   v   | in[6] | NO2I1_5VX1 | 0.000 |  25.000 |    3.902 | 
     | g80/Q                 |   v   | n_222 | NO2I1_5VX1 | 0.251 |  25.251 |    4.153 | 
     | Del_Input_reg[0][6]/D |   v   | n_222 | DFRQ_5VX1  | 0.000 |  25.251 |    4.153 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.098 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.101 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   21.455 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   21.465 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   21.903 | 
     | clk__L3_I11/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.807 |   21.905 | 
     | clk__L3_I11/Q         |   ^   | clk__L3_N11 | BU_5VX16  | 0.244 |   1.051 |   22.149 | 
     | Del_Input_reg[0][6]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.015 |   1.066 |   22.164 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Del_Input_reg[0][10]/C 
Endpoint:   Del_Input_reg[0][10]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[10]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.061
+ Hold                          0.087
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.148
  Arrival Time                 25.249
  Slack Time                   21.101
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                        |       |        |            |       |  Time   |   Time   | 
     |------------------------+-------+--------+------------+-------+---------+----------| 
     | in[10]                 |   v   | in[10] |            |       |  25.000 |    3.898 | 
     | g73/AN                 |   v   | in[10] | NO2I1_5VX1 | 0.000 |  25.000 |    3.898 | 
     | g73/Q                  |   v   | n_229  | NO2I1_5VX1 | 0.249 |  25.249 |    4.148 | 
     | Del_Input_reg[0][10]/D |   v   | n_229  | DFRQ_5VX1  | 0.000 |  25.249 |    4.148 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |   21.101 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   21.104 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   21.458 | 
     | clk__L2_I1/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.010 |   0.367 |   21.468 | 
     | clk__L2_I1/Q           |   ^   | clk__L2_N1 | IN_5VX16  | 0.438 |   0.804 |   21.906 | 
     | clk__L3_I4/A           |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.805 |   21.907 | 
     | clk__L3_I4/Q           |   ^   | clk__L3_N4 | BU_5VX16  | 0.242 |   1.047 |   22.149 | 
     | Del_Input_reg[0][10]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.014 |   1.061 |   22.162 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Del_Input_reg[0][7]/C 
Endpoint:   Del_Input_reg[0][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[7]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.065
+ Hold                          0.086
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.151
  Arrival Time                 25.259
  Slack Time                   21.108
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[7]                 |   v   | in[7] |            |       |  25.000 |    3.892 | 
     | g81/AN                |   v   | in[7] | NO2I1_5VX1 | 0.000 |  25.000 |    3.892 | 
     | g81/Q                 |   v   | n_221 | NO2I1_5VX1 | 0.259 |  25.259 |    4.151 | 
     | Del_Input_reg[0][7]/D |   v   | n_221 | DFRQ_5VX1  | 0.000 |  25.259 |    4.151 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.108 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.111 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.357 |   21.465 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.367 |   21.475 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   21.913 | 
     | clk__L3_I12/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.807 |   21.915 | 
     | clk__L3_I12/Q         |   ^   | clk__L3_N12 | BU_5VX16  | 0.244 |   1.051 |   22.159 | 
     | Del_Input_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.014 |   1.065 |   22.173 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Del_Input_reg[0][5]/C 
Endpoint:   Del_Input_reg[0][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[5]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.066
+ Hold                          0.085
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.150
  Arrival Time                 25.268
  Slack Time                   21.117
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[5]                 |   v   | in[5] |            |       |  25.000 |    3.883 | 
     | g78/AN                |   v   | in[5] | NO2I1_5VX1 | 0.000 |  25.000 |    3.883 | 
     | g78/Q                 |   v   | n_224 | NO2I1_5VX1 | 0.268 |  25.268 |    4.150 | 
     | Del_Input_reg[0][5]/D |   v   | n_224 | DFRQ_5VX1  | 0.000 |  25.268 |    4.150 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.117 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.120 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   21.474 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   21.484 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   21.922 | 
     | clk__L3_I11/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.807 |   21.924 | 
     | clk__L3_I11/Q         |   ^   | clk__L3_N11 | BU_5VX16  | 0.244 |   1.051 |   22.168 | 
     | Del_Input_reg[0][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.015 |   1.066 |   22.183 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Del_Input_reg[0][9]/C 
Endpoint:   Del_Input_reg[0][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[9]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.056
+ Hold                          0.084
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.141
  Arrival Time                 25.262
  Slack Time                   21.121
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[9]                 |   v   | in[9] |            |       |  25.000 |    3.879 | 
     | g83/AN                |   v   | in[9] | NO2I1_5VX1 | 0.000 |  25.000 |    3.879 | 
     | g83/Q                 |   v   | n_219 | NO2I1_5VX1 | 0.262 |  25.262 |    4.141 | 
     | Del_Input_reg[0][9]/D |   v   | n_219 | DFRQ_5VX1  | 0.000 |  25.262 |    4.141 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   21.121 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   21.124 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   21.478 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.010 |   0.367 |   21.488 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.438 |   0.804 |   21.926 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.805 |   21.926 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.240 |   1.045 |   22.167 | 
     | Del_Input_reg[0][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.011 |   1.056 |   22.178 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Del_Input_reg[0][3]/C 
Endpoint:   Del_Input_reg[0][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[3]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.074
+ Hold                          0.084
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.158
  Arrival Time                 25.287
  Slack Time                   21.129
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[3]                 |   v   | in[3] |            |       |  25.000 |    3.871 | 
     | g76/AN                |   v   | in[3] | NO2I1_5VX1 | 0.000 |  25.000 |    3.871 | 
     | g76/Q                 |   v   | n_226 | NO2I1_5VX1 | 0.287 |  25.287 |    4.158 | 
     | Del_Input_reg[0][3]/D |   v   | n_226 | DFRQ_5VX1  | 0.000 |  25.287 |    4.158 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.129 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.132 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   21.486 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   21.496 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   21.934 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.806 |   21.935 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.249 |   1.055 |   22.184 | 
     | Del_Input_reg[0][3]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.019 |   1.074 |   22.203 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.073
+ Hold                          0.094
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.167
  Arrival Time                 26.207
  Slack Time                   22.039
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.961 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.068 |  25.068 |    3.028 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.018 |  26.086 |    4.046 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.026 |  26.112 |    4.072 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.095 |  26.207 |    4.167 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |  26.207 |    4.167 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.039 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.042 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   22.396 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   22.406 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   22.844 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.806 |   22.845 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.249 |   1.055 |   23.094 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.018 |   1.073 |   23.113 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.074
+ Hold                          0.094
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.168
  Arrival Time                 26.215
  Slack Time                   22.047
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.953 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.068 |  25.068 |    3.021 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.018 |  26.085 |    4.039 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.026 |  26.112 |    4.065 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | NO2I1_5VX1 | 0.103 |  26.215 |    4.168 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | DFRQ_5VX1  | 0.000 |  26.215 |    4.168 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.047 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.050 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   22.403 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   22.413 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   22.852 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.806 |   22.853 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.249 |   1.055 |   23.102 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.019 |   1.074 |   23.120 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.068
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.160
  Arrival Time                 26.216
  Slack Time                   22.056
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.944 | 
     | FE_OFC4_reset/A                         |   ^   | reset                      | BU_5VX3    | 0.068 |  25.068 |    3.012 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset              | BU_5VX3    | 1.018 |  26.085 |    4.030 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/B          |   ^   | FE_OFN4_reset              | NO2I1_5VX1 | 0.027 |  26.112 |    4.056 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.104 |  26.216 |    4.160 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |  26.216 |    4.160 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.056 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.059 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.357 |   22.412 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.367 |   22.422 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   22.861 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.806 |   22.862 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.245 |   1.052 |   23.108 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.016 |   1.068 |   23.124 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.068
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.161
  Arrival Time                 26.280
  Slack Time                   22.119
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.881 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.068 |  25.068 |    2.949 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.018 |  26.086 |    3.967 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.027 |  26.112 |    3.993 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | NO2I1_5VX1 | 0.168 |  26.280 |    4.161 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | DFRQ_5VX1  | 0.000 |  26.280 |    4.161 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.119 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.122 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.357 |   22.475 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.367 |   22.485 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   22.924 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.806 |   22.925 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.245 |   1.052 |   23.170 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.016 |   1.068 |   23.187 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.065
+ Hold                          0.095
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.160
  Arrival Time                 26.743
  Slack Time                   22.583
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.417 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    2.484 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    2.982 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    2.984 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.630 |    4.047 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.020 |  26.650 |    4.067 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | NO2I1_5VX1 | 0.092 |  26.743 |    4.160 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | DFRQ_5VX1  | 0.000 |  26.743 |    4.160 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.583 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.586 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.357 |   22.940 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.367 |   22.950 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.388 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.807 |   23.390 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.244 |   1.051 |   23.634 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.014 |   1.065 |   23.648 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.067
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.160
  Arrival Time                 26.744
  Slack Time                   22.584
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.416 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    2.483 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    2.981 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    2.983 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.630 |    4.046 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.014 |  26.644 |    4.060 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | NO2I1_5VX1 | 0.100 |  26.744 |    4.160 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | DFRQ_5VX1  | 0.000 |  26.744 |    4.160 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.584 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.587 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   22.941 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   22.951 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.389 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.806 |   23.391 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.245 |   1.052 |   23.636 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.015 |   1.067 |   23.651 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.065
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.158
  Arrival Time                 26.745
  Slack Time                   22.587
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.413 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    2.480 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    2.979 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    2.981 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.630 |    4.044 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.018 |  26.649 |    4.062 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | NO2I1_5VX1 | 0.096 |  26.745 |    4.158 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | DFRQ_5VX1  | 0.000 |  26.745 |    4.158 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.587 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.590 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.357 |   22.943 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.367 |   22.953 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.392 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.807 |   23.393 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.244 |   1.051 |   23.637 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.015 |   1.066 |   23.652 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.067
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.160
  Arrival Time                 26.748
  Slack Time                   22.588
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.412 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    2.479 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    2.977 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    2.979 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.630 |    4.042 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.008 |  26.639 |    4.051 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | NO2I1_5VX1 | 0.109 |  26.748 |    4.160 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | DFRQ_5VX1  | 0.000 |  26.748 |    4.160 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.588 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.591 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.357 |   22.945 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.367 |   22.955 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.393 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.806 |   23.394 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.245 |   1.052 |   23.640 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.016 |   1.067 |   23.655 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.065
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.158
  Arrival Time                 26.748
  Slack Time                   22.591
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.409 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    2.476 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    2.975 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    2.977 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.630 |    4.040 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.020 |  26.650 |    4.059 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | NO2I1_5VX1 | 0.098 |  26.748 |    4.158 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | DFRQ_5VX1  | 0.000 |  26.748 |    4.158 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.591 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.594 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   22.947 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   22.957 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.396 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.806 |   23.397 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.244 |   1.051 |   23.641 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.014 |   1.065 |   23.656 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.067
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.160
  Arrival Time                 26.757
  Slack Time                   22.597
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.403 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    2.470 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    2.968 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    2.970 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.630 |    4.033 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.008 |  26.639 |    4.041 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | NO2I1_5VX1 | 0.118 |  26.757 |    4.160 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | DFRQ_5VX1  | 0.000 |  26.757 |    4.160 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.597 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.600 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.357 |   22.954 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.367 |   22.964 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.402 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.806 |   23.404 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.245 |   1.052 |   23.649 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.016 |   1.067 |   23.665 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.066
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.158
  Arrival Time                 26.756
  Slack Time                   22.598
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.402 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    2.469 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    2.968 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    2.970 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.630 |    4.033 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.018 |  26.649 |    4.051 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | NO2I1_5VX1 | 0.107 |  26.756 |    4.158 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | DFRQ_5VX1  | 0.000 |  26.756 |    4.158 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.598 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.601 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.357 |   22.954 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.367 |   22.964 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.403 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.807 |   23.404 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.244 |   1.051 |   23.648 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.015 |   1.066 |   23.663 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.065
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.157
  Arrival Time                 26.755
  Slack Time                   22.598
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.402 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    2.469 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    2.967 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    2.969 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.630 |    4.032 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.020 |  26.651 |    4.052 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | NO2I1_5VX1 | 0.105 |  26.755 |    4.157 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | DFRQ_5VX1  | 0.000 |  26.755 |    4.157 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.598 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.601 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.357 |   22.955 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.367 |   22.965 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.403 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.807 |   23.405 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.244 |   1.051 |   23.649 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.014 |   1.065 |   23.663 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.066
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.157
  Arrival Time                 26.757
  Slack Time                   22.600
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.400 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    2.467 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    2.966 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    2.968 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.630 |    4.031 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.015 |  26.645 |    4.045 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | NO2I1_5VX1 | 0.112 |  26.757 |    4.157 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | DFRQ_5VX1  | 0.000 |  26.757 |    4.157 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.600 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.603 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   22.956 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   22.966 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.405 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.807 |   23.406 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.244 |   1.051 |   23.650 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.015 |   1.066 |   23.665 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.065
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.158
  Arrival Time                 26.812
  Slack Time                   22.654
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.346 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    2.413 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    2.911 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    2.913 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.630 |    3.976 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.021 |  26.651 |    3.997 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | NO2I1_5VX1 | 0.161 |  26.812 |    4.158 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | DFRQ_5VX1  | 0.000 |  26.812 |    4.158 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.654 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.657 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   23.011 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   23.021 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.459 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.806 |   23.461 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.244 |   1.051 |   23.705 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.014 |   1.065 |   23.719 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.066
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.159
  Arrival Time                 26.815
  Slack Time                   22.657
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.343 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    2.410 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    2.909 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    2.911 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.630 |    3.974 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.019 |  26.649 |    3.993 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | NO2I1_5VX1 | 0.166 |  26.815 |    4.159 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | DFRQ_5VX1  | 0.000 |  26.815 |    4.159 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.657 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.660 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.354 |   0.356 |   23.013 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.010 |   0.366 |   23.023 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.438 |   0.805 |   23.462 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.807 |   23.463 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.244 |   1.051 |   23.707 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.015 |   1.066 |   23.723 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.061
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.153
  Arrival Time                 26.819
  Slack Time                   22.665
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.335 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    2.402 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    2.900 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    2.902 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.630 |    3.965 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.021 |  26.651 |    3.986 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | NO2I1_5VX1 | 0.167 |  26.819 |    4.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | DFRQ_5VX1  | 0.000 |  26.819 |    4.153 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.665 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.668 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.022 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.010 |   0.367 |   23.032 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.438 |   0.804 |   23.469 | 
     | clk__L3_I4/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.805 |   23.470 | 
     | clk__L3_I4/Q                            |   ^   | clk__L3_N4 | BU_5VX16  | 0.242 |   1.048 |   23.713 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.013 |   1.061 |   23.726 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Del_Input_reg[1][1]/C 
Endpoint:   Del_Input_reg[1][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.052
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.128
  Arrival Time                 26.888
  Slack Time                   22.759
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    2.241 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.067 |  25.067 |    2.308 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.498 |  25.565 |    2.806 | 
     | FE_OFC19_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | 0.002 |  25.567 |    2.808 | 
     | FE_OFC19_reset/Q      |   ^   | FE_OFN19_reset | IN_5VX3    | 1.055 |  26.622 |    3.862 | 
     | g86/B                 |   ^   | FE_OFN19_reset | NO2I1_5VX1 | 0.008 |  26.629 |    3.870 | 
     | g86/Q                 |   v   | n_216          | NO2I1_5VX1 | 0.258 |  26.888 |    4.128 | 
     | Del_Input_reg[1][1]/D |   v   | n_216          | DFRQ_5VX1  | 0.000 |  26.888 |    4.128 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.759 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.762 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.116 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.010 |   0.367 |   23.126 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.438 |   0.804 |   23.564 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.806 |   23.565 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.238 |   1.044 |   23.803 | 
     | Del_Input_reg[1][1]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.008 |   1.052 |   23.812 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Del_Input_reg[1][3]/C 
Endpoint:   Del_Input_reg[1][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.054
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.119
  Arrival Time                 26.979
  Slack Time                   22.859
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    2.141 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.067 |  25.067 |    2.207 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.498 |  25.565 |    2.706 | 
     | FE_OFC20_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | 0.002 |  25.567 |    2.708 | 
     | FE_OFC20_reset/Q      |   ^   | FE_OFN20_reset | IN_5VX3    | 1.063 |  26.630 |    3.771 | 
     | g89/B                 |   ^   | FE_OFN20_reset | NO2I1_5VX1 | 0.018 |  26.648 |    3.789 | 
     | g89/Q                 |   v   | n_213          | NO2I1_5VX1 | 0.330 |  26.978 |    4.118 | 
     | Del_Input_reg[1][3]/D |   v   | n_213          | DFRQ_5VX1  | 0.001 |  26.979 |    4.119 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.859 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.862 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.216 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.010 |   0.367 |   23.226 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.438 |   0.804 |   23.664 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.805 |   23.664 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.240 |   1.045 |   23.905 | 
     | Del_Input_reg[1][3]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.008 |   1.053 |   23.913 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Del_Input_reg[1][2]/C 
Endpoint:   Del_Input_reg[1][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.052
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.118
  Arrival Time                 27.019
  Slack Time                   22.901
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    2.099 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.067 |  25.067 |    2.166 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.498 |  25.565 |    2.664 | 
     | FE_OFC20_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | 0.002 |  25.567 |    2.666 | 
     | FE_OFC20_reset/Q      |   ^   | FE_OFN20_reset | IN_5VX3    | 1.063 |  26.630 |    3.729 | 
     | g87/B                 |   ^   | FE_OFN20_reset | NO2I1_5VX1 | 0.007 |  26.637 |    3.736 | 
     | g87/Q                 |   v   | n_215          | NO2I1_5VX1 | 0.382 |  27.019 |    4.118 | 
     | Del_Input_reg[1][2]/D |   v   | n_215          | DFRQ_5VX1  | 0.000 |  27.019 |    4.118 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.901 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.904 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.258 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.010 |   0.367 |   23.268 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.438 |   0.804 |   23.705 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.806 |   23.707 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.238 |   1.044 |   23.945 | 
     | Del_Input_reg[1][2]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.008 |   1.052 |   23.953 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][9]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.067
+ Hold                          0.108
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.175
  Arrival Time                 27.390
  Slack Time                   23.215
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.785 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    1.823 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.937 |  25.975 |    2.760 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.016 |  25.991 |    2.776 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.280 |  27.271 |    4.056 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1131/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.025 |  27.296 |    4.081 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1131/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_10 | NO2I1_5VX1 | 0.094 |  27.390 |    4.175 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][9]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_10 | DFRQ_5VX1  | 0.000 |  27.390 |    4.175 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.215 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.218 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.572 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.583 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.375 |   0.742 |   23.957 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.001 |   0.743 |   23.958 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.301 |   1.044 |   24.259 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][9]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.023 |   1.067 |   24.283 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][10]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                    (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.067
+ Hold                          0.108
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.175
  Arrival Time                 27.391
  Slack Time                   23.217
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                          |       |                             |            |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                    |   ^   | reset                       |            |       |  25.000 |    1.783 | 
     | FE_OFC0_reset/A                          |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    1.822 | 
     | FE_OFC0_reset/Q                          |   v   | FE_OFN0_reset               | IN_5VX2    | 0.937 |  25.975 |    2.759 | 
     | FE_OFC11_reset/A                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.016 |  25.991 |    2.774 | 
     | FE_OFC11_reset/Q                         |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.280 |  27.271 |    4.054 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1110/B           |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.026 |  27.297 |    4.080 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1110/Q           |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_20 | NO2I1_5VX1 | 0.095 |  27.391 |    4.175 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][10]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_20 | DFRQ_5VX1  | 0.000 |  27.391 |    4.175 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   23.217 | 
     | clk__L1_I0/A                             |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.220 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.573 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.584 | 
     | clk__L2_I2/Q                             |   ^   | clk__L2_N2 | IN_5VX16  | 0.375 |   0.742 |   23.959 | 
     | clk__L3_I5/A                             |   ^   | clk__L2_N2 | BU_5VX16  | 0.001 |   0.743 |   23.960 | 
     | clk__L3_I5/Q                             |   ^   | clk__L3_N5 | BU_5VX16  | 0.301 |   1.044 |   24.260 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][10]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.023 |   1.067 |   24.284 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.053
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.144
  Arrival Time                 27.369
  Slack Time                   23.225
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.775 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.068 |  25.068 |    1.843 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.018 |  26.086 |    2.860 | 
     | FE_OFC21_reset/A                        |   ^   | FE_OFN4_reset               | BU_5VX3    | 0.015 |  26.101 |    2.876 | 
     | FE_OFC21_reset/Q                        |   ^   | FE_OFN21_reset              | BU_5VX3    | 1.143 |  27.244 |    4.019 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1107/B          |   ^   | FE_OFN21_reset              | NO2I1_5VX1 | 0.035 |  27.279 |    4.054 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1107/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_23 | NO2I1_5VX1 | 0.091 |  27.369 |    4.144 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][0]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_23 | DFRQ_5VX1  | 0.000 |  27.369 |    4.144 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.225 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.228 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.582 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.593 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.028 | 
     | clk__L3_I9/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.004 |   0.807 |   24.032 | 
     | clk__L3_I9/Q                            |   ^   | clk__L3_N9 | BU_5VX16  | 0.237 |   1.045 |   24.270 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.009 |   1.053 |   24.278 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.054
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.146
  Arrival Time                 27.377
  Slack Time                   23.231
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.769 | 
     | FE_OFC4_reset/A                         |   ^   | reset                      | BU_5VX3    | 0.068 |  25.068 |    1.837 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset              | BU_5VX3    | 1.018 |  26.086 |    2.855 | 
     | FE_OFC21_reset/A                        |   ^   | FE_OFN4_reset              | BU_5VX3    | 0.015 |  26.101 |    2.870 | 
     | FE_OFC21_reset/Q                        |   ^   | FE_OFN21_reset             | BU_5VX3    | 1.143 |  27.244 |    4.013 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1132/B          |   ^   | FE_OFN21_reset             | NO2I1_5VX1 | 0.035 |  27.279 |    4.048 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.097 |  27.377 |    4.146 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |  27.377 |    4.146 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.231 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.234 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.587 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.010 |   0.367 |   23.597 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.438 |   0.804 |   24.035 | 
     | clk__L3_I3/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.806 |   24.036 | 
     | clk__L3_I3/Q                            |   ^   | clk__L3_N3 | BU_5VX16  | 0.239 |   1.045 |   24.276 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.010 |   1.054 |   24.285 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.052
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.143
  Arrival Time                 27.375
  Slack Time                   23.232
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.768 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    1.807 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.937 |  25.975 |    2.744 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.016 |  25.991 |    2.759 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.280 |  27.271 |    4.039 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1106/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.020 |  27.291 |    4.059 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1106/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_24 | NO2I1_5VX1 | 0.084 |  27.375 |    4.143 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_24 | DFRQ_5VX1  | 0.000 |  27.375 |    4.143 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.232 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.235 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.588 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.368 |   23.599 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.035 | 
     | clk__L3_I6/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.004 |   0.807 |   24.039 | 
     | clk__L3_I6/Q                            |   ^   | clk__L3_N6 | BU_5VX16  | 0.236 |   1.043 |   24.275 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.009 |   1.052 |   24.283 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Del_Input_reg[2][8]/C 
Endpoint:   Del_Input_reg[2][8]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.056
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.148
  Arrival Time                 27.380
  Slack Time                   23.232
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    1.768 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX2    | 0.038 |  25.038 |    1.807 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX2    | 0.937 |  25.975 |    2.744 | 
     | FE_OFC11_reset/A      |   v   | FE_OFN0_reset  | IN_5VX3    | 0.016 |  25.991 |    2.759 | 
     | FE_OFC11_reset/Q      |   ^   | FE_OFN11_reset | IN_5VX3    | 1.280 |  27.271 |    4.039 | 
     | g60/B                 |   ^   | FE_OFN11_reset | NO2I1_5VX1 | 0.021 |  27.292 |    4.060 | 
     | g60/Q                 |   v   | n_242          | NO2I1_5VX1 | 0.088 |  27.380 |    4.148 | 
     | Del_Input_reg[2][8]/D |   v   | n_242          | DFRQ_5VX1  | 0.000 |  27.380 |    4.148 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   23.232 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.235 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.588 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.599 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.035 | 
     | clk__L3_I7/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.806 |   24.037 | 
     | clk__L3_I7/Q          |   ^   | clk__L3_N7 | BU_5VX16  | 0.241 |   1.046 |   24.278 | 
     | Del_Input_reg[2][8]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.010 |   1.056 |   24.288 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                    (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.059
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.152
  Arrival Time                 27.384
  Slack Time                   23.233
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                          |       |                            |            |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                    |   ^   | reset                      |            |       |  25.000 |    1.767 | 
     | FE_OFC0_reset/A                          |   ^   | reset                      | IN_5VX2    | 0.038 |  25.038 |    1.806 | 
     | FE_OFC0_reset/Q                          |   v   | FE_OFN0_reset              | IN_5VX2    | 0.937 |  25.975 |    2.743 | 
     | FE_OFC11_reset/A                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.016 |  25.991 |    2.759 | 
     | FE_OFC11_reset/Q                         |   ^   | FE_OFN11_reset             | IN_5VX3    | 1.280 |  27.271 |    4.038 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1135/B           |   ^   | FE_OFN11_reset             | NO2I1_5VX1 | 0.024 |  27.295 |    4.062 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1135/Q           |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_5 | NO2I1_5VX1 | 0.089 |  27.384 |    4.152 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_5 | DFRQ_5VX1  | 0.000 |  27.384 |    4.152 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   23.233 | 
     | clk__L1_I0/A                             |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.235 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.589 | 
     | clk__L2_I3/A                             |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.600 | 
     | clk__L2_I3/Q                             |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.036 | 
     | clk__L3_I8/A                             |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.805 |   24.038 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8 | BU_5VX16  | 0.242 |   1.047 |   24.280 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.012 |   1.059 |   24.291 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Del_Input_reg[2][9]/C 
Endpoint:   Del_Input_reg[2][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.058
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.150
  Arrival Time                 27.384
  Slack Time                   23.233
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    1.767 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX2    | 0.038 |  25.038 |    1.805 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX2    | 0.937 |  25.975 |    2.742 | 
     | FE_OFC11_reset/A      |   v   | FE_OFN0_reset  | IN_5VX3    | 0.016 |  25.991 |    2.758 | 
     | FE_OFC11_reset/Q      |   ^   | FE_OFN11_reset | IN_5VX3    | 1.280 |  27.271 |    4.038 | 
     | g62/B                 |   ^   | FE_OFN11_reset | NO2I1_5VX1 | 0.024 |  27.295 |    4.061 | 
     | g62/Q                 |   v   | n_240          | NO2I1_5VX1 | 0.089 |  27.384 |    4.150 | 
     | Del_Input_reg[2][9]/D |   v   | n_240          | DFRQ_5VX1  | 0.000 |  27.384 |    4.150 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   23.233 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.236 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.590 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.601 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.037 | 
     | clk__L3_I8/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.805 |   24.038 | 
     | clk__L3_I8/Q          |   ^   | clk__L3_N8 | BU_5VX16  | 0.242 |   1.047 |   24.281 | 
     | Del_Input_reg[2][9]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.011 |   1.058 |   24.292 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Del_Input_reg[2][7]/C 
Endpoint:   Del_Input_reg[2][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.057
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.148
  Arrival Time                 27.382
  Slack Time                   23.234
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    1.766 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX2    | 0.038 |  25.038 |    1.804 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX2    | 0.937 |  25.975 |    2.741 | 
     | FE_OFC11_reset/A      |   v   | FE_OFN0_reset  | IN_5VX3    | 0.016 |  25.991 |    2.757 | 
     | FE_OFC11_reset/Q      |   ^   | FE_OFN11_reset | IN_5VX3    | 1.280 |  27.271 |    4.037 | 
     | g59/B                 |   ^   | FE_OFN11_reset | NO2I1_5VX1 | 0.018 |  27.289 |    4.055 | 
     | g59/Q                 |   v   | n_243          | NO2I1_5VX1 | 0.093 |  27.382 |    4.148 | 
     | Del_Input_reg[2][7]/D |   v   | n_243          | DFRQ_5VX1  | 0.000 |  27.382 |    4.148 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   23.234 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.237 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.590 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.601 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.037 | 
     | clk__L3_I7/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.806 |   24.040 | 
     | clk__L3_I7/Q          |   ^   | clk__L3_N7 | BU_5VX16  | 0.241 |   1.046 |   24.280 | 
     | Del_Input_reg[2][7]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.010 |   1.057 |   24.291 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.059
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.151
  Arrival Time                 27.386
  Slack Time                   23.234
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.766 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    1.804 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.937 |  25.975 |    2.741 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.016 |  25.991 |    2.757 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.280 |  27.271 |    4.037 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1114/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.022 |  27.293 |    4.058 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1114/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_16 | NO2I1_5VX1 | 0.093 |  27.386 |    4.151 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_16 | DFRQ_5VX1  | 0.000 |  27.386 |    4.151 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.234 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.237 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.591 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.602 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.037 | 
     | clk__L3_I8/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.805 |   24.039 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8 | BU_5VX16  | 0.242 |   1.047 |   24.281 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.012 |   1.059 |   24.293 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.059
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.151
  Arrival Time                 27.387
  Slack Time                   23.236
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.764 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    1.802 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.937 |  25.975 |    2.739 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.016 |  25.991 |    2.755 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.280 |  27.271 |    4.035 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1105/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.019 |  27.290 |    4.054 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1105/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_25 | NO2I1_5VX1 | 0.097 |  27.387 |    4.151 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][7]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_25 | DFRQ_5VX1  | 0.000 |  27.387 |    4.151 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.236 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.239 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.593 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.604 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.039 | 
     | clk__L3_I8/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.805 |   24.041 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8 | BU_5VX16  | 0.242 |   1.047 |   24.283 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][7]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.012 |   1.059 |   24.295 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.056
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.148
  Arrival Time                 27.384
  Slack Time                   23.236
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.763 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX2    | 0.038 |  25.038 |    1.802 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX2    | 0.937 |  25.975 |    2.739 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX3    | 0.016 |  25.991 |    2.755 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset             | IN_5VX3    | 1.280 |  27.271 |    4.034 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1136/B          |   ^   | FE_OFN11_reset             | NO2I1_5VX1 | 0.022 |  27.292 |    4.056 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1136/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_4 | NO2I1_5VX1 | 0.092 |  27.384 |    4.148 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_4 | DFRQ_5VX1  | 0.000 |  27.384 |    4.148 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.236 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.239 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.593 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.604 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.040 | 
     | clk__L3_I7/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.806 |   24.042 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7 | BU_5VX16  | 0.241 |   1.046 |   24.283 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.010 |   1.056 |   24.292 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.057
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.149
  Arrival Time                 27.387
  Slack Time                   23.238
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.762 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    1.800 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.937 |  25.975 |    2.737 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.016 |  25.991 |    2.753 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.280 |  27.271 |    4.033 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1108/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.020 |  27.290 |    4.052 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1108/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_22 | NO2I1_5VX1 | 0.096 |  27.387 |    4.149 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][6]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_22 | DFRQ_5VX1  | 0.000 |  27.387 |    4.149 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.238 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.241 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.595 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.606 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.042 | 
     | clk__L3_I7/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.806 |   24.044 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7 | BU_5VX16  | 0.241 |   1.046 |   24.284 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][6]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.011 |   1.057 |   24.295 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Del_Input_reg[2][10]/C 
Endpoint:   Del_Input_reg[2][10]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                  (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.059
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.150
  Arrival Time                 27.392
  Slack Time                   23.242
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   ^   | reset          |            |       |  25.000 |    1.758 | 
     | FE_OFC0_reset/A        |   ^   | reset          | IN_5VX2    | 0.038 |  25.038 |    1.796 | 
     | FE_OFC0_reset/Q        |   v   | FE_OFN0_reset  | IN_5VX2    | 0.937 |  25.975 |    2.733 | 
     | FE_OFC11_reset/A       |   v   | FE_OFN0_reset  | IN_5VX3    | 0.016 |  25.991 |    2.749 | 
     | FE_OFC11_reset/Q       |   ^   | FE_OFN11_reset | IN_5VX3    | 1.280 |  27.271 |    4.029 | 
     | g85/B                  |   ^   | FE_OFN11_reset | NO2I1_5VX1 | 0.022 |  27.293 |    4.050 | 
     | g85/Q                  |   v   | n_217          | NO2I1_5VX1 | 0.100 |  27.392 |    4.150 | 
     | Del_Input_reg[2][10]/D |   v   | n_217          | DFRQ_5VX1  | 0.000 |  27.392 |    4.150 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |   23.242 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.245 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.599 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.610 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.046 | 
     | clk__L3_I8/A           |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.805 |   24.047 | 
     | clk__L3_I8/Q           |   ^   | clk__L3_N8 | BU_5VX16  | 0.242 |   1.047 |   24.290 | 
     | Del_Input_reg[2][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.012 |   1.059 |   24.301 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.052
+ Hold                          0.090
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.142
  Arrival Time                 27.393
  Slack Time                   23.252
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.748 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX2    | 0.038 |  25.038 |    1.787 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX2    | 0.937 |  25.975 |    2.723 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX3    | 0.016 |  25.991 |    2.739 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset             | IN_5VX3    | 1.280 |  27.271 |    4.019 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1137/B          |   ^   | FE_OFN11_reset             | NO2I1_5VX1 | 0.020 |  27.291 |    4.039 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_3 | NO2I1_5VX1 | 0.103 |  27.393 |    4.142 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_3 | DFRQ_5VX1  | 0.000 |  27.393 |    4.142 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.252 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.255 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.608 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.368 |   23.619 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.055 | 
     | clk__L3_I6/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.004 |   0.807 |   24.059 | 
     | clk__L3_I6/Q                            |   ^   | clk__L3_N6 | BU_5VX16  | 0.236 |   1.043 |   24.295 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.009 |   1.052 |   24.303 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][9]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][9]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.058
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.149
  Arrival Time                 27.402
  Slack Time                   23.253
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.747 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    1.786 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.937 |  25.975 |    2.723 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.016 |  25.991 |    2.739 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.280 |  27.271 |    4.018 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1104/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.026 |  27.297 |    4.044 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1104/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_26 | NO2I1_5VX1 | 0.105 |  27.402 |    4.149 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][9]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_26 | DFRQ_5VX1  | 0.000 |  27.402 |    4.149 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.253 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.255 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.356 |   23.609 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.620 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.436 |   0.803 |   24.056 | 
     | clk__L3_I8/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.002 |   0.805 |   24.058 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8 | BU_5VX16  | 0.242 |   1.047 |   24.300 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][9]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.011 |   1.058 |   24.310 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.058
+ Hold                          0.108
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.166
  Arrival Time                 27.434
  Slack Time                   23.268
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.732 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    1.770 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.937 |  25.975 |    2.707 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.023 |  25.998 |    2.730 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX3    | 1.345 |  27.343 |    4.074 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1113/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.007 |  27.350 |    4.082 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1113/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_17 | NO2I1_5VX1 | 0.084 |  27.434 |    4.166 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_17 | DFRQ_5VX1  | 0.000 |  27.434 |    4.166 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.268 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.271 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.625 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.635 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.375 |   0.742 |   24.010 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.001 |   0.743 |   24.011 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.301 |   1.044 |   24.312 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.014 |   1.058 |   24.326 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.064
+ Hold                          0.107
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.172
  Arrival Time                 27.440
  Slack Time                   23.268
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.732 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX2    | 0.038 |  25.038 |    1.770 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX2    | 0.937 |  25.975 |    2.707 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX3    | 0.023 |  25.998 |    2.729 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX3    | 1.345 |  27.343 |    4.074 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.010 |  27.353 |    4.084 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7 | NO2I1_5VX1 | 0.087 |  27.440 |    4.172 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7 | DFRQ_5VX1  | 0.000 |  27.440 |    4.172 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.268 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.271 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.625 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.636 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.375 |   0.742 |   24.010 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.001 |   0.743 |   24.011 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.301 |   1.044 |   24.312 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.021 |   1.064 |   24.333 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.065
+ Hold                          0.108
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.172
  Arrival Time                 27.441
  Slack Time                   23.269
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.731 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    1.770 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.937 |  25.975 |    2.706 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.023 |  25.998 |    2.729 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX3    | 1.345 |  27.343 |    4.074 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1108/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.010 |  27.353 |    4.084 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1108/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_22 | NO2I1_5VX1 | 0.088 |  27.441 |    4.172 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_22 | DFRQ_5VX1  | 0.000 |  27.441 |    4.172 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.269 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.272 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.625 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.636 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.375 |   0.742 |   24.011 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.001 |   0.743 |   24.012 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.301 |   1.044 |   24.313 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.021 |   1.065 |   24.333 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.062
+ Hold                          0.107
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.169
  Arrival Time                 27.442
  Slack Time                   23.273
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.727 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX2    | 0.038 |  25.038 |    1.766 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX2    | 0.937 |  25.975 |    2.703 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX3    | 0.023 |  25.998 |    2.725 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX3    | 1.345 |  27.343 |    4.070 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1140/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.010 |  27.352 |    4.079 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1140/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_1 | NO2I1_5VX1 | 0.090 |  27.442 |    4.169 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_1 | DFRQ_5VX1  | 0.000 |  27.442 |    4.169 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   23.273 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   23.275 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.354 |   0.357 |   23.629 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.011 |   0.367 |   23.640 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.375 |   0.742 |   24.015 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.001 |   0.743 |   24.016 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.301 |   1.044 |   24.316 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.018 |   1.062 |   24.334 | 
     +-------------------------------------------------------------------------------------------------------+ 

