Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 14 14:04:13 2022
| Host         : DKAH-L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.745        0.000                      0                  129        0.176        0.000                      0                  129        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.745        0.000                      0                  129        0.176        0.000                      0                  129        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.090ns (27.418%)  route 2.885ns (72.582%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.614     5.198    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  led_strip/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.843     6.460    led_strip/M_ctr_q[6]
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.299     6.759 r  led_strip/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.407     7.166    led_strip/M_ctr_q[6]_i_4_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  led_strip/M_ctr_q[6]_i_3/O
                         net (fo=9, routed)           0.637     7.927    led_strip/M_ctr_q[6]_i_3_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.051 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=6, routed)           0.506     8.557    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  led_strip/M_pixel_ctr_q[7]_i_1/O
                         net (fo=8, routed)           0.493     9.173    led_strip/M_pixel_ctr_q[7]_i_1_n_0
    SLICE_X58Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.497    14.901    led_strip/CLK
    SLICE_X58Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[5]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X58Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.919    led_strip/M_pixel_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.090ns (27.480%)  route 2.877ns (72.520%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.614     5.198    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  led_strip/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.843     6.460    led_strip/M_ctr_q[6]
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.299     6.759 r  led_strip/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.407     7.166    led_strip/M_ctr_q[6]_i_4_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  led_strip/M_ctr_q[6]_i_3/O
                         net (fo=9, routed)           0.637     7.927    led_strip/M_ctr_q[6]_i_3_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.051 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=6, routed)           0.506     8.557    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  led_strip/M_pixel_ctr_q[7]_i_1/O
                         net (fo=8, routed)           0.484     9.165    led_strip/M_pixel_ctr_q[7]_i_1_n_0
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.497    14.901    led_strip/CLK
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.919    led_strip/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.090ns (27.480%)  route 2.877ns (72.520%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.614     5.198    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  led_strip/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.843     6.460    led_strip/M_ctr_q[6]
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.299     6.759 r  led_strip/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.407     7.166    led_strip/M_ctr_q[6]_i_4_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  led_strip/M_ctr_q[6]_i_3/O
                         net (fo=9, routed)           0.637     7.927    led_strip/M_ctr_q[6]_i_3_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.051 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=6, routed)           0.506     8.557    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  led_strip/M_pixel_ctr_q[7]_i_1/O
                         net (fo=8, routed)           0.484     9.165    led_strip/M_pixel_ctr_q[7]_i_1_n_0
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.497    14.901    led_strip/CLK
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[2]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.919    led_strip/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.090ns (27.480%)  route 2.877ns (72.520%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.614     5.198    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  led_strip/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.843     6.460    led_strip/M_ctr_q[6]
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.299     6.759 r  led_strip/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.407     7.166    led_strip/M_ctr_q[6]_i_4_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  led_strip/M_ctr_q[6]_i_3/O
                         net (fo=9, routed)           0.637     7.927    led_strip/M_ctr_q[6]_i_3_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.051 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=6, routed)           0.506     8.557    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  led_strip/M_pixel_ctr_q[7]_i_1/O
                         net (fo=8, routed)           0.484     9.165    led_strip/M_pixel_ctr_q[7]_i_1_n_0
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.497    14.901    led_strip/CLK
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[3]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.919    led_strip/M_pixel_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.090ns (27.480%)  route 2.877ns (72.520%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.614     5.198    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  led_strip/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.843     6.460    led_strip/M_ctr_q[6]
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.299     6.759 r  led_strip/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.407     7.166    led_strip/M_ctr_q[6]_i_4_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  led_strip/M_ctr_q[6]_i_3/O
                         net (fo=9, routed)           0.637     7.927    led_strip/M_ctr_q[6]_i_3_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.051 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=6, routed)           0.506     8.557    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  led_strip/M_pixel_ctr_q[7]_i_1/O
                         net (fo=8, routed)           0.484     9.165    led_strip/M_pixel_ctr_q[7]_i_1_n_0
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.497    14.901    led_strip/CLK
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.919    led_strip/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.828ns (22.620%)  route 2.833ns (77.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.617     5.201    led_strip/CLK
    SLICE_X61Y66         FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  led_strip/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.854     6.511    led_strip/M_rst_ctr_q_reg[6]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.635 r  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.087    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.670     7.881    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.124     8.005 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.857     8.862    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  led_strip/M_rst_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.906    led_strip/CLK
    SLICE_X61Y65         FDRE                                         r  led_strip/M_rst_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429    14.714    led_strip/M_rst_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.828ns (22.620%)  route 2.833ns (77.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.617     5.201    led_strip/CLK
    SLICE_X61Y66         FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  led_strip/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.854     6.511    led_strip/M_rst_ctr_q_reg[6]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.635 r  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.087    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.670     7.881    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.124     8.005 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.857     8.862    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  led_strip/M_rst_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.906    led_strip/CLK
    SLICE_X61Y65         FDRE                                         r  led_strip/M_rst_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429    14.714    led_strip/M_rst_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.828ns (22.620%)  route 2.833ns (77.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.617     5.201    led_strip/CLK
    SLICE_X61Y66         FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  led_strip/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.854     6.511    led_strip/M_rst_ctr_q_reg[6]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.635 r  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.087    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.670     7.881    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.124     8.005 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.857     8.862    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.906    led_strip/CLK
    SLICE_X61Y65         FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429    14.714    led_strip/M_rst_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.828ns (22.620%)  route 2.833ns (77.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.617     5.201    led_strip/CLK
    SLICE_X61Y66         FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  led_strip/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.854     6.511    led_strip/M_rst_ctr_q_reg[6]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.635 r  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.087    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.670     7.881    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.124     8.005 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.857     8.862    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.906    led_strip/CLK
    SLICE_X61Y65         FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429    14.714    led_strip/M_rst_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 1.090ns (28.418%)  route 2.746ns (71.582%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.614     5.198    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  led_strip/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.843     6.460    led_strip/M_ctr_q[6]
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.299     6.759 r  led_strip/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.407     7.166    led_strip/M_ctr_q[6]_i_4_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  led_strip/M_ctr_q[6]_i_3/O
                         net (fo=9, routed)           0.637     7.927    led_strip/M_ctr_q[6]_i_3_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.051 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=6, routed)           0.506     8.557    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  led_strip/M_pixel_ctr_q[7]_i_1/O
                         net (fo=8, routed)           0.353     9.034    led_strip/M_pixel_ctr_q[7]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.497    14.901    led_strip/CLK
    SLICE_X59Y69         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.919    led_strip/M_pixel_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.527    led_strip/CLK
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_strip/M_pixel_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.094     1.762    led_strip/M_pixel_ctr_q_reg[4]
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  led_strip/M_pixel_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    led_strip/p_1_in[5]
    SLICE_X58Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     2.040    led_strip/CLK
    SLICE_X58Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[5]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X58Y70         FDRE (Hold_fdre_C_D)         0.091     1.631    led_strip/M_pixel_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 led_strip/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.529    led_strip/CLK
    SLICE_X58Y68         FDRE                                         r  led_strip/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  led_strip/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.121     1.791    led_strip/M_bit_ctr_q[3]
    SLICE_X59Y68         LUT5 (Prop_lut5_I0_O)        0.049     1.840 r  led_strip/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.840    led_strip/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X59Y68         FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     2.042    led_strip/CLK
    SLICE_X59Y68         FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.107     1.649    led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_state_q_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.586     1.530    reset_cond/CLK
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.132     1.803    led_strip/Q[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  led_strip/M_state_q_inv_i_1/O
                         net (fo=1, routed)           0.000     1.848    led_strip/M_state_q_inv_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  led_strip/M_state_q_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.854     2.044    led_strip/CLK
    SLICE_X62Y68         FDRE                                         r  led_strip/M_state_q_reg_inv/C
                         clock pessimism             -0.502     1.543    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.091     1.634    led_strip/M_state_q_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.819%)  route 0.167ns (54.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.167     1.840    reset_cond/M_stage_d[3]
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.854     2.044    reset_cond/CLK
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X63Y68         FDSE (Hold_fdse_C_D)         0.070     1.614    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.845    reset_cond/M_stage_d[2]
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X62Y66         FDSE (Hold_fdse_C_D)         0.070     1.602    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.190ns (51.284%)  route 0.180ns (48.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.528    led_strip/CLK
    SLICE_X59Y69         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  led_strip/M_pixel_ctr_q_reg[1]/Q
                         net (fo=10, routed)          0.180     1.849    led_strip/M_pixel_ctr_q_reg[1]
    SLICE_X59Y70         LUT5 (Prop_lut5_I2_O)        0.049     1.898 r  led_strip/M_pixel_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.898    led_strip/p_1_in[3]
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     2.040    led_strip/CLK
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[3]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.107     1.648    led_strip/M_pixel_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.971%)  route 0.165ns (47.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.529    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  led_strip/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.165     1.835    led_strip/M_ctr_q[0]
    SLICE_X62Y69         LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  led_strip/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    led_strip/M_ctr_q[0]_i_1_n_0
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     2.043    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.092     1.621    led_strip/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.529    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  led_strip/M_ctr_q_reg[5]/Q
                         net (fo=4, routed)           0.185     1.855    led_strip/M_ctr_q[5]
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.042     1.897 r  led_strip/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.897    led_strip/M_ctr_q[6]_i_1_n_0
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     2.043    led_strip/CLK
    SLICE_X62Y69         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.107     1.636    led_strip/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.586     1.530    led_strip/CLK
    SLICE_X61Y67         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  led_strip/M_rst_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.788    led_strip/M_rst_ctr_q_reg[11]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  led_strip/M_rst_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    led_strip/M_rst_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y67         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.854     2.043    led_strip/CLK
    SLICE_X61Y67         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105     1.635    led_strip/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.752%)  route 0.180ns (49.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.528    led_strip/CLK
    SLICE_X59Y69         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  led_strip/M_pixel_ctr_q_reg[1]/Q
                         net (fo=10, routed)          0.180     1.849    led_strip/M_pixel_ctr_q_reg[1]
    SLICE_X59Y70         LUT4 (Prop_lut4_I1_O)        0.045     1.894 r  led_strip/M_pixel_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.894    led_strip/p_1_in[2]
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     2.040    led_strip/CLK
    SLICE_X59Y70         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.092     1.633    led_strip/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   keypadInstance/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   keypadInstance/FSM_sequential_M_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y71   keypadInstance/M_col_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   keypadInstance/M_col_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   keypadInstance/M_col_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   keypadInstance/M_col_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y70   keypadInstance/M_row_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y70   keypadInstance/M_row_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y70   keypadInstance/M_row_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   keypadInstance/FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   keypadInstance/FSM_sequential_M_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   keypadInstance/M_col_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   keypadInstance/M_col_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   keypadInstance/M_col_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   keypadInstance/M_col_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   keypadInstance/M_row_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   keypadInstance/M_row_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   keypadInstance/M_row_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   keypadInstance/M_row_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   keypadInstance/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   keypadInstance/FSM_sequential_M_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   keypadInstance/M_row_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   keypadInstance/M_row_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   keypadInstance/M_row_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   keypadInstance/M_row_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   led_strip/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   led_strip/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   led_strip/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   led_strip/M_bit_ctr_q_reg[3]/C



