Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 27 15:21:50 2020
| Host         : DESKTOP-B25T4O0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_design_control_sets_placed.rpt
| Design       : System_design
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   184 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             702 |          322 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             542 |          216 |
| Yes          | No                    | No                     |            1894 |          921 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             971 |          460 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                    Enable Signal                                                                    |                                                                                 Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                                 |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                     | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                               |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                   |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                     | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                     | rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                   |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready0                                                                                                 | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              5 |
|  processing_system7_0/inst/FCLK_CLK0                | rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                         |                1 |              6 |
|  processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              6 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[30]_1                             |                4 |              6 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/div_f/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op__0[0]                                                                       |                3 |              7 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_0              |                4 |              7 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                          | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              7 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                1 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[0]                                            |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                1 |              8 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sqrt_f/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.exp_op[7]_i_1_n_0                                     |                7 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                          | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                   | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                1 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                          | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                6 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                6 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                          | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                6 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                    | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                          | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                8 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                   | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                1 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                   | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                          | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                                                                 |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                 |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                                                 |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                 |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                 |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                8 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                6 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                6 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                6 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                6 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                7 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                6 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                7 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                          | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                         | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                        | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |                5 |              8 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/pc                                                                                           | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg2[0]                                                                                                                              |                3 |              9 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/div_d/U0/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op_reg[1]                                                      |                8 |             10 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[0]                                            |                5 |             10 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[62]_i_1_n_0                           |                6 |             11 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sqrt_d/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/state_op[1]                                                             |                5 |             11 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                 |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                                 |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                 |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                                 |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                                                                 |                5 |             17 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                 |                6 |             17 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sqrt_f/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/state_op[5]                                                             |                6 |             22 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/div_f/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                          |                7 |             22 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1_n_0              |                8 |             22 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/SR[0]                                                                      |               10 |             22 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/special_detect/exponent_is_one_detect/WIDE_AND/opt_has_pipe.first_q_reg[0]                   |               10 |             22 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/recombination/result_reg/i_pipe/opt_has_pipe.first_q[21]_i_1_n_0                           |               16 |             22 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                                                 |               11 |             28 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                                                 |                9 |             28 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                                                 |                5 |             28 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                                                 |                8 |             28 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_6[0]                                                                            |                                                                                                                                                                                 |               23 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/E[0]                                                                                         |                                                                                                                                                                                 |               19 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_14[0]                                                                           |                                                                                                                                                                                 |               18 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_8[0]                                                                            |                                                                                                                                                                                 |               21 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_1[0]                                                                            |                                                                                                                                                                                 |               19 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_7[0]                                                                            |                                                                                                                                                                                 |               19 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_12[0]                                                                           |                                                                                                                                                                                 |               21 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_15[0]                                                                           |                                                                                                                                                                                 |               17 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_4[0]                                                                            |                                                                                                                                                                                 |               20 |             32 |
|  processing_system7_0/inst/FCLK_CLK0                | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                 | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                      |               10 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_2[0]                                                                            |                                                                                                                                                                                 |               25 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_9[0]                                                                            |                                                                                                                                                                                 |               18 |             32 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                 |                8 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_3[0]                                                                            |                                                                                                                                                                                 |               17 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_13[0]                                                                           |                                                                                                                                                                                 |               22 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_5[0]                                                                            |                                                                                                                                                                                 |               20 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_11[0]                                                                           |                                                                                                                                                                                 |               21 |             32 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/data_reg[31]_10[0]                                                                           |                                                                                                                                                                                 |               21 |             32 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                 |                8 |             45 |
|  processing_system7_0/inst/FCLK_CLK0                | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                                 |               12 |             45 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/SR[0]                                                                      |               14 |             51 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/div_d/U0/i_synth/DIV_OP.SPD.OP/EXP/SR[0]                                                                                |               14 |             51 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sqrt_d/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/state_op[5]                                                             |               13 |             51 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/special_detect/exponent_is_one_detect/WIDE_AND/opt_has_pipe.first_q_reg[0]                   |               13 |             51 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/recombination/recomb_recip.underflow_detection_compare/C_CHAIN/opt_has_pipe.first_q_reg[0] |               32 |             51 |
|  processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                     | ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                       |               18 |             59 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/pc                                                                                           |                                                                                                                                                                                 |               35 |             62 |
|  processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                     |                                                                                                                                                                                 |               69 |            175 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg2[0]                                                                                                  |                                                                                                                                                                                 |               61 |            244 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] |                                                                                                                                                     |                                                                                                                                                                                 |              254 |            528 |
|  FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/slv_reg1[0] | FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/memory_reg[31][0]                                                                            |                                                                                                                                                                                 |              481 |           1024 |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     5 |
| 5      |                     1 |
| 6      |                     3 |
| 7      |                     3 |
| 8      |                   119 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     2 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    44 |
+--------+-----------------------+


