{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 20:38:58 2016 " "Info: Processing started: Thu Jun 02 20:38:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_greedy_snake -c top_greedy_snake " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_greedy_snake -c top_greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCORE_Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SCORE_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCORE_Display " "Info: Found entity 1: SCORE_Display" {  } { { "SCORE_Display.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/SCORE_Display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart RESTART Game_Ctrl_Unit.v(20) " "Info (10281): Verilog HDL Declaration information at Game_Ctrl_Unit.v(20): object \"restart\" differs only in case from object \"RESTART\" in the same scope" {  } { { "Game_Ctrl_Unit.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl_Unit.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Game_Ctrl_Unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Game_Ctrl_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Ctrl_Unit " "Info: Found entity 1: Game_Ctrl_Unit" {  } { { "Game_Ctrl_Unit.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key " "Info: Found entity 1: Key" {  } { { "Key.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Key.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seg_Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Seg_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display " "Info: Found entity 1: Seg_Display" {  } { { "Seg_Display.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Seg_Display.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Snake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Snake " "Info: Found entity 1: Snake" {  } { { "Snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Snake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Snake_Eatting_Apple.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Snake_Eatting_Apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Snake_Eatting_Apple " "Info: Found entity 1: Snake_Eatting_Apple" {  } { { "Snake_Eatting_Apple.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Snake_Eatting_Apple.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_greedy_snake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_greedy_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_greedy_snake " "Info: Found entity 1: top_greedy_snake" {  } { { "top_greedy_snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCORE_Rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SCORE_Rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCORE_Rom " "Info: Found entity 1: SCORE_Rom" {  } { { "SCORE_Rom.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/SCORE_Rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NUMBER_Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NUMBER_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBER_Display " "Info: Found entity 1: NUMBER_Display" {  } { { "NUMBER_Display.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/NUMBER_Display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NUM_Rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NUM_Rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_Rom " "Info: Found entity 1: NUM_Rom" {  } { { "NUM_Rom.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/NUM_Rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Info: Found entity 1: Keyboard" {  } { { "Keyboard.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "State_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file State_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 State_Ctrl " "Info: Found entity 1: State_Ctrl" {  } { { "State_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/State_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Keyboard_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Ctrl " "Info: Found entity 1: Keyboard_Ctrl" {  } { { "Keyboard_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Keyboard_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Display_Ctrl.v(78) " "Warning (10268): Verilog HDL information at Display_Ctrl.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Ctrl " "Info: Found entity 1: Display_Ctrl" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game_Ctrl.v(80) " "Warning (10268): Verilog HDL information at Game_Ctrl.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Game_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Game_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Ctrl " "Info: Found entity 1: Game_Ctrl" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_greedy_snake " "Info: Elaborating entity \"top_greedy_snake\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Ctrl State_Ctrl:state_ctrl " "Info: Elaborating entity \"State_Ctrl\" for hierarchy \"State_Ctrl:state_ctrl\"" {  } { { "top_greedy_snake.v" "state_ctrl" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_cnt State_Ctrl.v(23) " "Warning (10036): Verilog HDL or VHDL warning at State_Ctrl.v(23): object \"clk_cnt\" assigned a value but never read" {  } { { "State_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/State_Ctrl.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Ctrl Keyboard_Ctrl:keyboard_ctrl " "Info: Elaborating entity \"Keyboard_Ctrl\" for hierarchy \"Keyboard_Ctrl:keyboard_ctrl\"" {  } { { "top_greedy_snake.v" "keyboard_ctrl" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Ctrl Display_Ctrl:display_ctrl " "Info: Elaborating entity \"Display_Ctrl\" for hierarchy \"Display_Ctrl:display_ctrl\"" {  } { { "top_greedy_snake.v" "display_ctrl" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid Display_Ctrl.v(47) " "Warning (10036): Verilog HDL or VHDL warning at Display_Ctrl.v(47): object \"valid\" assigned a value but never read" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "block_x Display_Ctrl.v(68) " "Warning (10036): Verilog HDL or VHDL warning at Display_Ctrl.v(68): object \"block_x\" assigned a value but never read" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Display_Ctrl.v(51) " "Warning (10230): Verilog HDL assignment warning at Display_Ctrl.v(51): truncated value with size 11 to match size of target (10)" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display_Ctrl.v(87) " "Warning (10230): Verilog HDL assignment warning at Display_Ctrl.v(87): truncated value with size 32 to match size of target (2)" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Display_Ctrl.v(88) " "Warning (10230): Verilog HDL assignment warning at Display_Ctrl.v(88): truncated value with size 32 to match size of target (3)" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Ctrl Game_Ctrl:game_ctrl " "Info: Elaborating entity \"Game_Ctrl\" for hierarchy \"Game_Ctrl:game_ctrl\"" {  } { { "top_greedy_snake.v" "game_ctrl" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Game_Ctrl.v(121) " "Warning (10230): Verilog HDL assignment warning at Game_Ctrl.v(121): truncated value with size 32 to match size of target (5)" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Game_Ctrl.v(140) " "Warning (10230): Verilog HDL assignment warning at Game_Ctrl.v(140): truncated value with size 32 to match size of target (5)" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_block_pos Game_Ctrl.v(80) " "Warning (10240): Verilog HDL Always Construct warning at Game_Ctrl.v(80): inferring latch(es) for variable \"current_block_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_block_pos\[0\] Game_Ctrl.v(100) " "Info (10041): Inferred latch for \"current_block_pos\[0\]\" at Game_Ctrl.v(100)" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_block_pos\[1\] Game_Ctrl.v(100) " "Info (10041): Inferred latch for \"current_block_pos\[1\]\" at Game_Ctrl.v(100)" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Ctrl_Unit Game_Ctrl_Unit:U2 " "Info: Elaborating entity \"Game_Ctrl_Unit\" for hierarchy \"Game_Ctrl_Unit:U2\"" {  } { { "top_greedy_snake.v" "U2" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Snake_Eatting_Apple Snake_Eatting_Apple:U3 " "Info: Elaborating entity \"Snake_Eatting_Apple\" for hierarchy \"Snake_Eatting_Apple:U3\"" {  } { { "top_greedy_snake.v" "U3" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Snake Snake:U4 " "Info: Elaborating entity \"Snake\" for hierarchy \"Snake:U4\"" {  } { { "top_greedy_snake.v" "U4" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Snake.v(350) " "Warning (10230): Verilog HDL assignment warning at Snake.v(350): truncated value with size 32 to match size of target (8)" {  } { { "Snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Snake.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Snake.v(354) " "Warning (10230): Verilog HDL assignment warning at Snake.v(354): truncated value with size 32 to match size of target (4)" {  } { { "Snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Snake.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:U6 " "Info: Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:U6\"" {  } { { "top_greedy_snake.v" "U6" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_top.v 1 1 " "Warning: Using design file ps2_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_top " "Info: Found entity 1: ps2_top" {  } { { "ps2_top.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/ps2_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_top ps2_top:U7 " "Info: Elaborating entity \"ps2_top\" for hierarchy \"ps2_top:U7\"" {  } { { "top_greedy_snake.v" "U7" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(217) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(217): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/ps2_top.v" 217 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(241) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(241): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/ps2_top.v" 241 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Ctrl:display_ctrl\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Ctrl:display_ctrl\|Div0\"" {  } { { "Display_Ctrl.v" "Div0" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 76 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Ctrl:display_ctrl\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Ctrl:display_ctrl\|Div1\"" {  } { { "Display_Ctrl.v" "Div1" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 88 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Ctrl:display_ctrl\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"Display_Ctrl:display_ctrl\|lpm_divide:Div0\"" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Ctrl:display_ctrl\|lpm_divide:Div0 " "Info: Instantiated megafunction \"Display_Ctrl:display_ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 76 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Info: Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Info: Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Ctrl:display_ctrl\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"Display_Ctrl:display_ctrl\|lpm_divide:Div1\"" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Ctrl:display_ctrl\|lpm_divide:Div1 " "Info: Instantiated megafunction \"Display_Ctrl:display_ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Info: Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Info: Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 14 -1 0 } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 15 -1 0 } } { "State_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/State_Ctrl.v" 36 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "color_out\[0\] GND " "Warning (13410): Pin \"color_out\[0\]\" is stuck at GND" {  } { { "top_greedy_snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "color_out\[1\] GND " "Warning (13410): Pin \"color_out\[1\]\" is stuck at GND" {  } { { "top_greedy_snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 11 " "Info: 11 registers lost all their fanouts during netlist optimizations. The first 11 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r~10 " "Info: Register \"Snake:U4\|direct_r~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r~11 " "Info: Register \"Snake:U4\|direct_r~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|change_to_right " "Info: Register \"Snake:U4\|change_to_right\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|change_to_left " "Info: Register \"Snake:U4\|change_to_left\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|change_to_down " "Info: Register \"Snake:U4\|change_to_down\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|change_to_up " "Info: Register \"Snake:U4\|change_to_up\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Keyboard:U6\|up_key_press " "Info: Register \"Keyboard:U6\|up_key_press\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r.RIGHT " "Info: Register \"Snake:U4\|direct_r.RIGHT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r.DOWN " "Info: Register \"Snake:U4\|direct_r.DOWN\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r.LEFT " "Info: Register \"Snake:U4\|direct_r.LEFT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r.UP " "Info: Register \"Snake:U4\|direct_r.UP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.map.smsg " "Info: Generated suppressed messages file C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "372 " "Info: Implemented 372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "360 " "Info: Implemented 360 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 20:39:04 2016 " "Info: Processing ended: Thu Jun 02 20:39:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
