==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21969 ; free virtual = 44686
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21969 ; free virtual = 44686
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21967 ; free virtual = 44685
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21968 ; free virtual = 44685
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:26:80) to (extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:45:2) in function 'tpg_calculate_square_border'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21949 ; free virtual = 44667
WARNING: [XFORM 203-631] Renaming function 'tpg_calculate_square_border' to 'tpg_calculate_square' (extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:28:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21948 ; free virtual = 44666
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.69 seconds; current allocated memory: 106.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 106.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 106.339 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21941 ; free virtual = 44659
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.kittykittyunicode-data.c_mark_for_codepoint_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.kittykittyunicode-data.c_mark_for_codepoint_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.kittykittyunicode-data.c_mark_for_codepoint_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:55 ; elapsed = 00:18:23 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27011 ; free virtual = 37435
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:55 ; elapsed = 00:18:23 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27011 ; free virtual = 37435
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'tpg_calculate_square_border' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:09 ; elapsed = 00:19:00 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27014 ; free virtual = 37438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:09 ; elapsed = 00:19:00 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27014 ; free virtual = 37438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:11 ; elapsed = 00:19:02 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27013 ; free virtual = 37437
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:11 ; elapsed = 00:19:02 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27013 ; free virtual = 37437
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:45:2) in function 'tpg_calculate_square_border'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:11 ; elapsed = 00:19:02 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 27007 ; free virtual = 37431
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:11 ; elapsed = 00:19:03 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 27006 ; free virtual = 37430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tpg_calculate_square_border' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpg_calculate_square_border' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 158.99 seconds; current allocated memory: 117.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 118.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpg_calculate_square_border' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_src_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_src_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_vid_aspect' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_pix_aspect' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_border_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_border_width' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_border_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_border_height' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_square_width' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_square_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_square_height' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tpg_calculate_square_border/tpg_square_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tpg_calculate_square_border' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpg_calculate_square_border'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 118.954 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:13 ; elapsed = 00:19:04 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 27002 ; free virtual = 37429
INFO: [VHDL 208-304] Generating VHDL RTL for tpg_calculate_square_border.
INFO: [VLOG 209-307] Generating Verilog RTL for tpg_calculate_square_border.
ERROR: [HLS 200-70] The name 'proj_extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_s_fourcc_with_main.c/' contains illegal character '/' 
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_s_fourcc_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_s_fourcc_with_main.c/solution1'.
