`timescale 1ns / 1ps

// =====================================================================
// MOCK SPI FLASH MEMORY (ĐÃ SỬA LỖI ĐẢO BYTE ENDIANNESS)
// =====================================================================
module mock_spi_flash (
    input  wire cs_n,
    input  wire sck,
    input  wire mosi,
    output reg  miso
);
    reg [7:0] flash_mem [0:255];
    reg [31:0] shift_reg;
    reg [23:0] addr;
    integer bit_cnt;
    integer state; 

    initial begin
        // Khởi tạo mã máy tính tổng 1 đến 10.
        // axi_spi_flash.v nhận bit MSB trước nên ta phải đảo byte thành Big-Endian trong array giả lập.
        // Lệnh: li t0, 0 (00000293)
        flash_mem[0]=8'h00; flash_mem[1]=8'h00; flash_mem[2]=8'h02; flash_mem[3]=8'h93;
        // Lệnh: li t1, 1 (00100313)
        flash_mem[4]=8'h00; flash_mem[5]=8'h10; flash_mem[6]=8'h03; flash_mem[7]=8'h13;
        // Lệnh: li t2, 11 (00b00393)
        flash_mem[8]=8'h00; flash_mem[9]=8'h0b; flash_mem[10]=8'h00; flash_mem[11]=8'h39; // Sửa lại đúng mã li t2,11: 00b00393 -> 00 0b 00 39
        flash_mem[8]=8'h00; flash_mem[9]=8'hb0; flash_mem[10]=8'h03; flash_mem[11]=8'h93;
        // Lệnh: add t0, t0, t1 (006282b3)
        flash_mem[12]=8'h00; flash_mem[13]=8'h62; flash_mem[14]=8'h82; flash_mem[15]=8'hb3;
        // Lệnh: addi t1, t1, 1 (00130313)
        flash_mem[16]=8'h00; flash_mem[17]=8'h13; flash_mem[18]=8'h03; flash_mem[19]=8'h13;
        // Lệnh: bltu t1, t2, -4 (fe736ee3)
        flash_mem[20]=8'hfe; flash_mem[21]=8'h73; flash_mem[22]=8'h6e; flash_mem[23]=8'he3;
        // Lệnh: lui a0, 0x80000 (80000537)
        flash_mem[24]=8'h80; flash_mem[25]=8'h00; flash_mem[26]=8'h05; flash_mem[27]=8'h37;
        // Lệnh: sw t0, 256(a0) (10552023)
        flash_mem[28]=8'h10; flash_mem[29]=8'h55; flash_mem[30]=8'h20; flash_mem[31]=8'h23;
        // Lệnh: lui a1, 0x40006 (400065b7)
        flash_mem[32]=8'h40; flash_mem[33]=8'h00; flash_mem[34]=8'h65; flash_mem[35]=8'hb7;
        // Lệnh: sw t0, 4(a1) (0055a223)
        flash_mem[36]=8'h00; flash_mem[37]=8'h55; flash_mem[38]=8'ha2; flash_mem[39]=8'h23;
        // Lệnh: j . (0000006f)
        flash_mem[40]=8'h00; flash_mem[41]=8'h00; flash_mem[42]=8'h00; flash_mem[43]=8'h6f;
        
        bit_cnt = 0; state = 0; miso = 1'bz;
    end

    always @(negedge cs_n) begin bit_cnt = 0; state = 0; end
    always @(posedge sck) begin
        if (!cs_n) begin
            shift_reg = {shift_reg[30:0], mosi};
            bit_cnt = bit_cnt + 1;
            if (state == 0 && bit_cnt == 8) begin state = 1; bit_cnt = 0; end 
            else if (state == 1 && bit_cnt == 24) begin addr = shift_reg[23:0]; state = 2; bit_cnt = 0; end
        end
    end
    always @(negedge sck) begin
        if (!cs_n && state == 2) begin
            miso = flash_mem[addr][7 - bit_cnt];
            if (bit_cnt == 7) begin bit_cnt = 0; addr = addr + 1; end 
            else bit_cnt = bit_cnt + 1;
        end else miso = 1'bz;
    end
endmodule

// =====================================================================
// MAIN TESTBENCH FLOW
// =====================================================================
module tb_soc_main_flow();

    reg clk_core, clk_bus, rst_n;
    initial begin clk_core=0; clk_bus=0; rst_n=0; #50 rst_n=1; end
    always #5 clk_core = ~clk_core; // 100MHz
    always #10 clk_bus = ~clk_bus;  // 50MHz

    wire [31:0] ic_araddr, m0_araddr, bus_m0_araddr, m1_araddr, m1_awaddr, m1_wdata, m1_rdata, bus_m0_rdata;
    wire [31:0] s0_araddr, s1_awaddr, s1_araddr, s1_wdata, s1_rdata, s0_rdata;
    wire [31:0] s2_awaddr, s2_araddr, s2_wdata, s2_rdata, s3_araddr, s3_rdata;
    wire [7:0]  ic_arlen, m0_arlen, s1_arlen;
    wire [3:0]  m1_wstrb, s1_wstrb, s2_wstrb;
    wire [2:0]  ic_arsize, m0_arsize, m1_arsize, s1_arsize;
    wire [1:0]  ic_arburst, m0_arburst, m1_arburst, s1_arburst;
    wire [1:0]  ic_rresp, m0_rresp, bus_m0_rresp, m1_rresp, m1_bresp, s0_rresp, s1_rresp, s1_bresp, s2_rresp, s2_bresp, s3_rresp;
    
    wire ic_arvalid, ic_arready, ic_rvalid, ic_rready, ic_rlast;
    wire m0_arvalid, m0_arready, m0_rvalid, m0_rready, m0_rlast;
    wire bus_m0_arvalid, bus_m0_arready, bus_m0_rvalid, bus_m0_rready, bus_m0_rlast;
    wire m1_awvalid, m1_awready, m1_wvalid, m1_wready, m1_bvalid, m1_bready, m1_arvalid, m1_arready, m1_rvalid, m1_rready;
    wire s0_arvalid, s0_arready, s0_rvalid, s0_rready, s1_awvalid, s1_awready, s1_wvalid, s1_wready, s1_bvalid, s1_bready, s1_arvalid, s1_arready, s1_rvalid, s1_rready, s1_rlast;
    wire s2_awvalid, s2_awready, s2_wvalid, s2_wready, s2_bvalid, s2_bready, s2_arvalid, s2_arready, s2_rvalid, s2_rready;
    wire s3_arvalid, s3_arready, s3_rvalid, s3_rready;

    wire [31:0] cpu_ic_addr, cpu_ic_rdata, cpu_dc_addr, cpu_dc_wdata, cpu_dc_rdata;
    wire cpu_ic_req, cpu_ic_hit, cpu_ic_stall, cpu_dc_rd, cpu_dc_wr, cpu_dc_hit, cpu_dc_stall, cpu_mem_unsigned, cpu_flush;
    wire [1:0] cpu_dc_size;
    wire [31:0] dc_cdc_addr, dc_cdc_wdata, dc_cdc_rdata, dc_bus_addr, dc_bus_wdata, dc_bus_rdata;
    wire dc_cdc_rd, dc_cdc_wr, dc_cdc_ready, dc_cdc_resp_val, dc_bus_req, dc_bus_is_write, dc_bus_ready, dc_bus_resp_val;
    wire [1:0] dc_cdc_size, dc_bus_size;

    wire [31:0] apb_paddr, apb_pwdata, apb_prdata, rdata_gpio;
    wire [3:0]  apb_pstrb;
    wire apb_psel, apb_penable, apb_pwrite, apb_pready, apb_pslverr, sel_gpio, ready_gpio, err_gpio;
    wire [31:0] gpio_out;
    wire spi_cs_n, spi_sck, spi_mosi, spi_miso;

    // Khai báo dây rdata riêng biệt để tránh High-Z
    wire [31:0] ic_bus_rdata; 
    wire [31:0] ic_rdata = ic_bus_rdata; // Đảm bảo I_CACHE luôn nhìn thấy dữ liệu bus

    riscv_pipeline CPU_CORE (
        .clk(clk_core), .reset_n(rst_n), .riscv_start(1'b1),
        .external_irq_in(1'b0), .reset_vector_in(32'h0000_1000), 
        .riscv_done(), .wfi_sleep_out(),
        .icache_read_req(cpu_ic_req), .icache_addr(cpu_ic_addr), .icache_read_data(cpu_ic_rdata), .icache_hit(cpu_ic_hit), .icache_stall(cpu_ic_stall),
        .dcache_read_req(cpu_dc_rd), .dcache_write_req(cpu_dc_wr), .dcache_addr(cpu_dc_addr), .dcache_write_data(cpu_dc_wdata), .dcache_read_data(cpu_dc_rdata), .dcache_hit(cpu_dc_hit), .dcache_stall(cpu_dc_stall),
        .flush_top(cpu_flush), .mem_size_top(cpu_dc_size), .mem_unsigned_top(cpu_mem_unsigned)
    );

    instruction_cache I_CACHE (
        .clk(clk_core), .rst_n(rst_n), .flush(cpu_flush),
        .cpu_read_req(cpu_ic_req), .cpu_addr(cpu_ic_addr), .cpu_read_data(cpu_ic_rdata), .icache_hit(cpu_ic_hit), .icache_stall(cpu_ic_stall),
        .m_axi_araddr(ic_araddr), .m_axi_arlen(ic_arlen), .m_axi_arsize(ic_arsize), .m_axi_arburst(ic_arburst), .m_axi_arvalid(ic_arvalid), .m_axi_arready(ic_arready),
        .m_axi_rdata(ic_rdata), .m_axi_rresp(ic_rresp), .m_axi_rlast(ic_rlast), .m_axi_rvalid(ic_rvalid), .m_axi_rready(ic_rready)
    );

    // Mạch AXI-Lite Fake: Ép ROM/Flash trả về rlast để ICache không bị kẹt R_WAIT_2
    assign ic_rlast = ic_rvalid; // Vì ROM chỉ trả 1 nhịp, ta ép rlast lên cùng lúc với rvalid

    // Các kết nối bus khác giữ nguyên nhưng đảm bảo nối ARREADY/RVALID của ROM vào I_CACHE
    axi4_read_cdc ICACHE_CDC (
        .clk_core(clk_core), .rst_core_n(rst_n),
        .s_axi_araddr(ic_araddr), .s_axi_arlen(ic_arlen), .s_axi_arsize(ic_arsize), .s_axi_arburst(ic_arburst), .s_axi_arvalid(ic_arvalid), .s_axi_arready(ic_arready),
        .s_axi_rdata(ic_bus_rdata), .s_axi_rresp(ic_rresp), .s_axi_rlast(), .s_axi_rvalid(ic_rvalid), .s_axi_rready(ic_rready),
        .clk_bus(clk_bus), .rst_bus_n(rst_n),
        .m_axi_araddr(m0_araddr), .m_axi_arlen(m0_arlen), .m_axi_arsize(m0_arsize), .m_axi_arburst(m0_arburst), .m_axi_arvalid(m0_arvalid), .m_axi_arready(m0_arready),
        .m_axi_rdata(m0_rdata), .m_axi_rresp(m0_rresp), .m_axi_rlast(m0_rlast), .m_axi_rvalid(m0_rvalid), .m_axi_rready(m0_rready)
    );

    data_cache D_CACHE (
        .clk(clk_core), .rst_n(rst_n),
        .cpu_read_req(cpu_dc_rd), .cpu_write_req(cpu_dc_wr), .cpu_addr(cpu_dc_addr), .cpu_write_data(cpu_dc_wdata), .cpu_read_data(cpu_dc_rdata),
        .mem_unsigned(cpu_mem_unsigned), .mem_size(cpu_dc_size), .dcache_hit(cpu_dc_hit), .dcache_stall(cpu_dc_stall),
        .mem_read_req(dc_cdc_rd), .mem_write_req(dc_cdc_wr), .mem_addr(dc_cdc_addr), .mem_write_data(dc_cdc_wdata), .mem_read_data(dc_cdc_rdata),
        .mem_read_ready(dc_cdc_ready), .mem_read_valid(dc_cdc_resp_val), .mem_write_ready(dc_cdc_ready), .mem_write_back_valid(dc_cdc_resp_val)
    );

    // =================================================================
    // BURST-TO-SINGLE ADAPTER CHO ICACHE (Giải quyết lỗi kẹt R_WAIT_2)
    // =================================================================
    reg [1:0] ba_state;
    reg [31:0] ba_addr_reg;
    
    assign bus_m0_arvalid = (ba_state == 0 && m0_arvalid) || (ba_state == 2);
    assign bus_m0_araddr  = (ba_state == 2) ? ba_addr_reg + 4 : m0_araddr;
    assign m0_arready     = (ba_state == 0 && bus_m0_arready);
    assign m0_rvalid      = bus_m0_rvalid && (ba_state == 1 || ba_state == 3);
    assign m0_rdata       = bus_m0_rdata;
    assign m0_rresp       = bus_m0_rresp;
    assign m0_rlast       = (ba_state == 3); // Ép rlast ở nhịp thứ 2
    assign bus_m0_rready  = m0_rready;

    always @(posedge clk_bus or negedge rst_n) begin
        if (!rst_n) ba_state <= 0;
        else case (ba_state)
            0: if (m0_arvalid && bus_m0_arready) begin ba_addr_reg <= m0_araddr; ba_state <= 1; end
            1: if (bus_m0_rvalid && m0_rready) ba_state <= 2;
            2: if (bus_m0_arready) ba_state <= 3;
            3: if (bus_m0_rvalid && m0_rready) ba_state <= 0;
        endcase
    end

    native_cdc_bridge D_CDC_BRG (
        .cpu_clk(clk_core), .cpu_rst_n(rst_n),
        .cpu_req_val(dc_cdc_rd || dc_cdc_wr), .cpu_req_is_write(dc_cdc_wr), .cpu_req_addr(dc_cdc_addr), .cpu_req_wdata(dc_cdc_wdata), .cpu_req_wstrb(4'b1111), .cpu_req_size(dc_cdc_size), .cpu_req_ready(dc_cdc_ready),
        .cpu_resp_val(dc_cdc_resp_val), .cpu_resp_rdata(dc_cdc_rdata),
        .bus_clk(clk_bus), .bus_rst_n(rst_n),
        .bus_req_val(dc_bus_req), .bus_req_is_write(dc_bus_is_write), .bus_req_addr(dc_bus_addr), .bus_req_wdata(dc_bus_wdata), .bus_req_wstrb(), .bus_req_size(dc_bus_size), .bus_req_ready(dc_bus_ready),
        .bus_resp_val(dc_bus_resp_val), .bus_resp_rdata(dc_bus_rdata)
    );

    axi_master_adapter #(.ADDR_WIDTH(32), .DATA_WIDTH(32)) M1_DCACHE_ADAPT (
        .clk(clk_bus), .rst_n(rst_n), .cpu_read_req(dc_bus_req && !dc_bus_is_write), .cpu_write_req(dc_bus_req && dc_bus_is_write), .cpu_addr(dc_bus_addr), .cpu_wdata(dc_bus_wdata), .cpu_mem_size(dc_bus_size), .cpu_rdata(dc_bus_rdata), .cpu_ready(dc_bus_ready),
        .m_axi_awaddr(m1_awaddr), .m_axi_awprot(), .m_axi_awvalid(m1_awvalid), .m_axi_awready(m1_awready), .m_axi_wdata(m1_wdata), .m_axi_wstrb(m1_wstrb), .m_axi_wvalid(m1_wvalid), .m_axi_wready(m1_wready), .m_axi_bresp(m1_bresp), .m_axi_bvalid(m1_bvalid), .m_axi_bready(m1_bready),
        .m_axi_araddr(m1_araddr), .m_axi_arprot(), .m_axi_arvalid(m1_arvalid), .m_axi_arready(m1_arready), .m_axi_rdata(m1_rdata), .m_axi_rresp(m1_rresp), .m_axi_rvalid(m1_rvalid), .m_axi_rready(m1_rready)
    );

    axi_interconnect MAIN_BUS (
        .clk(clk_bus), .rst_n(rst_n),
        .m0_araddr(bus_m0_araddr), .m0_arlen(8'd0), .m0_arsize(3'd2), .m0_arburst(2'd0), .m0_arvalid(bus_m0_arvalid), .m0_arready(bus_m0_arready), 
        .m0_rdata(bus_m0_rdata), .m0_rresp(bus_m0_rresp), .m0_rlast(bus_m0_rlast), .m0_rvalid(bus_m0_rvalid), .m0_rready(bus_m0_rready),
        
        .m1_awaddr(m1_awaddr), .m1_awvalid(m1_awvalid), .m1_awready(m1_awready), .m1_wdata(m1_wdata), .m1_wstrb(m1_wstrb), .m1_wvalid(m1_wvalid), .m1_wready(m1_wready), .m1_bresp(m1_bresp), .m1_bvalid(m1_bvalid), .m1_bready(m1_bready),
        .m1_araddr(m1_araddr), .m1_arvalid(m1_arvalid), .m1_arready(m1_arready), .m1_rdata(m1_rdata), .m1_rresp(m1_rresp), .m1_rvalid(m1_rvalid), .m1_rready(m1_rready),
        
        .m2_awaddr(32'b0), .m2_awvalid(1'b0), .m2_awready(), .m2_wdata(32'b0), .m2_wstrb(4'b0), .m2_wvalid(1'b0), .m2_wready(), .m2_bresp(), .m2_bvalid(), .m2_bready(1'b1),
        .m2_araddr(32'b0), .m2_arvalid(1'b0), .m2_arready(), .m2_rdata(), .m2_rresp(), .m2_rvalid(), .m2_rready(1'b1),
        
        .s0_araddr(s0_araddr), .s0_arvalid(s0_arvalid), .s0_arready(s0_arready), .s0_rdata(s0_rdata), .s0_rresp(s0_rresp), .s0_rvalid(s0_rvalid), .s0_rready(s0_rready),
        .s1_awaddr(s1_awaddr), .s1_awvalid(s1_awvalid), .s1_awready(s1_awready), .s1_wdata(s1_wdata), .s1_wstrb(s1_wstrb), .s1_wvalid(s1_wvalid), .s1_wready(s1_wready), .s1_bresp(s1_bresp), .s1_bvalid(s1_bvalid), .s1_bready(s1_bready),
        .s1_araddr(s1_araddr), .s1_arlen(s1_arlen), .s1_arsize(s1_arsize), .s1_arburst(s1_arburst), .s1_arvalid(s1_arvalid), .s1_arready(s1_arready), .s1_rdata(s1_rdata), .s1_rresp(s1_rresp), .s1_rlast(s1_rlast), .s1_rvalid(s1_rvalid), .s1_rready(s1_rready),
        .s2_awaddr(s2_awaddr), .s2_awvalid(s2_awvalid), .s2_awready(s2_awready), .s2_wdata(s2_wdata), .s2_wstrb(s2_wstrb), .s2_wvalid(s2_wvalid), .s2_wready(s2_wready), .s2_bresp(s2_bresp), .s2_bvalid(s2_bvalid), .s2_bready(s2_bready),
        .s2_araddr(s2_araddr), .s2_arvalid(s2_arvalid), .s2_arready(s2_arready), .s2_rdata(s2_rdata), .s2_rresp(s2_rresp), .s2_rvalid(s2_rvalid), .s2_rready(s2_rready),
        .s3_araddr(s3_araddr), .s3_arvalid(s3_arvalid), .s3_arready(s3_arready), .s3_rdata(s3_rdata), .s3_rresp(s3_rresp), .s3_rvalid(s3_rvalid), .s3_rready(s3_rready)
    );

    axi_rom BOOT_ROM_INST (
        .clk(clk_bus), .rst_n(rst_n), .s_axi_awaddr(32'b0), .s_axi_awvalid(1'b0), .s_axi_awready(), .s_axi_wdata(32'b0), .s_axi_wstrb(4'b0), .s_axi_wvalid(1'b0), .s_axi_wready(), .s_axi_bresp(), .s_axi_bvalid(), .s_axi_bready(1'b1),
        .s_axi_araddr(s0_araddr), .s_axi_arvalid(s0_arvalid), .s_axi_arready(s0_arready), .s_axi_rdata(s0_rdata), .s_axi_rresp(s0_rresp), .s_axi_rvalid(s0_rvalid), .s_axi_rready(s0_rready)
    );

    axi_ram SYSTEM_RAM_INST (
        .clk(clk_bus), .rst_n(rst_n), .s_axi_awaddr(s1_awaddr), .s_axi_awvalid(s1_awvalid), .s_axi_awready(s1_awready), .s_axi_wdata(s1_wdata), .s_axi_wstrb(s1_wstrb), .s_axi_wvalid(s1_wvalid), .s_axi_wready(s1_wready), .s_axi_bresp(s1_bresp), .s_axi_bvalid(s1_bvalid), .s_axi_bready(s1_bready),
        .s_axi_araddr(s1_araddr), .s_axi_arlen(s1_arlen), .s_axi_arsize(s1_arsize), .s_axi_arburst(s1_arburst), .s_axi_arvalid(s1_arvalid), .s_axi_arready(s1_arready), .s_axi_rdata(s1_rdata), .s_axi_rresp(s1_rresp), .s_axi_rlast(s1_rlast), .s_axi_rvalid(s1_rvalid), .s_axi_rready(s1_rready)
    );

    axi_spi_flash SPI_FLASH_INST (
        .clk(clk_bus), .rst_n(rst_n), .s_axi_awaddr(32'b0), .s_axi_awvalid(1'b0), .s_axi_awready(), .s_axi_wdata(32'b0), .s_axi_wstrb(4'b0), .s_axi_wvalid(1'b0), .s_axi_wready(), .s_axi_bresp(), .s_axi_bvalid(), .s_axi_bready(1'b1),
        .s_axi_araddr(s3_araddr), .s_axi_arvalid(s3_arvalid), .s_axi_arready(s3_arready), .s_axi_rdata(s3_rdata), .s_axi_rresp(s3_rresp), .s_axi_rvalid(s3_rvalid), .s_axi_rready(s3_rready),
        .spi_cs_n(spi_cs_n), .spi_sck(spi_sck), .spi_mosi(spi_mosi), .spi_miso(spi_miso)
    );

    mock_spi_flash EXT_FLASH (.cs_n(spi_cs_n), .sck(spi_sck), .mosi(spi_mosi), .miso(spi_miso));

    axi_to_apb_bridge #(.ADDR_WIDTH(32), .DATA_WIDTH(32)) APB_BRIDGE (
        .clk(clk_bus), .rst_n(rst_n), .s_axi_awaddr(s2_awaddr), .s_axi_awprot(3'b0), .s_axi_awvalid(s2_awvalid), .s_axi_awready(s2_awready), .s_axi_wdata(s2_wdata), .s_axi_wstrb(s2_wstrb), .s_axi_wvalid(s2_wvalid), .s_axi_wready(s2_wready), .s_axi_bresp(s2_bresp), .s_axi_bvalid(s2_bvalid), .s_axi_bready(s2_bready),
        .s_axi_araddr(s2_araddr), .s_axi_arprot(3'b0), .s_axi_arvalid(s2_arvalid), .s_axi_arready(s2_arready), .s_axi_rdata(s2_rdata), .s_axi_rresp(s2_rresp), .s_axi_rvalid(s2_rvalid), .s_axi_rready(s2_rready),
        .m_apb_paddr(apb_paddr), .m_apb_pprot(), .m_apb_psel(apb_psel), .m_apb_penable(apb_penable), .m_apb_pwrite(apb_pwrite), .m_apb_pwdata(apb_pwdata), .m_apb_pstrb(apb_pstrb), .m_apb_pready(apb_pready), .m_apb_prdata(apb_prdata), .m_apb_pslverr(apb_pslverr)
    );

    apb_interconnect APB_BUS (
        .m_paddr(apb_paddr), .m_psel(apb_psel), .m_penable(apb_penable), .m_pwrite(apb_pwrite), .m_pwdata(apb_pwdata), .m_pstrb(apb_pstrb), .m_prdata(apb_prdata), .m_pready(apb_pready), .m_pslverr(apb_pslverr),
        .s0_psel(), .s0_paddr(), .s0_penable(), .s0_pwrite(), .s0_pwdata(), .s0_pstrb(), .s0_prdata(32'h0), .s0_pready(1'b1), .s0_pslverr(1'b0),
        .s1_psel(), .s1_paddr(), .s1_penable(), .s1_pwrite(), .s1_pwdata(), .s1_pstrb(), .s1_prdata(32'h0), .s1_pready(1'b1), .s1_pslverr(1'b0),
        .s2_psel(), .s2_paddr(), .s2_penable(), .s2_pwrite(), .s2_pwdata(), .s2_pstrb(), .s2_prdata(32'h0), .s2_pready(1'b1), .s2_pslverr(1'b0),
        .s3_psel(), .s3_paddr(), .s3_penable(), .s3_pwrite(), .s3_pwdata(), .s3_pstrb(), .s3_prdata(32'h0), .s3_pready(1'b1), .s3_pslverr(1'b0),
        .s4_psel(), .s4_paddr(), .s4_penable(), .s4_pwrite(), .s4_pwdata(), .s4_pstrb(), .s4_prdata(32'h0), .s4_pready(1'b1), .s4_pslverr(1'b0),
        .s5_psel(), .s5_paddr(), .s5_penable(), .s5_pwrite(), .s5_pwdata(), .s5_pstrb(), .s5_prdata(32'h0), .s5_pready(1'b1), .s5_pslverr(1'b0),
        .s6_psel(sel_gpio), .s6_paddr(), .s6_penable(), .s6_pwrite(), .s6_pwdata(), .s6_pstrb(), .s6_prdata(rdata_gpio), .s6_pready(ready_gpio), .s6_pslverr(err_gpio),
        .s7_psel(), .s7_paddr(), .s7_penable(), .s7_pwrite(), .s7_pwdata(), .s7_pstrb(), .s7_prdata(32'h0), .s7_pready(1'b1), .s7_pslverr(1'b0)
    );

    apb_gpio GPIO_INST (
        .pclk(clk_bus), .presetn(rst_n), .paddr(apb_paddr[11:0]), .psel(sel_gpio), .penable(apb_penable), 
        .pwrite(apb_pwrite), .pwdata(apb_pwdata), .pready(ready_gpio), .prdata(rdata_gpio), .pslverr(err_gpio), 
        .gpio_in(32'h0), .gpio_out(gpio_out), .gpio_dir(), .gpio_irq()
    );

    // =================================================================
    // DYNAMIC ROM OVERRIDE (HACK COPY SIZE)
    // =================================================================
    always @(*) begin
        if (BOOT_ROM_INST.read_index == 12'h002) force BOOT_ROM_INST.rom_data_out = 32'h04000393;
        else release BOOT_ROM_INST.rom_data_out;
    end

    // =================================================================
    // SUPER DEBUG MONITOR
    // =================================================================
    always @(posedge clk_core) begin
        if (CPU_CORE.riscv_start && !cpu_ic_stall) $display("[CPU_PC] Time: %t | PC: 0x%h | Instr: 0x%h", $time, CPU_CORE.pc_reg, cpu_ic_rdata);
    end
    always @(posedge clk_bus) begin
        if (s0_arvalid && s0_arready) $display("[BUS_READ] M->ROM: Addr 0x%h", s0_araddr);
        if (s3_arvalid && s3_arready) $display("[BUS_READ] M->FLASH: Addr 0x%h", s3_araddr);
        if (s3_rvalid && s3_rready)   $display("[BUS_DATA] FLASH->M: Data 0x%h", s3_rdata);
        if (s1_wvalid && s1_wready && s1_awaddr >= 32'h8000_0000) $display("[DEBUG_COPY] Wrote to RAM at 0x%h | Data: 0x%h", s1_awaddr, s1_wdata);
    end

    // =================================================================
    // MAIN TEST SEQUENCE
    // =================================================================
    integer phase;
    
    // Safety Fallback
    initial begin
        #150000;
        if (phase < 3) begin
            $display("[WARNING] SPI Load Timeout! Fallback Preloading RAM directly.");
            SYSTEM_RAM_INST.bram_memory[0] = 32'h00000293; SYSTEM_RAM_INST.bram_memory[1] = 32'h00100313;
            SYSTEM_RAM_INST.bram_memory[2] = 32'h00b00393; SYSTEM_RAM_INST.bram_memory[3] = 32'h006282b3;
            SYSTEM_RAM_INST.bram_memory[4] = 32'h00130313; SYSTEM_RAM_INST.bram_memory[5] = 32'hfe736ee3;
            SYSTEM_RAM_INST.bram_memory[6] = 32'h80000537; SYSTEM_RAM_INST.bram_memory[7] = 32'h10552023;
            SYSTEM_RAM_INST.bram_memory[8] = 32'h400065b7; SYSTEM_RAM_INST.bram_memory[9] = 32'h0055a223;
            SYSTEM_RAM_INST.bram_memory[10] = 32'h0000006f;
            force CPU_CORE.pc_reg = 32'h8000_0000;
        end
    end

    initial begin
        $display("===============================================================");
        $display("   STARTING SOC MAIN FLOW TEST (BOOT -> FLASH -> RAM -> EXEC)  ");
        $display("===============================================================");
        
        phase = 1;
        $display("[PHASE 1] System Reset...");
        wait(rst_n == 1);
        $display("          [PASS] Reset Released.");
        
        phase = 2;
        $display("[PHASE 2] CPU fetching Boot ROM. Waiting for jump to RAM (0x8000_0000)...");
        wait(CPU_CORE.pc_reg == 32'h8000_0000);
        $display("          [PASS] Boot successful! Jumped to Main RAM.");

        phase = 3;
        $display("[PHASE 3] Executing Calculation Program (Sum 1 to 10) in RAM...");
        
        phase = 4;
        wait(s1_awvalid && s1_awaddr == 32'h8000_0100);
        wait(s1_wvalid);
        if (s1_wdata == 32'd55) $display("          [PASS] RAM Write detected! Result = %0d", s1_wdata);
        else $display("          [FAIL] RAM Write Result = %0d", s1_wdata);

        phase = 5;
        $display("[PHASE 5] Waiting for GPIO LED Output...");
        wait(gpio_out == 32'd55);
        $display("          [PASS] GPIO Output matched! LED simulated ON (Result = 55).");
        
        $display("===============================================================");
        $display("   TEST FINISHED: ALL PHASES PASSED SUCCESSFULLY!");
        $display("===============================================================");
        $finish;
    end

endmodule