.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_ADC_SAR */
.set ADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_Bypass */
.set ADC_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_Bypass__0__MASK, 0x04
.set ADC_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_Bypass__0__PORT, 0
.set ADC_Bypass__0__SHIFT, 2
.set ADC_Bypass__AG, CYREG_PRT0_AG
.set ADC_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_Bypass__DR, CYREG_PRT0_DR
.set ADC_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_Bypass__MASK, 0x04
.set ADC_Bypass__PORT, 0
.set ADC_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_Bypass__PS, CYREG_PRT0_PS
.set ADC_Bypass__SHIFT, 2
.set ADC_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT12_PC0
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x01
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 0
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA__0__MASK, 0x02
.set SDA__0__PC, CYREG_PRT12_PC1
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 1
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x02
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 1
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* EZI2C_I2C_Prim */
.set EZI2C_I2C_Prim__ADR, CYREG_I2C_ADR
.set EZI2C_I2C_Prim__CFG, CYREG_I2C_CFG
.set EZI2C_I2C_Prim__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set EZI2C_I2C_Prim__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set EZI2C_I2C_Prim__CSR, CYREG_I2C_CSR
.set EZI2C_I2C_Prim__D, CYREG_I2C_D
.set EZI2C_I2C_Prim__MCSR, CYREG_I2C_MCSR
.set EZI2C_I2C_Prim__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set EZI2C_I2C_Prim__PM_ACT_MSK, 0x04
.set EZI2C_I2C_Prim__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set EZI2C_I2C_Prim__PM_STBY_MSK, 0x04
.set EZI2C_I2C_Prim__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set EZI2C_I2C_Prim__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set EZI2C_I2C_Prim__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set EZI2C_I2C_Prim__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set EZI2C_I2C_Prim__XCFG, CYREG_I2C_XCFG

/* EZI2C_isr */
.set EZI2C_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set EZI2C_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set EZI2C_isr__INTC_MASK, 0x8000
.set EZI2C_isr__INTC_NUMBER, 15
.set EZI2C_isr__INTC_PRIOR_NUM, 7
.set EZI2C_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set EZI2C_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set EZI2C_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_OC */
.set Pin_OC__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_OC__0__MASK, 0x40
.set Pin_OC__0__PC, CYREG_PRT1_PC6
.set Pin_OC__0__PORT, 1
.set Pin_OC__0__SHIFT, 6
.set Pin_OC__AG, CYREG_PRT1_AG
.set Pin_OC__AMUX, CYREG_PRT1_AMUX
.set Pin_OC__BIE, CYREG_PRT1_BIE
.set Pin_OC__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_OC__BYP, CYREG_PRT1_BYP
.set Pin_OC__CTL, CYREG_PRT1_CTL
.set Pin_OC__DM0, CYREG_PRT1_DM0
.set Pin_OC__DM1, CYREG_PRT1_DM1
.set Pin_OC__DM2, CYREG_PRT1_DM2
.set Pin_OC__DR, CYREG_PRT1_DR
.set Pin_OC__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_OC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_OC__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_OC__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_OC__MASK, 0x40
.set Pin_OC__PORT, 1
.set Pin_OC__PRT, CYREG_PRT1_PRT
.set Pin_OC__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_OC__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_OC__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_OC__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_OC__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_OC__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_OC__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_OC__PS, CYREG_PRT1_PS
.set Pin_OC__SHIFT, 6
.set Pin_OC__SLW, CYREG_PRT1_SLW

/* Pin_EN1 */
.set Pin_EN1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Pin_EN1__0__MASK, 0x04
.set Pin_EN1__0__PC, CYREG_PRT1_PC2
.set Pin_EN1__0__PORT, 1
.set Pin_EN1__0__SHIFT, 2
.set Pin_EN1__AG, CYREG_PRT1_AG
.set Pin_EN1__AMUX, CYREG_PRT1_AMUX
.set Pin_EN1__BIE, CYREG_PRT1_BIE
.set Pin_EN1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_EN1__BYP, CYREG_PRT1_BYP
.set Pin_EN1__CTL, CYREG_PRT1_CTL
.set Pin_EN1__DM0, CYREG_PRT1_DM0
.set Pin_EN1__DM1, CYREG_PRT1_DM1
.set Pin_EN1__DM2, CYREG_PRT1_DM2
.set Pin_EN1__DR, CYREG_PRT1_DR
.set Pin_EN1__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_EN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_EN1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_EN1__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_EN1__MASK, 0x04
.set Pin_EN1__PORT, 1
.set Pin_EN1__PRT, CYREG_PRT1_PRT
.set Pin_EN1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_EN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_EN1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_EN1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_EN1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_EN1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_EN1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_EN1__PS, CYREG_PRT1_PS
.set Pin_EN1__SHIFT, 2
.set Pin_EN1__SLW, CYREG_PRT1_SLW

/* LCD_Char_LCDPort */
.set LCD_Char_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_LCDPort__0__MASK, 0x01
.set LCD_Char_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_LCDPort__0__PORT, 2
.set LCD_Char_LCDPort__0__SHIFT, 0
.set LCD_Char_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_LCDPort__1__MASK, 0x02
.set LCD_Char_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_LCDPort__1__PORT, 2
.set LCD_Char_LCDPort__1__SHIFT, 1
.set LCD_Char_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_LCDPort__2__MASK, 0x04
.set LCD_Char_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_LCDPort__2__PORT, 2
.set LCD_Char_LCDPort__2__SHIFT, 2
.set LCD_Char_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_LCDPort__3__MASK, 0x08
.set LCD_Char_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_LCDPort__3__PORT, 2
.set LCD_Char_LCDPort__3__SHIFT, 3
.set LCD_Char_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_LCDPort__4__MASK, 0x10
.set LCD_Char_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_LCDPort__4__PORT, 2
.set LCD_Char_LCDPort__4__SHIFT, 4
.set LCD_Char_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_LCDPort__5__MASK, 0x20
.set LCD_Char_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_LCDPort__5__PORT, 2
.set LCD_Char_LCDPort__5__SHIFT, 5
.set LCD_Char_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_LCDPort__6__MASK, 0x40
.set LCD_Char_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_LCDPort__6__PORT, 2
.set LCD_Char_LCDPort__6__SHIFT, 6
.set LCD_Char_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_LCDPort__MASK, 0x7F
.set LCD_Char_LCDPort__PORT, 2
.set LCD_Char_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_LCDPort__SHIFT, 0
.set LCD_Char_LCDPort__SLW, CYREG_PRT2_SLW

/* Pin_XRES */
.set Pin_XRES__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set Pin_XRES__0__MASK, 0x20
.set Pin_XRES__0__PC, CYREG_PRT12_PC5
.set Pin_XRES__0__PORT, 12
.set Pin_XRES__0__SHIFT, 5
.set Pin_XRES__AG, CYREG_PRT12_AG
.set Pin_XRES__BIE, CYREG_PRT12_BIE
.set Pin_XRES__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_XRES__BYP, CYREG_PRT12_BYP
.set Pin_XRES__DM0, CYREG_PRT12_DM0
.set Pin_XRES__DM1, CYREG_PRT12_DM1
.set Pin_XRES__DM2, CYREG_PRT12_DM2
.set Pin_XRES__DR, CYREG_PRT12_DR
.set Pin_XRES__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_XRES__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_XRES__MASK, 0x20
.set Pin_XRES__PORT, 12
.set Pin_XRES__PRT, CYREG_PRT12_PRT
.set Pin_XRES__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_XRES__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_XRES__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_XRES__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_XRES__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_XRES__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_XRES__PS, CYREG_PRT12_PS
.set Pin_XRES__SHIFT, 5
.set Pin_XRES__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_XRES__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_XRES__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_XRES__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_XRES__SLW, CYREG_PRT12_SLW

/* Pin_SWDCK */
.set Pin_SWDCK__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Pin_SWDCK__0__MASK, 0x80
.set Pin_SWDCK__0__PC, CYREG_PRT2_PC7
.set Pin_SWDCK__0__PORT, 2
.set Pin_SWDCK__0__SHIFT, 7
.set Pin_SWDCK__AG, CYREG_PRT2_AG
.set Pin_SWDCK__AMUX, CYREG_PRT2_AMUX
.set Pin_SWDCK__BIE, CYREG_PRT2_BIE
.set Pin_SWDCK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_SWDCK__BYP, CYREG_PRT2_BYP
.set Pin_SWDCK__CTL, CYREG_PRT2_CTL
.set Pin_SWDCK__DM0, CYREG_PRT2_DM0
.set Pin_SWDCK__DM1, CYREG_PRT2_DM1
.set Pin_SWDCK__DM2, CYREG_PRT2_DM2
.set Pin_SWDCK__DR, CYREG_PRT2_DR
.set Pin_SWDCK__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_SWDCK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_SWDCK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_SWDCK__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_SWDCK__MASK, 0x80
.set Pin_SWDCK__PORT, 2
.set Pin_SWDCK__PRT, CYREG_PRT2_PRT
.set Pin_SWDCK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_SWDCK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_SWDCK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_SWDCK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_SWDCK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_SWDCK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_SWDCK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_SWDCK__PS, CYREG_PRT2_PS
.set Pin_SWDCK__SHIFT, 7
.set Pin_SWDCK__SLW, CYREG_PRT2_SLW

/* Pin_SWDIO */
.set Pin_SWDIO__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Pin_SWDIO__0__MASK, 0x10
.set Pin_SWDIO__0__PC, CYREG_PRT12_PC4
.set Pin_SWDIO__0__PORT, 12
.set Pin_SWDIO__0__SHIFT, 4
.set Pin_SWDIO__AG, CYREG_PRT12_AG
.set Pin_SWDIO__BIE, CYREG_PRT12_BIE
.set Pin_SWDIO__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_SWDIO__BYP, CYREG_PRT12_BYP
.set Pin_SWDIO__DM0, CYREG_PRT12_DM0
.set Pin_SWDIO__DM1, CYREG_PRT12_DM1
.set Pin_SWDIO__DM2, CYREG_PRT12_DM2
.set Pin_SWDIO__DR, CYREG_PRT12_DR
.set Pin_SWDIO__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_SWDIO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_SWDIO__MASK, 0x10
.set Pin_SWDIO__PORT, 12
.set Pin_SWDIO__PRT, CYREG_PRT12_PRT
.set Pin_SWDIO__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_SWDIO__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_SWDIO__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_SWDIO__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_SWDIO__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_SWDIO__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_SWDIO__PS, CYREG_PRT12_PS
.set Pin_SWDIO__SHIFT, 4
.set Pin_SWDIO__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_SWDIO__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_SWDIO__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_SWDIO__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_SWDIO__SLW, CYREG_PRT12_SLW

/* Pin_Start */
.set Pin_Start__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_Start__0__MASK, 0x80
.set Pin_Start__0__PC, CYREG_PRT1_PC7
.set Pin_Start__0__PORT, 1
.set Pin_Start__0__SHIFT, 7
.set Pin_Start__AG, CYREG_PRT1_AG
.set Pin_Start__AMUX, CYREG_PRT1_AMUX
.set Pin_Start__BIE, CYREG_PRT1_BIE
.set Pin_Start__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Start__BYP, CYREG_PRT1_BYP
.set Pin_Start__CTL, CYREG_PRT1_CTL
.set Pin_Start__DM0, CYREG_PRT1_DM0
.set Pin_Start__DM1, CYREG_PRT1_DM1
.set Pin_Start__DM2, CYREG_PRT1_DM2
.set Pin_Start__DR, CYREG_PRT1_DR
.set Pin_Start__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Start__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_Start__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Start__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Start__MASK, 0x80
.set Pin_Start__PORT, 1
.set Pin_Start__PRT, CYREG_PRT1_PRT
.set Pin_Start__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Start__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Start__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Start__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Start__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Start__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Start__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Start__PS, CYREG_PRT1_PS
.set Pin_Start__SHIFT, 7
.set Pin_Start__SLW, CYREG_PRT1_SLW

/* Pin_BatLevel */
.set Pin_BatLevel__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Pin_BatLevel__0__MASK, 0x10
.set Pin_BatLevel__0__PC, CYREG_PRT1_PC4
.set Pin_BatLevel__0__PORT, 1
.set Pin_BatLevel__0__SHIFT, 4
.set Pin_BatLevel__AG, CYREG_PRT1_AG
.set Pin_BatLevel__AMUX, CYREG_PRT1_AMUX
.set Pin_BatLevel__BIE, CYREG_PRT1_BIE
.set Pin_BatLevel__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_BatLevel__BYP, CYREG_PRT1_BYP
.set Pin_BatLevel__CTL, CYREG_PRT1_CTL
.set Pin_BatLevel__DM0, CYREG_PRT1_DM0
.set Pin_BatLevel__DM1, CYREG_PRT1_DM1
.set Pin_BatLevel__DM2, CYREG_PRT1_DM2
.set Pin_BatLevel__DR, CYREG_PRT1_DR
.set Pin_BatLevel__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_BatLevel__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_BatLevel__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_BatLevel__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_BatLevel__MASK, 0x10
.set Pin_BatLevel__PORT, 1
.set Pin_BatLevel__PRT, CYREG_PRT1_PRT
.set Pin_BatLevel__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_BatLevel__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_BatLevel__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_BatLevel__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_BatLevel__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_BatLevel__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_BatLevel__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_BatLevel__PS, CYREG_PRT1_PS
.set Pin_BatLevel__SHIFT, 4
.set Pin_BatLevel__SLW, CYREG_PRT1_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 62999999
.set BCLK__BUS_CLK__KHZ, 62999
.set BCLK__BUS_CLK__MHZ, 62
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
