{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604313465210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604313465210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 21:37:45 2020 " "Processing started: Mon Nov 02 21:37:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604313465210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604313465210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L7P4 -c L7P4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off L7P4 -c L7P4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604313465210 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604313465975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l7p4.vhd 6 3 " "Found 6 design units, including 3 entities, in source file l7p4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L7P4-mixed " "Found design unit 1: L7P4-mixed" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604313466710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shiftrne-Behavior " "Found design unit 2: shiftrne-Behavior" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604313466710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 half_sec_timer-Behavior " "Found design unit 3: half_sec_timer-Behavior" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604313466710 ""} { "Info" "ISGN_ENTITY_NAME" "1 L7P4 " "Found entity 1: L7P4" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604313466710 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftrne " "Found entity 2: shiftrne" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604313466710 ""} { "Info" "ISGN_ENTITY_NAME" "3 half_sec_timer " "Found entity 3: half_sec_timer" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604313466710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604313466710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L7P4 " "Elaborating entity \"L7P4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604313466819 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Counter L7P4.vhd(30) " "VHDL Signal Declaration warning at L7P4.vhd(30): used implicit default value for signal \"Counter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QC L7P4.vhd(83) " "VHDL Process Statement warning at L7P4.vhd(83): signal \"QC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QL L7P4.vhd(115) " "VHDL Process Statement warning at L7P4.vhd(115): signal \"QL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y_D L7P4.vhd(72) " "VHDL Process Statement warning at L7P4.vhd(72): inferring latch(es) for signal or variable \"Y_D\", which holds its previous value in one or more paths through the process" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] L7P4.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at L7P4.vhd(9)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[9..2\] L7P4.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[9..2\]\" at L7P4.vhd(10)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.Shift L7P4.vhd(72) " "Inferred latch for \"Y_D.Shift\" at L7P4.vhd(72)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.WaitState L7P4.vhd(72) " "Inferred latch for \"Y_D.WaitState\" at L7P4.vhd(72)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.Dot L7P4.vhd(72) " "Inferred latch for \"Y_D.Dot\" at L7P4.vhd(72)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.Dash3 L7P4.vhd(72) " "Inferred latch for \"Y_D.Dash3\" at L7P4.vhd(72)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.Dash2 L7P4.vhd(72) " "Inferred latch for \"Y_D.Dash2\" at L7P4.vhd(72)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.Dash1 L7P4.vhd(72) " "Inferred latch for \"Y_D.Dash1\" at L7P4.vhd(72)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.Check L7P4.vhd(72) " "Inferred latch for \"Y_D.Check\" at L7P4.vhd(72)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.Init L7P4.vhd(72) " "Inferred latch for \"Y_D.Init\" at L7P4.vhd(72)" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604313466819 "|L7P4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftrne shiftrne:LenReg " "Elaborating entity \"shiftrne\" for hierarchy \"shiftrne:LenReg\"" {  } { { "L7P4.vhd" "LenReg" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604313466835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_sec_timer half_sec_timer:Timer " "Elaborating entity \"half_sec_timer\" for hierarchy \"half_sec_timer:Timer\"" {  } { { "L7P4.vhd" "Timer" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604313466835 ""}
{ "Warning" "WSMP_SMP_USE_USER_PROC_FAIL" "\|L7P4\|y_Q " "Cannot process state machine \"\|L7P4\|y_Q\" using user-encoded method" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 29 -1 0 } }  } 0 284002 "Cannot process state machine \"%1!s!\" using user-encoded method" 0 0 "Quartus II" 0 -1 1604313467085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.Init_297 " "Latch Y_D.Init_297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA half_sec_timer:Timer\|Done " "Ports D and ENA on the latch are fed by the same signal half_sec_timer:Timer\|Done" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1604313467366 ""}  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1604313467366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.Check_287 " "Latch Y_D.Check_287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA half_sec_timer:Timer\|Done " "Ports D and ENA on the latch are fed by the same signal half_sec_timer:Timer\|Done" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1604313467366 ""}  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1604313467366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.WaitState_237 " "Latch Y_D.WaitState_237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA half_sec_timer:Timer\|Done " "Ports D and ENA on the latch are fed by the same signal half_sec_timer:Timer\|Done" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1604313467366 ""}  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1604313467366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.Shift_227 " "Latch Y_D.Shift_227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_Q.Dash3 " "Ports D and ENA on the latch are fed by the same signal y_Q.Dash3" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1604313467366 ""}  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1604313467366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.Dash2_267 " "Latch Y_D.Dash2_267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA half_sec_timer:Timer\|Done " "Ports D and ENA on the latch are fed by the same signal half_sec_timer:Timer\|Done" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1604313467366 ""}  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1604313467366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.Dash3_257 " "Latch Y_D.Dash3_257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_Q.Dash2 " "Ports D and ENA on the latch are fed by the same signal y_Q.Dash2" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1604313467366 ""}  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1604313467366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.Dot_247 " "Latch Y_D.Dot_247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA half_sec_timer:Timer\|Done " "Ports D and ENA on the latch are fed by the same signal half_sec_timer:Timer\|Done" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1604313467366 ""}  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1604313467366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.Dash1_277 " "Latch Y_D.Dash1_277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA half_sec_timer:Timer\|Done " "Ports D and ENA on the latch are fed by the same signal half_sec_timer:Timer\|Done" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1604313467366 ""}  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1604313467366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604313467397 "|L7P4|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604313467397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604313467631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467631 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467741 "|L7P4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467741 "|L7P4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467741 "|L7P4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467741 "|L7P4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467741 "|L7P4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467741 "|L7P4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467741 "|L7P4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467741 "|L7P4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "L7P4.vhd" "" { Text "C:/Labs/Week7/L7P4/L7P4/L7P4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604313467741 "|L7P4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1604313467741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604313467756 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604313467756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604313467756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604313467756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604313467866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 21:37:47 2020 " "Processing ended: Mon Nov 02 21:37:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604313467866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604313467866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604313467866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604313467866 ""}
