# Compile of cordic.v was successful.
# Compile of GG.v was successful.
# Compile of GR.v was successful.
# Compile of MK.v was successful.
# Compile of Q.v was successful.
# Compile of qr_cordic_tb.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.qr_cordic_tb
# vsim work.qr_cordic_tb 
# Start time: 01:43:55 on May 21,2024
# Loading work.qr_cordic_tb
# Loading work.cordic
# Loading work.GG
# Loading work.GR
# Loading work.MK
# Loading work.Q
# Loading work.rom_16x12
# Loading work.ram_16x12
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (13) in data on line 1 of file "C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/input_A_matrix.txt". (Max is 12.)    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(248)
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/rom_16x12_A
# ** Warning: (vsim-PLI-3406) Too many digits (13) in data on line 1 of file "C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/output_R_matrix_golden.txt". (Max is 12.)    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(95)
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb
# ** Warning: (vsim-PLI-3407) Too many data words read on line 17 of file "C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/output_Q_matrix_golden.txt". (Current address [16], address range [0:15])    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(96)
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# 
# Original_Input A matrix: 
#            x            x            x            x
#            x            x            x            x
#            x            x            x            x
#            x            x            x            x
# Shifted_Input A matrix: 
#            x            x            x            x
#            x            x            x            x
#            x            x            x            x
#            x            x            x            x
# 
# Output R matrix golden pattern: 
#            x            x            x            x
#            x            x            x            x
#            x            x            x            x
#            x            x            x            x
# R matrix calculated result: 
#            x            x            x            x
#            0            x            x            x
#            0            0            x            x
#            0            0            0            x
# 
# Output Q matrix golden pattern: 
#        -2048         2047         2047         2047
#        -2048        -2048        -2048         2047
#        -2048        -2048         2047         2047
#        -2048         2047         2047         2047
# Q matrix calculated result: 
#         -178         -178         -178          969
#          168          156         -997         -119
#         -173          986          112          160
#         -977         -107         -160         -223
# 
# Data Q[ 0] is wrong! The output data is  -178, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is  -178, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is  -178, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is   969, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is   168, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is   156, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is  -997, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is  -119, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is  -173, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is   986, but the expected data is -2048.
# Data Q[10] is wrong! The output data is   112, but the expected data is  2047.
# Data Q[11] is wrong! The output data is   160, but the expected data is  2047.
# Data Q[12] is wrong! The output data is  -977, but the expected data is -2048.
# Data Q[13] is wrong! The output data is  -107, but the expected data is  2047.
# Data Q[14] is wrong! The output data is  -160, but the expected data is  2047.
# Data Q[15] is wrong! The output data is  -223, but the expected data is  2047.
#  
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** FAIL!!! There are  16 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(212)
#    Time: 2225 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 212
# Compile of cordic.v was successful.
# Compile of qr_cordic_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.qr_cord_Aic
# Loading work.rom_32x13
# Loading work.ram_32x13
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG1_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1306
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG1_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1306
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG1_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1306
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG1_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1306
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR11_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1320
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR11_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1320
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR11_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1320
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR11_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1320
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR12_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1334
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR12_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1334
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR12_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1334
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR12_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1334
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR13_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1348
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR13_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1348
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR13_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1348
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR13_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1348
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG2_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1362
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG2_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1362
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG2_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1362
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG2_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1362
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1376
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1376
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1376
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1376
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1390
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1390
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1390
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1390
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG3_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1404
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG3_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1404
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG3_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1404
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG3_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1404
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1418
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1418
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1418
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GR.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GR31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1418
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG4_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1432
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG4_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1432
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG4_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1432
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/GG4_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1432
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK1_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1446
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK1_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1446
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK1_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1446
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK1_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1446
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK2_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1453
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK2_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1453
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK2_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1453
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK2_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1453
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK3_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1460
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK3_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1460
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK3_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1460
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK3_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1460
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK4_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1467
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK4_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1467
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK4_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1467
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/MK.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cord_Aic_inst/MK4_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 1467
# Compile of GG.v was successful.
# Compile of GR.v was successful.
# Compile of MK.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.GG
# Loading work.GR
# Loading work.MK
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -984          -544          -768          -632
#           680          -976          -416           840
#           816           896          -760           576
#           696           912           304          1008
#           272           544          -568          1016
#           600          -712           768          -920
#          -752           928           976          -552
#           656           976          -880           608
# Output R matrix golden pattern: 
#          2014           448          -479          1446
#             0          2316           -74           698
#             0             0          1969          -824
#             0             0             0          1329
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          2014           448          -479          1446
#             0          2316           -74           698
#             0             0          1969          -824
#             0             0             0          1329
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(201)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 201
# Compile of cordic.v was successful.
# Compile of GG.v was successful.
# Compile of GR.v was successful.
# Compile of MK.v was successful.
# Compile of Q.v was successful.
# Compile of qr_cordic_tb.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.qr_cord_Aic
# Loading work.GG
# Loading work.GR
# Loading work.MK
# Loading work.rom_32x13
# Loading work.ram_32x13
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#           200          -448           808          -360
#          -720           352           664           -96
#           816           336          -232           432
#          -104          -776            -8           784
#          -608          -192           392           448
#           816          -464           680          -992
#           536           440           224           352
#           776          -448           152          -128
# Output R matrix golden pattern: 
#          1783          -209            17          -413
#             0          1293          -436           131
#             0             0          1284          -658
#             0             0             0          1295
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1783          -209            17          -413
#             0          1293          -436           131
#             0             0          1284          -658
#             0             0             0          1295
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(201)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 201
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -128           120           672            80
#          -792          -216          -752          -832
#           640          -216          -904          -728
#          -360            24          -856           264
#          -520           320          -696           728
#          -328           920          -360           968
#          -256           448          -408           144
#            88          -208         -1008          1016
# Output R matrix golden pattern: 
#          1284          -473           577          -443
#             0          1050           160          1081
#             0             0          2014          -378
#             0             0             0          1528
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1284          -473           577          -443
#             0          1050           160          1081
#             0             0          2014          -378
#             0             0             0          1528
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(201)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 201
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -984          -544          -768          -632
#           680          -976          -416           840
#           816           896          -760           576
#           696           912           304          1008
#           272           544          -568          1016
#           600          -712           768          -920
#          -752           928           976          -552
#           656           976          -880           608
# Output R matrix golden pattern: 
#          2014           448          -479          1446
#             0          2316           -74           698
#             0             0          1969          -824
#             0             0             0          1329
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          2014           448          -479          1446
#             0          2316           -74           698
#             0             0          1969          -824
#             0             0             0          1329
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(201)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 201
