#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b96c846ef0 .scope module, "mu01_wb" "mu01_wb" 2 175;
 .timescale -9 -12;
v000001b96c8321b0_0 .net "clk", 0 0, v000001b96c8292b0_0;  1 drivers
v000001b96c831a30_0 .net "reset", 0 0, v000001b96c832070_0;  1 drivers
S_000001b96c847080 .scope module, "t_mu01" "mu01" 2 178, 2 7 0, S_000001b96c846ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_000001b96c841880 .param/l "ADD" 1 2 21, C4<0010>;
P_000001b96c8418b8 .param/l "ADDI" 1 2 22, C4<1010>;
P_000001b96c8418f0 .param/l "EXEC" 1 2 13, C4<1>;
P_000001b96c841928 .param/l "FETCH" 1 2 12, C4<0>;
P_000001b96c841960 .param/l "JGE" 1 2 26, C4<0101>;
P_000001b96c841998 .param/l "JMP" 1 2 25, C4<0100>;
P_000001b96c8419d0 .param/l "JNE" 1 2 27, C4<0110>;
P_000001b96c841a08 .param/l "LDA" 1 2 18, C4<0000>;
P_000001b96c841a40 .param/l "LDAI" 1 2 19, C4<1000>;
P_000001b96c841a78 .param/l "STO" 1 2 20, C4<0001>;
P_000001b96c841ab0 .param/l "STP" 1 2 28, C4<0111>;
P_000001b96c841ae8 .param/l "SUB" 1 2 23, C4<0011>;
P_000001b96c841b20 .param/l "SUBI" 1 2 24, C4<1011>;
v000001b96c776ce0_0 .var "acc", 15 0;
v000001b96c776a80_0 .net "clk", 0 0, v000001b96c8292b0_0;  alias, 1 drivers
v000001b96c776f20_0 .var "cs", 0 0;
v000001b96c77a1c0_0 .var/i "i", 31 0;
v000001b96c847210_0 .var "ir", 15 0;
v000001b96c8472b0 .array "mem", 4095 0, 15 0;
v000001b96c841b60_0 .var "ns", 0 0;
v000001b96c841c00_0 .net "opcode", 3 0, L_000001b96c831b70;  1 drivers
v000001b96c828f40_0 .net "operand", 11 0, L_000001b96c831ad0;  1 drivers
v000001b96c828fe0_0 .var "pc", 11 0;
v000001b96c829080_0 .net "reset", 0 0, v000001b96c832070_0;  alias, 1 drivers
E_000001b96c8284a0 .event anyedge, v000001b96c776f20_0;
E_000001b96c8284e0 .event posedge, v000001b96c829080_0, v000001b96c776a80_0;
L_000001b96c831ad0 .part v000001b96c847210_0, 0, 12;
L_000001b96c831b70 .part v000001b96c847210_0, 12, 4;
S_000001b96c829120 .scope module, "tg" "mu01_tg" 2 179, 2 158 0, S_000001b96c846ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v000001b96c8292b0_0 .var "clk", 0 0;
v000001b96c832070_0 .var "reset", 0 0;
    .scope S_000001b96c847080;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b96c77a1c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001b96c77a1c0_0;
    %cmpi/s 4095, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001b96c77a1c0_0;
    %store/vec4a v000001b96c8472b0, 4, 0;
    %load/vec4 v000001b96c77a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b96c77a1c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 32773, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b96c8472b0, 4, 0;
    %pushi/vec4 40964, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b96c8472b0, 4, 0;
    %pushi/vec4 8191, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b96c8472b0, 4, 0;
    %pushi/vec4 28672, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b96c8472b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001b96c847080;
T_1 ;
    %wait E_000001b96c8284e0;
    %load/vec4 v000001b96c829080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b96c776f20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b96c828fe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b96c776ce0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b96c841b60_0;
    %assign/vec4 v000001b96c776f20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b96c847080;
T_2 ;
    %wait E_000001b96c8284a0;
    %load/vec4 v000001b96c776f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v000001b96c828fe0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b96c8472b0, 4;
    %store/vec4 v000001b96c847210_0, 0, 16;
    %load/vec4 v000001b96c828fe0_0;
    %addi 1, 0, 12;
    %store/vec4 v000001b96c828fe0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v000001b96c841c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v000001b96c847210_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.3 ;
    %load/vec4 v000001b96c828f40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b96c8472b0, 4;
    %store/vec4 v000001b96c776ce0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001b96c828f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b96c776ce0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.5 ;
    %load/vec4 v000001b96c776ce0_0;
    %load/vec4 v000001b96c828f40_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v000001b96c8472b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.6 ;
    %load/vec4 v000001b96c776ce0_0;
    %load/vec4 v000001b96c828f40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b96c8472b0, 4;
    %add;
    %store/vec4 v000001b96c776ce0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.7 ;
    %load/vec4 v000001b96c776ce0_0;
    %load/vec4 v000001b96c828f40_0;
    %pad/u 16;
    %add;
    %store/vec4 v000001b96c776ce0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.8 ;
    %load/vec4 v000001b96c776ce0_0;
    %load/vec4 v000001b96c828f40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b96c8472b0, 4;
    %sub;
    %store/vec4 v000001b96c776ce0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.9 ;
    %load/vec4 v000001b96c776ce0_0;
    %load/vec4 v000001b96c828f40_0;
    %pad/u 16;
    %sub;
    %store/vec4 v000001b96c776ce0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.10 ;
    %load/vec4 v000001b96c828f40_0;
    %store/vec4 v000001b96c828fe0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.11 ;
    %load/vec4 v000001b96c776ce0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_2.16, 8;
    %load/vec4 v000001b96c828f40_0;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v000001b96c828fe0_0;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v000001b96c828fe0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.12 ;
    %load/vec4 v000001b96c776ce0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.18, 8;
    %load/vec4 v000001b96c828f40_0;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v000001b96c828fe0_0;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %store/vec4 v000001b96c828fe0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v000001b96c847210_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b96c841b60_0, 0, 1;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b96c829120;
T_3 ;
    %vpi_call 2 162 "$monitor", $time, " ", " ", "cs=%b: operand=%b opcode=%b acc=%b pc=%b mem[FFF]=%h", v000001b96c776f20_0, v000001b96c828f40_0, v000001b96c841c00_0, v000001b96c776ce0_0, v000001b96c828fe0_0, &A<v000001b96c8472b0, 4095> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c8292b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b96c832070_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b96c832070_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 168 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001b96c829120;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v000001b96c8292b0_0;
    %inv;
    %store/vec4 v000001b96c8292b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "simpleProcessor.v";
