// Copyright (C) 1991-2006 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 6.0 Build 178 04/27/2006 SJ Full Version"

// DATE "03/22/2007 14:57:10"

// 
// Device: Altera EP1C6Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for Active-HDL (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regfile (
	DR,
	SR,
	reset,
	DRWr,
	clk,
	d_input,
	DR_data,
	SR_data);
input 	[1:0] DR;
input 	[1:0] SR;
input 	reset;
input 	DRWr;
input 	clk;
input 	[15:0] d_input;
output 	[15:0] DR_data;
output 	[15:0] SR_data;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri0 devoe;
// synopsys translate_off
initial $sdf_annotate("regfile_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \reset~combout ;
wire \DRWr~combout ;
wire \des_decoder|sel01~45 ;
wire \Areg00|process0~0 ;
wire \mux1|Mux15~21 ;
wire \des_decoder|sel01~44 ;
wire \mux2|Mux15~21 ;
wire \des_decoder|sel01~46 ;
wire \mux1|Mux15~22 ;
wire \mux1|Mux14~13 ;
wire \mux2|Mux14~13 ;
wire \mux1|Mux14~14 ;
wire \mux1|Mux13~13 ;
wire \mux2|Mux13~13 ;
wire \mux1|Mux13~14 ;
wire \mux1|Mux12~13 ;
wire \mux2|Mux12~13 ;
wire \mux1|Mux12~14 ;
wire \mux2|Mux11~13 ;
wire \mux1|Mux11~13 ;
wire \mux1|Mux11~14 ;
wire \mux1|Mux10~13 ;
wire \mux2|Mux10~13 ;
wire \mux1|Mux10~14 ;
wire \mux1|Mux9~13 ;
wire \mux2|Mux9~13 ;
wire \mux1|Mux9~14 ;
wire \mux1|Mux8~13 ;
wire \mux2|Mux8~13 ;
wire \mux1|Mux8~14 ;
wire \mux2|Mux7~13 ;
wire \mux1|Mux7~13 ;
wire \mux1|Mux7~14 ;
wire \mux1|Mux6~13 ;
wire \mux2|Mux6~13 ;
wire \mux1|Mux6~14 ;
wire \mux1|Mux5~13 ;
wire \mux2|Mux5~13 ;
wire \mux1|Mux5~14 ;
wire \mux1|Mux4~13 ;
wire \mux2|Mux4~13 ;
wire \mux1|Mux4~14 ;
wire \mux1|Mux3~13 ;
wire \mux2|Mux3~13 ;
wire \mux1|Mux3~14 ;
wire \mux2|Mux2~13 ;
wire \mux1|Mux2~13 ;
wire \mux1|Mux2~14 ;
wire \mux1|Mux1~13 ;
wire \mux2|Mux1~13 ;
wire \mux1|Mux1~14 ;
wire \mux1|Mux0~13 ;
wire \mux2|Mux0~13 ;
wire \mux1|Mux0~14 ;
wire \mux2|Mux15~22 ;
wire \mux2|Mux14~14 ;
wire \mux2|Mux13~14 ;
wire \mux2|Mux12~14 ;
wire \mux2|Mux11~14 ;
wire \mux2|Mux10~14 ;
wire \mux2|Mux9~14 ;
wire \mux2|Mux8~14 ;
wire \mux2|Mux7~14 ;
wire \mux2|Mux6~14 ;
wire \mux2|Mux5~14 ;
wire \mux2|Mux4~14 ;
wire \mux2|Mux3~14 ;
wire \mux2|Mux2~14 ;
wire \mux2|Mux1~14 ;
wire \mux2|Mux0~14 ;
wire [15:0] \Areg00|Q ;
wire [1:0] \DR~combout ;
wire [1:0] \SR~combout ;
wire [15:0] \d_input~combout ;
wire [15:0] \Areg03|Q ;
wire [15:0] \Areg02|Q ;
wire [15:0] \Areg01|Q ;


// atom is at PIN_29
cyclone_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_12
cyclone_io \SR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SR~combout [0]),
	.regout(),
	.padio(SR[0]));
// synopsys translate_off
defparam \SR[0]~I .input_async_reset = "none";
defparam \SR[0]~I .input_power_up = "low";
defparam \SR[0]~I .input_register_mode = "none";
defparam \SR[0]~I .input_sync_reset = "none";
defparam \SR[0]~I .oe_async_reset = "none";
defparam \SR[0]~I .oe_power_up = "low";
defparam \SR[0]~I .oe_register_mode = "none";
defparam \SR[0]~I .oe_sync_reset = "none";
defparam \SR[0]~I .operation_mode = "input";
defparam \SR[0]~I .output_async_reset = "none";
defparam \SR[0]~I .output_power_up = "low";
defparam \SR[0]~I .output_register_mode = "none";
defparam \SR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_14
cyclone_io \DR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DR~combout [0]),
	.regout(),
	.padio(DR[0]));
// synopsys translate_off
defparam \DR[0]~I .input_async_reset = "none";
defparam \DR[0]~I .input_power_up = "low";
defparam \DR[0]~I .input_register_mode = "none";
defparam \DR[0]~I .input_sync_reset = "none";
defparam \DR[0]~I .oe_async_reset = "none";
defparam \DR[0]~I .oe_power_up = "low";
defparam \DR[0]~I .oe_register_mode = "none";
defparam \DR[0]~I .oe_sync_reset = "none";
defparam \DR[0]~I .operation_mode = "input";
defparam \DR[0]~I .output_async_reset = "none";
defparam \DR[0]~I .output_power_up = "low";
defparam \DR[0]~I .output_register_mode = "none";
defparam \DR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_200
cyclone_io \d_input[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [0]),
	.regout(),
	.padio(d_input[0]));
// synopsys translate_off
defparam \d_input[0]~I .input_async_reset = "none";
defparam \d_input[0]~I .input_power_up = "low";
defparam \d_input[0]~I .input_register_mode = "none";
defparam \d_input[0]~I .input_sync_reset = "none";
defparam \d_input[0]~I .oe_async_reset = "none";
defparam \d_input[0]~I .oe_power_up = "low";
defparam \d_input[0]~I .oe_register_mode = "none";
defparam \d_input[0]~I .oe_sync_reset = "none";
defparam \d_input[0]~I .operation_mode = "input";
defparam \d_input[0]~I .output_async_reset = "none";
defparam \d_input[0]~I .output_power_up = "low";
defparam \d_input[0]~I .output_register_mode = "none";
defparam \d_input[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_15
cyclone_io \DR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DR~combout [1]),
	.regout(),
	.padio(DR[1]));
// synopsys translate_off
defparam \DR[1]~I .input_async_reset = "none";
defparam \DR[1]~I .input_power_up = "low";
defparam \DR[1]~I .input_register_mode = "none";
defparam \DR[1]~I .input_sync_reset = "none";
defparam \DR[1]~I .oe_async_reset = "none";
defparam \DR[1]~I .oe_power_up = "low";
defparam \DR[1]~I .oe_register_mode = "none";
defparam \DR[1]~I .oe_sync_reset = "none";
defparam \DR[1]~I .operation_mode = "input";
defparam \DR[1]~I .output_async_reset = "none";
defparam \DR[1]~I .output_power_up = "low";
defparam \DR[1]~I .output_register_mode = "none";
defparam \DR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_240
cyclone_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_17
cyclone_io \DRWr~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRWr~combout ),
	.regout(),
	.padio(DRWr));
// synopsys translate_off
defparam \DRWr~I .input_async_reset = "none";
defparam \DRWr~I .input_power_up = "low";
defparam \DRWr~I .input_register_mode = "none";
defparam \DRWr~I .input_sync_reset = "none";
defparam \DRWr~I .oe_async_reset = "none";
defparam \DRWr~I .oe_power_up = "low";
defparam \DRWr~I .oe_register_mode = "none";
defparam \DRWr~I .oe_sync_reset = "none";
defparam \DRWr~I .operation_mode = "input";
defparam \DRWr~I .output_async_reset = "none";
defparam \DRWr~I .output_power_up = "low";
defparam \DRWr~I .output_register_mode = "none";
defparam \DRWr~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X12_Y18_N2
cyclone_lcell \des_decoder|sel01~45_I (
// Equation(s):
// \des_decoder|sel01~45  = \DR~combout [1] & \DRWr~combout  & (!\DR~combout [0])

	.clk(gnd),
	.dataa(\DR~combout [1]),
	.datab(\DRWr~combout ),
	.datac(vcc),
	.datad(\DR~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\des_decoder|sel01~45 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \des_decoder|sel01~45_I .lut_mask = "0088";
defparam \des_decoder|sel01~45_I .operation_mode = "normal";
defparam \des_decoder|sel01~45_I .output_mode = "comb_only";
defparam \des_decoder|sel01~45_I .register_cascade_mode = "off";
defparam \des_decoder|sel01~45_I .sum_lutc_input = "datac";
defparam \des_decoder|sel01~45_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y17_N7
cyclone_lcell \Areg02|Q[0]~I (
// Equation(s):
// \mux1|Mux15~21  = \DR~combout [0] & (\DR~combout [1]) # !\DR~combout [0] & (\DR~combout [1] & (B3_Q[0]) # !\DR~combout [1] & \Areg00|Q [0])
// \Areg02|Q [0] = DFFEAS(\mux1|Mux15~21 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [0]),
	.datab(\Areg00|Q [0]),
	.datac(\d_input~combout [0]),
	.datad(\DR~combout [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux15~21 ),
	.regout(\Areg02|Q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[0]~I .lut_mask = "FA44";
defparam \Areg02|Q[0]~I .operation_mode = "normal";
defparam \Areg02|Q[0]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[0]~I .register_cascade_mode = "off";
defparam \Areg02|Q[0]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[0]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_13
cyclone_io \SR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SR~combout [1]),
	.regout(),
	.padio(SR[1]));
// synopsys translate_off
defparam \SR[1]~I .input_async_reset = "none";
defparam \SR[1]~I .input_power_up = "low";
defparam \SR[1]~I .input_register_mode = "none";
defparam \SR[1]~I .input_sync_reset = "none";
defparam \SR[1]~I .oe_async_reset = "none";
defparam \SR[1]~I .oe_power_up = "low";
defparam \SR[1]~I .oe_register_mode = "none";
defparam \SR[1]~I .oe_sync_reset = "none";
defparam \SR[1]~I .operation_mode = "input";
defparam \SR[1]~I .output_async_reset = "none";
defparam \SR[1]~I .output_power_up = "low";
defparam \SR[1]~I .output_register_mode = "none";
defparam \SR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X12_Y18_N8
cyclone_lcell \Areg00|process0~0_I (
// Equation(s):
// \Areg00|process0~0  = !\DR~combout [1] & \DRWr~combout  & (!\DR~combout [0])

	.clk(gnd),
	.dataa(\DR~combout [1]),
	.datab(\DRWr~combout ),
	.datac(vcc),
	.datad(\DR~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Areg00|process0~0 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|process0~0_I .lut_mask = "0044";
defparam \Areg00|process0~0_I .operation_mode = "normal";
defparam \Areg00|process0~0_I .output_mode = "comb_only";
defparam \Areg00|process0~0_I .register_cascade_mode = "off";
defparam \Areg00|process0~0_I .sum_lutc_input = "datac";
defparam \Areg00|process0~0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y17_N4
cyclone_lcell \Areg00|Q[0]~I (
// Equation(s):
// \mux2|Mux15~21  = \SR~combout [1] & (\Areg02|Q [0] # \SR~combout [0]) # !\SR~combout [1] & (B1_Q[0] & !\SR~combout [0])
// \Areg00|Q [0] = DFFEAS(\mux2|Mux15~21 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg02|Q [0]),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [0]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux15~21 ),
	.regout(\Areg00|Q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[0]~I .lut_mask = "CCB8";
defparam \Areg00|Q[0]~I .operation_mode = "normal";
defparam \Areg00|Q[0]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[0]~I .register_cascade_mode = "off";
defparam \Areg00|Q[0]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[0]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y18_N5
cyclone_lcell \des_decoder|sel01~44_I (
// Equation(s):
// \des_decoder|sel01~44  = !\DR~combout [1] & (\DRWr~combout  & \DR~combout [0])

	.clk(gnd),
	.dataa(\DR~combout [1]),
	.datab(vcc),
	.datac(\DRWr~combout ),
	.datad(\DR~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\des_decoder|sel01~44 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \des_decoder|sel01~44_I .lut_mask = "5000";
defparam \des_decoder|sel01~44_I .operation_mode = "normal";
defparam \des_decoder|sel01~44_I .output_mode = "comb_only";
defparam \des_decoder|sel01~44_I .register_cascade_mode = "off";
defparam \des_decoder|sel01~44_I .sum_lutc_input = "datac";
defparam \des_decoder|sel01~44_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y18_N0
cyclone_lcell \Areg01|Q[0]~I (
// Equation(s):
// \mux1|Mux15~22  = \DR~combout [0] & (\mux1|Mux15~21  & \Areg03|Q [0] # !\mux1|Mux15~21  & (B2_Q[0])) # !\DR~combout [0] & (\mux1|Mux15~21 )
// \Areg01|Q [0] = DFFEAS(\mux1|Mux15~22 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg03|Q [0]),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [0]),
	.datad(\mux1|Mux15~21 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux15~22 ),
	.regout(\Areg01|Q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[0]~I .lut_mask = "BBC0";
defparam \Areg01|Q[0]~I .operation_mode = "normal";
defparam \Areg01|Q[0]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[0]~I .register_cascade_mode = "off";
defparam \Areg01|Q[0]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[0]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y18_N3
cyclone_lcell \des_decoder|sel01~46_I (
// Equation(s):
// \des_decoder|sel01~46  = \DR~combout [1] & (\DRWr~combout  & \DR~combout [0])

	.clk(gnd),
	.dataa(\DR~combout [1]),
	.datab(vcc),
	.datac(\DRWr~combout ),
	.datad(\DR~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\des_decoder|sel01~46 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \des_decoder|sel01~46_I .lut_mask = "A000";
defparam \des_decoder|sel01~46_I .operation_mode = "normal";
defparam \des_decoder|sel01~46_I .output_mode = "comb_only";
defparam \des_decoder|sel01~46_I .register_cascade_mode = "off";
defparam \des_decoder|sel01~46_I .sum_lutc_input = "datac";
defparam \des_decoder|sel01~46_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y18_N9
cyclone_lcell \Areg03|Q[0]~I (
// Equation(s):
// \mux2|Mux15~22  = \SR~combout [0] & (\mux2|Mux15~21  & (B4_Q[0]) # !\mux2|Mux15~21  & \Areg01|Q [0]) # !\SR~combout [0] & (\mux2|Mux15~21 )
// \Areg03|Q [0] = DFFEAS(\mux2|Mux15~22 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [0]),
	.datab(\Areg01|Q [0]),
	.datac(\d_input~combout [0]),
	.datad(\mux2|Mux15~21 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux15~22 ),
	.regout(\Areg03|Q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[0]~I .lut_mask = "F588";
defparam \Areg03|Q[0]~I .operation_mode = "normal";
defparam \Areg03|Q[0]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[0]~I .register_cascade_mode = "off";
defparam \Areg03|Q[0]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[0]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_201
cyclone_io \d_input[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [1]),
	.regout(),
	.padio(d_input[1]));
// synopsys translate_off
defparam \d_input[1]~I .input_async_reset = "none";
defparam \d_input[1]~I .input_power_up = "low";
defparam \d_input[1]~I .input_register_mode = "none";
defparam \d_input[1]~I .input_sync_reset = "none";
defparam \d_input[1]~I .oe_async_reset = "none";
defparam \d_input[1]~I .oe_power_up = "low";
defparam \d_input[1]~I .oe_register_mode = "none";
defparam \d_input[1]~I .oe_sync_reset = "none";
defparam \d_input[1]~I .operation_mode = "input";
defparam \d_input[1]~I .output_async_reset = "none";
defparam \d_input[1]~I .output_power_up = "low";
defparam \d_input[1]~I .output_register_mode = "none";
defparam \d_input[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X11_Y18_N7
cyclone_lcell \Areg01|Q[1]~I (
// Equation(s):
// \mux1|Mux14~13  = \DR~combout [1] & \DR~combout [0] # !\DR~combout [1] & (\DR~combout [0] & B2_Q[1] # !\DR~combout [0] & (\Areg00|Q [1]))
// \Areg01|Q [1] = DFFEAS(\mux1|Mux14~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [1]),
	.datad(\Areg00|Q [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux14~13 ),
	.regout(\Areg01|Q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[1]~I .lut_mask = "D9C8";
defparam \Areg01|Q[1]~I .operation_mode = "normal";
defparam \Areg01|Q[1]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[1]~I .register_cascade_mode = "off";
defparam \Areg01|Q[1]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[1]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y17_N2
cyclone_lcell \Areg00|Q[1]~I (
// Equation(s):
// \mux2|Mux14~13  = \SR~combout [1] & (\SR~combout [0]) # !\SR~combout [1] & (\SR~combout [0] & \Areg01|Q [1] # !\SR~combout [0] & (B1_Q[1]))
// \Areg00|Q [1] = DFFEAS(\mux2|Mux14~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg01|Q [1]),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [1]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux14~13 ),
	.regout(\Areg00|Q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[1]~I .lut_mask = "EE30";
defparam \Areg00|Q[1]~I .operation_mode = "normal";
defparam \Areg00|Q[1]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[1]~I .register_cascade_mode = "off";
defparam \Areg00|Q[1]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[1]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y17_N1
cyclone_lcell \Areg02|Q[1]~I (
// Equation(s):
// \mux1|Mux14~14  = \DR~combout [1] & (\mux1|Mux14~13  & (\Areg03|Q [1]) # !\mux1|Mux14~13  & B3_Q[1]) # !\DR~combout [1] & \mux1|Mux14~13 
// \Areg02|Q [1] = DFFEAS(\mux1|Mux14~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\mux1|Mux14~13 ),
	.datac(\d_input~combout [1]),
	.datad(\Areg03|Q [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux14~14 ),
	.regout(\Areg02|Q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[1]~I .lut_mask = "EC64";
defparam \Areg02|Q[1]~I .operation_mode = "normal";
defparam \Areg02|Q[1]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[1]~I .register_cascade_mode = "off";
defparam \Areg02|Q[1]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[1]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y17_N6
cyclone_lcell \Areg03|Q[1]~I (
// Equation(s):
// \mux2|Mux14~14  = \mux2|Mux14~13  & (B4_Q[1] # !\SR~combout [1]) # !\mux2|Mux14~13  & \SR~combout [1] & (\Areg02|Q [1])
// \Areg03|Q [1] = DFFEAS(\mux2|Mux14~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\mux2|Mux14~13 ),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [1]),
	.datad(\Areg02|Q [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux14~14 ),
	.regout(\Areg03|Q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[1]~I .lut_mask = "E6A2";
defparam \Areg03|Q[1]~I .operation_mode = "normal";
defparam \Areg03|Q[1]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[1]~I .register_cascade_mode = "off";
defparam \Areg03|Q[1]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[1]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_202
cyclone_io \d_input[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [2]),
	.regout(),
	.padio(d_input[2]));
// synopsys translate_off
defparam \d_input[2]~I .input_async_reset = "none";
defparam \d_input[2]~I .input_power_up = "low";
defparam \d_input[2]~I .input_register_mode = "none";
defparam \d_input[2]~I .input_sync_reset = "none";
defparam \d_input[2]~I .oe_async_reset = "none";
defparam \d_input[2]~I .oe_power_up = "low";
defparam \d_input[2]~I .oe_register_mode = "none";
defparam \d_input[2]~I .oe_sync_reset = "none";
defparam \d_input[2]~I .operation_mode = "input";
defparam \d_input[2]~I .output_async_reset = "none";
defparam \d_input[2]~I .output_power_up = "low";
defparam \d_input[2]~I .output_register_mode = "none";
defparam \d_input[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X10_Y17_N2
cyclone_lcell \Areg02|Q[2]~I (
// Equation(s):
// \mux1|Mux13~13  = \DR~combout [1] & (B3_Q[2] # \DR~combout [0]) # !\DR~combout [1] & \Areg00|Q [2] & (!\DR~combout [0])
// \Areg02|Q [2] = DFFEAS(\mux1|Mux13~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\Areg00|Q [2]),
	.datac(\d_input~combout [2]),
	.datad(\DR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux13~13 ),
	.regout(\Areg02|Q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[2]~I .lut_mask = "AAE4";
defparam \Areg02|Q[2]~I .operation_mode = "normal";
defparam \Areg02|Q[2]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[2]~I .register_cascade_mode = "off";
defparam \Areg02|Q[2]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[2]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y17_N0
cyclone_lcell \Areg00|Q[2]~I (
// Equation(s):
// \mux2|Mux13~13  = \SR~combout [0] & \SR~combout [1] # !\SR~combout [0] & (\SR~combout [1] & (\Areg02|Q [2]) # !\SR~combout [1] & B1_Q[2])
// \Areg00|Q [2] = DFFEAS(\mux2|Mux13~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [0]),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [2]),
	.datad(\Areg02|Q [2]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux13~13 ),
	.regout(\Areg00|Q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[2]~I .lut_mask = "DC98";
defparam \Areg00|Q[2]~I .operation_mode = "normal";
defparam \Areg00|Q[2]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[2]~I .register_cascade_mode = "off";
defparam \Areg00|Q[2]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[2]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y17_N9
cyclone_lcell \Areg01|Q[2]~I (
// Equation(s):
// \mux1|Mux13~14  = \mux1|Mux13~13  & (\Areg03|Q [2] # !\DR~combout [0]) # !\mux1|Mux13~13  & (B2_Q[2] & \DR~combout [0])
// \Areg01|Q [2] = DFFEAS(\mux1|Mux13~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\mux1|Mux13~13 ),
	.datab(\Areg03|Q [2]),
	.datac(\d_input~combout [2]),
	.datad(\DR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux13~14 ),
	.regout(\Areg01|Q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[2]~I .lut_mask = "D8AA";
defparam \Areg01|Q[2]~I .operation_mode = "normal";
defparam \Areg01|Q[2]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[2]~I .register_cascade_mode = "off";
defparam \Areg01|Q[2]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[2]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y17_N3
cyclone_lcell \Areg03|Q[2]~I (
// Equation(s):
// \mux2|Mux13~14  = \mux2|Mux13~13  & (B4_Q[2] # !\SR~combout [0]) # !\mux2|Mux13~13  & \Areg01|Q [2] & (\SR~combout [0])
// \Areg03|Q [2] = DFFEAS(\mux2|Mux13~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg01|Q [2]),
	.datab(\mux2|Mux13~13 ),
	.datac(\d_input~combout [2]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux13~14 ),
	.regout(\Areg03|Q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[2]~I .lut_mask = "E2CC";
defparam \Areg03|Q[2]~I .operation_mode = "normal";
defparam \Areg03|Q[2]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[2]~I .register_cascade_mode = "off";
defparam \Areg03|Q[2]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[2]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_203
cyclone_io \d_input[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [3]),
	.regout(),
	.padio(d_input[3]));
// synopsys translate_off
defparam \d_input[3]~I .input_async_reset = "none";
defparam \d_input[3]~I .input_power_up = "low";
defparam \d_input[3]~I .input_register_mode = "none";
defparam \d_input[3]~I .input_sync_reset = "none";
defparam \d_input[3]~I .oe_async_reset = "none";
defparam \d_input[3]~I .oe_power_up = "low";
defparam \d_input[3]~I .oe_register_mode = "none";
defparam \d_input[3]~I .oe_sync_reset = "none";
defparam \d_input[3]~I .operation_mode = "input";
defparam \d_input[3]~I .output_async_reset = "none";
defparam \d_input[3]~I .output_power_up = "low";
defparam \d_input[3]~I .output_register_mode = "none";
defparam \d_input[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X11_Y18_N8
cyclone_lcell \Areg01|Q[3]~I (
// Equation(s):
// \mux1|Mux12~13  = \DR~combout [1] & \DR~combout [0] # !\DR~combout [1] & (\DR~combout [0] & B2_Q[3] # !\DR~combout [0] & (\Areg00|Q [3]))
// \Areg01|Q [3] = DFFEAS(\mux1|Mux12~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [3]),
	.datad(\Areg00|Q [3]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux12~13 ),
	.regout(\Areg01|Q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[3]~I .lut_mask = "D9C8";
defparam \Areg01|Q[3]~I .operation_mode = "normal";
defparam \Areg01|Q[3]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[3]~I .register_cascade_mode = "off";
defparam \Areg01|Q[3]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[3]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y17_N1
cyclone_lcell \Areg00|Q[3]~I (
// Equation(s):
// \mux2|Mux12~13  = \SR~combout [1] & (\SR~combout [0]) # !\SR~combout [1] & (\SR~combout [0] & \Areg01|Q [3] # !\SR~combout [0] & (B1_Q[3]))
// \Areg00|Q [3] = DFFEAS(\mux2|Mux12~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg01|Q [3]),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [3]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux12~13 ),
	.regout(\Areg00|Q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[3]~I .lut_mask = "EE30";
defparam \Areg00|Q[3]~I .operation_mode = "normal";
defparam \Areg00|Q[3]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[3]~I .register_cascade_mode = "off";
defparam \Areg00|Q[3]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[3]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y17_N2
cyclone_lcell \Areg02|Q[3]~I (
// Equation(s):
// \mux1|Mux12~14  = \DR~combout [1] & (\mux1|Mux12~13  & \Areg03|Q [3] # !\mux1|Mux12~13  & (B3_Q[3])) # !\DR~combout [1] & (\mux1|Mux12~13 )
// \Areg02|Q [3] = DFFEAS(\mux1|Mux12~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\Areg03|Q [3]),
	.datac(\d_input~combout [3]),
	.datad(\mux1|Mux12~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux12~14 ),
	.regout(\Areg02|Q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[3]~I .lut_mask = "DDA0";
defparam \Areg02|Q[3]~I .operation_mode = "normal";
defparam \Areg02|Q[3]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[3]~I .register_cascade_mode = "off";
defparam \Areg02|Q[3]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[3]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y17_N5
cyclone_lcell \Areg03|Q[3]~I (
// Equation(s):
// \mux2|Mux12~14  = \SR~combout [1] & (\mux2|Mux12~13  & (B4_Q[3]) # !\mux2|Mux12~13  & \Areg02|Q [3]) # !\SR~combout [1] & (\mux2|Mux12~13 )
// \Areg03|Q [3] = DFFEAS(\mux2|Mux12~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg02|Q [3]),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [3]),
	.datad(\mux2|Mux12~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux12~14 ),
	.regout(\Areg03|Q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[3]~I .lut_mask = "F388";
defparam \Areg03|Q[3]~I .operation_mode = "normal";
defparam \Areg03|Q[3]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[3]~I .register_cascade_mode = "off";
defparam \Areg03|Q[3]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[3]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_214
cyclone_io \d_input[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [4]),
	.regout(),
	.padio(d_input[4]));
// synopsys translate_off
defparam \d_input[4]~I .input_async_reset = "none";
defparam \d_input[4]~I .input_power_up = "low";
defparam \d_input[4]~I .input_register_mode = "none";
defparam \d_input[4]~I .input_sync_reset = "none";
defparam \d_input[4]~I .oe_async_reset = "none";
defparam \d_input[4]~I .oe_power_up = "low";
defparam \d_input[4]~I .oe_register_mode = "none";
defparam \d_input[4]~I .oe_sync_reset = "none";
defparam \d_input[4]~I .operation_mode = "input";
defparam \d_input[4]~I .output_async_reset = "none";
defparam \d_input[4]~I .output_power_up = "low";
defparam \d_input[4]~I .output_register_mode = "none";
defparam \d_input[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X11_Y17_N9
cyclone_lcell \Areg00|Q[4]~I (
// Equation(s):
// \mux2|Mux11~13  = \SR~combout [1] & (\Areg02|Q [4] # \SR~combout [0]) # !\SR~combout [1] & (B1_Q[4] & !\SR~combout [0])
// \Areg00|Q [4] = DFFEAS(\mux2|Mux11~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg02|Q [4]),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [4]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux11~13 ),
	.regout(\Areg00|Q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[4]~I .lut_mask = "CCB8";
defparam \Areg00|Q[4]~I .operation_mode = "normal";
defparam \Areg00|Q[4]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[4]~I .register_cascade_mode = "off";
defparam \Areg00|Q[4]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[4]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y17_N3
cyclone_lcell \Areg02|Q[4]~I (
// Equation(s):
// \mux1|Mux11~13  = \DR~combout [1] & (B3_Q[4] # \DR~combout [0]) # !\DR~combout [1] & \Areg00|Q [4] & (!\DR~combout [0])
// \Areg02|Q [4] = DFFEAS(\mux1|Mux11~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\Areg00|Q [4]),
	.datac(\d_input~combout [4]),
	.datad(\DR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux11~13 ),
	.regout(\Areg02|Q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[4]~I .lut_mask = "AAE4";
defparam \Areg02|Q[4]~I .operation_mode = "normal";
defparam \Areg02|Q[4]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[4]~I .register_cascade_mode = "off";
defparam \Areg02|Q[4]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[4]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y18_N2
cyclone_lcell \Areg01|Q[4]~I (
// Equation(s):
// \mux1|Mux11~14  = \DR~combout [0] & (\mux1|Mux11~13  & \Areg03|Q [4] # !\mux1|Mux11~13  & (B2_Q[4])) # !\DR~combout [0] & (\mux1|Mux11~13 )
// \Areg01|Q [4] = DFFEAS(\mux1|Mux11~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [0]),
	.datab(\Areg03|Q [4]),
	.datac(\d_input~combout [4]),
	.datad(\mux1|Mux11~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux11~14 ),
	.regout(\Areg01|Q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[4]~I .lut_mask = "DDA0";
defparam \Areg01|Q[4]~I .operation_mode = "normal";
defparam \Areg01|Q[4]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[4]~I .register_cascade_mode = "off";
defparam \Areg01|Q[4]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[4]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y17_N8
cyclone_lcell \Areg03|Q[4]~I (
// Equation(s):
// \mux2|Mux11~14  = \mux2|Mux11~13  & (B4_Q[4] # !\SR~combout [0]) # !\mux2|Mux11~13  & \Areg01|Q [4] & (\SR~combout [0])
// \Areg03|Q [4] = DFFEAS(\mux2|Mux11~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\mux2|Mux11~13 ),
	.datab(\Areg01|Q [4]),
	.datac(\d_input~combout [4]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux11~14 ),
	.regout(\Areg03|Q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[4]~I .lut_mask = "E4AA";
defparam \Areg03|Q[4]~I .operation_mode = "normal";
defparam \Areg03|Q[4]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[4]~I .register_cascade_mode = "off";
defparam \Areg03|Q[4]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[4]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_215
cyclone_io \d_input[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [5]),
	.regout(),
	.padio(d_input[5]));
// synopsys translate_off
defparam \d_input[5]~I .input_async_reset = "none";
defparam \d_input[5]~I .input_power_up = "low";
defparam \d_input[5]~I .input_register_mode = "none";
defparam \d_input[5]~I .input_sync_reset = "none";
defparam \d_input[5]~I .oe_async_reset = "none";
defparam \d_input[5]~I .oe_power_up = "low";
defparam \d_input[5]~I .oe_register_mode = "none";
defparam \d_input[5]~I .oe_sync_reset = "none";
defparam \d_input[5]~I .operation_mode = "input";
defparam \d_input[5]~I .output_async_reset = "none";
defparam \d_input[5]~I .output_power_up = "low";
defparam \d_input[5]~I .output_register_mode = "none";
defparam \d_input[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X11_Y18_N2
cyclone_lcell \Areg01|Q[5]~I (
// Equation(s):
// \mux1|Mux10~13  = \DR~combout [1] & \DR~combout [0] # !\DR~combout [1] & (\DR~combout [0] & B2_Q[5] # !\DR~combout [0] & (\Areg00|Q [5]))
// \Areg01|Q [5] = DFFEAS(\mux1|Mux10~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [5]),
	.datad(\Areg00|Q [5]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux10~13 ),
	.regout(\Areg01|Q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[5]~I .lut_mask = "D9C8";
defparam \Areg01|Q[5]~I .operation_mode = "normal";
defparam \Areg01|Q[5]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[5]~I .register_cascade_mode = "off";
defparam \Areg01|Q[5]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[5]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y17_N7
cyclone_lcell \Areg00|Q[5]~I (
// Equation(s):
// \mux2|Mux10~13  = \SR~combout [1] & (\SR~combout [0]) # !\SR~combout [1] & (\SR~combout [0] & \Areg01|Q [5] # !\SR~combout [0] & (B1_Q[5]))
// \Areg00|Q [5] = DFFEAS(\mux2|Mux10~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg01|Q [5]),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [5]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux10~13 ),
	.regout(\Areg00|Q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[5]~I .lut_mask = "EE30";
defparam \Areg00|Q[5]~I .operation_mode = "normal";
defparam \Areg00|Q[5]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[5]~I .register_cascade_mode = "off";
defparam \Areg00|Q[5]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[5]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y17_N0
cyclone_lcell \Areg02|Q[5]~I (
// Equation(s):
// \mux1|Mux10~14  = \DR~combout [1] & (\mux1|Mux10~13  & (\Areg03|Q [5]) # !\mux1|Mux10~13  & B3_Q[5]) # !\DR~combout [1] & \mux1|Mux10~13 
// \Areg02|Q [5] = DFFEAS(\mux1|Mux10~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\mux1|Mux10~13 ),
	.datac(\d_input~combout [5]),
	.datad(\Areg03|Q [5]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux10~14 ),
	.regout(\Areg02|Q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[5]~I .lut_mask = "EC64";
defparam \Areg02|Q[5]~I .operation_mode = "normal";
defparam \Areg02|Q[5]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[5]~I .register_cascade_mode = "off";
defparam \Areg02|Q[5]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[5]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y17_N6
cyclone_lcell \Areg03|Q[5]~I (
// Equation(s):
// \mux2|Mux10~14  = \SR~combout [1] & (\mux2|Mux10~13  & (B4_Q[5]) # !\mux2|Mux10~13  & \Areg02|Q [5]) # !\SR~combout [1] & (\mux2|Mux10~13 )
// \Areg03|Q [5] = DFFEAS(\mux2|Mux10~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [1]),
	.datab(\Areg02|Q [5]),
	.datac(\d_input~combout [5]),
	.datad(\mux2|Mux10~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux10~14 ),
	.regout(\Areg03|Q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[5]~I .lut_mask = "F588";
defparam \Areg03|Q[5]~I .operation_mode = "normal";
defparam \Areg03|Q[5]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[5]~I .register_cascade_mode = "off";
defparam \Areg03|Q[5]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[5]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_216
cyclone_io \d_input[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [6]),
	.regout(),
	.padio(d_input[6]));
// synopsys translate_off
defparam \d_input[6]~I .input_async_reset = "none";
defparam \d_input[6]~I .input_power_up = "low";
defparam \d_input[6]~I .input_register_mode = "none";
defparam \d_input[6]~I .input_sync_reset = "none";
defparam \d_input[6]~I .oe_async_reset = "none";
defparam \d_input[6]~I .oe_power_up = "low";
defparam \d_input[6]~I .oe_register_mode = "none";
defparam \d_input[6]~I .oe_sync_reset = "none";
defparam \d_input[6]~I .operation_mode = "input";
defparam \d_input[6]~I .output_async_reset = "none";
defparam \d_input[6]~I .output_power_up = "low";
defparam \d_input[6]~I .output_register_mode = "none";
defparam \d_input[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X10_Y17_N5
cyclone_lcell \Areg02|Q[6]~I (
// Equation(s):
// \mux1|Mux9~13  = \DR~combout [1] & (B3_Q[6] # \DR~combout [0]) # !\DR~combout [1] & \Areg00|Q [6] & (!\DR~combout [0])
// \Areg02|Q [6] = DFFEAS(\mux1|Mux9~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\Areg00|Q [6]),
	.datac(\d_input~combout [6]),
	.datad(\DR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux9~13 ),
	.regout(\Areg02|Q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[6]~I .lut_mask = "AAE4";
defparam \Areg02|Q[6]~I .operation_mode = "normal";
defparam \Areg02|Q[6]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[6]~I .register_cascade_mode = "off";
defparam \Areg02|Q[6]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[6]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y18_N4
cyclone_lcell \Areg00|Q[6]~I (
// Equation(s):
// \mux2|Mux9~13  = \SR~combout [0] & (\SR~combout [1]) # !\SR~combout [0] & (\SR~combout [1] & \Areg02|Q [6] # !\SR~combout [1] & (B1_Q[6]))
// \Areg00|Q [6] = DFFEAS(\mux2|Mux9~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg02|Q [6]),
	.datab(\SR~combout [0]),
	.datac(\d_input~combout [6]),
	.datad(\SR~combout [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux9~13 ),
	.regout(\Areg00|Q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[6]~I .lut_mask = "EE30";
defparam \Areg00|Q[6]~I .operation_mode = "normal";
defparam \Areg00|Q[6]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[6]~I .register_cascade_mode = "off";
defparam \Areg00|Q[6]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[6]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y17_N8
cyclone_lcell \Areg01|Q[6]~I (
// Equation(s):
// \mux1|Mux9~14  = \DR~combout [0] & (\mux1|Mux9~13  & \Areg03|Q [6] # !\mux1|Mux9~13  & (B2_Q[6])) # !\DR~combout [0] & (\mux1|Mux9~13 )
// \Areg01|Q [6] = DFFEAS(\mux1|Mux9~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [0]),
	.datab(\Areg03|Q [6]),
	.datac(\d_input~combout [6]),
	.datad(\mux1|Mux9~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux9~14 ),
	.regout(\Areg01|Q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[6]~I .lut_mask = "DDA0";
defparam \Areg01|Q[6]~I .operation_mode = "normal";
defparam \Areg01|Q[6]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[6]~I .register_cascade_mode = "off";
defparam \Areg01|Q[6]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[6]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y17_N4
cyclone_lcell \Areg03|Q[6]~I (
// Equation(s):
// \mux2|Mux9~14  = \SR~combout [0] & (\mux2|Mux9~13  & (B4_Q[6]) # !\mux2|Mux9~13  & \Areg01|Q [6]) # !\SR~combout [0] & (\mux2|Mux9~13 )
// \Areg03|Q [6] = DFFEAS(\mux2|Mux9~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [0]),
	.datab(\Areg01|Q [6]),
	.datac(\d_input~combout [6]),
	.datad(\mux2|Mux9~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux9~14 ),
	.regout(\Areg03|Q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[6]~I .lut_mask = "F588";
defparam \Areg03|Q[6]~I .operation_mode = "normal";
defparam \Areg03|Q[6]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[6]~I .register_cascade_mode = "off";
defparam \Areg03|Q[6]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[6]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_217
cyclone_io \d_input[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [7]),
	.regout(),
	.padio(d_input[7]));
// synopsys translate_off
defparam \d_input[7]~I .input_async_reset = "none";
defparam \d_input[7]~I .input_power_up = "low";
defparam \d_input[7]~I .input_register_mode = "none";
defparam \d_input[7]~I .input_sync_reset = "none";
defparam \d_input[7]~I .oe_async_reset = "none";
defparam \d_input[7]~I .oe_power_up = "low";
defparam \d_input[7]~I .oe_register_mode = "none";
defparam \d_input[7]~I .oe_sync_reset = "none";
defparam \d_input[7]~I .operation_mode = "input";
defparam \d_input[7]~I .output_async_reset = "none";
defparam \d_input[7]~I .output_power_up = "low";
defparam \d_input[7]~I .output_register_mode = "none";
defparam \d_input[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X11_Y18_N6
cyclone_lcell \Areg01|Q[7]~I (
// Equation(s):
// \mux1|Mux8~13  = \DR~combout [1] & \DR~combout [0] # !\DR~combout [1] & (\DR~combout [0] & B2_Q[7] # !\DR~combout [0] & (\Areg00|Q [7]))
// \Areg01|Q [7] = DFFEAS(\mux1|Mux8~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [7]),
	.datad(\Areg00|Q [7]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux8~13 ),
	.regout(\Areg01|Q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[7]~I .lut_mask = "D9C8";
defparam \Areg01|Q[7]~I .operation_mode = "normal";
defparam \Areg01|Q[7]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[7]~I .register_cascade_mode = "off";
defparam \Areg01|Q[7]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[7]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y18_N6
cyclone_lcell \Areg00|Q[7]~I (
// Equation(s):
// \mux2|Mux8~13  = \SR~combout [1] & (\SR~combout [0]) # !\SR~combout [1] & (\SR~combout [0] & \Areg01|Q [7] # !\SR~combout [0] & (B1_Q[7]))
// \Areg00|Q [7] = DFFEAS(\mux2|Mux8~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg01|Q [7]),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [7]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux8~13 ),
	.regout(\Areg00|Q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[7]~I .lut_mask = "EE30";
defparam \Areg00|Q[7]~I .operation_mode = "normal";
defparam \Areg00|Q[7]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[7]~I .register_cascade_mode = "off";
defparam \Areg00|Q[7]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[7]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y18_N9
cyclone_lcell \Areg02|Q[7]~I (
// Equation(s):
// \mux1|Mux8~14  = \mux1|Mux8~13  & (\Areg03|Q [7] # !\DR~combout [1]) # !\mux1|Mux8~13  & \DR~combout [1] & B3_Q[7]
// \Areg02|Q [7] = DFFEAS(\mux1|Mux8~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\mux1|Mux8~13 ),
	.datab(\DR~combout [1]),
	.datac(\d_input~combout [7]),
	.datad(\Areg03|Q [7]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux8~14 ),
	.regout(\Areg02|Q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[7]~I .lut_mask = "EA62";
defparam \Areg02|Q[7]~I .operation_mode = "normal";
defparam \Areg02|Q[7]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[7]~I .register_cascade_mode = "off";
defparam \Areg02|Q[7]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[7]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y16_N2
cyclone_lcell \Areg03|Q[7]~I (
// Equation(s):
// \mux2|Mux8~14  = \mux2|Mux8~13  & (B4_Q[7] # !\SR~combout [1]) # !\mux2|Mux8~13  & \SR~combout [1] & (\Areg02|Q [7])
// \Areg03|Q [7] = DFFEAS(\mux2|Mux8~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\mux2|Mux8~13 ),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [7]),
	.datad(\Areg02|Q [7]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux8~14 ),
	.regout(\Areg03|Q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[7]~I .lut_mask = "E6A2";
defparam \Areg03|Q[7]~I .operation_mode = "normal";
defparam \Areg03|Q[7]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[7]~I .register_cascade_mode = "off";
defparam \Areg03|Q[7]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[7]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_223
cyclone_io \d_input[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [8]),
	.regout(),
	.padio(d_input[8]));
// synopsys translate_off
defparam \d_input[8]~I .input_async_reset = "none";
defparam \d_input[8]~I .input_power_up = "low";
defparam \d_input[8]~I .input_register_mode = "none";
defparam \d_input[8]~I .input_sync_reset = "none";
defparam \d_input[8]~I .oe_async_reset = "none";
defparam \d_input[8]~I .oe_power_up = "low";
defparam \d_input[8]~I .oe_register_mode = "none";
defparam \d_input[8]~I .oe_sync_reset = "none";
defparam \d_input[8]~I .operation_mode = "input";
defparam \d_input[8]~I .output_async_reset = "none";
defparam \d_input[8]~I .output_power_up = "low";
defparam \d_input[8]~I .output_register_mode = "none";
defparam \d_input[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X10_Y18_N0
cyclone_lcell \Areg00|Q[8]~I (
// Equation(s):
// \mux2|Mux7~13  = \SR~combout [0] & (\SR~combout [1]) # !\SR~combout [0] & (\SR~combout [1] & \Areg02|Q [8] # !\SR~combout [1] & (B1_Q[8]))
// \Areg00|Q [8] = DFFEAS(\mux2|Mux7~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg02|Q [8]),
	.datab(\SR~combout [0]),
	.datac(\d_input~combout [8]),
	.datad(\SR~combout [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux7~13 ),
	.regout(\Areg00|Q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[8]~I .lut_mask = "EE30";
defparam \Areg00|Q[8]~I .operation_mode = "normal";
defparam \Areg00|Q[8]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[8]~I .register_cascade_mode = "off";
defparam \Areg00|Q[8]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[8]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y17_N6
cyclone_lcell \Areg02|Q[8]~I (
// Equation(s):
// \mux1|Mux7~13  = \DR~combout [1] & (B3_Q[8] # \DR~combout [0]) # !\DR~combout [1] & \Areg00|Q [8] & (!\DR~combout [0])
// \Areg02|Q [8] = DFFEAS(\mux1|Mux7~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\Areg00|Q [8]),
	.datac(\d_input~combout [8]),
	.datad(\DR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux7~13 ),
	.regout(\Areg02|Q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[8]~I .lut_mask = "AAE4";
defparam \Areg02|Q[8]~I .operation_mode = "normal";
defparam \Areg02|Q[8]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[8]~I .register_cascade_mode = "off";
defparam \Areg02|Q[8]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[8]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y17_N6
cyclone_lcell \Areg01|Q[8]~I (
// Equation(s):
// \mux1|Mux7~14  = \DR~combout [0] & (\mux1|Mux7~13  & \Areg03|Q [8] # !\mux1|Mux7~13  & (B2_Q[8])) # !\DR~combout [0] & (\mux1|Mux7~13 )
// \Areg01|Q [8] = DFFEAS(\mux1|Mux7~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [0]),
	.datab(\Areg03|Q [8]),
	.datac(\d_input~combout [8]),
	.datad(\mux1|Mux7~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux7~14 ),
	.regout(\Areg01|Q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[8]~I .lut_mask = "DDA0";
defparam \Areg01|Q[8]~I .operation_mode = "normal";
defparam \Areg01|Q[8]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[8]~I .register_cascade_mode = "off";
defparam \Areg01|Q[8]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[8]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y17_N5
cyclone_lcell \Areg03|Q[8]~I (
// Equation(s):
// \mux2|Mux7~14  = \SR~combout [0] & (\mux2|Mux7~13  & B4_Q[8] # !\mux2|Mux7~13  & (\Areg01|Q [8])) # !\SR~combout [0] & \mux2|Mux7~13 
// \Areg03|Q [8] = DFFEAS(\mux2|Mux7~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [0]),
	.datab(\mux2|Mux7~13 ),
	.datac(\d_input~combout [8]),
	.datad(\Areg01|Q [8]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux7~14 ),
	.regout(\Areg03|Q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[8]~I .lut_mask = "E6C4";
defparam \Areg03|Q[8]~I .operation_mode = "normal";
defparam \Areg03|Q[8]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[8]~I .register_cascade_mode = "off";
defparam \Areg03|Q[8]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[8]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_224
cyclone_io \d_input[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [9]),
	.regout(),
	.padio(d_input[9]));
// synopsys translate_off
defparam \d_input[9]~I .input_async_reset = "none";
defparam \d_input[9]~I .input_power_up = "low";
defparam \d_input[9]~I .input_register_mode = "none";
defparam \d_input[9]~I .input_sync_reset = "none";
defparam \d_input[9]~I .oe_async_reset = "none";
defparam \d_input[9]~I .oe_power_up = "low";
defparam \d_input[9]~I .oe_register_mode = "none";
defparam \d_input[9]~I .oe_sync_reset = "none";
defparam \d_input[9]~I .operation_mode = "input";
defparam \d_input[9]~I .output_async_reset = "none";
defparam \d_input[9]~I .output_power_up = "low";
defparam \d_input[9]~I .output_register_mode = "none";
defparam \d_input[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X12_Y18_N7
cyclone_lcell \Areg01|Q[9]~I (
// Equation(s):
// \mux1|Mux6~13  = \DR~combout [1] & \DR~combout [0] # !\DR~combout [1] & (\DR~combout [0] & B2_Q[9] # !\DR~combout [0] & (\Areg00|Q [9]))
// \Areg01|Q [9] = DFFEAS(\mux1|Mux6~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [9]),
	.datad(\Areg00|Q [9]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux6~13 ),
	.regout(\Areg01|Q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[9]~I .lut_mask = "D9C8";
defparam \Areg01|Q[9]~I .operation_mode = "normal";
defparam \Areg01|Q[9]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[9]~I .register_cascade_mode = "off";
defparam \Areg01|Q[9]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[9]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y18_N6
cyclone_lcell \Areg00|Q[9]~I (
// Equation(s):
// \mux2|Mux6~13  = \SR~combout [0] & (\Areg01|Q [9] # \SR~combout [1]) # !\SR~combout [0] & (B1_Q[9] & !\SR~combout [1])
// \Areg00|Q [9] = DFFEAS(\mux2|Mux6~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg01|Q [9]),
	.datab(\SR~combout [0]),
	.datac(\d_input~combout [9]),
	.datad(\SR~combout [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux6~13 ),
	.regout(\Areg00|Q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[9]~I .lut_mask = "CCB8";
defparam \Areg00|Q[9]~I .operation_mode = "normal";
defparam \Areg00|Q[9]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[9]~I .register_cascade_mode = "off";
defparam \Areg00|Q[9]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[9]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y17_N4
cyclone_lcell \Areg02|Q[9]~I (
// Equation(s):
// \mux1|Mux6~14  = \DR~combout [1] & (\mux1|Mux6~13  & \Areg03|Q [9] # !\mux1|Mux6~13  & (B3_Q[9])) # !\DR~combout [1] & (\mux1|Mux6~13 )
// \Areg02|Q [9] = DFFEAS(\mux1|Mux6~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\Areg03|Q [9]),
	.datac(\d_input~combout [9]),
	.datad(\mux1|Mux6~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux6~14 ),
	.regout(\Areg02|Q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[9]~I .lut_mask = "DDA0";
defparam \Areg02|Q[9]~I .operation_mode = "normal";
defparam \Areg02|Q[9]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[9]~I .register_cascade_mode = "off";
defparam \Areg02|Q[9]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[9]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y17_N3
cyclone_lcell \Areg03|Q[9]~I (
// Equation(s):
// \mux2|Mux6~14  = \SR~combout [1] & (\mux2|Mux6~13  & (B4_Q[9]) # !\mux2|Mux6~13  & \Areg02|Q [9]) # !\SR~combout [1] & (\mux2|Mux6~13 )
// \Areg03|Q [9] = DFFEAS(\mux2|Mux6~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [1]),
	.datab(\Areg02|Q [9]),
	.datac(\d_input~combout [9]),
	.datad(\mux2|Mux6~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux6~14 ),
	.regout(\Areg03|Q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[9]~I .lut_mask = "F588";
defparam \Areg03|Q[9]~I .operation_mode = "normal";
defparam \Areg03|Q[9]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[9]~I .register_cascade_mode = "off";
defparam \Areg03|Q[9]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[9]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_225
cyclone_io \d_input[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [10]),
	.regout(),
	.padio(d_input[10]));
// synopsys translate_off
defparam \d_input[10]~I .input_async_reset = "none";
defparam \d_input[10]~I .input_power_up = "low";
defparam \d_input[10]~I .input_register_mode = "none";
defparam \d_input[10]~I .input_sync_reset = "none";
defparam \d_input[10]~I .oe_async_reset = "none";
defparam \d_input[10]~I .oe_power_up = "low";
defparam \d_input[10]~I .oe_register_mode = "none";
defparam \d_input[10]~I .oe_sync_reset = "none";
defparam \d_input[10]~I .operation_mode = "input";
defparam \d_input[10]~I .output_async_reset = "none";
defparam \d_input[10]~I .output_power_up = "low";
defparam \d_input[10]~I .output_register_mode = "none";
defparam \d_input[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X10_Y17_N4
cyclone_lcell \Areg02|Q[10]~I (
// Equation(s):
// \mux1|Mux5~13  = \DR~combout [1] & (B3_Q[10] # \DR~combout [0]) # !\DR~combout [1] & \Areg00|Q [10] & (!\DR~combout [0])
// \Areg02|Q [10] = DFFEAS(\mux1|Mux5~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\Areg00|Q [10]),
	.datac(\d_input~combout [10]),
	.datad(\DR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux5~13 ),
	.regout(\Areg02|Q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[10]~I .lut_mask = "AAE4";
defparam \Areg02|Q[10]~I .operation_mode = "normal";
defparam \Areg02|Q[10]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[10]~I .register_cascade_mode = "off";
defparam \Areg02|Q[10]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[10]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y18_N5
cyclone_lcell \Areg00|Q[10]~I (
// Equation(s):
// \mux2|Mux5~13  = \SR~combout [0] & (\SR~combout [1]) # !\SR~combout [0] & (\SR~combout [1] & \Areg02|Q [10] # !\SR~combout [1] & (B1_Q[10]))
// \Areg00|Q [10] = DFFEAS(\mux2|Mux5~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg02|Q [10]),
	.datab(\SR~combout [0]),
	.datac(\d_input~combout [10]),
	.datad(\SR~combout [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux5~13 ),
	.regout(\Areg00|Q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[10]~I .lut_mask = "EE30";
defparam \Areg00|Q[10]~I .operation_mode = "normal";
defparam \Areg00|Q[10]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[10]~I .register_cascade_mode = "off";
defparam \Areg00|Q[10]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[10]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y17_N2
cyclone_lcell \Areg01|Q[10]~I (
// Equation(s):
// \mux1|Mux5~14  = \mux1|Mux5~13  & (\Areg03|Q [10] # !\DR~combout [0]) # !\mux1|Mux5~13  & (B2_Q[10] & \DR~combout [0])
// \Areg01|Q [10] = DFFEAS(\mux1|Mux5~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg03|Q [10]),
	.datab(\mux1|Mux5~13 ),
	.datac(\d_input~combout [10]),
	.datad(\DR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux5~14 ),
	.regout(\Areg01|Q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[10]~I .lut_mask = "B8CC";
defparam \Areg01|Q[10]~I .operation_mode = "normal";
defparam \Areg01|Q[10]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[10]~I .register_cascade_mode = "off";
defparam \Areg01|Q[10]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[10]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y17_N7
cyclone_lcell \Areg03|Q[10]~I (
// Equation(s):
// \mux2|Mux5~14  = \mux2|Mux5~13  & (B4_Q[10] # !\SR~combout [0]) # !\mux2|Mux5~13  & \Areg01|Q [10] & (\SR~combout [0])
// \Areg03|Q [10] = DFFEAS(\mux2|Mux5~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg01|Q [10]),
	.datab(\mux2|Mux5~13 ),
	.datac(\d_input~combout [10]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux5~14 ),
	.regout(\Areg03|Q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[10]~I .lut_mask = "E2CC";
defparam \Areg03|Q[10]~I .operation_mode = "normal";
defparam \Areg03|Q[10]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[10]~I .register_cascade_mode = "off";
defparam \Areg03|Q[10]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[10]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_226
cyclone_io \d_input[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [11]),
	.regout(),
	.padio(d_input[11]));
// synopsys translate_off
defparam \d_input[11]~I .input_async_reset = "none";
defparam \d_input[11]~I .input_power_up = "low";
defparam \d_input[11]~I .input_register_mode = "none";
defparam \d_input[11]~I .input_sync_reset = "none";
defparam \d_input[11]~I .oe_async_reset = "none";
defparam \d_input[11]~I .oe_power_up = "low";
defparam \d_input[11]~I .oe_register_mode = "none";
defparam \d_input[11]~I .oe_sync_reset = "none";
defparam \d_input[11]~I .operation_mode = "input";
defparam \d_input[11]~I .output_async_reset = "none";
defparam \d_input[11]~I .output_power_up = "low";
defparam \d_input[11]~I .output_register_mode = "none";
defparam \d_input[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X12_Y18_N5
cyclone_lcell \Areg01|Q[11]~I (
// Equation(s):
// \mux1|Mux4~13  = \DR~combout [1] & \DR~combout [0] # !\DR~combout [1] & (\DR~combout [0] & B2_Q[11] # !\DR~combout [0] & (\Areg00|Q [11]))
// \Areg01|Q [11] = DFFEAS(\mux1|Mux4~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [11]),
	.datad(\Areg00|Q [11]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux4~13 ),
	.regout(\Areg01|Q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[11]~I .lut_mask = "D9C8";
defparam \Areg01|Q[11]~I .operation_mode = "normal";
defparam \Areg01|Q[11]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[11]~I .register_cascade_mode = "off";
defparam \Areg01|Q[11]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[11]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y18_N0
cyclone_lcell \Areg00|Q[11]~I (
// Equation(s):
// \mux2|Mux4~13  = \SR~combout [1] & \SR~combout [0] # !\SR~combout [1] & (\SR~combout [0] & (\Areg01|Q [11]) # !\SR~combout [0] & B1_Q[11])
// \Areg00|Q [11] = DFFEAS(\mux2|Mux4~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [1]),
	.datab(\SR~combout [0]),
	.datac(\d_input~combout [11]),
	.datad(\Areg01|Q [11]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux4~13 ),
	.regout(\Areg00|Q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[11]~I .lut_mask = "DC98";
defparam \Areg00|Q[11]~I .operation_mode = "normal";
defparam \Areg00|Q[11]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[11]~I .register_cascade_mode = "off";
defparam \Areg00|Q[11]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[11]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y17_N8
cyclone_lcell \Areg02|Q[11]~I (
// Equation(s):
// \mux1|Mux4~14  = \mux1|Mux4~13  & (\Areg03|Q [11] # !\DR~combout [1]) # !\mux1|Mux4~13  & (B3_Q[11] & \DR~combout [1])
// \Areg02|Q [11] = DFFEAS(\mux1|Mux4~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg03|Q [11]),
	.datab(\mux1|Mux4~13 ),
	.datac(\d_input~combout [11]),
	.datad(\DR~combout [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux4~14 ),
	.regout(\Areg02|Q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[11]~I .lut_mask = "B8CC";
defparam \Areg02|Q[11]~I .operation_mode = "normal";
defparam \Areg02|Q[11]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[11]~I .register_cascade_mode = "off";
defparam \Areg02|Q[11]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[11]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y17_N9
cyclone_lcell \Areg03|Q[11]~I (
// Equation(s):
// \mux2|Mux4~14  = \SR~combout [1] & (\mux2|Mux4~13  & (B4_Q[11]) # !\mux2|Mux4~13  & \Areg02|Q [11]) # !\SR~combout [1] & (\mux2|Mux4~13 )
// \Areg03|Q [11] = DFFEAS(\mux2|Mux4~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [1]),
	.datab(\Areg02|Q [11]),
	.datac(\d_input~combout [11]),
	.datad(\mux2|Mux4~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux4~14 ),
	.regout(\Areg03|Q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[11]~I .lut_mask = "F588";
defparam \Areg03|Q[11]~I .operation_mode = "normal";
defparam \Areg03|Q[11]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[11]~I .register_cascade_mode = "off";
defparam \Areg03|Q[11]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[11]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_234
cyclone_io \d_input[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [12]),
	.regout(),
	.padio(d_input[12]));
// synopsys translate_off
defparam \d_input[12]~I .input_async_reset = "none";
defparam \d_input[12]~I .input_power_up = "low";
defparam \d_input[12]~I .input_register_mode = "none";
defparam \d_input[12]~I .input_sync_reset = "none";
defparam \d_input[12]~I .oe_async_reset = "none";
defparam \d_input[12]~I .oe_power_up = "low";
defparam \d_input[12]~I .oe_register_mode = "none";
defparam \d_input[12]~I .oe_sync_reset = "none";
defparam \d_input[12]~I .operation_mode = "input";
defparam \d_input[12]~I .output_async_reset = "none";
defparam \d_input[12]~I .output_power_up = "low";
defparam \d_input[12]~I .output_register_mode = "none";
defparam \d_input[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X10_Y18_N8
cyclone_lcell \Areg02|Q[12]~I (
// Equation(s):
// \mux1|Mux3~13  = \DR~combout [0] & \DR~combout [1] # !\DR~combout [0] & (\DR~combout [1] & B3_Q[12] # !\DR~combout [1] & (\Areg00|Q [12]))
// \Areg02|Q [12] = DFFEAS(\mux1|Mux3~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [0]),
	.datab(\DR~combout [1]),
	.datac(\d_input~combout [12]),
	.datad(\Areg00|Q [12]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux3~13 ),
	.regout(\Areg02|Q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[12]~I .lut_mask = "D9C8";
defparam \Areg02|Q[12]~I .operation_mode = "normal";
defparam \Areg02|Q[12]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[12]~I .register_cascade_mode = "off";
defparam \Areg02|Q[12]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[12]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y18_N3
cyclone_lcell \Areg00|Q[12]~I (
// Equation(s):
// \mux2|Mux3~13  = \SR~combout [0] & (\SR~combout [1]) # !\SR~combout [0] & (\SR~combout [1] & \Areg02|Q [12] # !\SR~combout [1] & (B1_Q[12]))
// \Areg00|Q [12] = DFFEAS(\mux2|Mux3~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [0]),
	.datab(\Areg02|Q [12]),
	.datac(\d_input~combout [12]),
	.datad(\SR~combout [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux3~13 ),
	.regout(\Areg00|Q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[12]~I .lut_mask = "EE50";
defparam \Areg00|Q[12]~I .operation_mode = "normal";
defparam \Areg00|Q[12]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[12]~I .register_cascade_mode = "off";
defparam \Areg00|Q[12]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[12]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y17_N1
cyclone_lcell \Areg01|Q[12]~I (
// Equation(s):
// \mux1|Mux3~14  = \DR~combout [0] & (\mux1|Mux3~13  & \Areg03|Q [12] # !\mux1|Mux3~13  & (B2_Q[12])) # !\DR~combout [0] & (\mux1|Mux3~13 )
// \Areg01|Q [12] = DFFEAS(\mux1|Mux3~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [0]),
	.datab(\Areg03|Q [12]),
	.datac(\d_input~combout [12]),
	.datad(\mux1|Mux3~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux3~14 ),
	.regout(\Areg01|Q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[12]~I .lut_mask = "DDA0";
defparam \Areg01|Q[12]~I .operation_mode = "normal";
defparam \Areg01|Q[12]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[12]~I .register_cascade_mode = "off";
defparam \Areg01|Q[12]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[12]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y17_N3
cyclone_lcell \Areg03|Q[12]~I (
// Equation(s):
// \mux2|Mux3~14  = \SR~combout [0] & (\mux2|Mux3~13  & (B4_Q[12]) # !\mux2|Mux3~13  & \Areg01|Q [12]) # !\SR~combout [0] & (\mux2|Mux3~13 )
// \Areg03|Q [12] = DFFEAS(\mux2|Mux3~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg01|Q [12]),
	.datab(\SR~combout [0]),
	.datac(\d_input~combout [12]),
	.datad(\mux2|Mux3~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux3~14 ),
	.regout(\Areg03|Q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[12]~I .lut_mask = "F388";
defparam \Areg03|Q[12]~I .operation_mode = "normal";
defparam \Areg03|Q[12]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[12]~I .register_cascade_mode = "off";
defparam \Areg03|Q[12]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[12]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_235
cyclone_io \d_input[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [13]),
	.regout(),
	.padio(d_input[13]));
// synopsys translate_off
defparam \d_input[13]~I .input_async_reset = "none";
defparam \d_input[13]~I .input_power_up = "low";
defparam \d_input[13]~I .input_register_mode = "none";
defparam \d_input[13]~I .input_sync_reset = "none";
defparam \d_input[13]~I .oe_async_reset = "none";
defparam \d_input[13]~I .oe_power_up = "low";
defparam \d_input[13]~I .oe_register_mode = "none";
defparam \d_input[13]~I .oe_sync_reset = "none";
defparam \d_input[13]~I .operation_mode = "input";
defparam \d_input[13]~I .output_async_reset = "none";
defparam \d_input[13]~I .output_power_up = "low";
defparam \d_input[13]~I .output_register_mode = "none";
defparam \d_input[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X12_Y18_N9
cyclone_lcell \Areg00|Q[13]~I (
// Equation(s):
// \mux2|Mux2~13  = \SR~combout [1] & \SR~combout [0] # !\SR~combout [1] & (\SR~combout [0] & (\Areg01|Q [13]) # !\SR~combout [0] & B1_Q[13])
// \Areg00|Q [13] = DFFEAS(\mux2|Mux2~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [1]),
	.datab(\SR~combout [0]),
	.datac(\d_input~combout [13]),
	.datad(\Areg01|Q [13]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux2~13 ),
	.regout(\Areg00|Q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[13]~I .lut_mask = "DC98";
defparam \Areg00|Q[13]~I .operation_mode = "normal";
defparam \Areg00|Q[13]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[13]~I .register_cascade_mode = "off";
defparam \Areg00|Q[13]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[13]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y18_N1
cyclone_lcell \Areg01|Q[13]~I (
// Equation(s):
// \mux1|Mux2~13  = \DR~combout [0] & (B2_Q[13] # \DR~combout [1]) # !\DR~combout [0] & \Areg00|Q [13] & (!\DR~combout [1])
// \Areg01|Q [13] = DFFEAS(\mux1|Mux2~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg00|Q [13]),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [13]),
	.datad(\DR~combout [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux2~13 ),
	.regout(\Areg01|Q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[13]~I .lut_mask = "CCE2";
defparam \Areg01|Q[13]~I .operation_mode = "normal";
defparam \Areg01|Q[13]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[13]~I .register_cascade_mode = "off";
defparam \Areg01|Q[13]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[13]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y16_N5
cyclone_lcell \Areg02|Q[13]~I (
// Equation(s):
// \mux1|Mux2~14  = \DR~combout [1] & (\mux1|Mux2~13  & \Areg03|Q [13] # !\mux1|Mux2~13  & (B3_Q[13])) # !\DR~combout [1] & (\mux1|Mux2~13 )
// \Areg02|Q [13] = DFFEAS(\mux1|Mux2~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\Areg03|Q [13]),
	.datac(\d_input~combout [13]),
	.datad(\mux1|Mux2~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux2~14 ),
	.regout(\Areg02|Q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[13]~I .lut_mask = "DDA0";
defparam \Areg02|Q[13]~I .operation_mode = "normal";
defparam \Areg02|Q[13]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[13]~I .register_cascade_mode = "off";
defparam \Areg02|Q[13]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[13]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y16_N4
cyclone_lcell \Areg03|Q[13]~I (
// Equation(s):
// \mux2|Mux2~14  = \mux2|Mux2~13  & (B4_Q[13] # !\SR~combout [1]) # !\mux2|Mux2~13  & \SR~combout [1] & (\Areg02|Q [13])
// \Areg03|Q [13] = DFFEAS(\mux2|Mux2~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\mux2|Mux2~13 ),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [13]),
	.datad(\Areg02|Q [13]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux2~14 ),
	.regout(\Areg03|Q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[13]~I .lut_mask = "E6A2";
defparam \Areg03|Q[13]~I .operation_mode = "normal";
defparam \Areg03|Q[13]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[13]~I .register_cascade_mode = "off";
defparam \Areg03|Q[13]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[13]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_236
cyclone_io \d_input[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [14]),
	.regout(),
	.padio(d_input[14]));
// synopsys translate_off
defparam \d_input[14]~I .input_async_reset = "none";
defparam \d_input[14]~I .input_power_up = "low";
defparam \d_input[14]~I .input_register_mode = "none";
defparam \d_input[14]~I .input_sync_reset = "none";
defparam \d_input[14]~I .oe_async_reset = "none";
defparam \d_input[14]~I .oe_power_up = "low";
defparam \d_input[14]~I .oe_register_mode = "none";
defparam \d_input[14]~I .oe_sync_reset = "none";
defparam \d_input[14]~I .operation_mode = "input";
defparam \d_input[14]~I .output_async_reset = "none";
defparam \d_input[14]~I .output_power_up = "low";
defparam \d_input[14]~I .output_register_mode = "none";
defparam \d_input[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X10_Y18_N1
cyclone_lcell \Areg02|Q[14]~I (
// Equation(s):
// \mux1|Mux1~13  = \DR~combout [1] & (B3_Q[14] # \DR~combout [0]) # !\DR~combout [1] & \Areg00|Q [14] & (!\DR~combout [0])
// \Areg02|Q [14] = DFFEAS(\mux1|Mux1~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg00|Q [14]),
	.datab(\DR~combout [1]),
	.datac(\d_input~combout [14]),
	.datad(\DR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux1~13 ),
	.regout(\Areg02|Q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[14]~I .lut_mask = "CCE2";
defparam \Areg02|Q[14]~I .operation_mode = "normal";
defparam \Areg02|Q[14]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[14]~I .register_cascade_mode = "off";
defparam \Areg02|Q[14]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[14]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y18_N7
cyclone_lcell \Areg00|Q[14]~I (
// Equation(s):
// \mux2|Mux1~13  = \SR~combout [0] & (\SR~combout [1]) # !\SR~combout [0] & (\SR~combout [1] & \Areg02|Q [14] # !\SR~combout [1] & (B1_Q[14]))
// \Areg00|Q [14] = DFFEAS(\mux2|Mux1~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg02|Q [14]),
	.datab(\SR~combout [0]),
	.datac(\d_input~combout [14]),
	.datad(\SR~combout [1]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux1~13 ),
	.regout(\Areg00|Q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[14]~I .lut_mask = "EE30";
defparam \Areg00|Q[14]~I .operation_mode = "normal";
defparam \Areg00|Q[14]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[14]~I .register_cascade_mode = "off";
defparam \Areg00|Q[14]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[14]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y18_N4
cyclone_lcell \Areg01|Q[14]~I (
// Equation(s):
// \mux1|Mux1~14  = \mux1|Mux1~13  & (\Areg03|Q [14] # !\DR~combout [0]) # !\mux1|Mux1~13  & \DR~combout [0] & B2_Q[14]
// \Areg01|Q [14] = DFFEAS(\mux1|Mux1~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\mux1|Mux1~13 ),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [14]),
	.datad(\Areg03|Q [14]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux1~14 ),
	.regout(\Areg01|Q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[14]~I .lut_mask = "EA62";
defparam \Areg01|Q[14]~I .operation_mode = "normal";
defparam \Areg01|Q[14]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[14]~I .register_cascade_mode = "off";
defparam \Areg01|Q[14]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[14]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y18_N1
cyclone_lcell \Areg03|Q[14]~I (
// Equation(s):
// \mux2|Mux1~14  = \SR~combout [0] & (\mux2|Mux1~13  & (B4_Q[14]) # !\mux2|Mux1~13  & \Areg01|Q [14]) # !\SR~combout [0] & (\mux2|Mux1~13 )
// \Areg03|Q [14] = DFFEAS(\mux2|Mux1~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [0]),
	.datab(\Areg01|Q [14]),
	.datac(\d_input~combout [14]),
	.datad(\mux2|Mux1~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux1~14 ),
	.regout(\Areg03|Q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[14]~I .lut_mask = "F588";
defparam \Areg03|Q[14]~I .operation_mode = "normal";
defparam \Areg03|Q[14]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[14]~I .register_cascade_mode = "off";
defparam \Areg03|Q[14]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[14]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_237
cyclone_io \d_input[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d_input~combout [15]),
	.regout(),
	.padio(d_input[15]));
// synopsys translate_off
defparam \d_input[15]~I .input_async_reset = "none";
defparam \d_input[15]~I .input_power_up = "low";
defparam \d_input[15]~I .input_register_mode = "none";
defparam \d_input[15]~I .input_sync_reset = "none";
defparam \d_input[15]~I .oe_async_reset = "none";
defparam \d_input[15]~I .oe_power_up = "low";
defparam \d_input[15]~I .oe_register_mode = "none";
defparam \d_input[15]~I .oe_sync_reset = "none";
defparam \d_input[15]~I .operation_mode = "input";
defparam \d_input[15]~I .output_async_reset = "none";
defparam \d_input[15]~I .output_power_up = "low";
defparam \d_input[15]~I .output_register_mode = "none";
defparam \d_input[15]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X12_Y18_N4
cyclone_lcell \Areg01|Q[15]~I (
// Equation(s):
// \mux1|Mux0~13  = \DR~combout [1] & \DR~combout [0] # !\DR~combout [1] & (\DR~combout [0] & B2_Q[15] # !\DR~combout [0] & (\Areg00|Q [15]))
// \Areg01|Q [15] = DFFEAS(\mux1|Mux0~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~44 , \d_input~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\DR~combout [0]),
	.datac(\d_input~combout [15]),
	.datad(\Areg00|Q [15]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~44 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux0~13 ),
	.regout(\Areg01|Q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg01|Q[15]~I .lut_mask = "D9C8";
defparam \Areg01|Q[15]~I .operation_mode = "normal";
defparam \Areg01|Q[15]~I .output_mode = "reg_and_comb";
defparam \Areg01|Q[15]~I .register_cascade_mode = "off";
defparam \Areg01|Q[15]~I .sum_lutc_input = "qfbk";
defparam \Areg01|Q[15]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y18_N3
cyclone_lcell \Areg00|Q[15]~I (
// Equation(s):
// \mux2|Mux0~13  = \SR~combout [1] & (\SR~combout [0]) # !\SR~combout [1] & (\SR~combout [0] & \Areg01|Q [15] # !\SR~combout [0] & (B1_Q[15]))
// \Areg00|Q [15] = DFFEAS(\mux2|Mux0~13 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \Areg00|process0~0 , \d_input~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\SR~combout [1]),
	.datab(\Areg01|Q [15]),
	.datac(\d_input~combout [15]),
	.datad(\SR~combout [0]),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg00|process0~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux0~13 ),
	.regout(\Areg00|Q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg00|Q[15]~I .lut_mask = "EE50";
defparam \Areg00|Q[15]~I .operation_mode = "normal";
defparam \Areg00|Q[15]~I .output_mode = "reg_and_comb";
defparam \Areg00|Q[15]~I .register_cascade_mode = "off";
defparam \Areg00|Q[15]~I .sum_lutc_input = "qfbk";
defparam \Areg00|Q[15]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y17_N9
cyclone_lcell \Areg02|Q[15]~I (
// Equation(s):
// \mux1|Mux0~14  = \DR~combout [1] & (\mux1|Mux0~13  & \Areg03|Q [15] # !\mux1|Mux0~13  & (B3_Q[15])) # !\DR~combout [1] & (\mux1|Mux0~13 )
// \Areg02|Q [15] = DFFEAS(\mux1|Mux0~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~45 , \d_input~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DR~combout [1]),
	.datab(\Areg03|Q [15]),
	.datac(\d_input~combout [15]),
	.datad(\mux1|Mux0~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~45 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux1|Mux0~14 ),
	.regout(\Areg02|Q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg02|Q[15]~I .lut_mask = "DDA0";
defparam \Areg02|Q[15]~I .operation_mode = "normal";
defparam \Areg02|Q[15]~I .output_mode = "reg_and_comb";
defparam \Areg02|Q[15]~I .register_cascade_mode = "off";
defparam \Areg02|Q[15]~I .sum_lutc_input = "qfbk";
defparam \Areg02|Q[15]~I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y17_N8
cyclone_lcell \Areg03|Q[15]~I (
// Equation(s):
// \mux2|Mux0~14  = \SR~combout [1] & (\mux2|Mux0~13  & (B4_Q[15]) # !\mux2|Mux0~13  & \Areg02|Q [15]) # !\SR~combout [1] & (\mux2|Mux0~13 )
// \Areg03|Q [15] = DFFEAS(\mux2|Mux0~14 , GLOBAL(\clk~combout ), GLOBAL(\reset~combout ), , \des_decoder|sel01~46 , \d_input~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Areg02|Q [15]),
	.datab(\SR~combout [1]),
	.datac(\d_input~combout [15]),
	.datad(\mux2|Mux0~13 ),
	.aclr(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\des_decoder|sel01~46 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux2|Mux0~14 ),
	.regout(\Areg03|Q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Areg03|Q[15]~I .lut_mask = "F388";
defparam \Areg03|Q[15]~I .operation_mode = "normal";
defparam \Areg03|Q[15]~I .output_mode = "reg_and_comb";
defparam \Areg03|Q[15]~I .register_cascade_mode = "off";
defparam \Areg03|Q[15]~I .sum_lutc_input = "qfbk";
defparam \Areg03|Q[15]~I .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_41
cyclone_io \DR_data[0]~I (
	.datain(\mux1|Mux15~22 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[0]));
// synopsys translate_off
defparam \DR_data[0]~I .input_async_reset = "none";
defparam \DR_data[0]~I .input_power_up = "low";
defparam \DR_data[0]~I .input_register_mode = "none";
defparam \DR_data[0]~I .input_sync_reset = "none";
defparam \DR_data[0]~I .oe_async_reset = "none";
defparam \DR_data[0]~I .oe_power_up = "low";
defparam \DR_data[0]~I .oe_register_mode = "none";
defparam \DR_data[0]~I .oe_sync_reset = "none";
defparam \DR_data[0]~I .operation_mode = "output";
defparam \DR_data[0]~I .output_async_reset = "none";
defparam \DR_data[0]~I .output_power_up = "low";
defparam \DR_data[0]~I .output_register_mode = "none";
defparam \DR_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_42
cyclone_io \DR_data[1]~I (
	.datain(\mux1|Mux14~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[1]));
// synopsys translate_off
defparam \DR_data[1]~I .input_async_reset = "none";
defparam \DR_data[1]~I .input_power_up = "low";
defparam \DR_data[1]~I .input_register_mode = "none";
defparam \DR_data[1]~I .input_sync_reset = "none";
defparam \DR_data[1]~I .oe_async_reset = "none";
defparam \DR_data[1]~I .oe_power_up = "low";
defparam \DR_data[1]~I .oe_register_mode = "none";
defparam \DR_data[1]~I .oe_sync_reset = "none";
defparam \DR_data[1]~I .operation_mode = "output";
defparam \DR_data[1]~I .output_async_reset = "none";
defparam \DR_data[1]~I .output_power_up = "low";
defparam \DR_data[1]~I .output_register_mode = "none";
defparam \DR_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_43
cyclone_io \DR_data[2]~I (
	.datain(\mux1|Mux13~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[2]));
// synopsys translate_off
defparam \DR_data[2]~I .input_async_reset = "none";
defparam \DR_data[2]~I .input_power_up = "low";
defparam \DR_data[2]~I .input_register_mode = "none";
defparam \DR_data[2]~I .input_sync_reset = "none";
defparam \DR_data[2]~I .oe_async_reset = "none";
defparam \DR_data[2]~I .oe_power_up = "low";
defparam \DR_data[2]~I .oe_register_mode = "none";
defparam \DR_data[2]~I .oe_sync_reset = "none";
defparam \DR_data[2]~I .operation_mode = "output";
defparam \DR_data[2]~I .output_async_reset = "none";
defparam \DR_data[2]~I .output_power_up = "low";
defparam \DR_data[2]~I .output_register_mode = "none";
defparam \DR_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_44
cyclone_io \DR_data[3]~I (
	.datain(\mux1|Mux12~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[3]));
// synopsys translate_off
defparam \DR_data[3]~I .input_async_reset = "none";
defparam \DR_data[3]~I .input_power_up = "low";
defparam \DR_data[3]~I .input_register_mode = "none";
defparam \DR_data[3]~I .input_sync_reset = "none";
defparam \DR_data[3]~I .oe_async_reset = "none";
defparam \DR_data[3]~I .oe_power_up = "low";
defparam \DR_data[3]~I .oe_register_mode = "none";
defparam \DR_data[3]~I .oe_sync_reset = "none";
defparam \DR_data[3]~I .operation_mode = "output";
defparam \DR_data[3]~I .output_async_reset = "none";
defparam \DR_data[3]~I .output_power_up = "low";
defparam \DR_data[3]~I .output_register_mode = "none";
defparam \DR_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_45
cyclone_io \DR_data[4]~I (
	.datain(\mux1|Mux11~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[4]));
// synopsys translate_off
defparam \DR_data[4]~I .input_async_reset = "none";
defparam \DR_data[4]~I .input_power_up = "low";
defparam \DR_data[4]~I .input_register_mode = "none";
defparam \DR_data[4]~I .input_sync_reset = "none";
defparam \DR_data[4]~I .oe_async_reset = "none";
defparam \DR_data[4]~I .oe_power_up = "low";
defparam \DR_data[4]~I .oe_register_mode = "none";
defparam \DR_data[4]~I .oe_sync_reset = "none";
defparam \DR_data[4]~I .operation_mode = "output";
defparam \DR_data[4]~I .output_async_reset = "none";
defparam \DR_data[4]~I .output_power_up = "low";
defparam \DR_data[4]~I .output_register_mode = "none";
defparam \DR_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_46
cyclone_io \DR_data[5]~I (
	.datain(\mux1|Mux10~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[5]));
// synopsys translate_off
defparam \DR_data[5]~I .input_async_reset = "none";
defparam \DR_data[5]~I .input_power_up = "low";
defparam \DR_data[5]~I .input_register_mode = "none";
defparam \DR_data[5]~I .input_sync_reset = "none";
defparam \DR_data[5]~I .oe_async_reset = "none";
defparam \DR_data[5]~I .oe_power_up = "low";
defparam \DR_data[5]~I .oe_register_mode = "none";
defparam \DR_data[5]~I .oe_sync_reset = "none";
defparam \DR_data[5]~I .operation_mode = "output";
defparam \DR_data[5]~I .output_async_reset = "none";
defparam \DR_data[5]~I .output_power_up = "low";
defparam \DR_data[5]~I .output_register_mode = "none";
defparam \DR_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_47
cyclone_io \DR_data[6]~I (
	.datain(\mux1|Mux9~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[6]));
// synopsys translate_off
defparam \DR_data[6]~I .input_async_reset = "none";
defparam \DR_data[6]~I .input_power_up = "low";
defparam \DR_data[6]~I .input_register_mode = "none";
defparam \DR_data[6]~I .input_sync_reset = "none";
defparam \DR_data[6]~I .oe_async_reset = "none";
defparam \DR_data[6]~I .oe_power_up = "low";
defparam \DR_data[6]~I .oe_register_mode = "none";
defparam \DR_data[6]~I .oe_sync_reset = "none";
defparam \DR_data[6]~I .operation_mode = "output";
defparam \DR_data[6]~I .output_async_reset = "none";
defparam \DR_data[6]~I .output_power_up = "low";
defparam \DR_data[6]~I .output_register_mode = "none";
defparam \DR_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_48
cyclone_io \DR_data[7]~I (
	.datain(\mux1|Mux8~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[7]));
// synopsys translate_off
defparam \DR_data[7]~I .input_async_reset = "none";
defparam \DR_data[7]~I .input_power_up = "low";
defparam \DR_data[7]~I .input_register_mode = "none";
defparam \DR_data[7]~I .input_sync_reset = "none";
defparam \DR_data[7]~I .oe_async_reset = "none";
defparam \DR_data[7]~I .oe_power_up = "low";
defparam \DR_data[7]~I .oe_register_mode = "none";
defparam \DR_data[7]~I .oe_sync_reset = "none";
defparam \DR_data[7]~I .operation_mode = "output";
defparam \DR_data[7]~I .output_async_reset = "none";
defparam \DR_data[7]~I .output_power_up = "low";
defparam \DR_data[7]~I .output_register_mode = "none";
defparam \DR_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_57
cyclone_io \DR_data[8]~I (
	.datain(\mux1|Mux7~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[8]));
// synopsys translate_off
defparam \DR_data[8]~I .input_async_reset = "none";
defparam \DR_data[8]~I .input_power_up = "low";
defparam \DR_data[8]~I .input_register_mode = "none";
defparam \DR_data[8]~I .input_sync_reset = "none";
defparam \DR_data[8]~I .oe_async_reset = "none";
defparam \DR_data[8]~I .oe_power_up = "low";
defparam \DR_data[8]~I .oe_register_mode = "none";
defparam \DR_data[8]~I .oe_sync_reset = "none";
defparam \DR_data[8]~I .operation_mode = "output";
defparam \DR_data[8]~I .output_async_reset = "none";
defparam \DR_data[8]~I .output_power_up = "low";
defparam \DR_data[8]~I .output_register_mode = "none";
defparam \DR_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_58
cyclone_io \DR_data[9]~I (
	.datain(\mux1|Mux6~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[9]));
// synopsys translate_off
defparam \DR_data[9]~I .input_async_reset = "none";
defparam \DR_data[9]~I .input_power_up = "low";
defparam \DR_data[9]~I .input_register_mode = "none";
defparam \DR_data[9]~I .input_sync_reset = "none";
defparam \DR_data[9]~I .oe_async_reset = "none";
defparam \DR_data[9]~I .oe_power_up = "low";
defparam \DR_data[9]~I .oe_register_mode = "none";
defparam \DR_data[9]~I .oe_sync_reset = "none";
defparam \DR_data[9]~I .operation_mode = "output";
defparam \DR_data[9]~I .output_async_reset = "none";
defparam \DR_data[9]~I .output_power_up = "low";
defparam \DR_data[9]~I .output_register_mode = "none";
defparam \DR_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_59
cyclone_io \DR_data[10]~I (
	.datain(\mux1|Mux5~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[10]));
// synopsys translate_off
defparam \DR_data[10]~I .input_async_reset = "none";
defparam \DR_data[10]~I .input_power_up = "low";
defparam \DR_data[10]~I .input_register_mode = "none";
defparam \DR_data[10]~I .input_sync_reset = "none";
defparam \DR_data[10]~I .oe_async_reset = "none";
defparam \DR_data[10]~I .oe_power_up = "low";
defparam \DR_data[10]~I .oe_register_mode = "none";
defparam \DR_data[10]~I .oe_sync_reset = "none";
defparam \DR_data[10]~I .operation_mode = "output";
defparam \DR_data[10]~I .output_async_reset = "none";
defparam \DR_data[10]~I .output_power_up = "low";
defparam \DR_data[10]~I .output_register_mode = "none";
defparam \DR_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_60
cyclone_io \DR_data[11]~I (
	.datain(\mux1|Mux4~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[11]));
// synopsys translate_off
defparam \DR_data[11]~I .input_async_reset = "none";
defparam \DR_data[11]~I .input_power_up = "low";
defparam \DR_data[11]~I .input_register_mode = "none";
defparam \DR_data[11]~I .input_sync_reset = "none";
defparam \DR_data[11]~I .oe_async_reset = "none";
defparam \DR_data[11]~I .oe_power_up = "low";
defparam \DR_data[11]~I .oe_register_mode = "none";
defparam \DR_data[11]~I .oe_sync_reset = "none";
defparam \DR_data[11]~I .operation_mode = "output";
defparam \DR_data[11]~I .output_async_reset = "none";
defparam \DR_data[11]~I .output_power_up = "low";
defparam \DR_data[11]~I .output_register_mode = "none";
defparam \DR_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_61
cyclone_io \DR_data[12]~I (
	.datain(\mux1|Mux3~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[12]));
// synopsys translate_off
defparam \DR_data[12]~I .input_async_reset = "none";
defparam \DR_data[12]~I .input_power_up = "low";
defparam \DR_data[12]~I .input_register_mode = "none";
defparam \DR_data[12]~I .input_sync_reset = "none";
defparam \DR_data[12]~I .oe_async_reset = "none";
defparam \DR_data[12]~I .oe_power_up = "low";
defparam \DR_data[12]~I .oe_register_mode = "none";
defparam \DR_data[12]~I .oe_sync_reset = "none";
defparam \DR_data[12]~I .operation_mode = "output";
defparam \DR_data[12]~I .output_async_reset = "none";
defparam \DR_data[12]~I .output_power_up = "low";
defparam \DR_data[12]~I .output_register_mode = "none";
defparam \DR_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_62
cyclone_io \DR_data[13]~I (
	.datain(\mux1|Mux2~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[13]));
// synopsys translate_off
defparam \DR_data[13]~I .input_async_reset = "none";
defparam \DR_data[13]~I .input_power_up = "low";
defparam \DR_data[13]~I .input_register_mode = "none";
defparam \DR_data[13]~I .input_sync_reset = "none";
defparam \DR_data[13]~I .oe_async_reset = "none";
defparam \DR_data[13]~I .oe_power_up = "low";
defparam \DR_data[13]~I .oe_register_mode = "none";
defparam \DR_data[13]~I .oe_sync_reset = "none";
defparam \DR_data[13]~I .operation_mode = "output";
defparam \DR_data[13]~I .output_async_reset = "none";
defparam \DR_data[13]~I .output_power_up = "low";
defparam \DR_data[13]~I .output_register_mode = "none";
defparam \DR_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_63
cyclone_io \DR_data[14]~I (
	.datain(\mux1|Mux1~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[14]));
// synopsys translate_off
defparam \DR_data[14]~I .input_async_reset = "none";
defparam \DR_data[14]~I .input_power_up = "low";
defparam \DR_data[14]~I .input_register_mode = "none";
defparam \DR_data[14]~I .input_sync_reset = "none";
defparam \DR_data[14]~I .oe_async_reset = "none";
defparam \DR_data[14]~I .oe_power_up = "low";
defparam \DR_data[14]~I .oe_register_mode = "none";
defparam \DR_data[14]~I .oe_sync_reset = "none";
defparam \DR_data[14]~I .operation_mode = "output";
defparam \DR_data[14]~I .output_async_reset = "none";
defparam \DR_data[14]~I .output_power_up = "low";
defparam \DR_data[14]~I .output_register_mode = "none";
defparam \DR_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_64
cyclone_io \DR_data[15]~I (
	.datain(\mux1|Mux0~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DR_data[15]));
// synopsys translate_off
defparam \DR_data[15]~I .input_async_reset = "none";
defparam \DR_data[15]~I .input_power_up = "low";
defparam \DR_data[15]~I .input_register_mode = "none";
defparam \DR_data[15]~I .input_sync_reset = "none";
defparam \DR_data[15]~I .oe_async_reset = "none";
defparam \DR_data[15]~I .oe_power_up = "low";
defparam \DR_data[15]~I .oe_register_mode = "none";
defparam \DR_data[15]~I .oe_sync_reset = "none";
defparam \DR_data[15]~I .operation_mode = "output";
defparam \DR_data[15]~I .output_async_reset = "none";
defparam \DR_data[15]~I .output_power_up = "low";
defparam \DR_data[15]~I .output_register_mode = "none";
defparam \DR_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_158
cyclone_io \SR_data[0]~I (
	.datain(\mux2|Mux15~22 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[0]));
// synopsys translate_off
defparam \SR_data[0]~I .input_async_reset = "none";
defparam \SR_data[0]~I .input_power_up = "low";
defparam \SR_data[0]~I .input_register_mode = "none";
defparam \SR_data[0]~I .input_sync_reset = "none";
defparam \SR_data[0]~I .oe_async_reset = "none";
defparam \SR_data[0]~I .oe_power_up = "low";
defparam \SR_data[0]~I .oe_register_mode = "none";
defparam \SR_data[0]~I .oe_sync_reset = "none";
defparam \SR_data[0]~I .operation_mode = "output";
defparam \SR_data[0]~I .output_async_reset = "none";
defparam \SR_data[0]~I .output_power_up = "low";
defparam \SR_data[0]~I .output_register_mode = "none";
defparam \SR_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_159
cyclone_io \SR_data[1]~I (
	.datain(\mux2|Mux14~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[1]));
// synopsys translate_off
defparam \SR_data[1]~I .input_async_reset = "none";
defparam \SR_data[1]~I .input_power_up = "low";
defparam \SR_data[1]~I .input_register_mode = "none";
defparam \SR_data[1]~I .input_sync_reset = "none";
defparam \SR_data[1]~I .oe_async_reset = "none";
defparam \SR_data[1]~I .oe_power_up = "low";
defparam \SR_data[1]~I .oe_register_mode = "none";
defparam \SR_data[1]~I .oe_sync_reset = "none";
defparam \SR_data[1]~I .operation_mode = "output";
defparam \SR_data[1]~I .output_async_reset = "none";
defparam \SR_data[1]~I .output_power_up = "low";
defparam \SR_data[1]~I .output_register_mode = "none";
defparam \SR_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_160
cyclone_io \SR_data[2]~I (
	.datain(\mux2|Mux13~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[2]));
// synopsys translate_off
defparam \SR_data[2]~I .input_async_reset = "none";
defparam \SR_data[2]~I .input_power_up = "low";
defparam \SR_data[2]~I .input_register_mode = "none";
defparam \SR_data[2]~I .input_sync_reset = "none";
defparam \SR_data[2]~I .oe_async_reset = "none";
defparam \SR_data[2]~I .oe_power_up = "low";
defparam \SR_data[2]~I .oe_register_mode = "none";
defparam \SR_data[2]~I .oe_sync_reset = "none";
defparam \SR_data[2]~I .operation_mode = "output";
defparam \SR_data[2]~I .output_async_reset = "none";
defparam \SR_data[2]~I .output_power_up = "low";
defparam \SR_data[2]~I .output_register_mode = "none";
defparam \SR_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_161
cyclone_io \SR_data[3]~I (
	.datain(\mux2|Mux12~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[3]));
// synopsys translate_off
defparam \SR_data[3]~I .input_async_reset = "none";
defparam \SR_data[3]~I .input_power_up = "low";
defparam \SR_data[3]~I .input_register_mode = "none";
defparam \SR_data[3]~I .input_sync_reset = "none";
defparam \SR_data[3]~I .oe_async_reset = "none";
defparam \SR_data[3]~I .oe_power_up = "low";
defparam \SR_data[3]~I .oe_register_mode = "none";
defparam \SR_data[3]~I .oe_sync_reset = "none";
defparam \SR_data[3]~I .operation_mode = "output";
defparam \SR_data[3]~I .output_async_reset = "none";
defparam \SR_data[3]~I .output_power_up = "low";
defparam \SR_data[3]~I .output_register_mode = "none";
defparam \SR_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_162
cyclone_io \SR_data[4]~I (
	.datain(\mux2|Mux11~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[4]));
// synopsys translate_off
defparam \SR_data[4]~I .input_async_reset = "none";
defparam \SR_data[4]~I .input_power_up = "low";
defparam \SR_data[4]~I .input_register_mode = "none";
defparam \SR_data[4]~I .input_sync_reset = "none";
defparam \SR_data[4]~I .oe_async_reset = "none";
defparam \SR_data[4]~I .oe_power_up = "low";
defparam \SR_data[4]~I .oe_register_mode = "none";
defparam \SR_data[4]~I .oe_sync_reset = "none";
defparam \SR_data[4]~I .operation_mode = "output";
defparam \SR_data[4]~I .output_async_reset = "none";
defparam \SR_data[4]~I .output_power_up = "low";
defparam \SR_data[4]~I .output_register_mode = "none";
defparam \SR_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_163
cyclone_io \SR_data[5]~I (
	.datain(\mux2|Mux10~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[5]));
// synopsys translate_off
defparam \SR_data[5]~I .input_async_reset = "none";
defparam \SR_data[5]~I .input_power_up = "low";
defparam \SR_data[5]~I .input_register_mode = "none";
defparam \SR_data[5]~I .input_sync_reset = "none";
defparam \SR_data[5]~I .oe_async_reset = "none";
defparam \SR_data[5]~I .oe_power_up = "low";
defparam \SR_data[5]~I .oe_register_mode = "none";
defparam \SR_data[5]~I .oe_sync_reset = "none";
defparam \SR_data[5]~I .operation_mode = "output";
defparam \SR_data[5]~I .output_async_reset = "none";
defparam \SR_data[5]~I .output_power_up = "low";
defparam \SR_data[5]~I .output_register_mode = "none";
defparam \SR_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_164
cyclone_io \SR_data[6]~I (
	.datain(\mux2|Mux9~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[6]));
// synopsys translate_off
defparam \SR_data[6]~I .input_async_reset = "none";
defparam \SR_data[6]~I .input_power_up = "low";
defparam \SR_data[6]~I .input_register_mode = "none";
defparam \SR_data[6]~I .input_sync_reset = "none";
defparam \SR_data[6]~I .oe_async_reset = "none";
defparam \SR_data[6]~I .oe_power_up = "low";
defparam \SR_data[6]~I .oe_register_mode = "none";
defparam \SR_data[6]~I .oe_sync_reset = "none";
defparam \SR_data[6]~I .operation_mode = "output";
defparam \SR_data[6]~I .output_async_reset = "none";
defparam \SR_data[6]~I .output_power_up = "low";
defparam \SR_data[6]~I .output_register_mode = "none";
defparam \SR_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_165
cyclone_io \SR_data[7]~I (
	.datain(\mux2|Mux8~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[7]));
// synopsys translate_off
defparam \SR_data[7]~I .input_async_reset = "none";
defparam \SR_data[7]~I .input_power_up = "low";
defparam \SR_data[7]~I .input_register_mode = "none";
defparam \SR_data[7]~I .input_sync_reset = "none";
defparam \SR_data[7]~I .oe_async_reset = "none";
defparam \SR_data[7]~I .oe_power_up = "low";
defparam \SR_data[7]~I .oe_register_mode = "none";
defparam \SR_data[7]~I .oe_sync_reset = "none";
defparam \SR_data[7]~I .operation_mode = "output";
defparam \SR_data[7]~I .output_async_reset = "none";
defparam \SR_data[7]~I .output_power_up = "low";
defparam \SR_data[7]~I .output_register_mode = "none";
defparam \SR_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_173
cyclone_io \SR_data[8]~I (
	.datain(\mux2|Mux7~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[8]));
// synopsys translate_off
defparam \SR_data[8]~I .input_async_reset = "none";
defparam \SR_data[8]~I .input_power_up = "low";
defparam \SR_data[8]~I .input_register_mode = "none";
defparam \SR_data[8]~I .input_sync_reset = "none";
defparam \SR_data[8]~I .oe_async_reset = "none";
defparam \SR_data[8]~I .oe_power_up = "low";
defparam \SR_data[8]~I .oe_register_mode = "none";
defparam \SR_data[8]~I .oe_sync_reset = "none";
defparam \SR_data[8]~I .operation_mode = "output";
defparam \SR_data[8]~I .output_async_reset = "none";
defparam \SR_data[8]~I .output_power_up = "low";
defparam \SR_data[8]~I .output_register_mode = "none";
defparam \SR_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_174
cyclone_io \SR_data[9]~I (
	.datain(\mux2|Mux6~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[9]));
// synopsys translate_off
defparam \SR_data[9]~I .input_async_reset = "none";
defparam \SR_data[9]~I .input_power_up = "low";
defparam \SR_data[9]~I .input_register_mode = "none";
defparam \SR_data[9]~I .input_sync_reset = "none";
defparam \SR_data[9]~I .oe_async_reset = "none";
defparam \SR_data[9]~I .oe_power_up = "low";
defparam \SR_data[9]~I .oe_register_mode = "none";
defparam \SR_data[9]~I .oe_sync_reset = "none";
defparam \SR_data[9]~I .operation_mode = "output";
defparam \SR_data[9]~I .output_async_reset = "none";
defparam \SR_data[9]~I .output_power_up = "low";
defparam \SR_data[9]~I .output_register_mode = "none";
defparam \SR_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_175
cyclone_io \SR_data[10]~I (
	.datain(\mux2|Mux5~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[10]));
// synopsys translate_off
defparam \SR_data[10]~I .input_async_reset = "none";
defparam \SR_data[10]~I .input_power_up = "low";
defparam \SR_data[10]~I .input_register_mode = "none";
defparam \SR_data[10]~I .input_sync_reset = "none";
defparam \SR_data[10]~I .oe_async_reset = "none";
defparam \SR_data[10]~I .oe_power_up = "low";
defparam \SR_data[10]~I .oe_register_mode = "none";
defparam \SR_data[10]~I .oe_sync_reset = "none";
defparam \SR_data[10]~I .operation_mode = "output";
defparam \SR_data[10]~I .output_async_reset = "none";
defparam \SR_data[10]~I .output_power_up = "low";
defparam \SR_data[10]~I .output_register_mode = "none";
defparam \SR_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_177
cyclone_io \SR_data[11]~I (
	.datain(\mux2|Mux4~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[11]));
// synopsys translate_off
defparam \SR_data[11]~I .input_async_reset = "none";
defparam \SR_data[11]~I .input_power_up = "low";
defparam \SR_data[11]~I .input_register_mode = "none";
defparam \SR_data[11]~I .input_sync_reset = "none";
defparam \SR_data[11]~I .oe_async_reset = "none";
defparam \SR_data[11]~I .oe_power_up = "low";
defparam \SR_data[11]~I .oe_register_mode = "none";
defparam \SR_data[11]~I .oe_sync_reset = "none";
defparam \SR_data[11]~I .operation_mode = "output";
defparam \SR_data[11]~I .output_async_reset = "none";
defparam \SR_data[11]~I .output_power_up = "low";
defparam \SR_data[11]~I .output_register_mode = "none";
defparam \SR_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_178
cyclone_io \SR_data[12]~I (
	.datain(\mux2|Mux3~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[12]));
// synopsys translate_off
defparam \SR_data[12]~I .input_async_reset = "none";
defparam \SR_data[12]~I .input_power_up = "low";
defparam \SR_data[12]~I .input_register_mode = "none";
defparam \SR_data[12]~I .input_sync_reset = "none";
defparam \SR_data[12]~I .oe_async_reset = "none";
defparam \SR_data[12]~I .oe_power_up = "low";
defparam \SR_data[12]~I .oe_register_mode = "none";
defparam \SR_data[12]~I .oe_sync_reset = "none";
defparam \SR_data[12]~I .operation_mode = "output";
defparam \SR_data[12]~I .output_async_reset = "none";
defparam \SR_data[12]~I .output_power_up = "low";
defparam \SR_data[12]~I .output_register_mode = "none";
defparam \SR_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_179
cyclone_io \SR_data[13]~I (
	.datain(\mux2|Mux2~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[13]));
// synopsys translate_off
defparam \SR_data[13]~I .input_async_reset = "none";
defparam \SR_data[13]~I .input_power_up = "low";
defparam \SR_data[13]~I .input_register_mode = "none";
defparam \SR_data[13]~I .input_sync_reset = "none";
defparam \SR_data[13]~I .oe_async_reset = "none";
defparam \SR_data[13]~I .oe_power_up = "low";
defparam \SR_data[13]~I .oe_register_mode = "none";
defparam \SR_data[13]~I .oe_sync_reset = "none";
defparam \SR_data[13]~I .operation_mode = "output";
defparam \SR_data[13]~I .output_async_reset = "none";
defparam \SR_data[13]~I .output_power_up = "low";
defparam \SR_data[13]~I .output_register_mode = "none";
defparam \SR_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_180
cyclone_io \SR_data[14]~I (
	.datain(\mux2|Mux1~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[14]));
// synopsys translate_off
defparam \SR_data[14]~I .input_async_reset = "none";
defparam \SR_data[14]~I .input_power_up = "low";
defparam \SR_data[14]~I .input_register_mode = "none";
defparam \SR_data[14]~I .input_sync_reset = "none";
defparam \SR_data[14]~I .oe_async_reset = "none";
defparam \SR_data[14]~I .oe_power_up = "low";
defparam \SR_data[14]~I .oe_register_mode = "none";
defparam \SR_data[14]~I .oe_sync_reset = "none";
defparam \SR_data[14]~I .operation_mode = "output";
defparam \SR_data[14]~I .output_async_reset = "none";
defparam \SR_data[14]~I .output_power_up = "low";
defparam \SR_data[14]~I .output_register_mode = "none";
defparam \SR_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_181
cyclone_io \SR_data[15]~I (
	.datain(\mux2|Mux0~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SR_data[15]));
// synopsys translate_off
defparam \SR_data[15]~I .input_async_reset = "none";
defparam \SR_data[15]~I .input_power_up = "low";
defparam \SR_data[15]~I .input_register_mode = "none";
defparam \SR_data[15]~I .input_sync_reset = "none";
defparam \SR_data[15]~I .oe_async_reset = "none";
defparam \SR_data[15]~I .oe_power_up = "low";
defparam \SR_data[15]~I .oe_register_mode = "none";
defparam \SR_data[15]~I .oe_sync_reset = "none";
defparam \SR_data[15]~I .operation_mode = "output";
defparam \SR_data[15]~I .output_async_reset = "none";
defparam \SR_data[15]~I .output_power_up = "low";
defparam \SR_data[15]~I .output_register_mode = "none";
defparam \SR_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
