// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ellipf,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k70t-fbv676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=6.890000,HLS_SYN_LAT=0,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=67,HLS_VERSION=2020_1}" *)

module ellipf (
        in_ports_V,
        out_ports_V,
        out_ports_V_ap_vld
);


input  [31:0] in_ports_V;
output  [31:0] out_ports_V;
output   out_ports_V_ap_vld;

wire   [3:0] sv33_V_fu_107_p4;
wire   [3:0] sv39_V_fu_117_p4;
wire   [3:0] n2_V_fu_127_p2;
wire   [3:0] empty_fu_133_p2;
wire   [2:0] tmp_1_fu_145_p4;
wire   [3:0] sv26_V_fu_97_p4;
wire   [3:0] sv13_V_fu_87_p4;
wire   [3:0] add_ln209_fu_163_p2;
wire   [3:0] inp_V_fu_73_p1;
wire   [3:0] factor1_fu_155_p3;
wire   [3:0] factor_fu_139_p2;
wire   [3:0] add_ln209_2_fu_175_p2;
wire   [3:0] sv2_V_fu_77_p4;
wire   [3:0] add_ln209_3_fu_181_p2;
wire   [3:0] add_ln209_1_fu_169_p2;
wire   [3:0] n20_V_fu_187_p2;

assign out_ports_V_ap_vld = 1'b1;

assign add_ln209_1_fu_169_p2 = (add_ln209_fu_163_p2 + inp_V_fu_73_p1);

assign add_ln209_2_fu_175_p2 = (factor1_fu_155_p3 + factor_fu_139_p2);

assign add_ln209_3_fu_181_p2 = (add_ln209_2_fu_175_p2 + sv2_V_fu_77_p4);

assign add_ln209_fu_163_p2 = (sv26_V_fu_97_p4 + sv13_V_fu_87_p4);

assign empty_fu_133_p2 = n2_V_fu_127_p2 << 4'd2;

assign factor1_fu_155_p3 = {{tmp_1_fu_145_p4}, {1'd0}};

assign factor_fu_139_p2 = (empty_fu_133_p2 - n2_V_fu_127_p2);

assign inp_V_fu_73_p1 = in_ports_V[3:0];

assign n20_V_fu_187_p2 = (add_ln209_3_fu_181_p2 + add_ln209_1_fu_169_p2);

assign n2_V_fu_127_p2 = (sv33_V_fu_107_p4 + sv39_V_fu_117_p4);

assign out_ports_V = n20_V_fu_187_p2;

assign sv13_V_fu_87_p4 = {{in_ports_V[11:8]}};

assign sv26_V_fu_97_p4 = {{in_ports_V[19:16]}};

assign sv2_V_fu_77_p4 = {{in_ports_V[7:4]}};

assign sv33_V_fu_107_p4 = {{in_ports_V[23:20]}};

assign sv39_V_fu_117_p4 = {{in_ports_V[31:28]}};

assign tmp_1_fu_145_p4 = {{in_ports_V[30:28]}};

endmodule //ellipf
