// Seed: 987367486
module module_0 (
    output tri1 id_0
    , id_15,
    input uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri id_4,
    input wand id_5,
    output uwire id_6,
    input tri id_7,
    input tri0 id_8,
    input supply0 id_9,
    output tri id_10,
    input wand id_11,
    output tri1 id_12,
    input wor id_13
);
  wire id_16;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    output wor id_7,
    input tri1 id_8,
    output wor id_9,
    input supply1 id_10
);
  assign id_7 = id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_10,
      id_9,
      id_7,
      id_3,
      id_6,
      id_8,
      id_3,
      id_10,
      id_1,
      id_8,
      id_6,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
