// Seed: 3526172723
module module_0 #(
    parameter id_8 = 32'd55,
    parameter id_9 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  generate
    wire id_6;
    wire id_7;
    defparam id_8.id_9 = 1;
  endgenerate
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  wor   id_4,
    output tri   id_5
    , id_10,
    input  tri1  id_6,
    input  uwire id_7,
    input  wor   id_8
);
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
