#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 20 09:54:08 2024
# Process ID: 1705397
# Current directory: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1/vivado.jou
# Running On: viv2023, OS: Linux, CPU Frequency: 2111.998 MHz, CPU Physical cores: 8, Host memory: 28724 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1344.094 ; gain = 12.898 ; free physical = 10908 ; free virtual = 19636
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.ipdefs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu4ev-sfvc784-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu4ev-sfvc784-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axis_fb_conv_0_0/design_1_axis_fb_conv_0_0.dcp' for cell 'design_1_i/axis_fb_conv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0_1/design_1_rst_processing_system7_0_100M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0_1/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0_1/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0.dcp' for cell 'design_1_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_video_io_to_hdmi_0_0/design_1_video_io_to_hdmi_0_0.dcp' for cell 'design_1_i/video_io_to_hdmi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_xbar_0_1/design_1_xbar_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2347.602 ; gain = 0.000 ; free physical = 9900 ; free virtual = 18627
INFO: [Netlist 29-17] Analyzing 312 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0_1/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0_1/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0_1/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0_1/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:61]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:65]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:89]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:93]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:101]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:105]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:109]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:117]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:121]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:141]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:145]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:153]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:157]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:165]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:169]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:173]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:177]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:185]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:193]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:201]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:209]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:213]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:217]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc:221]
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.191 ; gain = 27.750 ; free physical = 9892 ; free virtual = 18625
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.srcs/constrs_1/new/EMC2_Constraints.xdc]
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.srcs/constrs_1/new/EMC2_Constraints.xdc]
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc:57]
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0_1/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0_1/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0_1/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0_1/design_1_v_tc_0_0_clocks.xdc:2]
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0_1/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 29 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-1687] 49 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.117 ; gain = 0.000 ; free physical = 9651 ; free virtual = 18388
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

28 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3201.117 ; gain = 1803.656 ; free physical = 9651 ; free virtual = 18388
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3201.117 ; gain = 0.000 ; free physical = 9632 ; free virtual = 18376

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2215ca514

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3201.117 ; gain = 0.000 ; free physical = 9622 ; free virtual = 18369

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2215ca514

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9324 ; free virtual = 18069

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2215ca514

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9324 ; free virtual = 18068
Phase 1 Initialization | Checksum: 2215ca514

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9324 ; free virtual = 18068

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2215ca514

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9313 ; free virtual = 18058

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2215ca514

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9311 ; free virtual = 18056
Phase 2 Timer Update And Timing Data Collection | Checksum: 2215ca514

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9311 ; free virtual = 18056

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 49 pins
INFO: [Opt 31-138] Pushed 21 inverter(s) to 3576 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 239b8db7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9326 ; free virtual = 18071
Retarget | Checksum: 239b8db7b
INFO: [Opt 31-389] Phase Retarget created 209 cells and removed 660 cells
INFO: [Opt 31-1021] In phase Retarget, 254 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 27671c0af

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9315 ; free virtual = 18060
Constant propagation | Checksum: 27671c0af
INFO: [Opt 31-389] Phase Constant propagation created 126 cells and removed 745 cells
INFO: [Opt 31-1021] In phase Constant propagation, 437 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ca6ad8f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9315 ; free virtual = 18060
Sweep | Checksum: 1ca6ad8f0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1391 cells
INFO: [Opt 31-1021] In phase Sweep, 131 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1ca6ad8f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9327 ; free virtual = 18072
BUFG optimization | Checksum: 1ca6ad8f0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContDelta_val31_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateHorContStart_val30_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContDelta_val33_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ZplateVerContStart_val32_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndId_val19_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndId_val19_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndId_val19_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndId_val19_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndId_val19_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndId_val19_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndId_val19_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndId_val19_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/boxColorB_val37_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/boxColorB_val37_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/boxColorB_val37_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/boxColorB_val37_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ca6ad8f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9324 ; free virtual = 18069
Shift Register Optimization | Checksum: 1ca6ad8f0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 21940e407

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9321 ; free virtual = 18066
Post Processing Netlist | Checksum: 21940e407
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ed8be28a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9312 ; free virtual = 18057

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9311 ; free virtual = 18056
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ed8be28a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9311 ; free virtual = 18056
Phase 9 Finalization | Checksum: 1ed8be28a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9311 ; free virtual = 18056
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             209  |             660  |                                            254  |
|  Constant propagation         |             126  |             745  |                                            437  |
|  Sweep                        |               0  |            1391  |                                            131  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ed8be28a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9311 ; free virtual = 18056
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.926 ; gain = 0.000 ; free physical = 9311 ; free virtual = 18056

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 1c813c3c2

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3947.535 ; gain = 0.000 ; free physical = 7892 ; free virtual = 16637
Ending Power Optimization Task | Checksum: 1c813c3c2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3947.535 ; gain = 665.609 ; free physical = 7892 ; free virtual = 16637

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c813c3c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3947.535 ; gain = 0.000 ; free physical = 7892 ; free virtual = 16637

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3947.535 ; gain = 0.000 ; free physical = 7892 ; free virtual = 16637
Ending Netlist Obfuscation Task | Checksum: 1667841fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3947.535 ; gain = 0.000 ; free physical = 7892 ; free virtual = 16637
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3947.535 ; gain = 746.418 ; free physical = 7892 ; free virtual = 16637
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7879 ; free virtual = 16624
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7879 ; free virtual = 16624
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7875 ; free virtual = 16624
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7874 ; free virtual = 16624
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7873 ; free virtual = 16624
Wrote Device Cache: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7870 ; free virtual = 16623
Write Physdb Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7869 ; free virtual = 16622
INFO: [Common 17-1381] The checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7450 ; free virtual = 16202
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fee0f5e3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7450 ; free virtual = 16202
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3971.547 ; gain = 0.000 ; free physical = 7443 ; free virtual = 16195

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 154c3483b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 4477.641 ; gain = 506.094 ; free physical = 3817 ; free virtual = 12586

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201d329f8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 4509.656 ; gain = 538.109 ; free physical = 3741 ; free virtual = 12512

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201d329f8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 4509.656 ; gain = 538.109 ; free physical = 3741 ; free virtual = 12512
Phase 1 Placer Initialization | Checksum: 201d329f8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 4509.656 ; gain = 538.109 ; free physical = 3741 ; free virtual = 12512

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e8e0dc16

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 4509.656 ; gain = 538.109 ; free physical = 3734 ; free virtual = 12504

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1e8e0dc16

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 4509.656 ; gain = 538.109 ; free physical = 3734 ; free virtual = 12504

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1e8e0dc16

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 4820.641 ; gain = 849.094 ; free physical = 3371 ; free virtual = 12143

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 16f65c38f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 4852.656 ; gain = 881.109 ; free physical = 3371 ; free virtual = 12143

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 16f65c38f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 4852.656 ; gain = 881.109 ; free physical = 3371 ; free virtual = 12143
Phase 2.1.1 Partition Driven Placement | Checksum: 16f65c38f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 4852.656 ; gain = 881.109 ; free physical = 3371 ; free virtual = 12143
Phase 2.1 Floorplanning | Checksum: 1edab27b1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 4852.656 ; gain = 881.109 ; free physical = 3371 ; free virtual = 12143

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1edab27b1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 4852.656 ; gain = 881.109 ; free physical = 3371 ; free virtual = 12143

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1edab27b1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 4852.656 ; gain = 881.109 ; free physical = 3371 ; free virtual = 12143

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 125c1b586

Time (s): cpu = 00:03:21 ; elapsed = 00:01:32 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 7527 ; free virtual = 16303

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 357 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 142 nets or LUTs. Breaked 0 LUT, combined 142 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 3 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4910.660 ; gain = 0.000 ; free physical = 7376 ; free virtual = 16152
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4910.660 ; gain = 0.000 ; free physical = 7239 ; free virtual = 16015

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            142  |                   142  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            142  |                   144  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 213465a96

Time (s): cpu = 00:03:25 ; elapsed = 00:01:35 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 7227 ; free virtual = 16003
Phase 2.4 Global Placement Core | Checksum: 227a00171

Time (s): cpu = 00:04:12 ; elapsed = 00:01:48 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 7222 ; free virtual = 15998
Phase 2 Global Placement | Checksum: 227a00171

Time (s): cpu = 00:04:12 ; elapsed = 00:01:48 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 7222 ; free virtual = 15998

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 175b934a7

Time (s): cpu = 00:04:32 ; elapsed = 00:01:55 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 7137 ; free virtual = 15913

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2774c8cb5

Time (s): cpu = 00:04:35 ; elapsed = 00:01:56 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 7010 ; free virtual = 15786

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 292c2f084

Time (s): cpu = 00:04:54 ; elapsed = 00:02:02 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 6231 ; free virtual = 15008

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1e2f26a5e

Time (s): cpu = 00:04:56 ; elapsed = 00:02:09 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5646 ; free virtual = 14422
Phase 3.3.2 Slice Area Swap | Checksum: 1e2f26a5e

Time (s): cpu = 00:04:56 ; elapsed = 00:02:09 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5638 ; free virtual = 14415
Phase 3.3 Small Shape DP | Checksum: 210808708

Time (s): cpu = 00:05:03 ; elapsed = 00:02:12 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5551 ; free virtual = 14328

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1f23daf6e

Time (s): cpu = 00:05:05 ; elapsed = 00:02:13 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5532 ; free virtual = 14314

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f15fb6b5

Time (s): cpu = 00:05:05 ; elapsed = 00:02:13 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5531 ; free virtual = 14309
Phase 3 Detail Placement | Checksum: 1f15fb6b5

Time (s): cpu = 00:05:05 ; elapsed = 00:02:13 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5531 ; free virtual = 14309

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 28f653eff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.328 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 267066335

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4910.660 ; gain = 0.000 ; free physical = 5504 ; free virtual = 14287
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 267066335

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4910.660 ; gain = 0.000 ; free physical = 5503 ; free virtual = 14282
Phase 4.1.1.1 BUFG Insertion | Checksum: 28f653eff

Time (s): cpu = 00:06:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5503 ; free virtual = 14282

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.328. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 28ac05f88

Time (s): cpu = 00:06:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5503 ; free virtual = 14282

Time (s): cpu = 00:06:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5503 ; free virtual = 14282
Phase 4.1 Post Commit Optimization | Checksum: 28ac05f88

Time (s): cpu = 00:06:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4910.660 ; gain = 939.113 ; free physical = 5503 ; free virtual = 14287
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5382 ; free virtual = 14167

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2e2caf9b0

Time (s): cpu = 00:07:04 ; elapsed = 00:02:50 . Memory (MB): peak = 4932.641 ; gain = 961.094 ; free physical = 5382 ; free virtual = 14167

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2e2caf9b0

Time (s): cpu = 00:07:04 ; elapsed = 00:02:50 . Memory (MB): peak = 4932.641 ; gain = 961.094 ; free physical = 5381 ; free virtual = 14166
Phase 4.3 Placer Reporting | Checksum: 2e2caf9b0

Time (s): cpu = 00:07:05 ; elapsed = 00:02:51 . Memory (MB): peak = 4932.641 ; gain = 961.094 ; free physical = 5376 ; free virtual = 14161

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5376 ; free virtual = 14161

Time (s): cpu = 00:07:05 ; elapsed = 00:02:51 . Memory (MB): peak = 4932.641 ; gain = 961.094 ; free physical = 5376 ; free virtual = 14161
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27e1b8898

Time (s): cpu = 00:07:05 ; elapsed = 00:02:51 . Memory (MB): peak = 4932.641 ; gain = 961.094 ; free physical = 5371 ; free virtual = 14156
Ending Placer Task | Checksum: 1af9010a5

Time (s): cpu = 00:07:05 ; elapsed = 00:02:51 . Memory (MB): peak = 4932.641 ; gain = 961.094 ; free physical = 5367 ; free virtual = 14152
97 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:11 ; elapsed = 00:02:53 . Memory (MB): peak = 4932.641 ; gain = 961.094 ; free physical = 5366 ; free virtual = 14151
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.4 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5332 ; free virtual = 14117
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5296 ; free virtual = 14081
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5295 ; free virtual = 14084
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5276 ; free virtual = 14079
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5276 ; free virtual = 14079
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5275 ; free virtual = 14079
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5273 ; free virtual = 14079
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5269 ; free virtual = 14078
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4932.641 ; gain = 0.000 ; free physical = 5268 ; free virtual = 14078
INFO: [Common 17-1381] The checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4956.652 ; gain = 0.000 ; free physical = 5024 ; free virtual = 13818
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4956.652 ; gain = 0.000 ; free physical = 5024 ; free virtual = 13818
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4956.652 ; gain = 0.000 ; free physical = 5022 ; free virtual = 13818
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4956.652 ; gain = 0.000 ; free physical = 5007 ; free virtual = 13819
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4956.652 ; gain = 0.000 ; free physical = 5007 ; free virtual = 13819
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4956.652 ; gain = 0.000 ; free physical = 5007 ; free virtual = 13820
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4956.652 ; gain = 0.000 ; free physical = 5005 ; free virtual = 13819
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4956.652 ; gain = 0.000 ; free physical = 5002 ; free virtual = 13819
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4956.652 ; gain = 0.000 ; free physical = 5002 ; free virtual = 13819
INFO: [Common 17-1381] The checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f63cf99d ConstDB: 0 ShapeSum: 61487ce0 RouteDB: 580a9a28
Nodegraph reading from file.  Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 5250 ; free virtual = 14044
Post Restoration Checksum: NetGraph: 7d1aa4c1 | NumContArr: 6a2c9c18 | Constraints: 8461e4cc | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22e522042

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7471 ; free virtual = 16266

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22e522042

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7471 ; free virtual = 16266

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22e522042

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7471 ; free virtual = 16266

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 15c29d2da

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7465 ; free virtual = 16260

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ec28b536

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.446  | TNS=0.000  | WHS=-0.044 | THS=-1.325 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 12d134450

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7188 ; free virtual = 15983
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.446  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 19354e3e8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7188 ; free virtual = 15983

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14210
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11973
  Number of Partially Routed Nets     = 2237
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19399fd8c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7187 ; free virtual = 15982

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19399fd8c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7187 ; free virtual = 15982

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1e8078fb6

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7166 ; free virtual = 15960
Phase 3 Initial Routing | Checksum: 21a32af88

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 7162 ; free virtual = 15956

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2231
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.962  | TNS=0.000  | WHS=-0.023 | THS=-0.024 |

Phase 4.1 Global Iteration 0 | Checksum: 2bf83e35c

Time (s): cpu = 00:01:40 ; elapsed = 00:00:38 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6133 ; free virtual = 14928

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1f2d78f7e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6133 ; free virtual = 14928
Phase 4 Rip-up And Reroute | Checksum: 1f2d78f7e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6133 ; free virtual = 14928

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c0ba4fe4

Time (s): cpu = 00:01:50 ; elapsed = 00:00:42 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6132 ; free virtual = 14927
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.962  | TNS=0.000  | WHS=0.011  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 257d9fd34

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6127 ; free virtual = 14921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.962  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1926b2af6

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6127 ; free virtual = 14921

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1926b2af6

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6127 ; free virtual = 14921
Phase 5 Delay and Skew Optimization | Checksum: 1926b2af6

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6127 ; free virtual = 14921

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 240a1a618

Time (s): cpu = 00:02:05 ; elapsed = 00:00:48 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6126 ; free virtual = 14921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.962  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1918969a0

Time (s): cpu = 00:02:05 ; elapsed = 00:00:48 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6126 ; free virtual = 14921
Phase 6 Post Hold Fix | Checksum: 1918969a0

Time (s): cpu = 00:02:05 ; elapsed = 00:00:48 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6126 ; free virtual = 14921

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04066 %
  Global Horizontal Routing Utilization  = 1.29163 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1918969a0

Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6126 ; free virtual = 14921

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1918969a0

Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6126 ; free virtual = 14921

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1918969a0

Time (s): cpu = 00:02:08 ; elapsed = 00:00:50 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6126 ; free virtual = 14920

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1918969a0

Time (s): cpu = 00:02:08 ; elapsed = 00:00:50 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6126 ; free virtual = 14920

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.962  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1918969a0

Time (s): cpu = 00:02:12 ; elapsed = 00:00:51 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6117 ; free virtual = 14912
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1c33df7a2

Time (s): cpu = 00:02:13 ; elapsed = 00:00:51 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6108 ; free virtual = 14903
Ending Routing Task | Checksum: 1c33df7a2

Time (s): cpu = 00:02:13 ; elapsed = 00:00:52 . Memory (MB): peak = 4964.656 ; gain = 0.000 ; free physical = 6100 ; free virtual = 14895

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:20 ; elapsed = 00:00:54 . Memory (MB): peak = 4964.656 ; gain = 8.004 ; free physical = 6099 ; free virtual = 14893
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5958 ; free virtual = 14753
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5865 ; free virtual = 14669
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5716 ; free virtual = 14523
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5705 ; free virtual = 14515
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5674 ; free virtual = 14500
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5674 ; free virtual = 14500
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5668 ; free virtual = 14497
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5665 ; free virtual = 14496
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5662 ; free virtual = 14496
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5662 ; free virtual = 14496
INFO: [Common 17-1381] The checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu4ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p input design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg input design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg input design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p output design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product output design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product multiplier stage design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 5020.684 ; gain = 0.000 ; free physical = 5034 ; free virtual = 13858
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 10:00:20 2024...
