$date
	Mon Oct 10 11:17:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! E3 $end
$var wire 1 " E2 $end
$var wire 1 # E1 $end
$var wire 1 $ E0 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$scope module ex1 $end
$var wire 1 % B0 $end
$var wire 1 & B1 $end
$var wire 1 ' B2 $end
$var wire 1 ( B3 $end
$var wire 1 $ E0 $end
$var wire 1 ! E3 $end
$var wire 1 " E2 $end
$var wire 1 # E1 $end
$scope module stage0 $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$var wire 1 ( S2 $end
$var wire 1 ) w0 $end
$var wire 1 % w1 $end
$var wire 1 * w2 $end
$var wire 1 % w3 $end
$var wire 1 + w4 $end
$var wire 1 , w5 $end
$var wire 1 - w6 $end
$var wire 1 . w7 $end
$var reg 1 # f $end
$upscope $end
$scope module stage1 $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$var wire 1 ( S2 $end
$var wire 1 % w0 $end
$var wire 1 / w1 $end
$var wire 1 0 w2 $end
$var wire 1 1 w3 $end
$var wire 1 % w4 $end
$var wire 1 2 w5 $end
$var wire 1 3 w6 $end
$var wire 1 4 w7 $end
$var reg 1 " f $end
$upscope $end
$scope module stage2 $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$var wire 1 ( S2 $end
$var wire 1 5 w0 $end
$var wire 1 6 w1 $end
$var wire 1 % w2 $end
$var wire 1 7 w3 $end
$var wire 1 8 w4 $end
$var wire 1 9 w5 $end
$var wire 1 : w6 $end
$var wire 1 ; w7 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
0:
09
18
17
06
05
04
03
02
01
10
1/
0.
0-
0,
1+
1*
1)
0(
0'
0&
0%
1$
1#
0"
0!
$end
#20
0$
0#
0)
0*
0+
00
1"
1%
#40
1$
1)
1*
1+
10
1&
1"
0%
#60
0$
0)
0*
0+
00
1#
1%
#80
1$
1)
1*
1+
10
1"
1'
0&
1#
0%
#100
0$
0)
0#
0*
0+
0"
00
1!
1%
#120
1$
1)
1*
1+
10
1&
1!
0%
#140
0$
0)
0*
0+
00
1#
1%
#160
1$
1)
1*
1+
10
1(
0'
0&
1#
0%
#180
0$
0)
0*
0#
0+
00
1"
1%
#200
