Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 96c4a4811c50491b89371e2705f5dccd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestSingleCycleCpu_behav xil_defaultlib.TestSingleCycleCpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'disp_mode' [F:/VIVADO_Project/yxn_cpu_code/TestSingleCycleCpu.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'i_data' [F:/VIVADO_Project/yxn_cpu_code/TestSingleCycleCpu.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
