// Seed: 1017408334
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output tri1 id_2
);
  logic id_4 = 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd22
) (
    input wand id_0,
    input wor id_1,
    input wor id_2
    , id_14 = 1,
    output wand id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output logic id_8,
    input uwire id_9,
    input wand id_10,
    input tri1 id_11,
    output wor id_12
);
  bit _id_15, id_16, id_17, id_18;
  struct packed {
    logic id_19;
    logic id_20[-1 'b0 : id_15];
  } id_21;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_4
  );
  assign modCall_1.id_1 = 0;
  always_comb
    if (-1) id_8 <= id_7;
    else id_17 = 1;
endmodule
