Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0d8a27b7e28f4e8ab662796ce1b7306d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ual_4b_twb_behav xil_defaultlib.ual_4b_twb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.fullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.ual_4b_twb
Built simulation snapshot ual_4b_twb_behav
