Task "Run Synthesis" successful.
Generated logfile: 

****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bit_mapping_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2020.1.1 project /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.srcs/sources_1'.
### Running Synthesis in Xilinx Vivado 2020.1.1 ...
[Fri Feb  5 02:32:32 2021] Launched synth_1...
Run output will be captured here: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/synth_1/runme.log
[Fri Feb  5 02:32:33 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bit_mapping.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bit_mapping.tcl


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bit_mapping.tcl -notrace
Command: synth_design -top bit_mapping -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25574
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.598 ; gain = 0.000 ; free physical = 14318 ; free virtual = 22485
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bit_mapping' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/bit_mapping.vhd:58]
INFO: [Synth 8-3491] module 'angle_selector' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/angle_selector.vhd:22' bound to instance 'u_angle_selector' of component 'angle_selector' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/bit_mapping.vhd:107]
INFO: [Synth 8-638] synthesizing module 'angle_selector' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/angle_selector.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'angle_selector' (1#1) [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/angle_selector.vhd:29]
INFO: [Synth 8-3491] module 'Cosine_HDL_Optimized' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/Cosine_HDL_Optimized.vhd:23' bound to instance 'u_Cosine_HDL_Optimized' of component 'Cosine_HDL_Optimized' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/bit_mapping.vhd:112]
INFO: [Synth 8-638] synthesizing module 'Cosine_HDL_Optimized' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/Cosine_HDL_Optimized.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Cosine_HDL_Optimized' (2#1) [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/Cosine_HDL_Optimized.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bit_mapping' (3#1) [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/bit_mapping.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.504 ; gain = 16.906 ; free physical = 14413 ; free virtual = 22581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2181.316 ; gain = 34.719 ; free physical = 14410 ; free virtual = 22578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2181.316 ; gain = 34.719 ; free physical = 14410 ; free virtual = 22578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.316 ; gain = 0.000 ; free physical = 14403 ; free virtual = 22571
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/clock_constraint.xdc]
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/clock_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.098 ; gain = 0.000 ; free physical = 14317 ; free virtual = 22485
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2350.035 ; gain = 5.938 ; free physical = 14317 ; free virtual = 22485
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14385 ; free virtual = 22553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14385 ; free virtual = 22553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14385 ; free virtual = 22553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14378 ; free virtual = 22546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Product1_out1, operation Mode is: A*B.
DSP Report: operator Product1_out1 is absorbed into DSP Product1_out1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14357 ; free virtual = 22529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------+-----------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                    | Depth x Width | Implemented As | 
+---------------------+-----------------------------------------------+---------------+----------------+
|Cosine_HDL_Optimized | Look_Up_Table1_data[0]                        | 32x16         | LUT            | 
|Cosine_HDL_Optimized | Look_Up_Table_data[0]                         | 32x16         | LUT            | 
|bit_mapping          | u_Cosine_HDL_Optimized/Look_Up_Table_data[0]  | 32x16         | LUT            | 
|bit_mapping          | u_Cosine_HDL_Optimized/Look_Up_Table1_data[0] | 32x16         | LUT            | 
+---------------------+-----------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bit_mapping | A*B         | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bit_mapping | A*B         | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14204 ; free virtual = 22376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14203 ; free virtual = 22375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14196 ; free virtual = 22368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14197 ; free virtual = 22368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14197 ; free virtual = 22368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14197 ; free virtual = 22368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14197 ; free virtual = 22368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14197 ; free virtual = 22368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14197 ; free virtual = 22368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    41|
|2     |DSP48E1 |     2|
|3     |LUT1    |    34|
|4     |LUT2    |    93|
|5     |LUT3    |    86|
|6     |LUT4    |    23|
|7     |LUT5    |    76|
|8     |LUT6    |    55|
|9     |FDCE    |    69|
|10    |FDRE    |    32|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14197 ; free virtual = 22368
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2350.035 ; gain = 34.719 ; free physical = 14271 ; free virtual = 22442
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.035 ; gain = 203.438 ; free physical = 14271 ; free virtual = 22442
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.035 ; gain = 0.000 ; free physical = 14343 ; free virtual = 22515
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.988 ; gain = 0.000 ; free physical = 14286 ; free virtual = 22458
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.988 ; gain = 218.484 ; free physical = 14433 ; free virtual = 22605
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/synth_1/bit_mapping.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bit_mapping_utilization_synth.rpt -pb bit_mapping_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 02:33:16 2021...
[Fri Feb  5 02:33:19 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2158.566 ; gain = 0.000 ; free physical = 15269 ; free virtual = 23437
### Synthesis Complete.
### Running PostMapTiming in Xilinx Vivado 2020.1.1 ...
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2158.566 ; gain = 0.000 ; free physical = 15021 ; free virtual = 23189
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/clock_constraint.xdc]
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/clock_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.496 ; gain = 0.000 ; free physical = 14923 ; free virtual = 23090
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2206.496 ; gain = 47.930 ; free physical = 14923 ; free virtual = 23090
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2538.531 ; gain = 332.035 ; free physical = 14562 ; free virtual = 22711
### PostMapTiming Complete.
### Close Xilinx Vivado 2020.1.1 project.
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 02:33:35 2021...

Elapsed time is 74.1378 seconds.
