{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663837072226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663837072226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 14:27:52 2022 " "Processing started: Thu Sep 22 14:27:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663837072226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663837072226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dino_Game -c Dino_Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dino_Game -c Dino_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663837072226 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1663837072542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dino.v 1 1 " "Found 1 design units, including 1 entities, in source file dino.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dino " "Found entity 1: Dino" {  } { { "Dino.v" "" { Text "D:/Code/FPGA/Dino_Game/Dino.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huddle.v 1 1 " "Found 1 design units, including 1 entities, in source file huddle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Huddle " "Found entity 1: Huddle" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "space.v 1 1 " "Found 1 design units, including 1 entities, in source file space.v" { { "Info" "ISGN_ENTITY_NAME" "1 space " "Found entity 1: space" {  } { { "Space.v" "" { Text "D:/Code/FPGA/Dino_Game/Space.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file countrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "CountrolUnit.v" "" { Text "D:/Code/FPGA/Dino_Game/CountrolUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "D:/Code/FPGA/Dino_Game/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 Score " "Found entity 1: Score" {  } { { "Score.v" "" { Text "D:/Code/FPGA/Dino_Game/Score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dinodata.v 1 1 " "Found 1 design units, including 1 entities, in source file dinodata.v" { { "Info" "ISGN_ENTITY_NAME" "1 DInoData " "Found entity 1: DInoData" {  } { { "DInoData.v" "" { Text "D:/Code/FPGA/Dino_Game/DInoData.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dinodata1.v 1 1 " "Found 1 design units, including 1 entities, in source file dinodata1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DInoData1 " "Found entity 1: DInoData1" {  } { { "DInoData1.v" "" { Text "D:/Code/FPGA/Dino_Game/DInoData1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tree1.v 1 1 " "Found 1 design units, including 1 entities, in source file tree1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tree1 " "Found entity 1: tree1" {  } { { "tree1.v" "" { Text "D:/Code/FPGA/Dino_Game/tree1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tree2.v 1 1 " "Found 1 design units, including 1 entities, in source file tree2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tree2 " "Found entity 1: tree2" {  } { { "tree2.v" "" { Text "D:/Code/FPGA/Dino_Game/tree2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tree3.v 1 1 " "Found 1 design units, including 1 entities, in source file tree3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tree3 " "Found entity 1: tree3" {  } { { "tree3.v" "" { Text "D:/Code/FPGA/Dino_Game/tree3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1663837072679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Main.v(56) " "Verilog HDL assignment warning at Main.v(56): truncated value with size 32 to match size of target (10)" {  } { { "Main.v" "" { Text "D:/Code/FPGA/Dino_Game/Main.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663837072681 "|Main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Main.v(60) " "Verilog HDL assignment warning at Main.v(60): truncated value with size 32 to match size of target (11)" {  } { { "Main.v" "" { Text "D:/Code/FPGA/Dino_Game/Main.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663837072681 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:U1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:U1\"" {  } { { "Main.v" "U1" { Text "D:/Code/FPGA/Dino_Game/Main.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Huddle ControlUnit:U1\|Huddle:U2 " "Elaborating entity \"Huddle\" for hierarchy \"ControlUnit:U1\|Huddle:U2\"" {  } { { "CountrolUnit.v" "U2" { Text "D:/Code/FPGA/Dino_Game/CountrolUnit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072685 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hudPosVerFrom Huddle.v(56) " "Verilog HDL Always Construct warning at Huddle.v(56): inferring latch(es) for variable \"hudPosVerFrom\", which holds its previous value in one or more paths through the always construct" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1663837072686 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hudPosVerTo Huddle.v(56) " "Verilog HDL Always Construct warning at Huddle.v(56): inferring latch(es) for variable \"hudPosVerTo\", which holds its previous value in one or more paths through the always construct" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1663837072686 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[0\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[0\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[1\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[1\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[2\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[2\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[3\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[3\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[4\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[4\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[5\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[5\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[6\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[6\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[7\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[7\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[8\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[8\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerTo\[9\] Huddle.v(56) " "Inferred latch for \"hudPosVerTo\[9\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[0\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[0\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[1\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[1\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[2\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[2\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[3\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[3\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[4\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[4\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[5\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[5\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[6\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[6\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[7\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[7\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[8\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[8\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hudPosVerFrom\[9\] Huddle.v(56) " "Inferred latch for \"hudPosVerFrom\[9\]\" at Huddle.v(56)" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663837072687 "|Main|ControlUnit:U1|Huddle:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tree1 ControlUnit:U1\|Huddle:U2\|tree1:U1 " "Elaborating entity \"tree1\" for hierarchy \"ControlUnit:U1\|Huddle:U2\|tree1:U1\"" {  } { { "Huddle.v" "U1" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component\"" {  } { { "tree1.v" "altsyncram_component" { Text "D:/Code/FPGA/Dino_Game/tree1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component\"" {  } { { "tree1.v" "" { Text "D:/Code/FPGA/Dino_Game/tree1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663837072735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tree_fin1.mif " "Parameter \"init_file\" = \"tree_fin1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16440 " "Parameter \"numwords_a\" = \"16440\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072736 ""}  } { { "tree1.v" "" { Text "D:/Code/FPGA/Dino_Game/tree1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663837072736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ti91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ti91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ti91 " "Found entity 1: altsyncram_ti91" {  } { { "db/altsyncram_ti91.tdf" "" { Text "D:/Code/FPGA/Dino_Game/db/altsyncram_ti91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ti91 ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component\|altsyncram_ti91:auto_generated " "Elaborating entity \"altsyncram_ti91\" for hierarchy \"ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component\|altsyncram_ti91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_57a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_57a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_57a " "Found entity 1: decode_57a" {  } { { "db/decode_57a.tdf" "" { Text "D:/Code/FPGA/Dino_Game/db/decode_57a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_57a ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component\|altsyncram_ti91:auto_generated\|decode_57a:rden_decode " "Elaborating entity \"decode_57a\" for hierarchy \"ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component\|altsyncram_ti91:auto_generated\|decode_57a:rden_decode\"" {  } { { "db/altsyncram_ti91.tdf" "rden_decode" { Text "D:/Code/FPGA/Dino_Game/db/altsyncram_ti91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_llb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_llb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_llb " "Found entity 1: mux_llb" {  } { { "db/mux_llb.tdf" "" { Text "D:/Code/FPGA/Dino_Game/db/mux_llb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837072913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837072913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_llb ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component\|altsyncram_ti91:auto_generated\|mux_llb:mux2 " "Elaborating entity \"mux_llb\" for hierarchy \"ControlUnit:U1\|Huddle:U2\|tree1:U1\|altsyncram:altsyncram_component\|altsyncram_ti91:auto_generated\|mux_llb:mux2\"" {  } { { "db/altsyncram_ti91.tdf" "mux2" { Text "D:/Code/FPGA/Dino_Game/db/altsyncram_ti91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dino ControlUnit:U1\|Dino:U3 " "Elaborating entity \"Dino\" for hierarchy \"ControlUnit:U1\|Dino:U3\"" {  } { { "CountrolUnit.v" "U3" { Text "D:/Code/FPGA/Dino_Game/CountrolUnit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Dino.v(39) " "Verilog HDL assignment warning at Dino.v(39): truncated value with size 32 to match size of target (13)" {  } { { "Dino.v" "" { Text "D:/Code/FPGA/Dino_Game/Dino.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663837072918 "|Main|ControlUnit:U1|Dino:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Dino.v(52) " "Verilog HDL assignment warning at Dino.v(52): truncated value with size 32 to match size of target (13)" {  } { { "Dino.v" "" { Text "D:/Code/FPGA/Dino_Game/Dino.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663837072919 "|Main|ControlUnit:U1|Dino:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DInoData ControlUnit:U1\|Dino:U3\|DInoData:U6 " "Elaborating entity \"DInoData\" for hierarchy \"ControlUnit:U1\|Dino:U3\|DInoData:U6\"" {  } { { "Dino.v" "U6" { Text "D:/Code/FPGA/Dino_Game/Dino.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ControlUnit:U1\|Dino:U3\|DInoData:U6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ControlUnit:U1\|Dino:U3\|DInoData:U6\|altsyncram:altsyncram_component\"" {  } { { "DInoData.v" "altsyncram_component" { Text "D:/Code/FPGA/Dino_Game/DInoData.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837072995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:U1\|Dino:U3\|DInoData:U6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ControlUnit:U1\|Dino:U3\|DInoData:U6\|altsyncram:altsyncram_component\"" {  } { { "DInoData.v" "" { Text "D:/Code/FPGA/Dino_Game/DInoData.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:U1\|Dino:U3\|DInoData:U6\|altsyncram:altsyncram_component " "Instantiated megafunction \"ControlUnit:U1\|Dino:U3\|DInoData:U6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Dino_Game.mif " "Parameter \"init_file\" = \"Dino_Game.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4199 " "Parameter \"numwords_a\" = \"4199\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073000 ""}  } { { "DInoData.v" "" { Text "D:/Code/FPGA/Dino_Game/DInoData.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663837073000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pi91 " "Found entity 1: altsyncram_pi91" {  } { { "db/altsyncram_pi91.tdf" "" { Text "D:/Code/FPGA/Dino_Game/db/altsyncram_pi91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837073063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837073063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pi91 ControlUnit:U1\|Dino:U3\|DInoData:U6\|altsyncram:altsyncram_component\|altsyncram_pi91:auto_generated " "Elaborating entity \"altsyncram_pi91\" for hierarchy \"ControlUnit:U1\|Dino:U3\|DInoData:U6\|altsyncram:altsyncram_component\|altsyncram_pi91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DInoData1 ControlUnit:U1\|Dino:U3\|DInoData1:U7 " "Elaborating entity \"DInoData1\" for hierarchy \"ControlUnit:U1\|Dino:U3\|DInoData1:U7\"" {  } { { "Dino.v" "U7" { Text "D:/Code/FPGA/Dino_Game/Dino.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ControlUnit:U1\|Dino:U3\|DInoData1:U7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ControlUnit:U1\|Dino:U3\|DInoData1:U7\|altsyncram:altsyncram_component\"" {  } { { "DInoData1.v" "altsyncram_component" { Text "D:/Code/FPGA/Dino_Game/DInoData1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:U1\|Dino:U3\|DInoData1:U7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ControlUnit:U1\|Dino:U3\|DInoData1:U7\|altsyncram:altsyncram_component\"" {  } { { "DInoData1.v" "" { Text "D:/Code/FPGA/Dino_Game/DInoData1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663837073078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:U1\|Dino:U3\|DInoData1:U7\|altsyncram:altsyncram_component " "Instantiated megafunction \"ControlUnit:U1\|Dino:U3\|DInoData1:U7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Dino_Game1.mif " "Parameter \"init_file\" = \"Dino_Game1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4199 " "Parameter \"numwords_a\" = \"4199\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073079 ""}  } { { "DInoData1.v" "" { Text "D:/Code/FPGA/Dino_Game/DInoData1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663837073079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ak91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak91 " "Found entity 1: altsyncram_ak91" {  } { { "db/altsyncram_ak91.tdf" "" { Text "D:/Code/FPGA/Dino_Game/db/altsyncram_ak91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663837073131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663837073131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ak91 ControlUnit:U1\|Dino:U3\|DInoData1:U7\|altsyncram:altsyncram_component\|altsyncram_ak91:auto_generated " "Elaborating entity \"altsyncram_ak91\" for hierarchy \"ControlUnit:U1\|Dino:U3\|DInoData1:U7\|altsyncram:altsyncram_component\|altsyncram_ak91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "space ControlUnit:U1\|space:U4 " "Elaborating entity \"space\" for hierarchy \"ControlUnit:U1\|space:U4\"" {  } { { "CountrolUnit.v" "U4" { Text "D:/Code/FPGA/Dino_Game/CountrolUnit.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score ControlUnit:U1\|Score:U5 " "Elaborating entity \"Score\" for hierarchy \"ControlUnit:U1\|Score:U5\"" {  } { { "CountrolUnit.v" "U5" { Text "D:/Code/FPGA/Dino_Game/CountrolUnit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663837073137 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scoreHorFrom Score.v(4) " "Output port \"scoreHorFrom\" at Score.v(4) has no driver" {  } { { "Score.v" "" { Text "D:/Code/FPGA/Dino_Game/Score.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663837073138 "|Main|ControlUnit:U1|Score:U5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scoreHorTo Score.v(4) " "Output port \"scoreHorTo\" at Score.v(4) has no driver" {  } { { "Score.v" "" { Text "D:/Code/FPGA/Dino_Game/Score.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663837073138 "|Main|ControlUnit:U1|Score:U5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scoreVerFrom Score.v(4) " "Output port \"scoreVerFrom\" at Score.v(4) has no driver" {  } { { "Score.v" "" { Text "D:/Code/FPGA/Dino_Game/Score.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663837073138 "|Main|ControlUnit:U1|Score:U5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scoreVerTo Score.v(4) " "Output port \"scoreVerTo\" at Score.v(4) has no driver" {  } { { "Score.v" "" { Text "D:/Code/FPGA/Dino_Game/Score.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663837073138 "|Main|ControlUnit:U1|Score:U5"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ControlUnit:U1\|breakGameFlag " "Net \"ControlUnit:U1\|breakGameFlag\" is missing source, defaulting to GND" {  } { { "CountrolUnit.v" "breakGameFlag" { Text "D:/Code/FPGA/Dino_Game/CountrolUnit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1663837073215 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1663837073215 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1663837073802 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Dino.v" "" { Text "D:/Code/FPGA/Dino_Game/Dino.v" 67 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1663837073830 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1663837073830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE GND " "Pin \"VGA_BLUE\" is stuck at GND" {  } { { "Main.v" "" { Text "D:/Code/FPGA/Dino_Game/Main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663837074130 "|Main|VGA_BLUE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1663837074130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1663837074223 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1663837074444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1663837074797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663837074797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "339 " "Implemented 339 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1663837074854 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1663837074854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1663837074854 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1663837074854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1663837074854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663837074886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 14:27:54 2022 " "Processing ended: Thu Sep 22 14:27:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663837074886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663837074886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663837074886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663837074886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663837075915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663837075916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 14:27:55 2022 " "Processing started: Thu Sep 22 14:27:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663837075916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1663837075916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Dino_Game -c Dino_Game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Dino_Game -c Dino_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1663837075917 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1663837075983 ""}
{ "Info" "0" "" "Project  = Dino_Game" {  } {  } 0 0 "Project  = Dino_Game" 0 0 "Fitter" 0 0 1663837075984 ""}
{ "Info" "0" "" "Revision = Dino_Game" {  } {  } 0 0 "Revision = Dino_Game" 0 0 "Fitter" 0 0 1663837075984 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1663837076066 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Dino_Game EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Dino_Game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1663837076082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663837076134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663837076134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663837076134 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1663837076213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1663837076226 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1663837076426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1663837076426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1663837076426 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1663837076426 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1663837076429 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1663837076429 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1663837076429 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1663837076429 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1663837076429 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1663837076429 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1663837076430 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1663837076432 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 11 " "No exact pin location assignment(s) for 2 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "Main.v" "" { Text "D:/Code/FPGA/Dino_Game/Main.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1663837077111 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qtree1\[0\] " "Pin qtree1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { qtree1[0] } } } { "Main.v" "" { Text "D:/Code/FPGA/Dino_Game/Main.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qtree1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1663837077111 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1663837077111 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dino_Game.sdc " "Synopsys Design Constraints File file not found: 'Dino_Game.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1663837077238 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1663837077238 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1663837077243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1663837077244 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1663837077245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663837077262 ""}  } { { "Main.v" "" { Text "D:/Code/FPGA/Dino_Game/Main.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663837077262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "Automatically promoted node ControlUnit:U1\|space:U4\|delay_clk\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663837077262 ""}  } { { "Space.v" "" { Text "D:/Code/FPGA/Dino_Game/Space.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:U1|space:U4|delay_clk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663837077262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "Automatically promoted node ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663837077262 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:U1\|Huddle:U2\|clk_div\[18\]~51 " "Destination node ControlUnit:U1\|Huddle:U2\|clk_div\[18\]~51" {  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:U1|Huddle:U2|clk_div[18]~51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663837077262 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1663837077262 ""}  } { { "Huddle.v" "" { Text "D:/Code/FPGA/Dino_Game/Huddle.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:U1|Huddle:U2|clk_div[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663837077262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1663837077443 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663837077444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663837077445 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663837077445 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663837077446 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1663837077447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1663837077447 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1663837077447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1663837077593 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1663837077594 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1663837077594 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1663837077596 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1663837077596 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1663837077596 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663837077597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663837077597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663837077597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663837077597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 44 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663837077597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 36 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663837077597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663837077597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663837077597 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1663837077597 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1663837077597 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663837077607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1663837078565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663837078715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1663837078723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1663837079320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663837079320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1663837079580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/Code/FPGA/Dino_Game/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1663837080219 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1663837080219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663837081247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1663837081251 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1663837081251 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1663837081264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663837081300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663837081555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663837081589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663837081698 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663837082030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/FPGA/Dino_Game/output_files/Dino_Game.fit.smsg " "Generated suppressed messages file D:/Code/FPGA/Dino_Game/output_files/Dino_Game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1663837082729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663837083057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 14:28:03 2022 " "Processing ended: Thu Sep 22 14:28:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663837083057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663837083057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663837083057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1663837083057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1663837083976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663837083976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 14:28:03 2022 " "Processing started: Thu Sep 22 14:28:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663837083976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1663837083976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Dino_Game -c Dino_Game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Dino_Game -c Dino_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1663837083976 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1663837084721 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1663837084748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663837085069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 14:28:05 2022 " "Processing ended: Thu Sep 22 14:28:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663837085069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663837085069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663837085069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1663837085069 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1663837085667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1663837086065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 14:28:05 2022 " "Processing started: Thu Sep 22 14:28:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663837086066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663837086066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Dino_Game -c Dino_Game " "Command: quartus_sta Dino_Game -c Dino_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663837086066 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1663837086145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1663837086320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1663837086321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1663837086378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1663837086379 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dino_Game.sdc " "Synopsys Design Constraints File file not found: 'Dino_Game.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1663837086578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1663837086579 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086580 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:U1\|Huddle:U2\|clk_div\[18\] ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " "create_clock -period 1.000 -name ControlUnit:U1\|Huddle:U2\|clk_div\[18\] ControlUnit:U1\|Huddle:U2\|clk_div\[18\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086580 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:U1\|space:U4\|delay_clk\[1\] ControlUnit:U1\|space:U4\|delay_clk\[1\] " "create_clock -period 1.000 -name ControlUnit:U1\|space:U4\|delay_clk\[1\] ControlUnit:U1\|space:U4\|delay_clk\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086580 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086580 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1663837086693 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086694 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1663837086695 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1663837086708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1663837086735 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1663837086735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.650 " "Worst-case setup slack is -3.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.650      -241.034 clk  " "   -3.650      -241.034 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061       -13.438 ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "   -1.061       -13.438 ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.340 ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "   -0.136        -0.340 ControlUnit:U1\|space:U4\|delay_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1663837086737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.114 " "Worst-case hold slack is -0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114        -0.114 clk  " "   -0.114        -0.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361         0.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "    0.361         0.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "    0.372         0.000 ControlUnit:U1\|space:U4\|delay_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1663837086742 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1663837086744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1663837086747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -138.740 clk  " "   -3.000      -138.740 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "   -1.000       -32.000 ControlUnit:U1\|space:U4\|delay_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "   -1.000       -19.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837086751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1663837086751 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1663837086830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1663837086850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1663837087212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087281 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1663837087293 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1663837087293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.144 " "Worst-case setup slack is -3.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.144      -202.899 clk  " "   -3.144      -202.899 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.825        -9.921 ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "   -0.825        -9.921 ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013        -0.013 ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "   -0.013        -0.013 ControlUnit:U1\|space:U4\|delay_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1663837087299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.107 " "Worst-case hold slack is -0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107        -0.107 clk  " "   -0.107        -0.107 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "    0.320         0.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "    0.337         0.000 ControlUnit:U1\|space:U4\|delay_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1663837087306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1663837087311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1663837087315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -138.740 clk  " "   -3.000      -138.740 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "   -1.000       -32.000 ControlUnit:U1\|space:U4\|delay_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "   -1.000       -19.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1663837087320 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1663837087430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1663837087510 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1663837087510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.654 " "Worst-case setup slack is -1.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.654       -83.652 clk  " "   -1.654       -83.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174        -0.459 ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "   -0.174        -0.459 ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "    0.339         0.000 ControlUnit:U1\|space:U4\|delay_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1663837087517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.111 " "Worst-case hold slack is -0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111        -0.111 clk  " "   -0.111        -0.111 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "    0.193         0.000 ControlUnit:U1\|space:U4\|delay_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "    0.194         0.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1663837087525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1663837087530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1663837087536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -135.592 clk  " "   -3.000      -135.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 ControlUnit:U1\|space:U4\|delay_clk\[1\]  " "   -1.000       -32.000 ControlUnit:U1\|space:U4\|delay_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\]  " "   -1.000       -19.000 ControlUnit:U1\|Huddle:U2\|clk_div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1663837087542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1663837087542 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1663837087792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1663837087792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663837087902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 14:28:07 2022 " "Processing ended: Thu Sep 22 14:28:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663837087902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663837087902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663837087902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663837087902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663837088882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663837088883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 14:28:08 2022 " "Processing started: Thu Sep 22 14:28:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663837088883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663837088883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Dino_Game -c Dino_Game " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Dino_Game -c Dino_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663837088883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dino_Game_6_1200mv_85c_slow.vho D:/Code/FPGA/Dino_Game/simulation/modelsim/ simulation " "Generated file Dino_Game_6_1200mv_85c_slow.vho in folder \"D:/Code/FPGA/Dino_Game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1663837089318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dino_Game_6_1200mv_0c_slow.vho D:/Code/FPGA/Dino_Game/simulation/modelsim/ simulation " "Generated file Dino_Game_6_1200mv_0c_slow.vho in folder \"D:/Code/FPGA/Dino_Game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1663837089375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dino_Game_min_1200mv_0c_fast.vho D:/Code/FPGA/Dino_Game/simulation/modelsim/ simulation " "Generated file Dino_Game_min_1200mv_0c_fast.vho in folder \"D:/Code/FPGA/Dino_Game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1663837089432 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dino_Game.vho D:/Code/FPGA/Dino_Game/simulation/modelsim/ simulation " "Generated file Dino_Game.vho in folder \"D:/Code/FPGA/Dino_Game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1663837089488 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dino_Game_6_1200mv_85c_vhd_slow.sdo D:/Code/FPGA/Dino_Game/simulation/modelsim/ simulation " "Generated file Dino_Game_6_1200mv_85c_vhd_slow.sdo in folder \"D:/Code/FPGA/Dino_Game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1663837089534 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dino_Game_6_1200mv_0c_vhd_slow.sdo D:/Code/FPGA/Dino_Game/simulation/modelsim/ simulation " "Generated file Dino_Game_6_1200mv_0c_vhd_slow.sdo in folder \"D:/Code/FPGA/Dino_Game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1663837089590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dino_Game_min_1200mv_0c_vhd_fast.sdo D:/Code/FPGA/Dino_Game/simulation/modelsim/ simulation " "Generated file Dino_Game_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Code/FPGA/Dino_Game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1663837089649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dino_Game_vhd.sdo D:/Code/FPGA/Dino_Game/simulation/modelsim/ simulation " "Generated file Dino_Game_vhd.sdo in folder \"D:/Code/FPGA/Dino_Game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1663837089700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663837089804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 14:28:09 2022 " "Processing ended: Thu Sep 22 14:28:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663837089804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663837089804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663837089804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663837089804 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663837090425 ""}
