{
  "script_id": "3371",
  "display_name": "hdl_plugin",
  "summary": "Vhdl/Verilog fast instant and generate testbench file.",
  "name": "hdl_plugin",
  "script_type": "ftplugin",
  "description": "I will updata this plugin in this page:\nhttp://www.vim.org/scripts/script.php?script_id=3420",
  "install_details": "",
  "versions": [
    {
      "url": "http://www.vim.org/scripts/download_script.php?src_id=14648",
      "filename": "hdl_plugin.vim",
      "script_version": "v2.1",
      "date": "2010-12-29",
      "vim_version": "7.0",
      "author": {
        "user_id": "24110",
        "user_name": "achillowy",
        "first_name": "陈",
        "last_name": "勇",
        "email": "achillowy@sina.com",
        "homepage": "http://www.cnblogs.com/ifys/"
      },
      "release_notes": "Supports \"inout\" port \nCan be used for verilog file"
    }
  ]
}
