Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun 13 16:09:24 2024
| Host         : DESKTOP-FA97QT1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPS_System_timing_summary_routed.rpt -pb MIPS_System_timing_summary_routed.pb -rpx MIPS_System_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS_System
| Device       : 7a75t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: u_GPIO/u_clock_divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.942     -282.819                    361                40571        0.063        0.000                      0                40571        3.870        0.000                       0                  5827  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.942     -282.819                    361                39838        0.063        0.000                      0                39838        3.870        0.000                       0                  5827  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.202        0.000                      0                  733        0.951        0.000                      0                  733  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          361  Failing Endpoints,  Worst Slack       -1.942ns,  Total Violation     -282.819ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.942ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.847ns  (logic 2.070ns (30.234%)  route 4.777ns (69.766%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 f  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         1.130    15.598    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.261    15.859 r  icpu/u_IF_ID_pipe_reg/o_inst[17]_i_1__0/O
                         net (fo=1, routed)           0.602    16.461    icpu/u_IF_ID_pipe_reg/p_1_in[17]
    SLICE_X15Y54         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.278    14.345    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y54         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[17]/C
                         clock pessimism              0.242    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X15Y54         FDCE (Setup_fdce_C_D)       -0.032    14.519    icpu/u_IF_ID_pipe_reg/o_inst_reg[17]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -16.461    
  -------------------------------------------------------------------
                         slack                                 -1.942    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.817ns  (logic 2.070ns (30.364%)  route 4.747ns (69.636%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 f  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         1.047    15.515    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.261    15.776 r  icpu/u_IF_ID_pipe_reg/o_inst[25]_i_1__0/O
                         net (fo=1, routed)           0.656    16.432    icpu/u_IF_ID_pipe_reg/p_1_in[25]
    SLICE_X15Y54         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.278    14.345    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y54         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[25]/C
                         clock pessimism              0.242    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X15Y54         FDCE (Setup_fdce_C_D)       -0.044    14.507    icpu/u_IF_ID_pipe_reg/o_inst_reg[25]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -16.432    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.863ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.797ns  (logic 2.070ns (30.453%)  route 4.727ns (69.547%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 f  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         1.149    15.617    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.261    15.878 r  icpu/u_IF_ID_pipe_reg/o_inst[27]_i_1/O
                         net (fo=1, routed)           0.534    16.412    icpu/u_IF_ID_pipe_reg/p_1_in[27]
    SLICE_X14Y52         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.278    14.345    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X14Y52         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[27]/C
                         clock pessimism              0.242    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X14Y52         FDCE (Setup_fdce_C_D)       -0.002    14.549    icpu/u_IF_ID_pipe_reg/o_inst_reg[27]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -16.412    
  -------------------------------------------------------------------
                         slack                                 -1.863    

Slack (VIOLATED) :        -1.859ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.772ns  (logic 2.070ns (30.568%)  route 4.702ns (69.432%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 f  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         1.121    15.589    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.261    15.850 r  icpu/u_IF_ID_pipe_reg/o_inst[9]_i_1/O
                         net (fo=1, routed)           0.536    16.386    icpu/u_IF_ID_pipe_reg/p_1_in[9]
    SLICE_X15Y52         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.278    14.345    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y52         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[9]/C
                         clock pessimism              0.242    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X15Y52         FDCE (Setup_fdce_C_D)       -0.024    14.527    icpu/u_IF_ID_pipe_reg/o_inst_reg[9]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -16.386    
  -------------------------------------------------------------------
                         slack                                 -1.859    

Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.734ns  (logic 2.070ns (30.741%)  route 4.664ns (69.259%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 f  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         1.121    15.589    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.261    15.850 r  icpu/u_IF_ID_pipe_reg/o_inst[16]_i_1__0/O
                         net (fo=1, routed)           0.498    16.348    icpu/u_IF_ID_pipe_reg/p_1_in[16]
    SLICE_X15Y54         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.278    14.345    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y54         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[16]/C
                         clock pessimism              0.242    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X15Y54         FDCE (Setup_fdce_C_D)       -0.027    14.524    icpu/u_IF_ID_pipe_reg/o_inst_reg[16]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -16.348    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.669ns  (logic 2.070ns (31.041%)  route 4.599ns (68.960%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 f  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         1.125    15.593    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.261    15.854 r  icpu/u_IF_ID_pipe_reg/o_inst[18]_i_1__0/O
                         net (fo=1, routed)           0.429    16.283    icpu/u_IF_ID_pipe_reg/p_1_in[18]
    SLICE_X15Y54         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.278    14.345    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y54         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[18]/C
                         clock pessimism              0.242    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X15Y54         FDCE (Setup_fdce_C_D)       -0.024    14.527    icpu/u_IF_ID_pipe_reg/o_inst_reg[18]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -16.283    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.702ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.470ns  (logic 2.070ns (31.992%)  route 4.400ns (68.008%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         0.682    15.150    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.261    15.411 r  icpu/u_IF_ID_pipe_reg/o_inst[31]_i_1/O
                         net (fo=48, routed)          0.674    16.085    icpu/u_IF_ID_pipe_reg/o_PCPlus40
    SLICE_X15Y51         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.278    14.345    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[2]/C
                         clock pessimism              0.242    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X15Y51         FDCE (Setup_fdce_C_CE)      -0.168    14.383    icpu/u_IF_ID_pipe_reg/o_inst_reg[2]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -16.085    
  -------------------------------------------------------------------
                         slack                                 -1.702    

Slack (VIOLATED) :        -1.690ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__10/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.716ns  (logic 2.175ns (32.386%)  route 4.541ns (67.614%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 14.481 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         0.737    15.205    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.261    15.466 r  icpu/u_IF_ID_pipe_reg/o_PCPlus4[11]_i_3/O
                         net (fo=36, routed)          0.760    16.225    icpu/u_IF_ID_pipe_reg/o_inst_reg[27]_1
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.105    16.330 r  icpu/u_IF_ID_pipe_reg/pcF[3]_rep__10_i_1/O
                         net (fo=1, routed)           0.000    16.330    icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__10_0
    SLICE_X20Y49         FDCE                                         r  icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.414    14.481    icpu/u_next_pc_logic_pipe/CLOCK_100_IBUF_BUFG
    SLICE_X20Y49         FDCE                                         r  icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__10/C
                         clock pessimism              0.165    14.646    
                         clock uncertainty           -0.035    14.610    
    SLICE_X20Y49         FDCE (Setup_fdce_C_D)        0.030    14.640    icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__10
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -16.330    
  -------------------------------------------------------------------
                         slack                                 -1.690    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.718ns  (logic 2.175ns (32.374%)  route 4.543ns (67.626%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 14.481 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         0.737    15.205    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.261    15.466 r  icpu/u_IF_ID_pipe_reg/o_PCPlus4[11]_i_3/O
                         net (fo=36, routed)          0.762    16.228    icpu/u_IF_ID_pipe_reg/o_inst_reg[27]_1
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.105    16.333 r  icpu/u_IF_ID_pipe_reg/pcF[3]_rep__8_i_1/O
                         net (fo=1, routed)           0.000    16.333    icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__8_0
    SLICE_X20Y49         FDCE                                         r  icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.414    14.481    icpu/u_next_pc_logic_pipe/CLOCK_100_IBUF_BUFG
    SLICE_X20Y49         FDCE                                         r  icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__8/C
                         clock pessimism              0.165    14.646    
                         clock uncertainty           -0.035    14.610    
    SLICE_X20Y49         FDCE (Setup_fdce_C_D)        0.033    14.643    icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -16.333    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 icpu/rf/mem_reg[18][18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.458ns  (logic 2.070ns (32.053%)  route 4.388ns (67.947%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     6.428 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.226 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.389     9.615    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  icpu/rf/mem_reg[18][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.437    10.052 r  icpu/rf/mem_reg[18][18]/Q
                         net (fo=3, routed)           0.834    10.886    icpu/rf/mem_reg[18]_17[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.991 r  icpu/rf/o_RD1[18]_i_9/O
                         net (fo=1, routed)           0.000    10.991    icpu/rf/o_RD1[18]_i_9_n_0
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I0_O)      0.178    11.169 r  icpu/rf/o_RD1_reg[18]_i_4/O
                         net (fo=1, routed)           1.158    12.327    icpu/rf/o_RD1_reg[18]_i_4_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.252    12.579 r  icpu/rf/o_RD1[18]_i_2/O
                         net (fo=2, routed)           0.476    13.055    icpu/u_EXE_MEM_pipe_reg/RD1D[18]
    SLICE_X13Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.160 f  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50/O
                         net (fo=1, routed)           0.231    13.391    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_50_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.105    13.496 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38/O
                         net (fo=1, routed)           0.345    13.841    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_38_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.105    13.946 r  icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17/O
                         net (fo=1, routed)           0.000    13.946    icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_17_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.278 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.278    icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.468 r  icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_3/CO[2]
                         net (fo=157, routed)         0.682    15.150    icpu/u_IF_ID_pipe_reg/CO[0]
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.261    15.411 r  icpu/u_IF_ID_pipe_reg/o_inst[31]_i_1/O
                         net (fo=48, routed)          0.661    16.073    icpu/u_IF_ID_pipe_reg/o_PCPlus40
    SLICE_X15Y52         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.278    14.345    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y52         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[19]/C
                         clock pessimism              0.242    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X15Y52         FDCE (Setup_fdce_C_CE)      -0.168    14.383    icpu/u_IF_ID_pipe_reg/o_inst_reg[19]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -16.073    
  -------------------------------------------------------------------
                         slack                                 -1.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_WriteData_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_3072_3199_6_6/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.229%)  route 0.079ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.563     1.497    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X35Y66         FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_WriteData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  icpu/u_EXE_MEM_pipe_reg/o_WriteData_reg[6]/Q
                         net (fo=129, routed)         0.079     1.717    imem/mem_reg_3072_3199_6_6/D
    SLICE_X34Y66         RAMD64E                                      r  imem/mem_reg_3072_3199_6_6/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.832     2.012    imem/mem_reg_3072_3199_6_6/WCLK
    SLICE_X34Y66         RAMD64E                                      r  imem/mem_reg_3072_3199_6_6/SP.LOW/CLK
                         clock pessimism             -0.502     1.510    
    SLICE_X34Y66         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.654    imem/mem_reg_3072_3199_6_6/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_2048_2175_12_12/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.536%)  route 0.267ns (65.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.552     1.486    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X55Y71         FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/Q
                         net (fo=192, routed)         0.267     1.895    imem/mem_reg_2048_2175_12_12/A1
    SLICE_X56Y70         RAMD64E                                      r  imem/mem_reg_2048_2175_12_12/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.822     2.002    imem/mem_reg_2048_2175_12_12/WCLK
    SLICE_X56Y70         RAMD64E                                      r  imem/mem_reg_2048_2175_12_12/DP.HIGH/CLK
                         clock pessimism             -0.480     1.522    
    SLICE_X56Y70         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.831    imem/mem_reg_2048_2175_12_12/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_2048_2175_12_12/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.536%)  route 0.267ns (65.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.552     1.486    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X55Y71         FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/Q
                         net (fo=192, routed)         0.267     1.895    imem/mem_reg_2048_2175_12_12/A1
    SLICE_X56Y70         RAMD64E                                      r  imem/mem_reg_2048_2175_12_12/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.822     2.002    imem/mem_reg_2048_2175_12_12/WCLK
    SLICE_X56Y70         RAMD64E                                      r  imem/mem_reg_2048_2175_12_12/DP.LOW/CLK
                         clock pessimism             -0.480     1.522    
    SLICE_X56Y70         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.831    imem/mem_reg_2048_2175_12_12/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_2048_2175_12_12/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.536%)  route 0.267ns (65.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.552     1.486    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X55Y71         FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/Q
                         net (fo=192, routed)         0.267     1.895    imem/mem_reg_2048_2175_12_12/A1
    SLICE_X56Y70         RAMD64E                                      r  imem/mem_reg_2048_2175_12_12/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.822     2.002    imem/mem_reg_2048_2175_12_12/WCLK
    SLICE_X56Y70         RAMD64E                                      r  imem/mem_reg_2048_2175_12_12/SP.HIGH/CLK
                         clock pessimism             -0.480     1.522    
    SLICE_X56Y70         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.831    imem/mem_reg_2048_2175_12_12/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_2048_2175_12_12/SP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.536%)  route 0.267ns (65.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.552     1.486    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X55Y71         FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__9/Q
                         net (fo=192, routed)         0.267     1.895    imem/mem_reg_2048_2175_12_12/A1
    SLICE_X56Y70         RAMD64E                                      r  imem/mem_reg_2048_2175_12_12/SP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.822     2.002    imem/mem_reg_2048_2175_12_12/WCLK
    SLICE_X56Y70         RAMD64E                                      r  imem/mem_reg_2048_2175_12_12/SP.LOW/CLK
                         clock pessimism             -0.480     1.522    
    SLICE_X56Y70         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.831    imem/mem_reg_2048_2175_12_12/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_1024_1151_15_15/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.606%)  route 0.215ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.600     1.534    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/Q
                         net (fo=192, routed)         0.215     1.890    imem/mem_reg_1024_1151_15_15/A3
    SLICE_X2Y92          RAMD64E                                      r  imem/mem_reg_1024_1151_15_15/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.874     2.054    imem/mem_reg_1024_1151_15_15/WCLK
    SLICE_X2Y92          RAMD64E                                      r  imem/mem_reg_1024_1151_15_15/DP.HIGH/CLK
                         clock pessimism             -0.480     1.574    
    SLICE_X2Y92          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.814    imem/mem_reg_1024_1151_15_15/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_1024_1151_15_15/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.606%)  route 0.215ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.600     1.534    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/Q
                         net (fo=192, routed)         0.215     1.890    imem/mem_reg_1024_1151_15_15/A3
    SLICE_X2Y92          RAMD64E                                      r  imem/mem_reg_1024_1151_15_15/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.874     2.054    imem/mem_reg_1024_1151_15_15/WCLK
    SLICE_X2Y92          RAMD64E                                      r  imem/mem_reg_1024_1151_15_15/DP.LOW/CLK
                         clock pessimism             -0.480     1.574    
    SLICE_X2Y92          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.814    imem/mem_reg_1024_1151_15_15/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_1024_1151_15_15/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.606%)  route 0.215ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.600     1.534    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/Q
                         net (fo=192, routed)         0.215     1.890    imem/mem_reg_1024_1151_15_15/A3
    SLICE_X2Y92          RAMD64E                                      r  imem/mem_reg_1024_1151_15_15/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.874     2.054    imem/mem_reg_1024_1151_15_15/WCLK
    SLICE_X2Y92          RAMD64E                                      r  imem/mem_reg_1024_1151_15_15/SP.HIGH/CLK
                         clock pessimism             -0.480     1.574    
    SLICE_X2Y92          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.814    imem/mem_reg_1024_1151_15_15/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_1024_1151_15_15/SP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.606%)  route 0.215ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.600     1.534    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__12/Q
                         net (fo=192, routed)         0.215     1.890    imem/mem_reg_1024_1151_15_15/A3
    SLICE_X2Y92          RAMD64E                                      r  imem/mem_reg_1024_1151_15_15/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.874     2.054    imem/mem_reg_1024_1151_15_15/WCLK
    SLICE_X2Y92          RAMD64E                                      r  imem/mem_reg_1024_1151_15_15/SP.LOW/CLK
                         clock pessimism             -0.480     1.574    
    SLICE_X2Y92          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.814    imem/mem_reg_1024_1151_15_15/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_896_1023_28_28/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.426%)  route 0.217ns (60.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.602     1.536    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__25/Q
                         net (fo=192, routed)         0.217     1.894    imem/mem_reg_896_1023_28_28/A3
    SLICE_X2Y99          RAMD64E                                      r  imem/mem_reg_896_1023_28_28/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.876     2.056    imem/mem_reg_896_1023_28_28/WCLK
    SLICE_X2Y99          RAMD64E                                      r  imem/mem_reg_896_1023_28_28/DP.HIGH/CLK
                         clock pessimism             -0.480     1.576    
    SLICE_X2Y99          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.816    imem/mem_reg_896_1023_28_28/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLOCK_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y57    icpu/rf/mem_reg[9][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y51    icpu/rf/mem_reg[9][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y48    icpu/rf/mem_reg[9][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y60    icpu/rf/mem_reg[9][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y60    icpu/rf/mem_reg[9][13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y54   icpu/rf/mem_reg[9][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y63    icpu/rf/mem_reg[9][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y70    icpu/rf/mem_reg[9][16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y62    icpu/rf/mem_reg[9][17]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X42Y66   imem/mem_reg_384_511_14_14/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X42Y66   imem/mem_reg_384_511_14_14/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X42Y66   imem/mem_reg_384_511_14_14/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X42Y66   imem/mem_reg_384_511_14_14/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X42Y83   imem/mem_reg_2176_2303_21_21/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X42Y83   imem/mem_reg_2176_2303_21_21/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X42Y83   imem/mem_reg_2176_2303_21_21/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X42Y83   imem/mem_reg_2176_2303_21_21/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X46Y61   imem/mem_reg_0_127_9_9/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X46Y61   imem/mem_reg_0_127_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X46Y61   imem/mem_reg_0_127_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X46Y61   imem/mem_reg_0_127_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X46Y61   imem/mem_reg_0_127_9_9/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X62Y110  imem/mem_reg_1280_1407_24_24/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X62Y110  imem/mem_reg_1280_1407_24_24/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X62Y87   imem/mem_reg_1792_1919_23_23/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X62Y87   imem/mem_reg_1792_1919_23_23/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X62Y87   imem/mem_reg_1792_1919_23_23/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X58Y114  imem/mem_reg_2432_2559_24_24/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X58Y114  imem/mem_reg_2432_2559_24_24/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/rf/mem_reg[0][23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.484ns (11.613%)  route 3.684ns (88.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         2.596     8.926    icpu/rf/mem_reg[0][0]_0
    SLICE_X29Y74         FDCE                                         f  icpu/rf/mem_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362     6.362 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.067 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.258     9.325    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X29Y74         FDCE                                         r  icpu/rf/mem_reg[0][23]/C  (IS_INVERTED)
                         clock pessimism              0.165     9.490    
                         clock uncertainty           -0.035     9.454    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.327     9.127    icpu/rf/mem_reg[0][23]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__15/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.484ns (5.375%)  route 8.521ns (94.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         7.433    13.763    icpu/u_EXE_MEM_pipe_reg/AR[0]
    SLICE_X63Y97         FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.264    14.331    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__15/C
                         clock pessimism              0.165    14.496    
                         clock uncertainty           -0.035    14.460    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.331    14.129    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__15
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__16/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.484ns (5.375%)  route 8.521ns (94.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         7.433    13.763    icpu/u_EXE_MEM_pipe_reg/AR[0]
    SLICE_X63Y97         FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.264    14.331    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__16/C
                         clock pessimism              0.165    14.496    
                         clock uncertainty           -0.035    14.460    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.331    14.129    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__16
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__16/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.484ns (5.375%)  route 8.521ns (94.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         7.433    13.763    icpu/u_EXE_MEM_pipe_reg/AR[0]
    SLICE_X63Y97         FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.264    14.331    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__16/C
                         clock pessimism              0.165    14.496    
                         clock uncertainty           -0.035    14.460    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.331    14.129    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__16
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__17/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.484ns (5.375%)  route 8.521ns (94.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         7.433    13.763    icpu/u_EXE_MEM_pipe_reg/AR[0]
    SLICE_X63Y97         FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.264    14.331    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__17/C
                         clock pessimism              0.165    14.496    
                         clock uncertainty           -0.035    14.460    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.331    14.129    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__17
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/rf/mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.484ns (12.073%)  route 3.525ns (87.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         2.437     8.767    icpu/rf/mem_reg[0][0]_0
    SLICE_X33Y51         FDCE                                         f  icpu/rf/mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362     6.362 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.067 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.272     9.339    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X33Y51         FDCE                                         r  icpu/rf/mem_reg[0][1]/C  (IS_INVERTED)
                         clock pessimism              0.165     9.504    
                         clock uncertainty           -0.035     9.468    
    SLICE_X33Y51         FDCE (Recov_fdce_C_CLR)     -0.327     9.141    icpu/rf/mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/rf/mem_reg[0][20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.484ns (12.125%)  route 3.508ns (87.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         2.420     8.750    icpu/rf/mem_reg[0][0]_0
    SLICE_X33Y56         FDCE                                         f  icpu/rf/mem_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLOCK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362     6.362 f  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.067 f  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.272     9.339    icpu/rf/CLOCK_100_IBUF_BUFG
    SLICE_X33Y56         FDCE                                         r  icpu/rf/mem_reg[0][20]/C  (IS_INVERTED)
                         clock pessimism              0.165     9.504    
                         clock uncertainty           -0.035     9.468    
    SLICE_X33Y56         FDCE (Recov_fdce_C_CLR)     -0.327     9.141    icpu/rf/mem_reg[0][20]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__22/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.484ns (5.463%)  route 8.375ns (94.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         7.287    13.617    icpu/u_EXE_MEM_pipe_reg/AR[0]
    SLICE_X44Y107        FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.254    14.321    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X44Y107        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__22/C
                         clock pessimism              0.159    14.480    
                         clock uncertainty           -0.035    14.444    
    SLICE_X44Y107        FDCE (Recov_fdce_C_CLR)     -0.331    14.113    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__22
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_MEM_WB_pipe_reg/o_ReadData_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 0.484ns (5.510%)  route 8.300ns (94.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         7.212    13.541    icpu/u_MEM_WB_pipe_reg/AR[0]
    SLICE_X45Y112        FDCE                                         f  icpu/u_MEM_WB_pipe_reg/o_ReadData_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.251    14.318    icpu/u_MEM_WB_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X45Y112        FDCE                                         r  icpu/u_MEM_WB_pipe_reg/o_ReadData_reg[20]/C
                         clock pessimism              0.159    14.477    
                         clock uncertainty           -0.035    14.441    
    SLICE_X45Y112        FDCE (Recov_fdce_C_CLR)     -0.331    14.110    icpu/u_MEM_WB_pipe_reg/o_ReadData_reg[20]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__22/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 0.484ns (5.521%)  route 8.283ns (94.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.532     4.758    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  reset_ff_reg/Q
                         net (fo=68, routed)          1.088     6.225    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.105     6.330 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         7.195    13.525    icpu/u_EXE_MEM_pipe_reg/AR[0]
    SLICE_X47Y104        FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        1.250    14.317    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X47Y104        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__22/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X47Y104        FDCE (Recov_fdce_C_CLR)     -0.331    14.109    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[3]_rep__22
  -------------------------------------------------------------------
                         required time                         14.109    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.173%)  route 0.897ns (82.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.274     2.657    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X8Y53          FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_inst_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[15]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.067     1.706    icpu/u_IF_ID_pipe_reg/o_inst_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.173%)  route 0.897ns (82.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.274     2.657    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X8Y53          FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_inst_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[1]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.067     1.706    icpu/u_IF_ID_pipe_reg/o_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.173%)  route 0.897ns (82.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.274     2.657    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X8Y53          FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_inst_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[21]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.067     1.706    icpu/u_IF_ID_pipe_reg/o_inst_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.173%)  route 0.897ns (82.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.274     2.657    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X8Y53          FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_inst_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[5]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.067     1.706    icpu/u_IF_ID_pipe_reg/o_inst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.976%)  route 0.978ns (84.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.355     2.738    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X15Y53         FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[2]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.681    icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.976%)  route 0.978ns (84.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.355     2.738    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X15Y53         FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_inst_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[13]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.681    icpu/u_IF_ID_pipe_reg/o_inst_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.976%)  route 0.978ns (84.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.355     2.738    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X15Y53         FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_inst_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[14]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.681    icpu/u_IF_ID_pipe_reg/o_inst_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_inst_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.976%)  route 0.978ns (84.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.355     2.738    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X15Y53         FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_inst_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_inst_reg[8]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.681    icpu/u_IF_ID_pipe_reg/o_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.186ns (14.367%)  route 1.109ns (85.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.486     2.869    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X15Y55         FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y55         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[3]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X15Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.681    icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.186ns (14.367%)  route 1.109ns (85.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.639     1.574    CLOCK_100_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  reset_ff_reg/Q
                         net (fo=68, routed)          0.623     2.338    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X3Y53          LUT1 (Prop_lut1_I0_O)        0.045     2.383 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=733, routed)         0.486     2.869    icpu/u_IF_ID_pipe_reg/AR[0]
    SLICE_X15Y55         FDCE                                         f  icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5826, routed)        0.844     2.024    icpu/u_IF_ID_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X15Y55         FDCE                                         r  icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[4]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X15Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.681    icpu/u_IF_ID_pipe_reg/o_PCPlus4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  1.187    





