{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 11:28:40 2021 " "Info: Processing started: Thu Nov 04 11:28:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off matrix8xRotate -c matrix8xRotate " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off matrix8xRotate -c matrix8xRotate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "matrix8xRotate EPM570T144C5 " "Info: Selected device EPM570T144C5 for design \"matrix8xRotate\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk1 Global clock " "Info: Automatically promoted some destinations of signal \"clk1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk1 " "Info: Destination \"clk1\" may be non-global or may not use global clock" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 10 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 10 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN 89 " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN 89" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[0\] " "Info: Destination \"i\[0\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[5\] " "Info: Destination \"i\[5\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[4\] " "Info: Destination \"i\[4\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[3\] " "Info: Destination \"i\[3\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[2\] " "Info: Destination \"i\[2\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[1\] " "Info: Destination \"i\[1\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk1 " "Info: Destination \"clk1\" may be non-global or may not use global clock" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 10 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "32.083 ns register pin " "Info: Estimated most critical path is register to pin delay of 32.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[1\] 1 REG LAB_X9_Y5 73 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y5; Fanout = 73; REG Node = 'i\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[1] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(0.978 ns) 3.694 ns Add2~66 2 COMB LAB_X12_Y1 2 " "Info: 2: + IC(2.716 ns) + CELL(0.978 ns) = 3.694 ns; Loc. = LAB_X12_Y1; Fanout = 2; COMB Node = 'Add2~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { i[1] Add2~66 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.817 ns Add2~64 3 COMB LAB_X12_Y1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.817 ns; Loc. = LAB_X12_Y1; Fanout = 2; COMB Node = 'Add2~64'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add2~66 Add2~64 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.632 ns Add2~61 4 COMB LAB_X12_Y1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.632 ns; Loc. = LAB_X12_Y1; Fanout = 4; COMB Node = 'Add2~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add2~64 Add2~61 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 6.384 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~COUT 5 COMB LAB_X12_Y1 1 " "Info: 5: + IC(0.774 ns) + CELL(0.978 ns) = 6.384 ns; Loc. = LAB_X12_Y1; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { Add2~61 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.199 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~49 6 COMB LAB_X12_Y1 3 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 7.199 ns; Loc. = LAB_X12_Y1; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~COUT lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~49 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.978 ns) 10.059 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~44 7 COMB LAB_X12_Y2 2 " "Info: 7: + IC(1.882 ns) + CELL(0.978 ns) = 10.059 ns; Loc. = LAB_X12_Y2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~49 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~44 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.182 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~42 8 COMB LAB_X12_Y2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 10.182 ns; Loc. = LAB_X12_Y2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~44 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~42 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.305 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~46 9 COMB LAB_X12_Y2 1 " "Info: 9: + IC(0.000 ns) + CELL(0.123 ns) = 10.305 ns; Loc. = LAB_X12_Y2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~46 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.120 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~39 10 COMB LAB_X12_Y2 7 " "Info: 10: + IC(0.000 ns) + CELL(0.815 ns) = 11.120 ns; Loc. = LAB_X12_Y2; Fanout = 7; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~46 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~39 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 12.303 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|StageOut\[37\]~390 11 COMB LAB_X12_Y2 4 " "Info: 11: + IC(0.672 ns) + CELL(0.511 ns) = 12.303 ns; Loc. = LAB_X12_Y2; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|StageOut\[37\]~390'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~39 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[37]~390 } "NODE_NAME" } } { "db/alt_u_div_jie.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/alt_u_div_jie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.747 ns) 15.152 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~54 12 COMB LAB_X12_Y5 2 " "Info: 12: + IC(2.102 ns) + CELL(0.747 ns) = 15.152 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[37]~390 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~54 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.275 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~56 13 COMB LAB_X12_Y5 2 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 15.275 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~54 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~56 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.398 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~50 14 COMB LAB_X12_Y5 1 " "Info: 14: + IC(0.000 ns) + CELL(0.123 ns) = 15.398 ns; Loc. = LAB_X12_Y5; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~56 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~50 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.521 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~58 15 COMB LAB_X12_Y5 1 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 15.521 ns; Loc. = LAB_X12_Y5; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~58'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~50 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~58 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 16.336 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~51 16 COMB LAB_X12_Y5 4 " "Info: 16: + IC(0.000 ns) + CELL(0.815 ns) = 16.336 ns; Loc. = LAB_X12_Y5; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~58 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~51 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 17.519 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|StageOut\[44\]~392 17 COMB LAB_X12_Y5 16 " "Info: 17: + IC(0.672 ns) + CELL(0.511 ns) = 17.519 ns; Loc. = LAB_X12_Y5; Fanout = 16; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|StageOut\[44\]~392'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~51 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[44]~392 } "NODE_NAME" } } { "db/alt_u_div_jie.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/alt_u_div_jie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.118 ns) + CELL(0.200 ns) 19.837 ns Mux21~453 18 COMB LAB_X12_Y3 1 " "Info: 18: + IC(2.118 ns) + CELL(0.200 ns) = 19.837 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'Mux21~453'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[44]~392 Mux21~453 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 21.020 ns Mux21~454 19 COMB LAB_X12_Y3 1 " "Info: 19: + IC(0.443 ns) + CELL(0.740 ns) = 21.020 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'Mux21~454'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Mux21~453 Mux21~454 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 22.203 ns Mux21~452 20 COMB LAB_X12_Y3 1 " "Info: 20: + IC(0.269 ns) + CELL(0.914 ns) = 22.203 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'Mux21~452'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Mux21~454 Mux21~452 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.172 ns) + CELL(0.914 ns) 26.289 ns Mux69~55 21 COMB LAB_X2_Y5 1 " "Info: 21: + IC(3.172 ns) + CELL(0.914 ns) = 26.289 ns; Loc. = LAB_X2_Y5; Fanout = 1; COMB Node = 'Mux69~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { Mux21~452 Mux69~55 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 27.472 ns Mux69~56 22 COMB LAB_X2_Y5 1 " "Info: 22: + IC(0.443 ns) + CELL(0.740 ns) = 27.472 ns; Loc. = LAB_X2_Y5; Fanout = 1; COMB Node = 'Mux69~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Mux69~55 Mux69~56 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(2.322 ns) 32.083 ns segout\[2\] 23 PIN PIN_4 0 " "Info: 23: + IC(2.289 ns) + CELL(2.322 ns) = 32.083 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'segout\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { Mux69~56 segout[2] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.531 ns ( 45.29 % ) " "Info: Total cell delay = 14.531 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.552 ns ( 54.71 % ) " "Info: Total interconnect delay = 17.552 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "32.083 ns" { i[1] Add2~66 Add2~64 Add2~61 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~COUT lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~49 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~44 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~46 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~39 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[37]~390 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~54 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~56 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~50 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~58 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~51 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[44]~392 Mux21~453 Mux21~454 Mux21~452 Mux69~55 Mux69~56 segout[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Info: Average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 11:28:44 2021 " "Info: Processing ended: Thu Nov 04 11:28:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
