Warning: Command line: (S0073)
  Duplicate directories were found in the path specified with the -p flag.
  Only the first occurrence will be used. The duplicates are:
    /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/bdir_dut
  Note that when the -bdir flag is used, that directory is automatically added
  to the head of the path.
Warning: Command line: (S0073)
  Duplicate directories were found in the path specified with the -p flag.
  Only the first occurrence will be used. The duplicates are:
    /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/bdir_dut
  Note that when the -bdir flag is used, that directory is automatically added
  to the head of the path.
Warning: Command line: (S0073)
  Duplicate directories were found in the path specified with the -p flag.
  Only the first occurrence will be used. The duplicates are:
    /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/bdir_dut
  Note that when the -bdir flag is used, that directory is automatically added
  to the head of the path.
*****
Subcommand: /opt/bluespec/Bluespec-2014.07.A/lib/tcllib/bluespec/listVlogFiles.tcl -bdir bdir_dut -vdir vlog_dut -p bdir_dut:vlog_dut:/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado:%/Libraries/Xactors:%/Libraries/TLM3:%/Libraries/Axi:%/Libraries/Axi4:%/Libraries/Ahb:%/Libraries/Apb:+ mkBridge mkBridge
*****
Writing xilinx/mkBridge.files.
Examining /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v (mkPCIEtoBNoCSceMi_4/virtex7)

Examining /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkDutWrapper.v (mkDutWrapper/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v (mkTLPDispatcher/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v (mkSceMiUInt32Parameter/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v (mkTLPArbiter/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v (mkSceMiLinkTypeParameter/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v (mkSceMiUInt64Parameter/virtex7)

Examining /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputDecrypt.v (mkThroughputDecrypt/virtex7)

Examining /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v (mkBridge/virtex7)

Examining /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputEncrypt.v (mkThroughputEncrypt/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v (ProbeHook/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v (ResetInverter/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v (SyncWire/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v (SyncReset0/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v (FIFOL1/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RegUN.v (RegUN/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CrossingRegUN.v (CrossingRegUN/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RWire.v (RWire/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v (SyncResetA/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeClock.v (MakeClock/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SizedFIFO.v (SizedFIFO/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v (ClockInverter/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v (SyncHandshake/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v (ResetEither/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CrossingRegN.v (CrossingRegN/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RegN.v (RegN/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CRegN5.v (CRegN5/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v (SyncPulse/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v (FIFO2/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RegA.v (RegA/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CrossingBypassWire.v (CrossingBypassWire/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v (SyncBit05/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v (SyncFIFO/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockGen.v (ClockGen/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v (MakeReset0/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RWire0.v (RWire0/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/BypassWire.v (BypassWire/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ConfigRegN.v (ConfigRegN/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v (MakeResetA/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/BRAM2.v (BRAM2/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v (RevertReg/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v (xilinx_v7_pcie_wrapper/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v (pcie_7x_v1_10/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v (pcie_7x_v1_10_axi_basic_rx/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v (pcie_7x_v1_10_axi_basic_rx_null_gen/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v (pcie_7x_v1_10_axi_basic_rx_pipeline/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v (pcie_7x_v1_10_axi_basic_top/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v (pcie_7x_v1_10_axi_basic_tx/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v (pcie_7x_v1_10_axi_basic_tx_pipeline/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v (pcie_7x_v1_10_axi_basic_tx_thrtl_ctl/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v (pcie_7x_v1_10_gt_rx_valid_filter_7x/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v (pcie_7x_v1_10_gt_top/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v (pcie_7x_v1_10_gt_wrapper/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_rate.v (pcie_7x_v1_10_gtp_pipe_rate/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_reset.v (pcie_7x_v1_10_gtp_pipe_reset/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v (pcie_7x_v1_10_pcie_7x/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v (pcie_7x_v1_10_pcie_bram_7x/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v (pcie_7x_v1_10_pcie_bram_top_7x/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v (pcie_7x_v1_10_pcie_brams_7x/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v (pcie_7x_v1_10_pcie_pipe_lane/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v (pcie_7x_v1_10_pcie_pipe_misc/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v (pcie_7x_v1_10_pcie_pipe_pipeline/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v (pcie_7x_v1_10_pcie_top/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v (pcie_7x_v1_10_pipe_clock/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v (pcie_7x_v1_10_pipe_drp/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v (pcie_7x_v1_10_pipe_eq/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v (pcie_7x_v1_10_pipe_rate/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v (pcie_7x_v1_10_pipe_reset/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v (pcie_7x_v1_10_pipe_sync/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v (pcie_7x_v1_10_pipe_user/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v (pcie_7x_v1_10_pipe_wrapper/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v (pcie_7x_v1_10_qpll_drp/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v (pcie_7x_v1_10_qpll_reset/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v (pcie_7x_v1_10_qpll_wrapper/virtex7)

Examining /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v (pcie_7x_v1_10_rxeq_scan/virtex7)

Writing xilinx/mkBridge.pa.tcl.
Writing xilinx/mkBridge_ace.cmd.
Writing xilinx/mkBridge_jtag.cmd.
Writing xilinx/mkBridge_build_xise.tcl.
