

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4'
================================================================
* Date:           Sat Nov 19 21:51:58 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vscale-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2055|     2055|  20.550 us|  20.550 us|  2055|  2055|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_3_VITIS_LOOP_142_4  |     2053|     2053|         7|          1|          1|  2048|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      75|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|     504|     520|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     275|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     779|     731|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |hadd_16ns_16ns_16_2_full_dsp_1_U39  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U40  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U41  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U42  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U43   |hmul_16ns_16ns_16_2_max_dsp_1   |        0|   2|  64|   34|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U44   |hmul_16ns_16ns_16_2_max_dsp_1   |        0|   2|  64|   34|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                               |                                |        0|  12| 504|  520|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln141_1_fu_274_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln141_fu_246_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln142_fu_318_p2       |         +|   0|  0|  14|           7|           2|
    |icmp_ln141_fu_240_p2      |      icmp|   0|  0|  12|          12|          13|
    |select_ln145_1_fu_280_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln145_fu_266_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  75|          41|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_5_load              |   9|          2|    7|         14|
    |i_fu_70                                |   9|          2|    7|         14|
    |indvar_flatten6_fu_74                  |   9|          2|   12|         24|
    |j_5_fu_66                              |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   54|        108|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_1_reg_459                     |  16|   0|   16|          0|
    |add_reg_454                       |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_fu_70                           |   7|   0|    7|          0|
    |indvar_flatten6_fu_74             |  12|   0|   12|          0|
    |j_5_fu_66                         |   7|   0|    7|          0|
    |reg_file_5_0_addr_reg_422         |  11|   0|   11|          0|
    |reg_file_5_1_addr_reg_438         |  11|   0|   11|          0|
    |val1_1_reg_428                    |  16|   0|   16|          0|
    |val1_reg_412                      |  16|   0|   16|          0|
    |zext_ln145_reg_364                |  11|   0|   64|         53|
    |zext_ln145_reg_364_pp0_iter1_reg  |  11|   0|   64|         53|
    |reg_file_5_0_addr_reg_422         |  64|  32|   11|          0|
    |reg_file_5_1_addr_reg_438         |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 275|  64|  275|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                                        reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                                        reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|                                        reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                                        reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                                        reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|                                        reg_file_3_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                                        reg_file_2_0|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1"   --->   Operation 10 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten6"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_5"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i12 %indvar_flatten6" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 25 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%icmp_ln141 = icmp_eq  i12 %indvar_flatten6_load, i12 2048" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 26 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln141 = add i12 %indvar_flatten6_load, i12 1" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 27 'add' 'add_ln141' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc38, void %for.end40.exitStub" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 28 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_5_load = load i7 %j_5" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 29 'load' 'j_5_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_5_load, i32 6" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.36ns)   --->   "%select_ln145 = select i1 %tmp, i7 0, i7 %j_5_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 32 'select' 'select_ln145' <Predicate = (!icmp_ln141)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%add_ln141_1 = add i7 %i_load, i7 1" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 33 'add' 'add_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.36ns)   --->   "%select_ln145_1 = select i1 %tmp, i7 %add_ln141_1, i7 %i_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 34 'select' 'select_ln145_1' <Predicate = (!icmp_ln141)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln145, i32 1, i32 5" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 35 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i7 %select_ln145_1" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 36 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln145, i5 %lshr_ln7" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 37 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i11 %add_ln1" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 38 'zext' 'zext_ln145' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 39 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 40 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 41 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 42 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 43 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 44 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 45 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 46 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln142 = add i7 %select_ln145, i7 2" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 47 'add' 'add_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln142 = store i12 %add_ln141, i12 %indvar_flatten6" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 48 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln142 = store i7 %select_ln145_1, i7 %i" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 49 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln142 = store i7 %add_ln142, i7 %j_5" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 50 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 51 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 52 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 53 [2/2] (4.72ns)   --->   "%val1 = hmul i16 %reg_file_4_0_load, i16 %reg_file_2_0_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 53 'hmul' 'val1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 54 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 55 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 56 [2/2] (4.72ns)   --->   "%val1_1 = hmul i16 %reg_file_4_1_load, i16 %reg_file_2_1_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 56 'hmul' 'val1_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 57 [1/2] (4.72ns)   --->   "%val1 = hmul i16 %reg_file_4_0_load, i16 %reg_file_2_0_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 57 'hmul' 'val1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 58 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.23ns)   --->   "%val2 = load i11 %reg_file_3_0_addr" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 59 'load' 'val2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 60 'getelementptr' 'reg_file_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (4.72ns)   --->   "%val1_1 = hmul i16 %reg_file_4_1_load, i16 %reg_file_2_1_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 61 'hmul' 'val1_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 62 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.23ns)   --->   "%val2_1 = load i11 %reg_file_3_1_addr" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 63 'load' 'val2_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 64 'getelementptr' 'reg_file_5_1_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 65 [1/2] (1.23ns)   --->   "%val2 = load i11 %reg_file_3_0_addr" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 65 'load' 'val2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 66 [2/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 66 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/2] (1.23ns)   --->   "%val2_1 = load i11 %reg_file_3_1_addr" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 67 'load' 'val2_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 68 [2/2] (5.90ns)   --->   "%add_1 = hadd i16 %val1_1, i16 %val2_1" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 68 'hadd' 'add_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.90>
ST_5 : Operation 69 [2/2] (1.23ns)   --->   "%val3 = load i11 %reg_file_5_0_addr" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 69 'load' 'val3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 70 [1/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 70 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [2/2] (1.23ns)   --->   "%val3_1 = load i11 %reg_file_5_1_addr" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 71 'load' 'val3_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 72 [1/2] (5.90ns)   --->   "%add_1 = hadd i16 %val1_1, i16 %val2_1" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 72 'hadd' 'add_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 73 [1/2] (1.23ns)   --->   "%val3 = load i11 %reg_file_5_0_addr" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 73 'load' 'val3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 74 [2/2] (5.90ns)   --->   "%add1 = hadd i16 %add, i16 %val3" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 74 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (1.23ns)   --->   "%val3_1 = load i11 %reg_file_5_1_addr" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 75 'load' 'val3_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 76 [2/2] (5.90ns)   --->   "%add30_1 = hadd i16 %add_1, i16 %val3_1" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 76 'hadd' 'add30_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_3_VITIS_LOOP_142_4_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [vscale-max-throughput/src/correlation.cpp:143]   --->   Operation 79 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [vscale-max-throughput/src/correlation.cpp:9]   --->   Operation 80 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/2] (5.90ns)   --->   "%add1 = hadd i16 %add, i16 %val3" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 81 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln148 = store i16 %add1, i11 %reg_file_5_0_addr" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 82 'store' 'store_ln148' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 83 [1/2] (5.90ns)   --->   "%add30_1 = hadd i16 %add_1, i16 %val3_1" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 83 'hadd' 'add30_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln148 = store i16 %add30_1, i11 %reg_file_5_1_addr" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 84 'store' 'store_ln148' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc35" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 85 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_5                  (alloca           ) [ 01000000]
i                    (alloca           ) [ 01000000]
indvar_flatten6      (alloca           ) [ 01000000]
specmemcore_ln0      (specmemcore      ) [ 00000000]
specmemcore_ln0      (specmemcore      ) [ 00000000]
specmemcore_ln0      (specmemcore      ) [ 00000000]
specmemcore_ln0      (specmemcore      ) [ 00000000]
specmemcore_ln0      (specmemcore      ) [ 00000000]
specmemcore_ln0      (specmemcore      ) [ 00000000]
specmemcore_ln0      (specmemcore      ) [ 00000000]
specmemcore_ln0      (specmemcore      ) [ 00000000]
store_ln0            (store            ) [ 00000000]
store_ln0            (store            ) [ 00000000]
store_ln0            (store            ) [ 00000000]
br_ln0               (br               ) [ 00000000]
indvar_flatten6_load (load             ) [ 00000000]
icmp_ln141           (icmp             ) [ 01111110]
add_ln141            (add              ) [ 00000000]
br_ln141             (br               ) [ 00000000]
j_5_load             (load             ) [ 00000000]
i_load               (load             ) [ 00000000]
tmp                  (bitselect        ) [ 00000000]
select_ln145         (select           ) [ 00000000]
add_ln141_1          (add              ) [ 00000000]
select_ln145_1       (select           ) [ 00000000]
lshr_ln7             (partselect       ) [ 00000000]
trunc_ln145          (trunc            ) [ 00000000]
add_ln1              (bitconcatenate   ) [ 00000000]
zext_ln145           (zext             ) [ 01110000]
reg_file_4_0_addr    (getelementptr    ) [ 01100000]
reg_file_2_0_addr    (getelementptr    ) [ 01100000]
reg_file_4_1_addr    (getelementptr    ) [ 01100000]
reg_file_2_1_addr    (getelementptr    ) [ 01100000]
add_ln142            (add              ) [ 00000000]
store_ln142          (store            ) [ 00000000]
store_ln142          (store            ) [ 00000000]
store_ln142          (store            ) [ 00000000]
reg_file_4_0_load    (load             ) [ 01010000]
reg_file_2_0_load    (load             ) [ 01010000]
reg_file_4_1_load    (load             ) [ 01010000]
reg_file_2_1_load    (load             ) [ 01010000]
val1                 (hmul             ) [ 01001100]
reg_file_3_0_addr    (getelementptr    ) [ 01001000]
reg_file_5_0_addr    (getelementptr    ) [ 01001111]
val1_1               (hmul             ) [ 01001100]
reg_file_3_1_addr    (getelementptr    ) [ 01001000]
reg_file_5_1_addr    (getelementptr    ) [ 01001111]
val2                 (load             ) [ 01000100]
val2_1               (load             ) [ 01000100]
add                  (hadd             ) [ 01000011]
add_1                (hadd             ) [ 01000011]
val3                 (load             ) [ 01000001]
val3_1               (load             ) [ 01000001]
specloopname_ln0     (specloopname     ) [ 00000000]
empty                (speclooptripcount) [ 00000000]
specpipeline_ln143   (specpipeline     ) [ 00000000]
specloopname_ln9     (specloopname     ) [ 00000000]
add1                 (hadd             ) [ 00000000]
store_ln148          (store            ) [ 00000000]
add30_1              (hadd             ) [ 00000000]
store_ln148          (store            ) [ 00000000]
br_ln142             (br               ) [ 00000000]
ret_ln0              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_141_3_VITIS_LOOP_142_4_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="j_5_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="reg_file_4_0_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_4_0_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="reg_file_2_0_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="reg_file_4_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_4_1_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="reg_file_2_1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="11" slack="0"/>
<pin id="121" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="reg_file_3_0_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="2"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val2/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="reg_file_5_0_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="2"/>
<pin id="147" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="reg_file_3_1_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="2"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val2_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="reg_file_5_1_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="11" slack="2"/>
<pin id="167" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="4"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2"/>
<pin id="175" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="176" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val3/5 store_ln148/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="4"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2"/>
<pin id="184" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="187" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val3_1/5 store_ln148/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="1"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add_1/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add1/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add30_1/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="val1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="val1_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="12" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="7" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_flatten6_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln141_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln141_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="j_5_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln145_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln141_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln145_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="lshr_ln7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="0" index="3" bw="4" slack="0"/>
<pin id="293" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln145_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln145_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln142_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln142_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="12" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln142_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln142_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="7" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="j_5_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="346" class="1005" name="i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="353" class="1005" name="indvar_flatten6_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln141_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="5"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="364" class="1005" name="zext_ln145_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="2"/>
<pin id="366" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln145 "/>
</bind>
</comp>

<comp id="372" class="1005" name="reg_file_4_0_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="1"/>
<pin id="374" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_0_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="reg_file_2_0_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="1"/>
<pin id="379" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="reg_file_4_1_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="1"/>
<pin id="384" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_1_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="reg_file_2_1_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="1"/>
<pin id="389" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="reg_file_4_0_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_0_load "/>
</bind>
</comp>

<comp id="397" class="1005" name="reg_file_2_0_load_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_load "/>
</bind>
</comp>

<comp id="402" class="1005" name="reg_file_4_1_load_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="1"/>
<pin id="404" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_1_load "/>
</bind>
</comp>

<comp id="407" class="1005" name="reg_file_2_1_load_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_load "/>
</bind>
</comp>

<comp id="412" class="1005" name="val1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="1"/>
<pin id="414" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="reg_file_3_0_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="1"/>
<pin id="419" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_0_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="reg_file_5_0_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="2"/>
<pin id="424" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_5_0_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="val1_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="reg_file_3_1_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="1"/>
<pin id="435" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_1_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="reg_file_5_1_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="2"/>
<pin id="440" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_5_1_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="val2_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val2 "/>
</bind>
</comp>

<comp id="449" class="1005" name="val2_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="1"/>
<pin id="451" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val2_1 "/>
</bind>
</comp>

<comp id="454" class="1005" name="add_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="1"/>
<pin id="456" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="459" class="1005" name="add_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="1"/>
<pin id="461" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="val3_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="1"/>
<pin id="466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val3 "/>
</bind>
</comp>

<comp id="469" class="1005" name="val3_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="1"/>
<pin id="471" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val3_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="192"><net_src comp="137" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="157" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="198" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="203"><net_src comp="170" pin="7"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="204" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="209"><net_src comp="179" pin="7"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="85" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="98" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="111" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="124" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="237" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="252" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="252" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="255" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="258" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="255" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="266" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="280" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="288" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="322"><net_src comp="266" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="246" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="280" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="318" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="66" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="349"><net_src comp="70" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="356"><net_src comp="74" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="363"><net_src comp="240" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="310" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="375"><net_src comp="78" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="380"><net_src comp="91" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="385"><net_src comp="104" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="390"><net_src comp="117" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="395"><net_src comp="85" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="400"><net_src comp="98" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="405"><net_src comp="111" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="410"><net_src comp="124" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="415"><net_src comp="210" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="420"><net_src comp="130" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="425"><net_src comp="143" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="431"><net_src comp="216" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="436"><net_src comp="150" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="441"><net_src comp="163" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="447"><net_src comp="137" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="452"><net_src comp="157" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="457"><net_src comp="188" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="462"><net_src comp="193" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="467"><net_src comp="170" pin="7"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="472"><net_src comp="179" pin="7"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="204" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_5_1 | {7 }
	Port: reg_file_5_0 | {7 }
	Port: reg_file_4_1 | {}
	Port: reg_file_4_0 | {}
	Port: reg_file_3_1 | {}
	Port: reg_file_3_0 | {}
	Port: reg_file_2_1 | {}
	Port: reg_file_2_0 | {}
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 : reg_file_5_1 | {5 6 }
	Port: compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 : reg_file_5_0 | {5 6 }
	Port: compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 : reg_file_4_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 : reg_file_4_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 : reg_file_3_1 | {3 4 }
	Port: compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 : reg_file_3_0 | {3 4 }
	Port: compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 : reg_file_2_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 : reg_file_2_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln141 : 2
		add_ln141 : 2
		br_ln141 : 3
		j_5_load : 1
		i_load : 1
		tmp : 2
		select_ln145 : 3
		add_ln141_1 : 2
		select_ln145_1 : 3
		lshr_ln7 : 4
		trunc_ln145 : 4
		add_ln1 : 5
		zext_ln145 : 6
		reg_file_4_0_addr : 7
		reg_file_4_0_load : 8
		reg_file_2_0_addr : 7
		reg_file_2_0_load : 8
		reg_file_4_1_addr : 7
		reg_file_4_1_load : 8
		reg_file_2_1_addr : 7
		reg_file_2_1_load : 8
		add_ln142 : 4
		store_ln142 : 3
		store_ln142 : 4
		store_ln142 : 5
	State 2
		val1 : 1
		val1_1 : 1
	State 3
		val2 : 1
		val2_1 : 1
	State 4
		add : 1
		add_1 : 1
	State 5
	State 6
		add1 : 1
		add30_1 : 1
	State 7
		store_ln148 : 1
		store_ln148 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_188      |    2    |    94   |   113   |
|   hadd   |       grp_fu_193      |    2    |    94   |   113   |
|          |       grp_fu_198      |    2    |    94   |   113   |
|          |       grp_fu_204      |    2    |    94   |   113   |
|----------|-----------------------|---------|---------|---------|
|   hmul   |       grp_fu_210      |    2    |    64   |    34   |
|          |       grp_fu_216      |    2    |    64   |    34   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln141_fu_246   |    0    |    0    |    19   |
|    add   |   add_ln141_1_fu_274  |    0    |    0    |    14   |
|          |    add_ln142_fu_318   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln145_fu_266  |    0    |    0    |    7    |
|          | select_ln145_1_fu_280 |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln141_fu_240   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_258      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    lshr_ln7_fu_288    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln145_fu_298  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     add_ln1_fu_302    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln145_fu_310   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    12   |   504   |   593   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      add_1_reg_459      |   16   |
|       add_reg_454       |   16   |
|        i_reg_346        |    7   |
|    icmp_ln141_reg_360   |    1   |
| indvar_flatten6_reg_353 |   12   |
|       j_5_reg_339       |    7   |
|reg_file_2_0_addr_reg_377|   11   |
|reg_file_2_0_load_reg_397|   16   |
|reg_file_2_1_addr_reg_387|   11   |
|reg_file_2_1_load_reg_407|   16   |
|reg_file_3_0_addr_reg_417|   11   |
|reg_file_3_1_addr_reg_433|   11   |
|reg_file_4_0_addr_reg_372|   11   |
|reg_file_4_0_load_reg_392|   16   |
|reg_file_4_1_addr_reg_382|   11   |
|reg_file_4_1_load_reg_402|   16   |
|reg_file_5_0_addr_reg_422|   11   |
|reg_file_5_1_addr_reg_438|   11   |
|      val1_1_reg_428     |   16   |
|       val1_reg_412      |   16   |
|      val2_1_reg_449     |   16   |
|       val2_reg_444      |   16   |
|      val3_1_reg_469     |   16   |
|       val3_reg_464      |   16   |
|    zext_ln145_reg_364   |   64   |
+-------------------------+--------+
|          Total          |   371  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_98 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_111 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_124 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_137 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_157 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_188    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_193    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_198    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_204    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_210    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_210    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_216    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_216    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   388  ||  5.978  ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   504  |   593  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   126  |
|  Register |    -   |    -   |   371  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    5   |   875  |   719  |
+-----------+--------+--------+--------+--------+
