{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "system_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "45D3035BFE745890A869ED7D93CDA129",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "system_i/system_ila_0/inst/probe0_1",
                                        "isBus": false,
                                        "parentNetId": 0
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "system_i/system_ila_0/inst/probe1_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "system_i/system_ila_0/inst/probe2_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "system_i/system_ila_0/inst/SLOT_0_IIC_scl_i_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "system_i/system_ila_0/inst/SLOT_0_IIC_scl_o_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "system_i/system_ila_0/inst/SLOT_0_IIC_scl_t_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "system_i/system_ila_0/inst/SLOT_0_IIC_sda_i_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "system_i/system_ila_0/inst/SLOT_0_IIC_sda_o_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "system_i/system_ila_0/inst/SLOT_0_IIC_sda_t_1",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_IIC",
                                "vlnv": "xilinx.com:interface:iic:1.0",
                                "connectedBus": "axi_iic_0_IIC",
                                "port_maps": [
                                    {
                                        "logical_port": "SCL_I",
                                        "physical_pin": {
                                            "id": 3,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "SCL_O",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "SCL_T",
                                        "physical_pin": {
                                            "id": 5,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "SDA_I",
                                        "physical_pin": {
                                            "id": 6,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "SDA_O",
                                        "physical_pin": {
                                            "id": 7,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "SDA_T",
                                        "physical_pin": {
                                            "id": 8,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ],
                        "native_ports": [
                            {
                                "name": "probe0",
                                "connectedBus": "dataGen_0_o_bit_clk",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe0",
                                        "physical_pin": {
                                            "id": 0,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "connectedBus": "dataGen_0_o_lrc",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe1",
                                        "physical_pin": {
                                            "id": 1,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "connectedBus": "dataGen_0_o_sda",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe2",
                                        "physical_pin": {
                                            "id": 2,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 0,
                        "name": "system_i/dataGen_0/inst/o_bit_clk_BUFG",
                        "state_reg": [
                            {
                                "name": "system_i/dataGen_0/inst/buff/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]",
                                "states": [
                                    {
                                        "name": "invalid",
                                        "val": "00"
                                    },
                                    {
                                        "name": "stage1_valid",
                                        "val": "01"
                                    },
                                    {
                                        "name": "both_stages_valid",
                                        "val": "10"
                                    },
                                    {
                                        "name": "stage2_valid",
                                        "val": "11"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}