#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 21 13:37:21 2019
# Process ID: 2536
# Current directory: D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8500 D:\Projects\Hipero\svn\dev\fpga\ip_projects\payload_partition\payload_partition.xpr
# Log file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/vivado.log
# Journal file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 763.059 ; gain = 139.672
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/payload_partition.bd}
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Successfully read diagram <payload_partition> from BD file <D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/payload_partition.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 882.336 ; gain = 103.668
ipx::package_project -root_dir D:/Projects/Hipero/svn/dev/fpga/ip_repo/payload_partition -vendor cbkpan -library hipero -taxonomy /UserIP -module payload_partition -import_files
CRITICAL WARNING: [BD 41-1356] Address block </axi_cdma_0/S_AXI_LITE/Reg> is not mapped into </S_AXI_LITE_0>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI_0/Reg> is not mapped into </axi_cdma_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_cdma_0/S_AXI_LITE/Reg> is not mapped into </S_AXI_LITE_0>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI_0/Reg> is not mapped into </axi_cdma_0/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <D:\Projects\Hipero\svn\dev\fpga\ip_projects\payload_partition\payload_partition.srcs\sources_1\bd\payload_partition\payload_partition.bd> 
Wrote  : <D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/ui/bd_14f74199.ui> 
VHDL Output written to : D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/synth/payload_partition.vhd
VHDL Output written to : D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/sim/payload_partition.vhd
VHDL Output written to : D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/hdl/payload_partition_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/hw_handoff/payload_partition.hwh
Generated Block Design Tcl file D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/hw_handoff/payload_partition_bd.tcl
Generated Hardware Definition File D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/synth/payload_partition.hwdef
WARNING: [IP_Flow 19-4963] payload_partition_axi_cdma_0_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kcu105:part0:1.5'
WARNING: [BD 41-1604] External Address Space /S_AXI_LITE_0 on the internal design has no mapped segments and will not be converted to a memory map on the surface component.
WARNING: [IP_Flow 19-3157] Bus Interface 'RST.S_AXI_LITE_ARESETN_0': Bus parameter POLARITY is ACTIVE_LOW but port 's_axi_lite_aresetn_0' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/payload_partition.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [filemgmt 56-101] Creating core container 'd:/Projects/Hipero/svn/dev/fpga/ip_repo/payload_partition/payload_partition_0.xcix' for IP 'payload_partition_0'
set_property core_revision 2 [ipx::find_open_core cbkpan:hipero:payload_partition:1.0]
ipx::create_xgui_files [ipx::find_open_core cbkpan:hipero:payload_partition:1.0]
ipx::update_checksums [ipx::find_open_core cbkpan:hipero:payload_partition:1.0]
ipx::save_core [ipx::find_open_core cbkpan:hipero:payload_partition:1.0]
ipx::check_integrity -quiet [ipx::find_open_core cbkpan:hipero:payload_partition:1.0]
ipx::archive_core {d:\Projects\Hipero\svn\dev\fpga\ip_repo\payload_partition\cbkpan_hipero_payload_partition_1.0.zip} [ipx::find_open_core cbkpan:hipero:payload_partition:1.0]
INFO: [filemgmt 56-101] Creating core container 'd:/Projects/Hipero/svn/dev/fpga/ip_repo/payload_partition/payload_partition_0.xcix' for IP 'payload_partition_0'
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 21 13:39:47 2019...
