Analysis & Synthesis report for hdmi
Fri May 31 23:25:42 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |hdmi|currentstate
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for increment:i2c|test:i2c|altsyncram:altsyncram_component|altsyncram_lde1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |hdmi
 16. Parameter Settings for User Entity Instance: increment:i2c|test:i2c|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: myshiftreg:shift1
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "increment:i2c|test:i2c"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 31 23:25:42 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; hdmi                                        ;
; Top-level Entity Name           ; hdmi                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 83                                          ;
; Total pins                      ; 5                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,024                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7DK     ;                    ;
; Top-level entity name                                                           ; hdmi               ; hdmi               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------+---------+
; hdmi.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v                 ;         ;
; test.hex                         ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/test.hex               ;         ;
; test.v                           ; yes             ; User Wizard-Generated File            ; C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/test.v                 ;         ;
; increment.v                      ; yes             ; User Verilog HDL File                 ; C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/increment.v            ;         ;
; myshiftreg.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/myshiftreg.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_lde1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/db/altsyncram_lde1.tdf ;         ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 81            ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 131           ;
;     -- 7 input functions                    ; 0             ;
;     -- 6 input functions                    ; 27            ;
;     -- 5 input functions                    ; 10            ;
;     -- 4 input functions                    ; 40            ;
;     -- <=3 input functions                  ; 54            ;
;                                             ;               ;
; Dedicated logic registers                   ; 83            ;
;                                             ;               ;
; I/O pins                                    ; 5             ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 1024          ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk400k~input ;
; Maximum fan-out                             ; 77            ;
; Total fan-out                               ; 853           ;
; Average fan-out                             ; 3.54          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------+-----------------+--------------+
; |hdmi                                        ; 131 (38)            ; 83 (36)                   ; 1024              ; 0          ; 5    ; 0            ; |hdmi                                                                                       ; hdmi            ; work         ;
;    |increment:i2c|                           ; 6 (6)               ; 6 (6)                     ; 1024              ; 0          ; 0    ; 0            ; |hdmi|increment:i2c                                                                         ; increment       ; work         ;
;       |test:i2c|                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hdmi|increment:i2c|test:i2c                                                                ; test            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hdmi|increment:i2c|test:i2c|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_lde1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hdmi|increment:i2c|test:i2c|altsyncram:altsyncram_component|altsyncram_lde1:auto_generated ; altsyncram_lde1 ; work         ;
;    |myshiftreg:shift1|                       ; 87 (87)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi|myshiftreg:shift1                                                                     ; myshiftreg      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; increment:i2c|test:i2c|altsyncram:altsyncram_component|altsyncram_lde1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 16           ; --           ; --           ; 1024 ; test.hex ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |hdmi|increment:i2c|test:i2c ; test.v          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hdmi|currentstate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------+------------------------+--------------------+--------------------+--------------------+--------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+----------------------+--------------------+
; Name                   ; currentstate.ackS4c ; currentstate.ackS3c ; currentstate.ackS2c ; currentstate.ackS1c ; currentstate.ackS4b ; currentstate.ackS3b ; currentstate.ackS2b ; currentstate.ackS1b ; currentstate.hdmiTrans ; currentstate.hdmiReset ; currentstate.ackS4 ; currentstate.ackS3 ; currentstate.ackS2 ; currentstate.ackS1 ; currentstate.dataS4 ; currentstate.dataS3 ; currentstate.dataS2 ; currentstate.dataS1 ; currentstate.slaveS4 ; currentstate.slaveS3 ; currentstate.slaveS2 ; currentstate.slaveS1 ; currentstate.stopS4 ; currentstate.stopS3 ; currentstate.stopS2 ; currentstate.stopS1 ; currentstate.startS4 ; currentstate.startS3 ; currentstate.startS2 ; currentstate.startS1 ; currentstate.conS4 ; currentstate.conS3 ; currentstate.conS2 ; currentstate.conS1 ; currentstate.readReg ; currentstate.start ;
+------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------+------------------------+--------------------+--------------------+--------------------+--------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+----------------------+--------------------+
; currentstate.start     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                  ;
; currentstate.readReg   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 1                    ; 1                  ;
; currentstate.conS1     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 1                  ; 0                    ; 1                  ;
; currentstate.conS2     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 1                  ; 0                  ; 0                    ; 1                  ;
; currentstate.conS3     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.conS4     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 1                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.startS1   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.startS2   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.startS3   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.startS4   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.stopS1    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.stopS2    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.stopS3    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.stopS4    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.slaveS1   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.slaveS2   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.slaveS3   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.slaveS4   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.dataS1    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.dataS2    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.dataS3    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.dataS4    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS1     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS2     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 1                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS3     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 1                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS4     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 1                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.hdmiReset ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 1                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.hdmiTrans ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS1b    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS2b    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS3b    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS4b    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS1c    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS2c    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS3c    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
; currentstate.ackS4c    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                  ;
+------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------+------------------------+--------------------+--------------------+--------------------+--------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+----------------------+--------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; currentstate~2                        ; Lost fanout        ;
; currentstate~3                        ; Lost fanout        ;
; currentstate~4                        ; Lost fanout        ;
; currentstate~5                        ; Lost fanout        ;
; currentstate~6                        ; Lost fanout        ;
; currentstate~7                        ; Lost fanout        ;
; Total Number of Removed Registers = 6 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 83    ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 6     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 39    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hdmi|myshiftreg:shift1|shiftCounter[26] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hdmi|myshiftreg:shift1|shiftValue[7]    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |hdmi|myshiftreg:shift1|shiftValue[5]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for increment:i2c|test:i2c|altsyncram:altsyncram_component|altsyncram_lde1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |hdmi ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; start          ; 000000 ; Unsigned Binary                            ;
; readReg        ; 000001 ; Unsigned Binary                            ;
; conS1          ; 000010 ; Unsigned Binary                            ;
; conS2          ; 000011 ; Unsigned Binary                            ;
; conS3          ; 000100 ; Unsigned Binary                            ;
; conS4          ; 000101 ; Unsigned Binary                            ;
; startS1        ; 000110 ; Unsigned Binary                            ;
; startS2        ; 000111 ; Unsigned Binary                            ;
; startS3        ; 001000 ; Unsigned Binary                            ;
; startS4        ; 001001 ; Unsigned Binary                            ;
; stopS1         ; 001010 ; Unsigned Binary                            ;
; stopS2         ; 001011 ; Unsigned Binary                            ;
; stopS3         ; 001100 ; Unsigned Binary                            ;
; stopS4         ; 001101 ; Unsigned Binary                            ;
; slaveS1        ; 001110 ; Unsigned Binary                            ;
; slaveS2        ; 001111 ; Unsigned Binary                            ;
; slaveS3        ; 010000 ; Unsigned Binary                            ;
; slaveS4        ; 010001 ; Unsigned Binary                            ;
; dataS1         ; 010010 ; Unsigned Binary                            ;
; dataS2         ; 010011 ; Unsigned Binary                            ;
; dataS3         ; 010100 ; Unsigned Binary                            ;
; dataS4         ; 010101 ; Unsigned Binary                            ;
; ackS1          ; 010110 ; Unsigned Binary                            ;
; ackS2          ; 010111 ; Unsigned Binary                            ;
; ackS3          ; 011000 ; Unsigned Binary                            ;
; ackS4          ; 011001 ; Unsigned Binary                            ;
; hdmiReset      ; 011010 ; Unsigned Binary                            ;
; hdmiTrans      ; 011011 ; Unsigned Binary                            ;
; ackS1b         ; 011100 ; Unsigned Binary                            ;
; ackS2b         ; 011101 ; Unsigned Binary                            ;
; ackS3b         ; 011110 ; Unsigned Binary                            ;
; ackS4b         ; 011111 ; Unsigned Binary                            ;
; ackS1c         ; 100000 ; Unsigned Binary                            ;
; ackS2c         ; 100001 ; Unsigned Binary                            ;
; ackS3c         ; 100010 ; Unsigned Binary                            ;
; ackS4c         ; 100011 ; Unsigned Binary                            ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment:i2c|test:i2c|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; test.hex             ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_lde1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myshiftreg:shift1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; bitLength      ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 1                                                      ;
; Entity Instance                           ; increment:i2c|test:i2c|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 16                                                     ;
;     -- NUMWORDS_A                         ; 64                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "increment:i2c|test:i2c" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; aclr ; Input ; Info     ; Stuck at GND             ;
; rden ; Input ; Info     ; Stuck at VCC             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 83                          ;
;     CLR               ; 6                           ;
;     ENA               ; 7                           ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 1                           ;
;     plain             ; 37                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 131                         ;
;     arith             ; 32                          ;
;         1 data inputs ; 32                          ;
;     normal            ; 99                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 10                          ;
;         6 data inputs ; 27                          ;
; boundary_port         ; 5                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 3.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 31 23:25:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi -c hdmi
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vgahdmi.v
    Info (12023): Found entity 1: vgaHdmi File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/vgaHdmi.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file variablecounter.v
    Info (12023): Found entity 1: variableCounter File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/variableCounter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock400k.v
    Info (12023): Found entity 1: clock400k File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/clock400k.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdmi.v
    Info (12023): Found entity 1: hdmi File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lookuptable.v
    Info (12023): Found entity 1: lookupTable File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/lookupTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ic.v
    Info (12023): Found entity 1: ic File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/ic.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll5mhz.v
    Info (12023): Found entity 1: pll5MHz File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/pll5MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll5mhz/pll5mhz_0002.v
    Info (12023): Found entity 1: pll5MHz_0002 File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/pll5MHz/pll5MHz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll8mhz.v
    Info (12023): Found entity 1: pll8MHz File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/pll8MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll8mhz/pll8mhz_0002.v
    Info (12023): Found entity 1: pll8MHz_0002 File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/pll8MHz/pll8MHz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog1.v
    Info (12023): Found entity 1: out File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/Verilog1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/test.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file increment.v
    Info (12023): Found entity 1: increment File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/increment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.v
    Info (12023): Found entity 1: shiftReg File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/shiftReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myshiftreg.v
    Info (12023): Found entity 1: myshiftreg File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/myshiftreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftregfinal.v
    Info (12023): Found entity 1: shiftregfinal File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/shiftregfinal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decrement.v
    Info (12023): Found entity 1: decrement File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/decrement.v Line: 1
Info (12127): Elaborating entity "hdmi" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(176): variable "shiftComplete" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 176
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(228): variable "shiftComplete" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 228
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(280): variable "shiftComplete" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 280
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(383): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 383
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(398): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 398
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(413): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 413
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(428): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 428
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(443): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 443
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(450): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 450
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(457): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 457
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(465): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 465
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(472): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 472
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(480): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 480
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(487): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 487
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(494): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 494
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(501): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 501
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(516): variable "con" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 516
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(530): variable "con" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 530
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(544): variable "con" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 544
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(558): variable "con" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 558
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(565): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 565
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(572): variable "con" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 572
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(580): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 580
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(587): variable "con" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 587
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(595): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 595
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(602): variable "con" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 602
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(609): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 609
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(616): variable "con" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 616
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(631): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 631
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(645): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 645
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(659): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 659
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(673): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 673
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(682): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 682
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(689): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 689
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(697): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 697
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(704): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 704
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(712): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 712
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(719): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 719
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(726): variable "MSB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 726
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(733): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 733
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(748): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 748
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(762): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 762
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(776): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 776
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(790): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 790
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(804): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 804
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(819): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 819
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(834): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 834
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(849): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 849
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(863): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 863
Warning (10235): Verilog HDL Always Construct warning at hdmi.v(878): variable "slaveAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 878
Info (12128): Elaborating entity "increment" for hierarchy "increment:i2c" File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 28
Info (12128): Elaborating entity "test" for hierarchy "increment:i2c|test:i2c" File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/increment.v Line: 21
Info (12128): Elaborating entity "altsyncram" for hierarchy "increment:i2c|test:i2c|altsyncram:altsyncram_component" File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/test.v Line: 87
Info (12130): Elaborated megafunction instantiation "increment:i2c|test:i2c|altsyncram:altsyncram_component" File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/test.v Line: 87
Info (12133): Instantiated megafunction "increment:i2c|test:i2c|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/test.v Line: 87
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "test.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lde1.tdf
    Info (12023): Found entity 1: altsyncram_lde1 File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/db/altsyncram_lde1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lde1" for hierarchy "increment:i2c|test:i2c|altsyncram:altsyncram_component|altsyncram_lde1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "myshiftreg" for hierarchy "myshiftreg:shift1" File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/hdmi.v Line: 52
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "pll5MHz" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll5MHz -sip pll5MHz.sip -library lib_pll5MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll5MHz -sip pll5MHz.sip -library lib_pll5MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll5MHz -sip pll5MHz.sip -library lib_pll5MHz was ignored
Warning (20013): Ignored 317 assignments for entity "pll5MHz_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll8MHz" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll8MHz -sip pll8MHz.sip -library lib_pll8MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll8MHz -sip pll8MHz.sip -library lib_pll8MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll8MHz -sip pll8MHz.sip -library lib_pll8MHz was ignored
Warning (20013): Ignored 317 assignments for entity "pll8MHz_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/output_files/hdmi.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 176 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 155 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Fri May 31 23:25:42 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/output_files/hdmi.map.smsg.


