// Seed: 1255615436
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2
);
  assign id_2 = id_0;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input supply0 id_2,
    input uwire id_3,
    input wire void id_4,
    output wand id_5,
    input tri id_6,
    input wand id_7,
    input tri1 id_8,
    output wire id_9,
    input uwire id_10,
    output supply0 id_11,
    input uwire id_12,
    output tri0 id_13,
    input supply0 id_14,
    input uwire id_15,
    output uwire id_16,
    input tri id_17,
    input wire id_18,
    output wand id_19,
    input wand id_20,
    output uwire id_21,
    output wand id_22,
    input tri0 id_23,
    output supply1 id_24
);
  wire id_26;
  id_27(
      1, id_17, -1
  );
  module_0 modCall_1 (
      id_20,
      id_4,
      id_9
  );
  assign modCall_1.type_4 = 0;
  always @(posedge id_12) #1 id_0 <= -1'b0;
  parameter id_28 = id_6 || -1;
  assign id_9  = 1'h0;
  assign id_19 = -1;
endmodule
