#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Oct 22 23:32:50 2024
# Process ID: 1368735
# Current directory: /home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.runs/synth_1
# Command line: vivado -log axi_bram_ctrl_0_synth.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_bram_ctrl_0_synth.tcl
# Log file: /home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.runs/synth_1/axi_bram_ctrl_0_synth.vds
# Journal file: /home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.runs/synth_1/vivado.jou
# Running On        :madsr2d2
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-1360P
# CPU Frequency     :3345.581 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :33245 MB
# Swap memory       :2147 MB
# Total Virtual     :35393 MB
# Available Virtual :26594 MB
#-----------------------------------------------------------
source axi_bram_ctrl_0_synth.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1473.277 ; gain = 36.836 ; free physical = 17535 ; free virtual = 24953
Command: synth_design -top axi_bram_ctrl_0_synth -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1368910
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2250.781 ; gain = 412.715 ; free physical = 16468 ; free virtual = 23883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_0_synth' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd:93]
INFO: [Synth 8-113] binding component instance 'bufg_A' to cell 'BUFG' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd:259]
INFO: [Synth 8-638] synthesizing module 'AXI_CHECKER' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_checker.vhd:86]
INFO: [Synth 8-638] synthesizing module 'DATA_GEN' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/data_gen.vhd:90]
	Parameter DATA_GEN_WIDTH bound to: 32 - type: integer 
	Parameter DOUT_WIDTH bound to: 32 - type: integer 
	Parameter DATA_PART_CNT bound to: 1 - type: integer 
	Parameter SEED bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RANDOM' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd:87]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SEED bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RANDOM' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd:87]
INFO: [Synth 8-638] synthesizing module 'RANDOM__parameterized0' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd:87]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SEED bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RANDOM__parameterized0' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd:87]
INFO: [Synth 8-638] synthesizing module 'RANDOM__parameterized1' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd:87]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SEED bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RANDOM__parameterized1' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd:87]
INFO: [Synth 8-638] synthesizing module 'RANDOM__parameterized2' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd:87]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SEED bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RANDOM__parameterized2' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'DATA_GEN' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/data_gen.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'AXI_CHECKER' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_checker.vhd:86]
INFO: [Synth 8-3491] module 'ABC_STIM_GEN' declared at '/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd:75' bound to instance 'ABC_STIM_GEN_INST' of component 'ABC_STIM_GEN' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd:307]
INFO: [Synth 8-638] synthesizing module 'ABC_STIM_GEN' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd:111]
INFO: [Synth 8-3491] module 'ABC_AXI_FULL_PROTOCOL_CHKR' declared at '/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd:78' bound to instance 'ABC_AXI_FULL_PROT_CHKER_INST' of component 'ABC_AXI_FULL_PROTOCOL_CHKR' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd:586]
INFO: [Synth 8-638] synthesizing module 'ABC_AXI_FULL_PROTOCOL_CHKR' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'ABC_AXI_FULL_PROTOCOL_CHKR' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'ABC_STIM_GEN' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd:111]
INFO: [Synth 8-3491] module 'axi_bram_ctrl_0_exdes' declared at '/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd:82' bound to instance 'ABC_PORT' of component 'axi_bram_ctrl_0_exdes' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd:367]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_0_exdes' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd:135]
INFO: [Synth 8-3491] module 'axi_bram_ctrl_0' declared at '/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.runs/synth_1/.Xil/Vivado-1368735-madsr2d2/realtime/axi_bram_ctrl_0_stub.vhdl:6' bound to instance 'ABC0' of component 'axi_bram_ctrl_0' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd:267]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_0' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.runs/synth_1/.Xil/Vivado-1368735-madsr2d2/realtime/axi_bram_ctrl_0_stub.vhdl:59]
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_tdpram' declared at '/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9050' bound to instance 'xpm_memory_tdpram_inst' of component 'xpm_memory_tdpram' [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd:337]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9050]
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9050]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_0_exdes' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_0_synth' (0#1) [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element STIMULUS_FLOW_reg was removed.  [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd:356]
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[1] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[0] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RLAST in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_BRESP[1] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_BRESP[0] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_BVALID in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_BREADY in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[14] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[13] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[12] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[11] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[10] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[9] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[8] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[7] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[6] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[5] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[4] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[3] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[2] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RRESP[1] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RRESP[0] in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RVALID in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RREADY in module ABC_AXI_FULL_PROTOCOL_CHKR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[31] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[30] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[29] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[28] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[27] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[26] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[25] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[24] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[23] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[22] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[21] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[20] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[19] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[18] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[17] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[16] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[15] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[14] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[13] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[12] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[11] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[10] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[9] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[8] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[7] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[6] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[5] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[4] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[3] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[2] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[1] in module ABC_STIM_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[0] in module ABC_STIM_GEN is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2353.719 ; gain = 515.652 ; free physical = 16355 ; free virtual = 23771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2368.562 ; gain = 530.496 ; free physical = 16354 ; free virtual = 23770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2368.562 ; gain = 530.496 ; free physical = 16354 ; free virtual = 23770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2374.500 ; gain = 0.000 ; free physical = 16350 ; free virtual = 23766
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'ABC_PORT/ABC0'
Finished Parsing XDC File [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'ABC_PORT/ABC0'
Parsing XDC File [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.xdc]
Finished Parsing XDC File [/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_bram_ctrl_0_synth_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_bram_ctrl_0_synth_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.312 ; gain = 0.000 ; free physical = 16341 ; free virtual = 23757
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.312 ; gain = 0.000 ; free physical = 16341 ; free virtual = 23757
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2511.312 ; gain = 673.246 ; free physical = 16342 ; free virtual = 23750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16342 ; free virtual = 23750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ABC_PORT/ABC0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ABC_PORT/xpm_memory_tdpram_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16342 ; free virtual = 23750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'ABC_STIM_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'RD_CURRENT_STATE_reg' in module 'ABC_STIM_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          rd_wait_enable |                               00 |                               01
        rd_send_addr_cmd |                               01 |                               10
          rd_wait_rvalid |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RD_CURRENT_STATE_reg' using encoding 'sequential' in module 'ABC_STIM_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wait_enable |                               00 |                               01
           send_addr_cmd |                               01 |                               10
             wait_bvalid |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'ABC_STIM_GEN'
WARNING: [Synth 8-6841] Block RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16342 ; free virtual = 23750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 15    
	   2 Input   15 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16245 ; free virtual = 23743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(WRITE_FIRST)  | W | R | 8 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16285 ; free virtual = 23754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16305 ; free virtual = 23731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(WRITE_FIRST)  | W | R | 8 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ABC_PORT/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16305 ; free virtual = 23731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16278 ; free virtual = 23727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16278 ; free virtual = 23727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16278 ; free virtual = 23727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16278 ; free virtual = 23727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16278 ; free virtual = 23727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16278 ; free virtual = 23727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_bram_ctrl_0_synth | SHIFT_GENERATE[15].iter_complete_indicate_reg[15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |axi_bram_ctrl_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |axi_bram_ctrl_0_bbox |     1|
|2     |BUFG                 |     1|
|3     |CARRY4               |    55|
|4     |LUT1                 |    11|
|5     |LUT2                 |   104|
|6     |LUT3                 |    18|
|7     |LUT4                 |    15|
|8     |LUT5                 |     9|
|9     |LUT6                 |    46|
|10    |RAMB36E1             |     8|
|11    |SRL16E               |     1|
|12    |FDRE                 |   329|
|13    |FDSE                 |    13|
|14    |IBUF                 |     2|
|15    |OBUF                 |     7|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.316 ; gain = 681.250 ; free physical = 16278 ; free virtual = 23727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2519.316 ; gain = 538.500 ; free physical = 16278 ; free virtual = 23727
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.324 ; gain = 681.250 ; free physical = 16278 ; free virtual = 23727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.324 ; gain = 0.000 ; free physical = 16530 ; free virtual = 23979
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.344 ; gain = 0.000 ; free physical = 16566 ; free virtual = 24015
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a8f7a7be
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2575.344 ; gain = 1087.223 ; free physical = 16571 ; free virtual = 24021
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1950.247; main = 1606.983; forked = 368.825
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3551.570; main = 2575.348; forked = 1032.250
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.355 ; gain = 0.000 ; free physical = 16568 ; free virtual = 24017
INFO: [Common 17-1381] The checkpoint '/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.runs/synth_1/axi_bram_ctrl_0_synth.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file axi_bram_ctrl_0_synth_utilization_synth.rpt -pb axi_bram_ctrl_0_synth_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 23:33:17 2024...
