$date
	Mon May 27 19:14:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_tb $end
$var wire 32 ! output_data [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 32 % input_data [31:0] $end
$var reg 32 & reset [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 32 ' input_data [31:0] $end
$var wire 32 ( output_data [31:0] $end
$var wire 32 ) reset [31:0] $end
$var reg 32 * mux_output [31:0] $end
$var reg 32 + reg_output [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx +
b10101011110011011110111111111111 *
b0 )
bx (
b10101011110011011110111111111111 '
b0 &
b10101011110011011110111111111111 %
1$
0#
bx !
$end
#5000
b10101011110011011110111111111111 !
b10101011110011011110111111111111 (
b10101011110011011110111111111111 +
1#
#10000
b10010000100100100010101000101 *
0#
b10010000100100100010101000101 %
b10010000100100100010101000101 '
0$
#15000
1#
#20000
b0 *
0#
b1 &
b1 )
#25000
1#
#30000
0#
1$
b0 %
b0 '
#35000
b0 !
b0 (
b0 +
1#
#40000
0#
b10010001101000101011001111000 %
b10010001101000101011001111000 '
#45000
1#
#50000
0#
