// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Loop_Xpose_Col_Outer.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Loop_Xpose_Col_Outer::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Loop_Xpose_Col_Outer::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Loop_Xpose_Col_Outer::ap_ST_fsm_state1 = "1";
const sc_lv<3> Loop_Xpose_Col_Outer::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Loop_Xpose_Col_Outer::ap_ST_fsm_state4 = "100";
const sc_lv<32> Loop_Xpose_Col_Outer::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Loop_Xpose_Col_Outer::ap_const_boolean_1 = true;
const sc_lv<32> Loop_Xpose_Col_Outer::ap_const_lv32_1 = "1";
const bool Loop_Xpose_Col_Outer::ap_const_boolean_0 = false;
const sc_lv<1> Loop_Xpose_Col_Outer::ap_const_lv1_0 = "0";
const sc_lv<1> Loop_Xpose_Col_Outer::ap_const_lv1_1 = "1";
const sc_lv<7> Loop_Xpose_Col_Outer::ap_const_lv7_0 = "0000000";
const sc_lv<4> Loop_Xpose_Col_Outer::ap_const_lv4_0 = "0000";
const sc_lv<7> Loop_Xpose_Col_Outer::ap_const_lv7_40 = "1000000";
const sc_lv<7> Loop_Xpose_Col_Outer::ap_const_lv7_1 = "1";
const sc_lv<4> Loop_Xpose_Col_Outer::ap_const_lv4_1 = "1";
const sc_lv<4> Loop_Xpose_Col_Outer::ap_const_lv4_8 = "1000";
const sc_lv<3> Loop_Xpose_Col_Outer::ap_const_lv3_0 = "000";
const sc_lv<32> Loop_Xpose_Col_Outer::ap_const_lv32_2 = "10";

Loop_Xpose_Col_Outer::Loop_Xpose_Col_Outer(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln92_fu_112_p2);
    sensitive << ( indvar_flatten_reg_73 );

    SC_METHOD(thread_add_ln95_1_fu_193_p2);
    sensitive << ( zext_ln95_2_fu_190_p1 );
    sensitive << ( zext_ln95_1_fu_186_p1 );

    SC_METHOD(thread_add_ln95_fu_162_p2);
    sensitive << ( zext_ln95_fu_146_p1 );
    sensitive << ( zext_ln95_3_fu_158_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln92_fu_106_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_j_1_i_phi_fu_88_p4);
    sensitive << ( j_1_i_reg_84 );
    sensitive << ( icmp_ln92_reg_204 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln95_1_reg_218 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_buf_2d_out_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln95_5_fu_199_p1 );

    SC_METHOD(thread_buf_2d_out_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_buf_2d_out_d0);
    sensitive << ( col_outbuf_i_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_buf_2d_out_we0);
    sensitive << ( icmp_ln92_reg_204 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_col_outbuf_i_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln95_4_fu_168_p1 );

    SC_METHOD(thread_col_outbuf_i_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_i_fu_173_p2);
    sensitive << ( select_ln95_fu_130_p3 );

    SC_METHOD(thread_icmp_ln92_fu_106_p2);
    sensitive << ( indvar_flatten_reg_73 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln94_fu_124_p2);
    sensitive << ( i_3_i_reg_95 );
    sensitive << ( icmp_ln92_fu_106_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_j_fu_118_p2);
    sensitive << ( ap_phi_mux_j_1_i_phi_fu_88_p4 );

    SC_METHOD(thread_select_ln95_1_fu_138_p3);
    sensitive << ( ap_phi_mux_j_1_i_phi_fu_88_p4 );
    sensitive << ( icmp_ln94_fu_124_p2 );
    sensitive << ( j_fu_118_p2 );

    SC_METHOD(thread_select_ln95_fu_130_p3);
    sensitive << ( i_3_i_reg_95 );
    sensitive << ( icmp_ln94_fu_124_p2 );

    SC_METHOD(thread_tmp_3_fu_150_p3);
    sensitive << ( select_ln95_fu_130_p3 );

    SC_METHOD(thread_tmp_fu_179_p3);
    sensitive << ( select_ln95_1_reg_218 );

    SC_METHOD(thread_zext_ln95_1_fu_186_p1);
    sensitive << ( tmp_fu_179_p3 );

    SC_METHOD(thread_zext_ln95_2_fu_190_p1);
    sensitive << ( select_ln95_reg_213 );

    SC_METHOD(thread_zext_ln95_3_fu_158_p1);
    sensitive << ( tmp_3_fu_150_p3 );

    SC_METHOD(thread_zext_ln95_4_fu_168_p1);
    sensitive << ( add_ln95_fu_162_p2 );

    SC_METHOD(thread_zext_ln95_5_fu_199_p1);
    sensitive << ( add_ln95_1_fu_193_p2 );

    SC_METHOD(thread_zext_ln95_fu_146_p1);
    sensitive << ( select_ln95_1_fu_138_p3 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln92_fu_106_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Loop_Xpose_Col_Outer_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, col_outbuf_i_address0, "(port)col_outbuf_i_address0");
    sc_trace(mVcdFile, col_outbuf_i_ce0, "(port)col_outbuf_i_ce0");
    sc_trace(mVcdFile, col_outbuf_i_q0, "(port)col_outbuf_i_q0");
    sc_trace(mVcdFile, buf_2d_out_address0, "(port)buf_2d_out_address0");
    sc_trace(mVcdFile, buf_2d_out_ce0, "(port)buf_2d_out_ce0");
    sc_trace(mVcdFile, buf_2d_out_we0, "(port)buf_2d_out_we0");
    sc_trace(mVcdFile, buf_2d_out_d0, "(port)buf_2d_out_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_73, "indvar_flatten_reg_73");
    sc_trace(mVcdFile, j_1_i_reg_84, "j_1_i_reg_84");
    sc_trace(mVcdFile, i_3_i_reg_95, "i_3_i_reg_95");
    sc_trace(mVcdFile, icmp_ln92_fu_106_p2, "icmp_ln92_fu_106_p2");
    sc_trace(mVcdFile, icmp_ln92_reg_204, "icmp_ln92_reg_204");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln92_fu_112_p2, "add_ln92_fu_112_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln95_fu_130_p3, "select_ln95_fu_130_p3");
    sc_trace(mVcdFile, select_ln95_reg_213, "select_ln95_reg_213");
    sc_trace(mVcdFile, select_ln95_1_fu_138_p3, "select_ln95_1_fu_138_p3");
    sc_trace(mVcdFile, select_ln95_1_reg_218, "select_ln95_1_reg_218");
    sc_trace(mVcdFile, i_fu_173_p2, "i_fu_173_p2");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_phi_mux_j_1_i_phi_fu_88_p4, "ap_phi_mux_j_1_i_phi_fu_88_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, zext_ln95_4_fu_168_p1, "zext_ln95_4_fu_168_p1");
    sc_trace(mVcdFile, zext_ln95_5_fu_199_p1, "zext_ln95_5_fu_199_p1");
    sc_trace(mVcdFile, icmp_ln94_fu_124_p2, "icmp_ln94_fu_124_p2");
    sc_trace(mVcdFile, j_fu_118_p2, "j_fu_118_p2");
    sc_trace(mVcdFile, tmp_3_fu_150_p3, "tmp_3_fu_150_p3");
    sc_trace(mVcdFile, zext_ln95_fu_146_p1, "zext_ln95_fu_146_p1");
    sc_trace(mVcdFile, zext_ln95_3_fu_158_p1, "zext_ln95_3_fu_158_p1");
    sc_trace(mVcdFile, add_ln95_fu_162_p2, "add_ln95_fu_162_p2");
    sc_trace(mVcdFile, tmp_fu_179_p3, "tmp_fu_179_p3");
    sc_trace(mVcdFile, zext_ln95_2_fu_190_p1, "zext_ln95_2_fu_190_p1");
    sc_trace(mVcdFile, zext_ln95_1_fu_186_p1, "zext_ln95_1_fu_186_p1");
    sc_trace(mVcdFile, add_ln95_1_fu_193_p2, "add_ln95_1_fu_193_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Loop_Xpose_Col_Outer::~Loop_Xpose_Col_Outer() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void Loop_Xpose_Col_Outer::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln92_fu_106_p2.read(), ap_const_lv1_0))) {
        i_3_i_reg_95 = i_fu_173_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_3_i_reg_95 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln92_fu_106_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_73 = add_ln92_fu_112_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        indvar_flatten_reg_73 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln92_reg_204.read(), ap_const_lv1_0))) {
        j_1_i_reg_84 = select_ln95_1_reg_218.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        j_1_i_reg_84 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln92_reg_204 = icmp_ln92_fu_106_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln92_fu_106_p2.read(), ap_const_lv1_0))) {
        select_ln95_1_reg_218 = select_ln95_1_fu_138_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln92_fu_106_p2.read(), ap_const_lv1_0))) {
        select_ln95_reg_213 = select_ln95_fu_130_p3.read();
    }
}

void Loop_Xpose_Col_Outer::thread_add_ln92_fu_112_p2() {
    add_ln92_fu_112_p2 = (!indvar_flatten_reg_73.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(indvar_flatten_reg_73.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void Loop_Xpose_Col_Outer::thread_add_ln95_1_fu_193_p2() {
    add_ln95_1_fu_193_p2 = (!zext_ln95_2_fu_190_p1.read().is_01() || !zext_ln95_1_fu_186_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln95_2_fu_190_p1.read()) + sc_biguint<8>(zext_ln95_1_fu_186_p1.read()));
}

void Loop_Xpose_Col_Outer::thread_add_ln95_fu_162_p2() {
    add_ln95_fu_162_p2 = (!zext_ln95_fu_146_p1.read().is_01() || !zext_ln95_3_fu_158_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln95_fu_146_p1.read()) + sc_biguint<8>(zext_ln95_3_fu_158_p1.read()));
}

void Loop_Xpose_Col_Outer::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Loop_Xpose_Col_Outer::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Loop_Xpose_Col_Outer::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[2];
}

void Loop_Xpose_Col_Outer::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_Xpose_Col_Outer::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_Xpose_Col_Outer::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_Xpose_Col_Outer::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Loop_Xpose_Col_Outer::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_Xpose_Col_Outer::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_Xpose_Col_Outer::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln92_fu_106_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Loop_Xpose_Col_Outer::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Loop_Xpose_Col_Outer::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Loop_Xpose_Col_Outer::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Loop_Xpose_Col_Outer::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Loop_Xpose_Col_Outer::thread_ap_phi_mux_j_1_i_phi_fu_88_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln92_reg_204.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j_1_i_phi_fu_88_p4 = select_ln95_1_reg_218.read();
    } else {
        ap_phi_mux_j_1_i_phi_fu_88_p4 = j_1_i_reg_84.read();
    }
}

void Loop_Xpose_Col_Outer::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void Loop_Xpose_Col_Outer::thread_buf_2d_out_address0() {
    buf_2d_out_address0 =  (sc_lv<6>) (zext_ln95_5_fu_199_p1.read());
}

void Loop_Xpose_Col_Outer::thread_buf_2d_out_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        buf_2d_out_ce0 = ap_const_logic_1;
    } else {
        buf_2d_out_ce0 = ap_const_logic_0;
    }
}

void Loop_Xpose_Col_Outer::thread_buf_2d_out_d0() {
    buf_2d_out_d0 = col_outbuf_i_q0.read();
}

void Loop_Xpose_Col_Outer::thread_buf_2d_out_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln92_reg_204.read(), ap_const_lv1_0))) {
        buf_2d_out_we0 = ap_const_logic_1;
    } else {
        buf_2d_out_we0 = ap_const_logic_0;
    }
}

void Loop_Xpose_Col_Outer::thread_col_outbuf_i_address0() {
    col_outbuf_i_address0 =  (sc_lv<6>) (zext_ln95_4_fu_168_p1.read());
}

void Loop_Xpose_Col_Outer::thread_col_outbuf_i_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        col_outbuf_i_ce0 = ap_const_logic_1;
    } else {
        col_outbuf_i_ce0 = ap_const_logic_0;
    }
}

void Loop_Xpose_Col_Outer::thread_i_fu_173_p2() {
    i_fu_173_p2 = (!select_ln95_fu_130_p3.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln95_fu_130_p3.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Loop_Xpose_Col_Outer::thread_icmp_ln92_fu_106_p2() {
    icmp_ln92_fu_106_p2 = (!indvar_flatten_reg_73.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_73.read() == ap_const_lv7_40);
}

void Loop_Xpose_Col_Outer::thread_icmp_ln94_fu_124_p2() {
    icmp_ln94_fu_124_p2 = (!i_3_i_reg_95.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i_3_i_reg_95.read() == ap_const_lv4_8);
}

void Loop_Xpose_Col_Outer::thread_j_fu_118_p2() {
    j_fu_118_p2 = (!ap_phi_mux_j_1_i_phi_fu_88_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_j_1_i_phi_fu_88_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Loop_Xpose_Col_Outer::thread_select_ln95_1_fu_138_p3() {
    select_ln95_1_fu_138_p3 = (!icmp_ln94_fu_124_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln94_fu_124_p2.read()[0].to_bool())? j_fu_118_p2.read(): ap_phi_mux_j_1_i_phi_fu_88_p4.read());
}

void Loop_Xpose_Col_Outer::thread_select_ln95_fu_130_p3() {
    select_ln95_fu_130_p3 = (!icmp_ln94_fu_124_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln94_fu_124_p2.read()[0].to_bool())? ap_const_lv4_0: i_3_i_reg_95.read());
}

void Loop_Xpose_Col_Outer::thread_tmp_3_fu_150_p3() {
    tmp_3_fu_150_p3 = esl_concat<4,3>(select_ln95_fu_130_p3.read(), ap_const_lv3_0);
}

void Loop_Xpose_Col_Outer::thread_tmp_fu_179_p3() {
    tmp_fu_179_p3 = esl_concat<4,3>(select_ln95_1_reg_218.read(), ap_const_lv3_0);
}

void Loop_Xpose_Col_Outer::thread_zext_ln95_1_fu_186_p1() {
    zext_ln95_1_fu_186_p1 = esl_zext<8,7>(tmp_fu_179_p3.read());
}

void Loop_Xpose_Col_Outer::thread_zext_ln95_2_fu_190_p1() {
    zext_ln95_2_fu_190_p1 = esl_zext<8,4>(select_ln95_reg_213.read());
}

void Loop_Xpose_Col_Outer::thread_zext_ln95_3_fu_158_p1() {
    zext_ln95_3_fu_158_p1 = esl_zext<8,7>(tmp_3_fu_150_p3.read());
}

void Loop_Xpose_Col_Outer::thread_zext_ln95_4_fu_168_p1() {
    zext_ln95_4_fu_168_p1 = esl_zext<64,8>(add_ln95_fu_162_p2.read());
}

void Loop_Xpose_Col_Outer::thread_zext_ln95_5_fu_199_p1() {
    zext_ln95_5_fu_199_p1 = esl_zext<64,8>(add_ln95_1_fu_193_p2.read());
}

void Loop_Xpose_Col_Outer::thread_zext_ln95_fu_146_p1() {
    zext_ln95_fu_146_p1 = esl_zext<8,4>(select_ln95_1_fu_138_p3.read());
}

void Loop_Xpose_Col_Outer::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln92_fu_106_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln92_fu_106_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

