/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [23:0] celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_61z;
  wire [2:0] celloutsig_0_62z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[93] ? in_data[7] : in_data[6];
  assign celloutsig_0_44z = celloutsig_0_25z ? celloutsig_0_26z : celloutsig_0_18z;
  assign celloutsig_1_6z = celloutsig_1_5z[1] ? celloutsig_1_0z : celloutsig_1_5z[0];
  assign celloutsig_1_15z = in_data[104] ? in_data[178] : celloutsig_1_3z;
  assign celloutsig_0_31z = celloutsig_0_11z[2] ? celloutsig_0_12z[8] : celloutsig_0_15z;
  assign celloutsig_0_42z = !(celloutsig_0_3z ? celloutsig_0_18z : celloutsig_0_4z);
  assign celloutsig_1_2z = !(in_data[161] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_0_8z = !(celloutsig_0_7z ? celloutsig_0_5z[9] : celloutsig_0_2z);
  assign celloutsig_0_21z = !(celloutsig_0_9z ? celloutsig_0_7z : celloutsig_0_16z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z ^ in_data[68]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z ^ celloutsig_1_6z);
  assign celloutsig_0_18z = ~(celloutsig_0_10z[18] ^ in_data[45]);
  assign celloutsig_0_28z = ~(celloutsig_0_6z[1] ^ in_data[41]);
  assign celloutsig_0_33z = ~(celloutsig_0_18z ^ celloutsig_0_3z);
  assign celloutsig_0_48z = { celloutsig_0_12z[2:0], celloutsig_0_44z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_23z } >= { celloutsig_0_17z[1], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_1z[6:1], celloutsig_0_1z[1] };
  assign celloutsig_0_9z = { celloutsig_0_5z[1], celloutsig_0_8z, celloutsig_0_1z[6:1], celloutsig_0_1z[1] } >= { celloutsig_0_1z[5:4], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_10z[14:12], celloutsig_0_3z } >= { celloutsig_0_1z[3:1], celloutsig_0_1z[1] };
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_13z } >= { celloutsig_0_10z[4:3], celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[84:83], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z[6:1], celloutsig_0_1z[1] } >= { in_data[53:50], celloutsig_0_1z[6:1], celloutsig_0_1z[1] };
  assign celloutsig_0_26z = { celloutsig_0_10z[19:5], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z } >= { in_data[52:27], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_4z = { in_data[71], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } !== in_data[15:9];
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_15z } !== { in_data[143:141], 1'h1 };
  assign celloutsig_0_29z = { in_data[39:31], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_17z } !== { celloutsig_0_17z[0], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_0_5z = ~ { in_data[34:27], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_6z = ~ celloutsig_0_1z[6:1];
  assign celloutsig_0_61z = ~ { celloutsig_0_48z, celloutsig_0_24z, celloutsig_0_47z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[109] & in_data[127];
  assign celloutsig_1_18z = celloutsig_1_15z & celloutsig_1_4z[1];
  assign celloutsig_0_16z = celloutsig_0_14z & celloutsig_0_11z[0];
  assign celloutsig_0_22z = celloutsig_0_1z[1] & celloutsig_0_10z[7];
  assign celloutsig_0_24z = celloutsig_0_17z[0] & celloutsig_0_16z;
  assign celloutsig_0_25z = celloutsig_0_17z[2] & celloutsig_0_0z;
  assign celloutsig_0_36z = ^ { celloutsig_0_1z[2:1], celloutsig_0_1z[1] };
  assign celloutsig_0_47z = ^ { in_data[29], celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_36z, celloutsig_0_20z, celloutsig_0_42z, celloutsig_0_24z };
  assign celloutsig_0_7z = ^ { celloutsig_0_5z[7:4], celloutsig_0_5z };
  assign celloutsig_1_3z = ^ { in_data[171:166], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = ^ { celloutsig_1_5z[1:0], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, 1'h1, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_14z = ^ { celloutsig_0_11z[2:1], celloutsig_0_0z };
  assign celloutsig_0_15z = ^ celloutsig_0_10z[20:12];
  assign celloutsig_0_20z = ^ { celloutsig_0_5z[3:2], celloutsig_0_5z };
  assign celloutsig_0_62z = { celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_13z } ~^ { celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_29z };
  assign celloutsig_1_5z = { in_data[121:119], celloutsig_1_2z } ~^ in_data[173:170];
  assign celloutsig_0_12z = { celloutsig_0_5z[8:1], celloutsig_0_11z } ~^ { in_data[71:66], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z } ~^ celloutsig_0_12z[8:4];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_4z = in_data[159:157];
  always_latch
    if (!out_data[102]) celloutsig_0_11z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_11z = in_data[75:72];
  always_latch
    if (!out_data[102]) celloutsig_0_17z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_5z[6], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_1z[6:1] = ~ { in_data[28:24], celloutsig_0_0z };
  assign { celloutsig_1_13z[8], celloutsig_1_13z[0], celloutsig_1_13z[3], celloutsig_1_13z[6], celloutsig_1_13z[11:9], celloutsig_1_13z[7], celloutsig_1_13z[2], celloutsig_1_13z[4] } = ~ { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign { celloutsig_0_10z[7:2], celloutsig_0_10z[8], celloutsig_0_10z[23:9], celloutsig_0_10z[0] } = ~ { celloutsig_0_1z[6:1], celloutsig_0_4z, in_data[75:61], celloutsig_0_0z };
  assign { out_data[103], out_data[98], out_data[101], out_data[106:104], out_data[102], out_data[97], out_data[99] } = ~ { celloutsig_1_13z[8], celloutsig_1_13z[3], celloutsig_1_13z[6], celloutsig_1_13z[11:9], celloutsig_1_13z[7], celloutsig_1_13z[2], celloutsig_1_13z[4] };
  assign celloutsig_0_10z[1] = celloutsig_0_10z[2];
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign { celloutsig_1_13z[5], celloutsig_1_13z[1] } = { celloutsig_1_13z[7], celloutsig_1_13z[7] };
  assign { out_data[128], out_data[100], out_data[96], out_data[44:32], out_data[2:0] } = { celloutsig_1_18z, out_data[102], out_data[102], celloutsig_0_61z, celloutsig_0_62z };
endmodule
