verilog work "../../../Documents/programs_XIlink/Gates/netgen/synthesis/AND_gate_synthesis.v"
verilog work "post_synt_tb.v"
verilog work "C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v"
