#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Apr 13 17:44:24 2017
# Process ID: 12378
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco
# Command line: vivado pid_vco.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pid_vco.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd}
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.LUT_SIZE {32}] [get_bd_cells dds_nco]
endgroup
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.PSR {32} CONFIG.ISR {32} CONFIG.P_SIZE {31} CONFIG.I_SIZE {31}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property -dict [list CONFIG.PSR {33} CONFIG.ISR {33} CONFIG.P_SIZE {32} CONFIG.I_SIZE {32}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells pid_kp]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells pid_kd]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells pid_ki]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run pid_vco_wrapper_dds_nco_0_synth_1
reset_run pid_vco_wrapper_pid_ki_0_synth_1
reset_run pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1
reset_run pid_vco_wrapper_dds_range_1_synth_1
reset_run pid_vco_wrapper_pid_kp_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run pid_vco_wrapper_pid_kp_0_synth_1
reset_run synth_1
reset_run pid_vco_wrapper_dds_nco_0_synth_1
reset_run pid_vco_wrapper_pid_ki_0_synth_1
reset_run pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1
reset_run pid_vco_wrapper_dds_range_1_synth_1
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells pid_kd]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells pid_ki]
endgroup
startgroup
set_property -dict [list CONFIG.C_S00_AXI_DATA_WIDTH {14}] [get_bd_cells pid_kp]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32} CONFIG.C_S00_AXI_DATA_WIDTH {32}] [get_bd_cells pid_kp]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells pid_ki]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells pid_ki]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells pid_kp]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PSR {0} CONFIG.ISR {0} CONFIG.P_SIZE {14} CONFIG.I_SIZE {14} CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {29}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {29}] [get_bd_cells expanderReal_0]
endgroup
delete_bd_objs [get_bd_nets twoInMult_dds_range_data_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_eof_o]
delete_bd_objs [get_bd_nets twoInMult_dds_range_data_clk_o]
delete_bd_objs [get_bd_nets twoInMult_dds_range_data_en_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_rst_o]
delete_bd_objs [get_bd_intf_nets red_pitaya_pidv3_0_data_out]
connect_bd_intf_net [get_bd_intf_pins red_pitaya_pidv3_0/data_out] [get_bd_intf_pins expanderReal_0/data_in]
save_bd_design
reset_run synth_1
reset_run pid_vco_wrapper_dds_range_1_synth_1
reset_run pid_vco_wrapper_pid_kp_0_synth_1
reset_run pid_vco_wrapper_expanderReal_0_0_synth_1
reset_run pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets red_pitaya_pidv3_0_data_out]
connect_bd_net [get_bd_pins expanderReal_0/data_i] [get_bd_pins red_pitaya_pidv3_0/data_o]
connect_bd_net [get_bd_pins red_pitaya_pidv3_0/data_clk_o] [get_bd_pins expanderReal_0/data_clk_i]
connect_bd_net [get_bd_pins expanderReal_0/data_rst_i] [get_bd_pins red_pitaya_pidv3_0/data_rst_o]
connect_bd_net [get_bd_pins red_pitaya_pidv3_0/data_en_o] [get_bd_pins expanderReal_0/data_en_i]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PSR {15} CONFIG.ISR {15} CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
delete_bd_objs [get_bd_nets red_pitaya_pidv3_0_data_o]
delete_bd_objs [get_bd_nets red_pitaya_pidv3_0_data_clk_o]
delete_bd_objs [get_bd_nets red_pitaya_pidv3_0_data_rst_o]
delete_bd_objs [get_bd_nets red_pitaya_pidv3_0_data_en_o]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data_in] [get_bd_intf_pins red_pitaya_pidv3_0/data_out]
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells expanderReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {28}] [get_bd_cells expanderReal_0]
endgroup
connect_bd_net [get_bd_pins twoInMult_dds_range/data_o] [get_bd_pins expanderReal_0/data_i]
connect_bd_net [get_bd_pins twoInMult_dds_range/data_en_o] [get_bd_pins expanderReal_0/data_en_i]
connect_bd_net [get_bd_pins twoInMult_dds_range/data_clk_o] [get_bd_pins expanderReal_0/data_clk_i]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_eof_o] [get_bd_pins expanderReal_0/data_eof_i]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_rst_o] [get_bd_pins expanderReal_0/data_rst_i]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run pid_vco_wrapper_expanderReal_0_0_synth_1
reset_run pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
