analyze -format verilog {8x8.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FPMult/FPMult_ESExecuteModule.v  
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FPMult/FPMult_ExceptionModule.v  
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FPMult/FPMult_ExecuteModule.v    
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FPMult/FPMult_NormalizeModule.v  
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FPMult/FPMult_PrepModule.v       
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FPMult/FPMult_RoundModule.v      
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FPMult/FPMult.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_AlignModule.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_AlignShift2.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_ExecutionModule.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_NormalizeShift1.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_PrealignModule.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_AlignShift1.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_ExceptionModule.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_NormalizeModule.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_NormalizeShift2.v
/home/projects/ljohn/aarora1/vtr_aman/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/design_for_paper_fccm/fpmult_add/DSP48E1-FP/src/FP_AddSub/FPAddSub_RoundModule.v
}
elaborate matmul_8x8_systolic -architecture verilog -library DEFAULT
link
#set_implementation pparch */*/*/*/u_add
#set_implementation pparch */*/*/*/u_mult

create_clock -name "CLK_0" -period 1.62 -waveform { 0 0.81 }  { clk  }
set_dp_smartgen_options -all_options auto -hierarchy -smart_compare true -optimize_for speed -sop2pos_transformation false
set_operating_conditions -library gscl45nm typical
remove_wire_load_model
compile -exact_map
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> Report.8x8.txt
uplevel #0 { report_area } >> Report.8x8.txt
uplevel #0 { report_power -analysis_effort low } >> Report.8x8.txt
uplevel #0 { report_design -nosplit } >> Report.8x8.txt
exit
