

================================================================
== Vivado HLS Report for 'heapSort'
================================================================
* Date:           Thu Jul 15 22:19:03 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        heapSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    2|  690051|    3|  690052|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+--------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   384|  229760| 3 ~ 1795 |          -|          -|   128|    no    |
        |- Loop 2  |  1536|  460288| 6 ~ 1798 |          -|          -|   256|    no    |
        +----------+------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!operation_V_load)
	9  / (operation_V_load)
2 --> 
	3  / (!tmp_2)
	4  / (tmp_2)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_3)
	10  / (tmp_3)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	4  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !19

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !25

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @heapSort_str) nounwind

ST_1: indexOutputData_read [1/1] 0.00ns
:3  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

ST_1: operation_V_load [1/1] 0.00ns
:4  %operation_V_load = load i1* @operation_V, align 1

ST_1: stg_16 [1/1] 1.57ns
:5  br i1 %operation_V_load, label %3, label %.preheader

ST_1: tmp [1/1] 0.00ns
:0  %tmp = sext i8 %indexOutputData_read to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp

ST_1: A_load [2/2] 2.71ns
:2  %A_load = load i16* %A_addr, align 2


 <State 2>: 2.61ns
ST_2: i_i [1/1] 0.00ns
.preheader:0  %i_i = phi i8 [ %i, %1 ], [ 127, %0 ]

ST_2: tmp_2 [1/1] 0.00ns
.preheader:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_i, i32 7)

ST_2: empty [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

ST_2: stg_23 [1/1] 1.57ns
.preheader:3  br i1 %tmp_2, label %.preheader.i, label %1

ST_2: stg_24 [2/2] 2.61ns
:0  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext %i_i, i10 signext 256) nounwind

ST_2: i [1/1] 1.67ns
:1  %i = add i8 %i_i, -1


 <State 3>: 0.00ns
ST_3: stg_26 [1/2] 0.00ns
:0  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext %i_i, i10 signext 256) nounwind

ST_3: stg_27 [1/1] 0.00ns
:2  br label %.preheader


 <State 4>: 2.71ns
ST_4: i_1_i [1/1] 0.00ns
.preheader.i:0  %i_1_i = phi i9 [ %i_2, %2 ], [ 255, %.preheader ]

ST_4: i_1_i_cast [1/1] 0.00ns
.preheader.i:1  %i_1_i_cast = sext i9 %i_1_i to i16

ST_4: tmp_3 [1/1] 0.00ns
.preheader.i:2  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i_1_i, i32 8)

ST_4: empty_3 [1/1] 0.00ns
.preheader.i:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

ST_4: stg_32 [1/1] 1.57ns
.preheader.i:4  br i1 %tmp_3, label %heapSort_noRecurv.exit, label %2

ST_4: temp [2/2] 2.71ns
:0  %temp = load i16* getelementptr inbounds ([256 x i16]* @A, i64 0, i64 0), align 2

ST_4: tmp_12_i [1/1] 0.00ns
:1  %tmp_12_i = zext i16 %i_1_i_cast to i64

ST_4: A_addr_6 [1/1] 0.00ns
:2  %A_addr_6 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_12_i

ST_4: A_load_7 [2/2] 2.71ns
:3  %A_load_7 = load i16* %A_addr_6, align 2


 <State 5>: 5.42ns
ST_5: temp [1/2] 2.71ns
:0  %temp = load i16* getelementptr inbounds ([256 x i16]* @A, i64 0, i64 0), align 2

ST_5: A_load_7 [1/2] 2.71ns
:3  %A_load_7 = load i16* %A_addr_6, align 2

ST_5: stg_39 [1/1] 2.71ns
:4  store i16 %A_load_7, i16* getelementptr inbounds ([256 x i16]* @A, i64 0, i64 0), align 2


 <State 6>: 2.71ns
ST_6: stg_40 [1/1] 2.71ns
:5  store i16 %temp, i16* %A_addr_6, align 2


 <State 7>: 2.61ns
ST_7: i_1_i_cast_cast [1/1] 0.00ns
:6  %i_1_i_cast_cast = zext i9 %i_1_i to i10

ST_7: stg_42 [2/2] 2.61ns
:7  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext 0, i10 signext %i_1_i_cast_cast) nounwind

ST_7: i_2 [1/1] 1.79ns
:8  %i_2 = add i9 %i_1_i, -1


 <State 8>: 0.00ns
ST_8: stg_44 [1/2] 0.00ns
:7  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext 0, i10 signext %i_1_i_cast_cast) nounwind

ST_8: stg_45 [1/1] 0.00ns
:9  br label %.preheader.i


 <State 9>: 4.28ns
ST_9: A_load [1/2] 2.71ns
:2  %A_load = load i16* %A_addr, align 2

ST_9: stg_47 [1/1] 1.57ns
:3  br label %heapSort_noRecurv.exit


 <State 10>: 0.00ns
ST_10: p_0 [1/1] 0.00ns
heapSort_noRecurv.exit:0  %p_0 = phi i16 [ %A_load, %3 ], [ 0, %.preheader.i ]

ST_10: stg_49 [1/1] 0.00ns
heapSort_noRecurv.exit:1  ret i16 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indexOutputData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ operation_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=1; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11               (specbitsmap      ) [ 00000000000]
stg_12               (specbitsmap      ) [ 00000000000]
stg_13               (spectopmodule    ) [ 00000000000]
indexOutputData_read (read             ) [ 00000000000]
operation_V_load     (load             ) [ 01000000000]
stg_16               (br               ) [ 01110000000]
tmp                  (sext             ) [ 00000000000]
A_addr               (getelementptr    ) [ 00000000010]
i_i                  (phi              ) [ 00110000000]
tmp_2                (bitselect        ) [ 00110000000]
empty                (speclooptripcount) [ 00000000000]
stg_23               (br               ) [ 00111111100]
i                    (add              ) [ 01110000000]
stg_26               (call             ) [ 00000000000]
stg_27               (br               ) [ 01110000000]
i_1_i                (phi              ) [ 00001111000]
i_1_i_cast           (sext             ) [ 00000000000]
tmp_3                (bitselect        ) [ 00001111100]
empty_3              (speclooptripcount) [ 00000000000]
stg_32               (br               ) [ 00001111111]
tmp_12_i             (zext             ) [ 00000000000]
A_addr_6             (getelementptr    ) [ 00000110000]
temp                 (load             ) [ 00000010000]
A_load_7             (load             ) [ 00000000000]
stg_39               (store            ) [ 00000000000]
stg_40               (store            ) [ 00000000000]
i_1_i_cast_cast      (zext             ) [ 00000000100]
i_2                  (add              ) [ 00101000100]
stg_44               (call             ) [ 00000000000]
stg_45               (br               ) [ 00101111100]
A_load               (load             ) [ 00001000011]
stg_47               (br               ) [ 00001000011]
p_0                  (phi              ) [ 00000000001]
stg_49               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indexOutputData">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indexOutputData"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="operation_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="heapSort_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="heapSort_maxHeapify_noRecurv"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="indexOutputData_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indexOutputData_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="A_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="1"/>
<pin id="74" dir="0" index="3" bw="8" slack="0"/>
<pin id="75" dir="0" index="4" bw="16" slack="0"/>
<pin id="64" dir="1" index="2" bw="16" slack="1"/>
<pin id="76" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/1 temp/4 A_load_7/4 stg_39/5 stg_40/6 "/>
</bind>
</comp>

<comp id="67" class="1004" name="A_addr_6_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="16" slack="0"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/4 "/>
</bind>
</comp>

<comp id="80" class="1005" name="i_i_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="1"/>
<pin id="82" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_i_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="8" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_1_i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="1"/>
<pin id="94" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_1_i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="9" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/4 "/>
</bind>
</comp>

<comp id="104" class="1005" name="p_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="1"/>
<pin id="106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="2"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_heapSort_maxHeapify_noRecurv_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="0" index="3" bw="16" slack="0"/>
<pin id="120" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_24/2 stg_42/7 "/>
</bind>
</comp>

<comp id="126" class="1005" name="reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="1"/>
<pin id="128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp A_load "/>
</bind>
</comp>

<comp id="132" class="1004" name="operation_V_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="operation_V_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_1_i_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_1_i_cast/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="9" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_12_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_i/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_1_i_cast_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="3"/>
<pin id="174" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_i_cast_cast/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="3"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="186" class="1005" name="A_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="202" class="1005" name="A_addr_6_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_1_i_cast_cast_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i_cast_cast "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="1"/>
<pin id="215" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="42" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="67" pin="3"/><net_sink comp="61" pin=3"/></net>

<net id="78"><net_src comp="61" pin="5"/><net_sink comp="61" pin=4"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="61" pin=3"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="91"><net_src comp="84" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="84" pin="4"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="129"><net_src comp="61" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="48" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="84" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="84" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="96" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="96" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="155" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="175"><net_src comp="92" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="181"><net_src comp="92" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="54" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="197"><net_src comp="149" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="205"><net_src comp="67" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="61" pin=3"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="211"><net_src comp="172" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="216"><net_src comp="177" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {2 3 5 6 7 8 }
 - Input state : 
	Port: heapSort : indexOutputData | {1 }
	Port: heapSort : operation_V | {1 }
	Port: heapSort : A | {1 2 3 4 5 7 8 9 }
  - Chain level:
	State 1
		stg_16 : 1
		A_addr : 1
		A_load : 2
	State 2
		tmp_2 : 1
		stg_23 : 2
		stg_24 : 1
		i : 1
	State 3
	State 4
		i_1_i_cast : 1
		tmp_3 : 1
		stg_32 : 2
		tmp_12_i : 2
		A_addr_6 : 3
		A_load_7 : 4
	State 5
		stg_39 : 1
	State 6
	State 7
		stg_42 : 1
	State 8
	State 9
	State 10
		stg_49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   call   | grp_heapSort_maxHeapify_noRecurv_fu_115 |  3.878  |   223   |   133   |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |                 i_fu_149                |    0    |    0    |    8    |
|          |                i_2_fu_177               |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|   read   |     indexOutputData_read_read_fu_48     |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   sext   |                tmp_fu_136               |    0    |    0    |    0    |
|          |            i_1_i_cast_fu_155            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
| bitselect|               tmp_2_fu_141              |    0    |    0    |    0    |
|          |               tmp_3_fu_159              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   zext   |             tmp_12_i_fu_167             |    0    |    0    |    0    |
|          |          i_1_i_cast_cast_fu_172         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |  3.878  |   223   |   150   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_addr_6_reg_202   |    8   |
|     A_addr_reg_186    |    8   |
|i_1_i_cast_cast_reg_208|   10   |
|      i_1_i_reg_92     |    9   |
|      i_2_reg_213      |    9   |
|       i_i_reg_80      |    8   |
|       i_reg_194       |    8   |
|      p_0_reg_104      |   16   |
|        reg_126        |   16   |
+-----------------------+--------+
|         Total         |   92   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_61            |  p0  |   4  |   8  |   32   ||    8    |
|             grp_access_fu_61            |  p3  |   3  |   8  |   24   ||    8    |
|                i_i_reg_80               |  p0  |   2  |   8  |   16   ||    8    |
|               i_1_i_reg_92              |  p0  |   2  |   9  |   18   ||    9    |
| grp_heapSort_maxHeapify_noRecurv_fu_115 |  p1  |   2  |   8  |   16   ||    8    |
| grp_heapSort_maxHeapify_noRecurv_fu_115 |  p2  |   3  |  10  |   30   ||    10   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   136  ||  9.426  ||    51   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   223  |   150  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   51   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |   13   |   315  |   201  |
+-----------+--------+--------+--------+
