Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,5130
design__instance__area,46724.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,44
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00202742381952703
power__switching__total,0.0007158082444220781
power__leakage__total,4.7401130132129765E-8
power__total,0.0027432795614004135
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.29710582057751805
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2966439677862119
timing__hold__ws__corner:nom_tt_025C_1v80,0.3192377563768714
timing__setup__ws__corner:nom_tt_025C_1v80,12.08674972097319
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319238
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,14.476565
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,44
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,44
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3205373557306772
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3200867161922369
timing__hold__ws__corner:nom_ss_100C_1v60,0.8894916166501928
timing__setup__ws__corner:nom_ss_100C_1v60,8.446835470161146
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.889492
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,9.218856
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,44
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.28671668628615843
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.286250170558017
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11559259432371817
timing__setup__ws__corner:nom_ff_n40C_1v95,13.413446732996572
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115593
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,16.875290
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,44
design__max_fanout_violation__count,44
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2825335878556697
clock__skew__worst_setup,0.282247816441049
timing__hold__ws,0.11301288003073985
timing__setup__ws,8.446588556553486
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113013
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.966457
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5130
design__instance__area__stdcell,46724.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.643906
design__instance__utilization__stdcell,0.643906
design__instance__count__class:buffer,3
design__instance__count__class:inverter,38
design__instance__count__class:sequential_cell,706
design__instance__count__class:multi_input_combinational_cell,2713
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4068
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,125523
design__violations,0
design__instance__count__class:timing_repair_buffer,508
design__instance__count__class:clock_buffer,54
design__instance__count__class:clock_inverter,32
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,114
antenna__violating__nets,13
antenna__violating__pins,17
route__antenna_violation__count,13
antenna_diodes_count,39
design__instance__count__class:antenna_cell,39
route__net,4033
route__net__special,2
route__drc_errors__iter:1,4700
route__wirelength__iter:1,160367
route__drc_errors__iter:2,2568
route__wirelength__iter:2,158498
route__drc_errors__iter:3,2395
route__wirelength__iter:3,158380
route__drc_errors__iter:4,721
route__wirelength__iter:4,158229
route__drc_errors__iter:5,123
route__wirelength__iter:5,158140
route__drc_errors__iter:6,38
route__wirelength__iter:6,158154
route__drc_errors__iter:7,16
route__wirelength__iter:7,158138
route__drc_errors__iter:8,3
route__wirelength__iter:8,158110
route__drc_errors__iter:9,0
route__wirelength__iter:9,158110
route__drc_errors,0
route__wirelength,158110
route__vias,36239
route__vias__singlecut,36239
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,477.74
timing__unannotated_net__count__corner:nom_tt_025C_1v80,69
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,69
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,69
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,44
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2921515612123147
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2918691759780149
timing__hold__ws__corner:min_tt_025C_1v80,0.3151476946384775
timing__setup__ws__corner:min_tt_025C_1v80,12.170908181333619
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.315148
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.629251
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,69
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,25
design__max_fanout_violation__count__corner:min_ss_100C_1v60,44
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.31246192628807246
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3121874791486232
timing__hold__ws__corner:min_ss_100C_1v60,0.8820979751862926
timing__setup__ws__corner:min_ss_100C_1v60,8.446588556553486
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.882098
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,9.308933
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,69
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,44
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2825335878556697
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.282247816441049
timing__hold__ws__corner:min_ff_n40C_1v95,0.11301288003073985
timing__setup__ws__corner:min_ff_n40C_1v95,13.469566288032494
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113013
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,16.965382
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,69
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,44
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3036838921844627
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.30268663432438875
timing__hold__ws__corner:max_tt_025C_1v80,0.3231677239505866
timing__setup__ws__corner:max_tt_025C_1v80,12.00879962794205
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323168
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,14.328273
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,69
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,44
design__max_fanout_violation__count__corner:max_ss_100C_1v60,44
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.33009537704229697
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.32911871381991226
timing__hold__ws__corner:max_ss_100C_1v60,0.89779142217242
timing__setup__ws__corner:max_ss_100C_1v60,8.450574701413835
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.897791
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,8.966457
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,69
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,44
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.292235827142267
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2912301870981201
timing__hold__ws__corner:max_ff_n40C_1v95,0.11842771543073491
timing__setup__ws__corner:max_ff_n40C_1v95,13.35706516531943
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118428
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.785629
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,69
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,69
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000736905
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000101811
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000011356
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000101811
design_powergrid__voltage__worst,0.000101811
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.000101811
design_powergrid__drop__worst__net:VPWR,0.0000736905
design_powergrid__voltage__worst__net:VGND,0.000101811
design_powergrid__drop__worst__net:VGND,0.000101811
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001020000000000000059722192469191526242866530083119869232177734375
ir__drop__worst,0.000073700000000000002488287353941132096224464476108551025390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
