Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Aug  2 15:40:21 2021
| Host         : PLP-MTRAWKA-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       267         
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      128         
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-20  Warning           Non-clocked latch                                                 64          
TIMING-23  Warning           Combinational loop found                                          5           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (459)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (606)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (5)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (459)
--------------------------
 There are 129 register/latch pins with no clock driven by root clock pin: SCLK (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: SSEL (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_0/inst/SSEL_prev_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/latch_n_0/inst/O_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/ready_counter_0/inst/counter_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/ready_counter_0/inst/enable_int_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/ready_counter_0/inst/ready_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (606)
--------------------------------------------------
 There are 606 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (5)
---------------------
 There are 5 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA        3.000        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clk_pin                         {0.000 41.660}     83.330          12.000          
  clkfbout_design_1_clk_wiz_0_0_1   {0.000 41.665}     83.330          12.000          
  spi_clock_design_1_clk_wiz_0_0_1  {0.000 41.665}     83.330          12.000          
sysclk                              {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         
  spi_clock_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          16.670        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    16.670        0.000                       0                     3  
  spi_clock_design_1_clk_wiz_0_0_1                                                                                                                                                   41.165        0.000                       0                     3  
sysclk                                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  spi_clock_design_1_clk_wiz_0_0                                                                                                                                                      4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         41.670      39.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         41.670      39.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         41.660      39.660     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         41.660      39.660     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  spi_clock_design_1_clk_wiz_0_0_1
  To Clock:  spi_clock_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       41.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clock_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.665      41.165     SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.665      41.165     SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.665      41.165     SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.665      41.165     SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  spi_clock_design_1_clk_wiz_0_0
  To Clock:  spi_clock_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clock_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y93     design_1_i/SPI_0/inst/SSEL_prev_reg/C



