\section{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{classRTSim_1_1absCPUFactory}{R\+T\+Sim\+::abs\+C\+P\+U\+Factory} }{\pageref{d4/d90/classRTSim_1_1absCPUFactory}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1AbsKernel}{R\+T\+Sim\+::\+Abs\+Kernel} }{\pageref{de/d7f/classRTSim_1_1AbsKernel}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1AbsResManager}{R\+T\+Sim\+::\+Abs\+Res\+Manager} }{\pageref{d0/d39/classRTSim_1_1AbsResManager}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1AbsRTTask}{R\+T\+Sim\+::\+Abs\+R\+T\+Task} }{\pageref{d3/d04/classRTSim_1_1AbsRTTask}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1AbsTask}{R\+T\+Sim\+::\+Abs\+Task} }{\pageref{de/d5f/classRTSim_1_1AbsTask}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1AbstractFeedbackModule}{R\+T\+Sim\+::\+Abstract\+Feedback\+Module} }{\pageref{d9/dd6/classRTSim_1_1AbstractFeedbackModule}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1AbstractGen}{R\+T\+Sim\+::\+Abstract\+Gen$<$ V\+A, T $>$} }{\pageref{df/da6/classRTSim_1_1AbstractGen}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Matchers_1_1Impl_1_1Generic_1_1AllOf}{Catch\+::\+Matchers\+::\+Impl\+::\+Generic\+::\+All\+Of$<$ Expression\+T $>$} }{\pageref{d9/d76/classCatch_1_1Matchers_1_1Impl_1_1Generic_1_1AllOf}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Matchers_1_1Impl_1_1Generic_1_1AnyOf}{Catch\+::\+Matchers\+::\+Impl\+::\+Generic\+::\+Any\+Of$<$ Expression\+T $>$} }{\pageref{d6/dcd/classCatch_1_1Matchers_1_1Impl_1_1Generic_1_1AnyOf}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Detail_1_1Approx}{Catch\+::\+Detail\+::\+Approx} }{\pageref{d2/da4/classCatch_1_1Detail_1_1Approx}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ArrEvt}{R\+T\+Sim\+::\+Arr\+Evt} }{\pageref{d1/d1d/classRTSim_1_1ArrEvt}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1AssertionInfo}{Catch\+::\+Assertion\+Info} }{\pageref{d2/d71/structCatch_1_1AssertionInfo}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1AssertionResult}{Catch\+::\+Assertion\+Result} }{\pageref{d1/d09/classCatch_1_1AssertionResult}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1AssertionResultData}{Catch\+::\+Assertion\+Result\+Data} }{\pageref{d7/ddc/structCatch_1_1AssertionResultData}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1AssertionStats}{Catch\+::\+Assertion\+Stats} }{\pageref{db/dcf/structCatch_1_1AssertionStats}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1AutoReg}{Catch\+::\+Auto\+Reg} }{\pageref{dc/d59/structCatch_1_1AutoReg}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1AVRTask}{R\+T\+Sim\+::\+A\+V\+R\+Task} }{\pageref{d0/d76/classRTSim_1_1AVRTask}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1BeginDispatchEvt}{R\+T\+Sim\+::\+Begin\+Dispatch\+Evt} }{\pageref{d6/d8f/classRTSim_1_1BeginDispatchEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1BeginDispatchMultiEvt}{R\+T\+Sim\+::\+Begin\+Dispatch\+Multi\+Evt} }{\pageref{d1/d6d/classRTSim_1_1BeginDispatchMultiEvt}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1BetweenGenerator}{Catch\+::\+Between\+Generator$<$ T $>$} }{\pageref{db/d7b/classCatch_1_1BetweenGenerator}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Detail_1_1BorgType}{Catch\+::\+Detail\+::\+Borg\+Type} }{\pageref{d3/ddf/structCatch_1_1Detail_1_1BorgType}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1BWI}{R\+T\+Sim\+::\+B\+WI} }{\pageref{d2/d70/classRTSim_1_1BWI}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1CapacityTimer}{R\+T\+Sim\+::\+Capacity\+Timer} }{\pageref{d4/dde/classRTSim_1_1CapacityTimer}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1CBServer}{R\+T\+Sim\+::\+C\+B\+Server} }{\pageref{d2/df3/classRTSim_1_1CBServer}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SchedPoint_1_1ChangeBudgetEvt}{R\+T\+Sim\+::\+Sched\+Point\+::\+Change\+Budget\+Evt} }{\pageref{d5/d7d/classRTSim_1_1SchedPoint_1_1ChangeBudgetEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SparePot_1_1ChangeBudgetEvt}{R\+T\+Sim\+::\+Spare\+Pot\+::\+Change\+Budget\+Evt} }{\pageref{d9/daa/classRTSim_1_1SparePot_1_1ChangeBudgetEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SuperCBS_1_1ChangeBudgetEvt}{R\+T\+Sim\+::\+Super\+C\+B\+S\+::\+Change\+Budget\+Evt} }{\pageref{d0/d7d/classRTSim_1_1SuperCBS_1_1ChangeBudgetEvt}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1CompositeGenerator}{Catch\+::\+Composite\+Generator$<$ T $>$} }{\pageref{d6/d99/classCatch_1_1CompositeGenerator}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Config}{Catch\+::\+Config} }{\pageref{dc/d72/classCatch_1_1Config}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1ConfigData}{Catch\+::\+Config\+Data} }{\pageref{dd/dc7/structCatch_1_1ConfigData}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ConstCTGen}{R\+T\+Sim\+::\+Const\+C\+T\+Gen} }{\pageref{d5/d05/classRTSim_1_1ConstCTGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ConstIATGen}{R\+T\+Sim\+::\+Const\+I\+A\+T\+Gen} }{\pageref{d1/d8c/classRTSim_1_1ConstIATGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ConsumedPower}{R\+T\+Sim\+::\+Consumed\+Power$<$ Measure $>$} }{\pageref{d3/dbd/classRTSim_1_1ConsumedPower}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Matchers_1_1Impl_1_1StdString_1_1Contains}{Catch\+::\+Matchers\+::\+Impl\+::\+Std\+String\+::\+Contains} }{\pageref{d9/d57/structCatch_1_1Matchers_1_1Impl_1_1StdString_1_1Contains}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Counts}{Catch\+::\+Counts} }{\pageref{de/db0/structCatch_1_1Counts}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1CPU}{R\+T\+Sim\+::\+C\+PU} }{\pageref{de/d98/classRTSim_1_1CPU}}{}
\item\contentsline{section}{\hyperlink{structRTSim_1_1cpulevel}{R\+T\+Sim\+::cpulevel} }{\pageref{d8/d59/structRTSim_1_1cpulevel}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1CTGen}{R\+T\+Sim\+::\+C\+T\+Gen} }{\pageref{d6/d22/classRTSim_1_1CTGen}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1CumulativeReporterBase}{Catch\+::\+Cumulative\+Reporter\+Base} }{\pageref{dc/de0/structCatch_1_1CumulativeReporterBase}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1DeadEvt}{R\+T\+Sim\+::\+Dead\+Evt} }{\pageref{d8/d7e/classRTSim_1_1DeadEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Desc}{R\+T\+Sim\+::\+Desc} }{\pageref{d3/d9c/classRTSim_1_1Desc}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1DeschedEvt}{R\+T\+Sim\+::\+Desched\+Evt} }{\pageref{db/d71/classRTSim_1_1DeschedEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1DispatchEvt}{R\+T\+Sim\+::\+Dispatch\+Evt} }{\pageref{d0/d38/classRTSim_1_1DispatchEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1DlineEquPeriodDTGen}{R\+T\+Sim\+::\+Dline\+Equ\+Period\+D\+T\+Gen} }{\pageref{db/db8/classRTSim_1_1DlineEquPeriodDTGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1DlineSetEvt}{R\+T\+Sim\+::\+Dline\+Set\+Evt} }{\pageref{dd/d72/classRTSim_1_1DlineSetEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1DTGen}{R\+T\+Sim\+::\+D\+T\+Gen} }{\pageref{d9/df6/classRTSim_1_1DTGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1EDFModel}{R\+T\+Sim\+::\+E\+D\+F\+Model} }{\pageref{da/da7/classRTSim_1_1EDFModel}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1EDFScheduler}{R\+T\+Sim\+::\+E\+D\+F\+Scheduler} }{\pageref{d0/d43/classRTSim_1_1EDFScheduler}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1EmptyTask}{R\+T\+Sim\+::\+Empty\+Task} }{\pageref{d3/d85/classRTSim_1_1EmptyTask}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1EndDispatchEvt}{R\+T\+Sim\+::\+End\+Dispatch\+Evt} }{\pageref{df/d39/classRTSim_1_1EndDispatchEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1EndDispatchMultiEvt}{R\+T\+Sim\+::\+End\+Dispatch\+Multi\+Evt} }{\pageref{d1/d8e/classRTSim_1_1EndDispatchMultiEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1EndEvt}{R\+T\+Sim\+::\+End\+Evt} }{\pageref{d9/ddd/classRTSim_1_1EndEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1EndInstrEvt}{R\+T\+Sim\+::\+End\+Instr\+Evt} }{\pageref{d3/d2b/classRTSim_1_1EndInstrEvt}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Matchers_1_1Impl_1_1StdString_1_1EndsWith}{Catch\+::\+Matchers\+::\+Impl\+::\+Std\+String\+::\+Ends\+With} }{\pageref{d0/ddc/structCatch_1_1Matchers_1_1Impl_1_1StdString_1_1EndsWith}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Matchers_1_1Impl_1_1StdString_1_1Equals}{Catch\+::\+Matchers\+::\+Impl\+::\+Std\+String\+::\+Equals} }{\pageref{da/d14/structCatch_1_1Matchers_1_1Impl_1_1StdString_1_1Equals}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Internal_1_1Evaluator}{Catch\+::\+Internal\+::\+Evaluator$<$ T1, T2, Op $>$} }{\pageref{d9/db5/classCatch_1_1Internal_1_1Evaluator}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsEqualTo_01_4}{Catch\+::\+Internal\+::\+Evaluator$<$ T1, T2, Is\+Equal\+To $>$} }{\pageref{d5/d1d/structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsEqualTo_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsGreaterThan_01_4}{Catch\+::\+Internal\+::\+Evaluator$<$ T1, T2, Is\+Greater\+Than $>$} }{\pageref{da/d3b/structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsGreaterThan_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsGreaterThanOrEqualTo_01_4}{Catch\+::\+Internal\+::\+Evaluator$<$ T1, T2, Is\+Greater\+Than\+Or\+Equal\+To $>$} }{\pageref{d3/d7b/structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsGreaterThanOrEqualTo_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsLessThan_01_4}{Catch\+::\+Internal\+::\+Evaluator$<$ T1, T2, Is\+Less\+Than $>$} }{\pageref{da/d3c/structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsLessThan_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsLessThanOrEqualTo_01_4}{Catch\+::\+Internal\+::\+Evaluator$<$ T1, T2, Is\+Less\+Than\+Or\+Equal\+To $>$} }{\pageref{dc/d6d/structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsLessThanOrEqualTo_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsNotEqualTo_01_4}{Catch\+::\+Internal\+::\+Evaluator$<$ T1, T2, Is\+Not\+Equal\+To $>$} }{\pageref{de/de6/structCatch_1_1Internal_1_1Evaluator_3_01T1_00_01T2_00_01IsNotEqualTo_01_4}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RandomTaskSetFactory_1_1Exc}{R\+T\+Sim\+::\+Random\+Task\+Set\+Factory\+::\+Exc} }{\pageref{da/deb/classRTSim_1_1RandomTaskSetFactory_1_1Exc}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1ExceptionTranslatorRegistrar}{Catch\+::\+Exception\+Translator\+Registrar} }{\pageref{d7/dfd/classCatch_1_1ExceptionTranslatorRegistrar}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ExecInstr}{R\+T\+Sim\+::\+Exec\+Instr} }{\pageref{db/da4/classRTSim_1_1ExecInstr}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1ExpressionDecomposer}{Catch\+::\+Expression\+Decomposer} }{\pageref{df/d38/classCatch_1_1ExpressionDecomposer}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1ExpressionLhs}{Catch\+::\+Expression\+Lhs$<$ T $>$} }{\pageref{d2/de6/classCatch_1_1ExpressionLhs}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1ExpressionResultBuilder}{Catch\+::\+Expression\+Result\+Builder} }{\pageref{dc/d58/classCatch_1_1ExpressionResultBuilder}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1FakeArrEvt}{R\+T\+Sim\+::\+Fake\+Arr\+Evt} }{\pageref{d3/d67/classRTSim_1_1FakeArrEvt}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1FalseType}{Catch\+::\+False\+Type} }{\pageref{d0/d97/structCatch_1_1FalseType}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1FCFSResManager}{R\+T\+Sim\+::\+F\+C\+F\+S\+Res\+Manager} }{\pageref{d8/d44/classRTSim_1_1FCFSResManager}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1FeedbackModuleARSim}{R\+T\+Sim\+::\+Feedback\+Module\+A\+R\+Sim} }{\pageref{d8/dbd/classRTSim_1_1FeedbackModuleARSim}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1FeedbackTestModule}{R\+T\+Sim\+::\+Feedback\+Test\+Module} }{\pageref{d1/d43/classRTSim_1_1FeedbackTestModule}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1FIFOScheduler}{R\+T\+Sim\+::\+F\+I\+F\+O\+Scheduler} }{\pageref{da/d6b/classRTSim_1_1FIFOScheduler}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1FinishingTimeStat}{R\+T\+Sim\+::\+Finishing\+Time\+Stat$<$ Measure $>$} }{\pageref{dd/d7a/classRTSim_1_1FinishingTimeStat}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1FixedInstr}{R\+T\+Sim\+::\+Fixed\+Instr} }{\pageref{d2/d2a/classRTSim_1_1FixedInstr}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1FPScheduler_1_1FPModel}{R\+T\+Sim\+::\+F\+P\+Scheduler\+::\+F\+P\+Model} }{\pageref{d9/d2a/classRTSim_1_1FPScheduler_1_1FPModel}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1FPScheduler}{R\+T\+Sim\+::\+F\+P\+Scheduler} }{\pageref{df/d47/classRTSim_1_1FPScheduler}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1GlobalPreemptionStat}{R\+T\+Sim\+::\+Global\+Preemption\+Stat} }{\pageref{d3/dd3/classRTSim_1_1GlobalPreemptionStat}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1GroupInfo}{Catch\+::\+Group\+Info} }{\pageref{d7/d3d/structCatch_1_1GroupInfo}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Grub}{R\+T\+Sim\+::\+Grub} }{\pageref{dc/dbb/classRTSim_1_1Grub}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1GrubExc}{R\+T\+Sim\+::\+Grub\+Exc} }{\pageref{de/dc9/classRTSim_1_1GrubExc}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1GrubSupervisor}{R\+T\+Sim\+::\+Grub\+Supervisor} }{\pageref{d4/d61/classRTSim_1_1GrubSupervisor}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1IATGen}{R\+T\+Sim\+::\+I\+A\+T\+Gen} }{\pageref{d1/db1/classRTSim_1_1IATGen}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IConfig}{Catch\+::\+I\+Config} }{\pageref{df/ddf/structCatch_1_1IConfig}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IContext}{Catch\+::\+I\+Context} }{\pageref{d4/d17/structCatch_1_1IContext}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IExceptionTranslator}{Catch\+::\+I\+Exception\+Translator} }{\pageref{d9/d8c/structCatch_1_1IExceptionTranslator}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IExceptionTranslatorRegistry}{Catch\+::\+I\+Exception\+Translator\+Registry} }{\pageref{d7/d91/structCatch_1_1IExceptionTranslatorRegistry}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IfFilterMatches}{Catch\+::\+If\+Filter\+Matches} }{\pageref{d9/db1/structCatch_1_1IfFilterMatches}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IGenerator}{Catch\+::\+I\+Generator$<$ T $>$} }{\pageref{db/dae/structCatch_1_1IGenerator}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IGeneratorInfo}{Catch\+::\+I\+Generator\+Info} }{\pageref{d4/dec/structCatch_1_1IGeneratorInfo}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IGeneratorsForTest}{Catch\+::\+I\+Generators\+For\+Test} }{\pageref{d1/d47/structCatch_1_1IGeneratorsForTest}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IMutableContext}{Catch\+::\+I\+Mutable\+Context} }{\pageref{dc/dc9/structCatch_1_1IMutableContext}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IMutableRegistryHub}{Catch\+::\+I\+Mutable\+Registry\+Hub} }{\pageref{d2/d60/structCatch_1_1IMutableRegistryHub}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Instr}{R\+T\+Sim\+::\+Instr} }{\pageref{dd/d1b/classRTSim_1_1Instr}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1InstrExc}{R\+T\+Sim\+::\+Instr\+Exc} }{\pageref{d1/d28/classRTSim_1_1InstrExc}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Interrupt}{R\+T\+Sim\+::\+Interrupt} }{\pageref{d0/d27/classRTSim_1_1Interrupt}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IRegistryHub}{Catch\+::\+I\+Registry\+Hub} }{\pageref{d2/d11/structCatch_1_1IRegistryHub}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IReporter}{Catch\+::\+I\+Reporter} }{\pageref{da/d76/structCatch_1_1IReporter}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IReporterFactory}{Catch\+::\+I\+Reporter\+Factory} }{\pageref{db/ddf/structCatch_1_1IReporterFactory}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IReporterRegistry}{Catch\+::\+I\+Reporter\+Registry} }{\pageref{d2/dc5/structCatch_1_1IReporterRegistry}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IResultCapture}{Catch\+::\+I\+Result\+Capture} }{\pageref{d6/d6e/structCatch_1_1IResultCapture}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IRunner}{Catch\+::\+I\+Runner} }{\pageref{d6/d0e/structCatch_1_1IRunner}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IShared}{Catch\+::\+I\+Shared} }{\pageref{d1/dc1/structCatch_1_1IShared}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Detail_1_1IsStreamInsertable}{Catch\+::\+Detail\+::\+Is\+Stream\+Insertable$<$ T $>$} }{\pageref{da/d6f/structCatch_1_1Detail_1_1IsStreamInsertable}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1IStreamingReporter}{Catch\+::\+I\+Streaming\+Reporter} }{\pageref{d5/dee/structCatch_1_1IStreamingReporter}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1ITestCase}{Catch\+::\+I\+Test\+Case} }{\pageref{de/d8c/structCatch_1_1ITestCase}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1ITestCaseRegistry}{Catch\+::\+I\+Test\+Case\+Registry} }{\pageref{d6/dc8/structCatch_1_1ITestCaseRegistry}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1JavaTrace}{R\+T\+Sim\+::\+Java\+Trace} }{\pageref{d4/d6b/classRTSim_1_1JavaTrace}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1JSONTrace}{R\+T\+Sim\+::\+J\+S\+O\+N\+Trace} }{\pageref{d2/d7f/classRTSim_1_1JSONTrace}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1KernAlreadySet}{R\+T\+Sim\+::\+Kern\+Already\+Set} }{\pageref{d9/db9/classRTSim_1_1KernAlreadySet}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1KernelEvt}{R\+T\+Sim\+::\+Kernel\+Evt} }{\pageref{dd/d60/classRTSim_1_1KernelEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1KillEvt}{R\+T\+Sim\+::\+Kill\+Evt} }{\pageref{d5/d42/classRTSim_1_1KillEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1LatenessStat}{R\+T\+Sim\+::\+Lateness\+Stat$<$ Measure $>$} }{\pageref{dc/de5/classRTSim_1_1LatenessStat}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1LazyStat}{Catch\+::\+Lazy\+Stat$<$ T $>$} }{\pageref{da/dff/structCatch_1_1LazyStat}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Matchers_1_1Impl_1_1Matcher}{Catch\+::\+Matchers\+::\+Impl\+::\+Matcher$<$ Expression\+T $>$} }{\pageref{dc/d87/structCatch_1_1Matchers_1_1Impl_1_1Matcher}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Matchers_1_1Impl_1_1MatcherImpl}{Catch\+::\+Matchers\+::\+Impl\+::\+Matcher\+Impl$<$ Derived\+T, Expression\+T $>$} }{\pageref{d1/d6e/structCatch_1_1Matchers_1_1Impl_1_1MatcherImpl}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1MaxCTGen}{R\+T\+Sim\+::\+Max\+C\+T\+Gen} }{\pageref{dd/d73/classRTSim_1_1MaxCTGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1MaxIATGen}{R\+T\+Sim\+::\+Max\+I\+A\+T\+Gen} }{\pageref{d7/d67/classRTSim_1_1MaxIATGen}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1MessageBuilder}{Catch\+::\+Message\+Builder} }{\pageref{d2/d7e/structCatch_1_1MessageBuilder}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1MessageInfo}{Catch\+::\+Message\+Info} }{\pageref{d7/d37/structCatch_1_1MessageInfo}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1MethodTestCase}{Catch\+::\+Method\+Test\+Case$<$ C $>$} }{\pageref{dc/d89/classCatch_1_1MethodTestCase}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1MinCTGen}{R\+T\+Sim\+::\+Min\+C\+T\+Gen} }{\pageref{d4/d98/classRTSim_1_1MinCTGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1MinIATGen}{R\+T\+Sim\+::\+Min\+I\+A\+T\+Gen} }{\pageref{d1/dfa/classRTSim_1_1MinIATGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1MissCount}{R\+T\+Sim\+::\+Miss\+Count} }{\pageref{d4/d00/classRTSim_1_1MissCount}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1MissPercentage}{R\+T\+Sim\+::\+Miss\+Percentage} }{\pageref{d1/d64/classRTSim_1_1MissPercentage}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ModeOutOfIndex}{R\+T\+Sim\+::\+Mode\+Out\+Of\+Index} }{\pageref{d2/db7/classRTSim_1_1ModeOutOfIndex}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1MRTKernel}{R\+T\+Sim\+::\+M\+R\+T\+Kernel} }{\pageref{db/d95/classRTSim_1_1MRTKernel}}{}
\item\contentsline{section}{\hyperlink{classMySim}{My\+Sim} }{\pageref{dd/d0d/classMySim}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1NameAndDesc}{Catch\+::\+Name\+And\+Desc} }{\pageref{d5/d94/structCatch_1_1NameAndDesc}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1CumulativeReporterBase_1_1Node}{Catch\+::\+Cumulative\+Reporter\+Base\+::\+Node$<$ T, Child\+Node\+T $>$} }{\pageref{dd/d79/structCatch_1_1CumulativeReporterBase_1_1Node}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1NonCopyable}{Catch\+::\+Non\+Copyable} }{\pageref{dc/d1c/classCatch_1_1NonCopyable}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1NoSuchInstr}{R\+T\+Sim\+::\+No\+Such\+Instr} }{\pageref{d3/deb/classRTSim_1_1NoSuchInstr}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1NotImplementedException}{Catch\+::\+Not\+Implemented\+Exception} }{\pageref{d9/db7/classCatch_1_1NotImplementedException}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1OffsetGen}{R\+T\+Sim\+::\+Offset\+Gen} }{\pageref{d5/d62/classRTSim_1_1OffsetGen}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1OperatorTraits}{Catch\+::\+Internal\+::\+Operator\+Traits$<$ Op $>$} }{\pageref{dc/dee/structCatch_1_1Internal_1_1OperatorTraits}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1OperatorTraits_3_01IsEqualTo_01_4}{Catch\+::\+Internal\+::\+Operator\+Traits$<$ Is\+Equal\+To $>$} }{\pageref{d9/d7e/structCatch_1_1Internal_1_1OperatorTraits_3_01IsEqualTo_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1OperatorTraits_3_01IsGreaterThan_01_4}{Catch\+::\+Internal\+::\+Operator\+Traits$<$ Is\+Greater\+Than $>$} }{\pageref{dc/dec/structCatch_1_1Internal_1_1OperatorTraits_3_01IsGreaterThan_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1OperatorTraits_3_01IsGreaterThanOrEqualTo_01_4}{Catch\+::\+Internal\+::\+Operator\+Traits$<$ Is\+Greater\+Than\+Or\+Equal\+To $>$} }{\pageref{da/d8b/structCatch_1_1Internal_1_1OperatorTraits_3_01IsGreaterThanOrEqualTo_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1OperatorTraits_3_01IsLessThan_01_4}{Catch\+::\+Internal\+::\+Operator\+Traits$<$ Is\+Less\+Than $>$} }{\pageref{d8/dc7/structCatch_1_1Internal_1_1OperatorTraits_3_01IsLessThan_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1OperatorTraits_3_01IsLessThanOrEqualTo_01_4}{Catch\+::\+Internal\+::\+Operator\+Traits$<$ Is\+Less\+Than\+Or\+Equal\+To $>$} }{\pageref{d6/d8a/structCatch_1_1Internal_1_1OperatorTraits_3_01IsLessThanOrEqualTo_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Internal_1_1OperatorTraits_3_01IsNotEqualTo_01_4}{Catch\+::\+Internal\+::\+Operator\+Traits$<$ Is\+Not\+Equal\+To $>$} }{\pageref{de/dac/structCatch_1_1Internal_1_1OperatorTraits_3_01IsNotEqualTo_01_4}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Option}{Catch\+::\+Option$<$ T $>$} }{\pageref{d7/dc7/classCatch_1_1Option}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1OutputDebugWriter}{Catch\+::\+Output\+Debug\+Writer} }{\pageref{dc/d33/structCatch_1_1OutputDebugWriter}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1PeriodicTask}{R\+T\+Sim\+::\+Periodic\+Task} }{\pageref{d4/d2e/classRTSim_1_1PeriodicTask}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1PeriodicTimer}{R\+T\+Sim\+::\+Periodic\+Timer} }{\pageref{da/d19/classRTSim_1_1PeriodicTimer}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1PIRManager}{R\+T\+Sim\+::\+P\+I\+R\+Manager} }{\pageref{dd/da9/classRTSim_1_1PIRManager}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1pluralise}{Catch\+::pluralise} }{\pageref{d2/d54/structCatch_1_1pluralise}}{}
\item\contentsline{section}{\hyperlink{structRTSim_1_1SchedPoint_1_1points}{R\+T\+Sim\+::\+Sched\+Point\+::points} }{\pageref{d1/de8/structRTSim_1_1SchedPoint_1_1points}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1PollingServer}{R\+T\+Sim\+::\+Polling\+Server} }{\pageref{df/ded/classRTSim_1_1PollingServer}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1PreemptionStat}{R\+T\+Sim\+::\+Preemption\+Stat$<$ Measure $>$} }{\pageref{d3/df1/classRTSim_1_1PreemptionStat}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Ptr}{Catch\+::\+Ptr$<$ T $>$} }{\pageref{dc/df6/classCatch_1_1Ptr}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RandomDTGen}{R\+T\+Sim\+::\+Random\+D\+T\+Gen} }{\pageref{da/d24/classRTSim_1_1RandomDTGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RandomOffsetGen}{R\+T\+Sim\+::\+Random\+Offset\+Gen} }{\pageref{d9/d1c/classRTSim_1_1RandomOffsetGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RandomRTTaskSetFactory}{R\+T\+Sim\+::\+Random\+R\+T\+Task\+Set\+Factory} }{\pageref{d6/da9/classRTSim_1_1RandomRTTaskSetFactory}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RandomTaskSetFactory}{R\+T\+Sim\+::\+Random\+Task\+Set\+Factory} }{\pageref{dc/d61/classRTSim_1_1RandomTaskSetFactory}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1ReporterConfig}{Catch\+::\+Reporter\+Config} }{\pageref{db/d06/structCatch_1_1ReporterConfig}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1ReporterPreferences}{Catch\+::\+Reporter\+Preferences} }{\pageref{d7/dad/structCatch_1_1ReporterPreferences}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ResManager}{R\+T\+Sim\+::\+Res\+Manager} }{\pageref{dc/d36/classRTSim_1_1ResManager}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Resource}{R\+T\+Sim\+::\+Resource} }{\pageref{d8/d3a/classRTSim_1_1Resource}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1ResultAction}{Catch\+::\+Result\+Action} }{\pageref{dd/da8/structCatch_1_1ResultAction}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1ResultDisposition}{Catch\+::\+Result\+Disposition} }{\pageref{d8/d62/structCatch_1_1ResultDisposition}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1ResultWas}{Catch\+::\+Result\+Was} }{\pageref{d5/d8c/structCatch_1_1ResultWas}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RMScheduler}{R\+T\+Sim\+::\+R\+M\+Scheduler} }{\pageref{db/d0a/classRTSim_1_1RMScheduler}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RRScheduler_1_1RRModel}{R\+T\+Sim\+::\+R\+R\+Scheduler\+::\+R\+R\+Model} }{\pageref{db/d19/classRTSim_1_1RRScheduler_1_1RRModel}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RRScheduler_1_1RRSchedExc}{R\+T\+Sim\+::\+R\+R\+Scheduler\+::\+R\+R\+Sched\+Exc} }{\pageref{d7/dd1/classRTSim_1_1RRScheduler_1_1RRSchedExc}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RRScheduler}{R\+T\+Sim\+::\+R\+R\+Scheduler} }{\pageref{d6/d24/classRTSim_1_1RRScheduler}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RTKernel}{R\+T\+Sim\+::\+R\+T\+Kernel} }{\pageref{da/d3e/classRTSim_1_1RTKernel}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RTKernelExc}{R\+T\+Sim\+::\+R\+T\+Kernel\+Exc} }{\pageref{dd/da9/classRTSim_1_1RTKernelExc}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RTModel}{R\+T\+Sim\+::\+R\+T\+Model} }{\pageref{d9/d24/classRTSim_1_1RTModel}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RTModel_1_1RTModelCmp}{R\+T\+Sim\+::\+R\+T\+Model\+::\+R\+T\+Model\+Cmp} }{\pageref{dd/d8a/classRTSim_1_1RTModel_1_1RTModelCmp}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1RTSchedExc}{R\+T\+Sim\+::\+R\+T\+Sched\+Exc} }{\pageref{da/d27/classRTSim_1_1RTSchedExc}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1SafeBool}{Catch\+::\+Safe\+Bool} }{\pageref{df/d1d/classCatch_1_1SafeBool}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SavedPower}{R\+T\+Sim\+::\+Saved\+Power$<$ Measure $>$} }{\pageref{d2/de1/classRTSim_1_1SavedPower}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SchedEvt}{R\+T\+Sim\+::\+Sched\+Evt} }{\pageref{d0/d5b/classRTSim_1_1SchedEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SchedIEvt}{R\+T\+Sim\+::\+Sched\+I\+Evt} }{\pageref{dd/d34/classRTSim_1_1SchedIEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SchedInstr}{R\+T\+Sim\+::\+Sched\+Instr} }{\pageref{dc/d17/classRTSim_1_1SchedInstr}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SchedPoint}{R\+T\+Sim\+::\+Sched\+Point} }{\pageref{d7/d69/classRTSim_1_1SchedPoint}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SchedPoint_1_1SchedPointExc}{R\+T\+Sim\+::\+Sched\+Point\+::\+Sched\+Point\+Exc} }{\pageref{d1/df2/classRTSim_1_1SchedPoint_1_1SchedPointExc}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SchedRTA}{R\+T\+Sim\+::\+Sched\+R\+TA} }{\pageref{d0/de3/classRTSim_1_1SchedRTA}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Scheduler}{R\+T\+Sim\+::\+Scheduler} }{\pageref{d6/d9d/classRTSim_1_1Scheduler}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1ScopedMessage}{Catch\+::\+Scoped\+Message} }{\pageref{d0/d0a/classCatch_1_1ScopedMessage}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Section}{Catch\+::\+Section} }{\pageref{da/d10/classCatch_1_1Section}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1SectionInfo}{Catch\+::\+Section\+Info} }{\pageref{d4/d7e/structCatch_1_1SectionInfo}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1CumulativeReporterBase_1_1SectionNode}{Catch\+::\+Cumulative\+Reporter\+Base\+::\+Section\+Node} }{\pageref{d7/da4/structCatch_1_1CumulativeReporterBase_1_1SectionNode}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1SectionStats}{Catch\+::\+Section\+Stats} }{\pageref{dc/d11/structCatch_1_1SectionStats}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Server}{R\+T\+Sim\+::\+Server} }{\pageref{d4/de1/classRTSim_1_1Server}}{}
\item\contentsline{section}{\hyperlink{structRTSim_1_1SparePot_1_1server__struct}{R\+T\+Sim\+::\+Spare\+Pot\+::server\+\_\+struct} }{\pageref{dd/dcb/structRTSim_1_1SparePot_1_1server__struct}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ServerExc}{R\+T\+Sim\+::\+Server\+Exc} }{\pageref{db/d7f/classRTSim_1_1ServerExc}}{}
\item\contentsline{section}{\hyperlink{structRTSim_1_1SchedRTA_1_1ServerInfo}{R\+T\+Sim\+::\+Sched\+R\+T\+A\+::\+Server\+Info} }{\pageref{df/d7b/structRTSim_1_1SchedRTA_1_1ServerInfo}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1SharedImpl}{Catch\+::\+Shared\+Impl$<$ T $>$} }{\pageref{d7/d91/structCatch_1_1SharedImpl}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1ShowDurations}{Catch\+::\+Show\+Durations} }{\pageref{d0/d82/structCatch_1_1ShowDurations}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SignalEvt}{R\+T\+Sim\+::\+Signal\+Evt} }{\pageref{da/dd3/classRTSim_1_1SignalEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SignalInstr}{R\+T\+Sim\+::\+Signal\+Instr} }{\pageref{d4/dc4/classRTSim_1_1SignalInstr}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1SourceLineInfo}{Catch\+::\+Source\+Line\+Info} }{\pageref{dc/d2b/structCatch_1_1SourceLineInfo}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SparePot}{R\+T\+Sim\+::\+Spare\+Pot} }{\pageref{d5/d13/classRTSim_1_1SparePot}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SparePot_1_1SparePotExc}{R\+T\+Sim\+::\+Spare\+Pot\+::\+Spare\+Pot\+Exc} }{\pageref{d3/d2e/classRTSim_1_1SparePot_1_1SparePotExc}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SporadicDTGen}{R\+T\+Sim\+::\+Sporadic\+D\+T\+Gen} }{\pageref{d0/d95/classRTSim_1_1SporadicDTGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SporadicServer}{R\+T\+Sim\+::\+Sporadic\+Server} }{\pageref{d8/d1e/classRTSim_1_1SporadicServer}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Matchers_1_1Impl_1_1StdString_1_1StartsWith}{Catch\+::\+Matchers\+::\+Impl\+::\+Std\+String\+::\+Starts\+With} }{\pageref{d9/d4d/structCatch_1_1Matchers_1_1Impl_1_1StdString_1_1StartsWith}}{}
\item\contentsline{section}{\hyperlink{structStats}{Stats} }{\pageref{d0/da3/structStats}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Stream}{Catch\+::\+Stream} }{\pageref{d4/d63/classCatch_1_1Stream}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1StreamBufBase}{Catch\+::\+Stream\+Buf\+Base} }{\pageref{d9/d14/classCatch_1_1StreamBufBase}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1StreamBufImpl}{Catch\+::\+Stream\+Buf\+Impl$<$ Writer\+F, buffer\+Size $>$} }{\pageref{d0/d1b/classCatch_1_1StreamBufImpl}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1StreamingReporterBase}{Catch\+::\+Streaming\+Reporter\+Base} }{\pageref{de/d08/structCatch_1_1StreamingReporterBase}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1StringMaker}{Catch\+::\+String\+Maker$<$ T $>$} }{\pageref{d2/dc0/structCatch_1_1StringMaker}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1StringMaker_3_01std_1_1vector_3_01T_00_01Allocator_01_4_01_4}{Catch\+::\+String\+Maker$<$ std\+::vector$<$ T, Allocator $>$ $>$} }{\pageref{de/d58/structCatch_1_1StringMaker_3_01std_1_1vector_3_01T_00_01Allocator_01_4_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1StringMaker_3_01T_01_5_01_4}{Catch\+::\+String\+Maker$<$ T $\ast$ $>$} }{\pageref{d6/d38/structCatch_1_1StringMaker_3_01T_01_5_01_4}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Detail_1_1StringMakerBase}{Catch\+::\+Detail\+::\+String\+Maker\+Base$<$ C $>$} }{\pageref{d2/db2/structCatch_1_1Detail_1_1StringMakerBase}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Detail_1_1StringMakerBase_3_01true_01_4}{Catch\+::\+Detail\+::\+String\+Maker\+Base$<$ true $>$} }{\pageref{d7/d3c/structCatch_1_1Detail_1_1StringMakerBase_3_01true_01_4}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SuperCBS}{R\+T\+Sim\+::\+Super\+C\+BS} }{\pageref{da/d06/classRTSim_1_1SuperCBS}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SuperCBS_1_1SuperCBSExc}{R\+T\+Sim\+::\+Super\+C\+B\+S\+::\+Super\+C\+B\+S\+Exc} }{\pageref{de/df3/classRTSim_1_1SuperCBS_1_1SuperCBSExc}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Supervisor}{R\+T\+Sim\+::\+Supervisor} }{\pageref{d5/d99/classRTSim_1_1Supervisor}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1SuspendInstr}{R\+T\+Sim\+::\+Suspend\+Instr} }{\pageref{d6/d8d/classRTSim_1_1SuspendInstr}}{}
\item\contentsline{section}{\hyperlink{classSystem}{System} }{\pageref{dd/d2d/classSystem}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Tag}{Catch\+::\+Tag} }{\pageref{da/d14/classCatch_1_1Tag}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1TagExpression}{Catch\+::\+Tag\+Expression} }{\pageref{d7/dfe/classCatch_1_1TagExpression}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1TagExpressionParser}{Catch\+::\+Tag\+Expression\+Parser} }{\pageref{d7/d2c/classCatch_1_1TagExpressionParser}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1TagExtracter}{Catch\+::\+Tag\+Extracter} }{\pageref{d2/d7c/classCatch_1_1TagExtracter}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1TagParser}{Catch\+::\+Tag\+Parser} }{\pageref{d1/d27/classCatch_1_1TagParser}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1TagSet}{Catch\+::\+Tag\+Set} }{\pageref{d6/d6d/classCatch_1_1TagSet}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TardinessStat}{R\+T\+Sim\+::\+Tardiness\+Stat$<$ Measure $>$} }{\pageref{d6/d46/classRTSim_1_1TardinessStat}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Task}{R\+T\+Sim\+::\+Task} }{\pageref{d8/db0/classRTSim_1_1Task}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TaskAlreadyActive}{R\+T\+Sim\+::\+Task\+Already\+Active} }{\pageref{d2/db9/classRTSim_1_1TaskAlreadyActive}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TaskAlreadyExecuting}{R\+T\+Sim\+::\+Task\+Already\+Executing} }{\pageref{d2/d67/classRTSim_1_1TaskAlreadyExecuting}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TaskEvt}{R\+T\+Sim\+::\+Task\+Evt} }{\pageref{d2/d95/classRTSim_1_1TaskEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TaskModel}{R\+T\+Sim\+::\+Task\+Model} }{\pageref{d3/dbc/classRTSim_1_1TaskModel}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TaskModel_1_1TaskModelCmp}{R\+T\+Sim\+::\+Task\+Model\+::\+Task\+Model\+Cmp} }{\pageref{d5/d2f/classRTSim_1_1TaskModel_1_1TaskModelCmp}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TaskNotActive}{R\+T\+Sim\+::\+Task\+Not\+Active} }{\pageref{d3/d94/classRTSim_1_1TaskNotActive}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TaskNotExecuting}{R\+T\+Sim\+::\+Task\+Not\+Executing} }{\pageref{dd/d1f/classRTSim_1_1TaskNotExecuting}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TaskStatExc}{R\+T\+Sim\+::\+Task\+Stat\+Exc} }{\pageref{d5/d3f/classRTSim_1_1TaskStatExc}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1TestCase}{Catch\+::\+Test\+Case} }{\pageref{d6/df4/classCatch_1_1TestCase}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1TestCaseFilter}{Catch\+::\+Test\+Case\+Filter} }{\pageref{d5/dbb/classCatch_1_1TestCaseFilter}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1TestCaseFilters}{Catch\+::\+Test\+Case\+Filters} }{\pageref{d5/dc3/classCatch_1_1TestCaseFilters}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1TestCaseInfo}{Catch\+::\+Test\+Case\+Info} }{\pageref{de/d62/structCatch_1_1TestCaseInfo}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1TestCaseStats}{Catch\+::\+Test\+Case\+Stats} }{\pageref{df/ddb/structCatch_1_1TestCaseStats}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1TestFailureException}{Catch\+::\+Test\+Failure\+Exception} }{\pageref{d4/d31/structCatch_1_1TestFailureException}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1TestGroupStats}{Catch\+::\+Test\+Group\+Stats} }{\pageref{d1/d55/structCatch_1_1TestGroupStats}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1TestRunInfo}{Catch\+::\+Test\+Run\+Info} }{\pageref{da/d8a/structCatch_1_1TestRunInfo}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1TestRunStats}{Catch\+::\+Test\+Run\+Stats} }{\pageref{d6/d27/structCatch_1_1TestRunStats}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TextTrace}{R\+T\+Sim\+::\+Text\+Trace} }{\pageref{d1/d4d/classRTSim_1_1TextTrace}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ThreEvt}{R\+T\+Sim\+::\+Thre\+Evt} }{\pageref{d0/d02/classRTSim_1_1ThreEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1ThreInstr}{R\+T\+Sim\+::\+Thre\+Instr} }{\pageref{d2/dfc/classRTSim_1_1ThreInstr}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1Timer}{Catch\+::\+Timer} }{\pageref{d8/d44/classCatch_1_1Timer}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1Timer}{R\+T\+Sim\+::\+Timer} }{\pageref{d4/d68/classRTSim_1_1Timer}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Totals}{Catch\+::\+Totals} }{\pageref{d2/d01/structCatch_1_1Totals}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceArrEvent}{R\+T\+Sim\+::\+Trace\+Arr\+Event} }{\pageref{d7/d3d/classRTSim_1_1TraceArrEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceCPUEvent}{R\+T\+Sim\+::\+Trace\+C\+P\+U\+Event} }{\pageref{d9/d11/classRTSim_1_1TraceCPUEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceDeschedEvent}{R\+T\+Sim\+::\+Trace\+Desched\+Event} }{\pageref{d7/d15/classRTSim_1_1TraceDeschedEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceDlineMissEvent}{R\+T\+Sim\+::\+Trace\+Dline\+Miss\+Event} }{\pageref{d6/d13/classRTSim_1_1TraceDlineMissEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceDlinePostEvent}{R\+T\+Sim\+::\+Trace\+Dline\+Post\+Event} }{\pageref{de/d79/classRTSim_1_1TraceDlinePostEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceDlineSetEvent}{R\+T\+Sim\+::\+Trace\+Dline\+Set\+Event} }{\pageref{d7/d1a/classRTSim_1_1TraceDlineSetEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceEndEvent}{R\+T\+Sim\+::\+Trace\+End\+Event} }{\pageref{d8/da0/classRTSim_1_1TraceEndEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceEvent}{R\+T\+Sim\+::\+Trace\+Event} }{\pageref{d2/df9/classRTSim_1_1TraceEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceIdleEvent}{R\+T\+Sim\+::\+Trace\+Idle\+Event} }{\pageref{de/db6/classRTSim_1_1TraceIdleEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceNameEvent}{R\+T\+Sim\+::\+Trace\+Name\+Event} }{\pageref{d7/d58/classRTSim_1_1TraceNameEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TracePowerConsumption}{R\+T\+Sim\+::\+Trace\+Power\+Consumption} }{\pageref{d2/dc8/classRTSim_1_1TracePowerConsumption}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceSchedEvent}{R\+T\+Sim\+::\+Trace\+Sched\+Event} }{\pageref{dc/d4e/classRTSim_1_1TraceSchedEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceSignalEvent}{R\+T\+Sim\+::\+Trace\+Signal\+Event} }{\pageref{d7/d43/classRTSim_1_1TraceSignalEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceTaskEvent}{R\+T\+Sim\+::\+Trace\+Task\+Event} }{\pageref{d0/d2f/classRTSim_1_1TraceTaskEvent}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1TraceWaitEvent}{R\+T\+Sim\+::\+Trace\+Wait\+Event} }{\pageref{d0/d94/classRTSim_1_1TraceWaitEvent}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1TrueType}{Catch\+::\+True\+Type} }{\pageref{da/dcb/structCatch_1_1TrueType}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1uniformCPUFactory}{R\+T\+Sim\+::uniform\+C\+P\+U\+Factory} }{\pageref{df/db4/classRTSim_1_1uniformCPUFactory}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1UniformCTGen}{R\+T\+Sim\+::\+Uniform\+C\+T\+Gen} }{\pageref{d2/d1b/classRTSim_1_1UniformCTGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1UniformIATGen}{R\+T\+Sim\+::\+Uniform\+I\+A\+T\+Gen} }{\pageref{d3/d66/classRTSim_1_1UniformIATGen}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1UtilizationStat}{R\+T\+Sim\+::\+Utilization\+Stat$<$ Measure $>$} }{\pageref{d2/da3/classRTSim_1_1UtilizationStat}}{}
\item\contentsline{section}{\hyperlink{classCatch_1_1ValuesGenerator}{Catch\+::\+Values\+Generator$<$ T $>$} }{\pageref{d2/d40/classCatch_1_1ValuesGenerator}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1Verbosity}{Catch\+::\+Verbosity} }{\pageref{db/dc8/structCatch_1_1Verbosity}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1VirtualTrace}{R\+T\+Sim\+::\+Virtual\+Trace} }{\pageref{db/d38/classRTSim_1_1VirtualTrace}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1WaitEvt}{R\+T\+Sim\+::\+Wait\+Evt} }{\pageref{db/d01/classRTSim_1_1WaitEvt}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1WaitInstr}{R\+T\+Sim\+::\+Wait\+Instr} }{\pageref{dc/d5e/classRTSim_1_1WaitInstr}}{}
\item\contentsline{section}{\hyperlink{structCatch_1_1WarnAbout}{Catch\+::\+Warn\+About} }{\pageref{de/dcf/structCatch_1_1WarnAbout}}{}
\item\contentsline{section}{\hyperlink{classRTSim_1_1WrongParameterSize}{R\+T\+Sim\+::\+Wrong\+Parameter\+Size} }{\pageref{d3/d73/classRTSim_1_1WrongParameterSize}}{}
\end{DoxyCompactList}
