Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 18 17:45:21 2023
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file key_led_timing_summary_routed.rpt -pb key_led_timing_summary_routed.pb -rpx key_led_timing_summary_routed.rpx -warn_on_violation
| Design       : key_led
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.986        0.000                      0                   28        0.263        0.000                      0                   28        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                14.986        0.000                      0                   28        0.263        0.000                      0                   28        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.986ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 2.244ns (44.345%)  route 2.816ns (55.655%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    cnt_reg[12]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    cnt_reg[20]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.510 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.510    cnt_reg[24]_i_1_n_7
    SLICE_X42Y59         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.109    25.497    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 14.986    

Slack (MET) :             15.000ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 2.231ns (44.202%)  route 2.816ns (55.798%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    cnt_reg[12]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.497 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.497    cnt_reg[20]_i_1_n_6
    SLICE_X42Y58         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                 15.000    

Slack (MET) :             15.008ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 2.223ns (44.113%)  route 2.816ns (55.887%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    cnt_reg[12]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.489 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.489    cnt_reg[20]_i_1_n_4
    SLICE_X42Y58         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                 15.008    

Slack (MET) :             15.084ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 2.147ns (43.257%)  route 2.816ns (56.743%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    cnt_reg[12]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.413 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.413    cnt_reg[20]_i_1_n_5
    SLICE_X42Y58         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                 15.084    

Slack (MET) :             15.104ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 2.127ns (43.028%)  route 2.816ns (56.972%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    cnt_reg[12]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.393 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.393    cnt_reg[20]_i_1_n_7
    SLICE_X42Y58         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                 15.104    

Slack (MET) :             15.117ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.114ns (42.877%)  route 2.816ns (57.123%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    cnt_reg[12]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.380 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.380    cnt_reg[16]_i_1_n_6
    SLICE_X42Y57         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                 15.117    

Slack (MET) :             15.125ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.106ns (42.785%)  route 2.816ns (57.215%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    cnt_reg[12]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.372 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.372    cnt_reg[16]_i_1_n_4
    SLICE_X42Y57         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                 15.125    

Slack (MET) :             15.201ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 2.030ns (41.887%)  route 2.816ns (58.113%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    cnt_reg[12]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.296 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.296    cnt_reg[16]_i_1_n_5
    SLICE_X42Y57         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 15.201    

Slack (MET) :             15.221ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.010ns (41.646%)  route 2.816ns (58.354%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    cnt_reg[12]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.276 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.276    cnt_reg[16]_i_1_n_7
    SLICE_X42Y57         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                 15.221    

Slack (MET) :             15.235ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.997ns (41.489%)  route 2.816ns (58.511%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.879     6.847    cnt_reg[6]
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.971 f  cnt[0]_i_9/O
                         net (fo=1, routed)           0.716     7.686    cnt[0]_i_9_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.810 f  cnt[0]_i_7/O
                         net (fo=25, routed)          1.033     8.843    cnt[0]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.156    cnt[0]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.706 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    cnt_reg[0]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    cnt_reg[4]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    cnt_reg[8]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.263 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.263    cnt_reg[12]_i_1_n_6
    SLICE_X42Y56         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                 15.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_ctrl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_ctrl_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  led_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  led_ctrl_reg/Q
                         net (fo=3, routed)           0.168     1.850    led_ctrl_reg_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.895 r  led_ctrl_i_1/O
                         net (fo=1, routed)           0.000     1.895    led_ctrl_i_1_n_0
    SLICE_X43Y55         FDCE                                         r  led_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  led_ctrl_reg/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.091     1.631    led_ctrl_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.279ns (65.599%)  route 0.146ns (34.401%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164     1.703 f  cnt_reg[22]/Q
                         net (fo=26, routed)          0.146     1.850    cnt_reg[22]
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.045     1.895 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.895    cnt[24]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.965 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    cnt_reg[24]_i_1_n_7
    SLICE_X42Y59         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism             -0.502     1.555    
    SLICE_X42Y59         FDCE (Hold_fdce_C_D)         0.134     1.689    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.274ns (63.922%)  route 0.155ns (36.078%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     1.703 f  cnt_reg[24]/Q
                         net (fo=27, routed)          0.155     1.858    cnt_reg[24]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.903 r  cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     1.903    cnt[20]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.968 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.968    cnt_reg[20]_i_1_n_5
    SLICE_X42Y58         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.502     1.555    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.134     1.689    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 led_ctrl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.183ns (45.043%)  route 0.223ns (54.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  led_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  led_ctrl_reg/Q
                         net (fo=3, routed)           0.223     1.905    led_ctrl_reg_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I2_O)        0.042     1.947 r  led[1]_i_2/O
                         net (fo=1, routed)           0.000     1.947    led[1]_i_2_n_0
    SLICE_X43Y56         FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDPE                                         r  led_reg[1]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X43Y56         FDPE (Hold_fdpe_C_D)         0.107     1.663    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.148     1.851    cnt_reg[19]
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.896    cnt[16]_i_2_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.960 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[16]_i_1_n_4
    SLICE_X42Y57         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.134     1.673    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.149     1.854    cnt_reg[11]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.899    cnt[8]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.963 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.963    cnt_reg[8]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.854    cnt_reg[3]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.899    cnt[0]_i_3_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.963 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.963    cnt_reg[0]_i_1_n_4
    SLICE_X42Y53         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y53         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[7]/Q
                         net (fo=3, routed)           0.159     1.864    cnt_reg[7]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.909    cnt[4]_i_2_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.973 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    cnt_reg[4]_i_1_n_4
    SLICE_X42Y54         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.161     1.866    cnt_reg[15]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.911    cnt[12]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.975 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    cnt_reg[12]_i_1_n_4
    SLICE_X42Y56         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 led_ctrl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.446%)  route 0.223ns (54.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  led_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.681 f  led_ctrl_reg/Q
                         net (fo=3, routed)           0.223     1.905    led_ctrl_reg_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.950 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    led[0]_i_1_n_0
    SLICE_X43Y56         FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X43Y56         FDPE (Hold_fdpe_C_D)         0.091     1.647    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y53   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y56   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y56   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y56   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y56   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y57   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y57   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y53   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y56   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y56   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y56   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y56   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59   cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y53   cnt_reg[0]/C



