# Single-Cycle-MIPS-Processor-Verilog
A single cycle processor that implements a RISC MIPS, word-adressable architecture in Verilog HDL.

A COMPE-475 (Microprocessors) project.
