/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [20:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [11:0] celloutsig_0_43z;
  reg [6:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_51z;
  wire [8:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  reg [35:0] celloutsig_0_55z;
  reg [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [23:0] celloutsig_1_3z;
  reg [6:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [9:0] celloutsig_1_7z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [10:0] _00_;
  always_latch
    if (clkin_data[96]) _00_ = 11'h000;
    else if (clkin_data[0]) _00_ = { celloutsig_0_23z[17:15], celloutsig_0_37z, celloutsig_0_29z, celloutsig_0_6z };
  assign { celloutsig_0_43z[11:9], celloutsig_0_43z[7:0] } = _00_;
  assign celloutsig_0_42z = ~((celloutsig_0_22z | celloutsig_0_35z[6]) & celloutsig_0_34z[2]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z | celloutsig_0_7z[3]) & celloutsig_0_2z);
  assign celloutsig_0_16z = ~((celloutsig_0_14z[4] | celloutsig_0_3z[2]) & celloutsig_0_14z[5]);
  assign celloutsig_0_28z = ~((celloutsig_0_1z | celloutsig_0_3z[3]) & celloutsig_0_26z[11]);
  assign celloutsig_0_29z = ~((celloutsig_0_7z[4] | celloutsig_0_18z) & celloutsig_0_19z[13]);
  assign celloutsig_0_4z = ~((in_data[49] | celloutsig_0_2z) & (celloutsig_0_0z | celloutsig_0_3z[3]));
  assign celloutsig_1_0z = ~((in_data[161] | in_data[102]) & (in_data[98] | in_data[172]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z[4] | in_data[129]) & (celloutsig_1_0z | celloutsig_1_3z[8]));
  assign celloutsig_0_11z = ~((celloutsig_0_8z | celloutsig_0_4z) & (celloutsig_0_4z | celloutsig_0_4z));
  assign celloutsig_0_6z = celloutsig_0_4z | celloutsig_0_2z;
  assign celloutsig_0_18z = ~(celloutsig_0_11z ^ celloutsig_0_8z);
  assign celloutsig_1_18z = { celloutsig_1_7z[5:3], celloutsig_1_15z } == celloutsig_1_5z[7:4];
  assign celloutsig_0_25z = { celloutsig_0_21z[8:6], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z } == { celloutsig_0_14z[4:0], celloutsig_0_16z };
  assign celloutsig_0_31z = { celloutsig_0_26z[12:2], celloutsig_0_28z, celloutsig_0_1z } <= { celloutsig_0_10z[0], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_11z };
  assign celloutsig_1_2z = in_data[154:150] < { celloutsig_1_1z[2:1], celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[25:19] < in_data[70:64];
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[174:172] * { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_5z[6:1] * celloutsig_0_5z[5:0];
  assign celloutsig_0_37z = celloutsig_0_35z[4] ? { celloutsig_0_21z[4:0], celloutsig_0_32z } : { celloutsig_0_12z[3:0], celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_1z ? in_data[29:26] : { celloutsig_0_7z[1], 2'h0, celloutsig_0_0z };
  assign celloutsig_0_35z = ~ celloutsig_0_5z[11:5];
  assign celloutsig_0_0z = & in_data[25:22];
  assign celloutsig_0_32z = & celloutsig_0_12z;
  assign celloutsig_0_22z = & celloutsig_0_10z;
  assign celloutsig_0_54z = | { celloutsig_0_53z, celloutsig_0_26z[2:1] };
  assign celloutsig_0_2z = | in_data[73:71];
  assign celloutsig_0_20z = | { celloutsig_0_16z, celloutsig_0_9z[4:3], celloutsig_0_7z, celloutsig_0_6z, in_data[73:71] };
  assign celloutsig_0_13z = ^ { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_19z = in_data[71:57] >> { celloutsig_0_5z[10:0], celloutsig_0_3z };
  assign celloutsig_0_34z = celloutsig_0_21z[12:8] <<< celloutsig_0_21z[9:5];
  assign celloutsig_0_53z = { celloutsig_0_43z[7:0], celloutsig_0_29z } <<< { celloutsig_0_23z[20:15], 1'h0, celloutsig_0_23z[13], celloutsig_0_42z };
  assign celloutsig_1_3z = { in_data[123:106], celloutsig_1_1z, celloutsig_1_1z } <<< in_data[172:149];
  assign celloutsig_0_17z = celloutsig_0_14z[4:1] <<< { celloutsig_0_10z[3:1], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_19z[5:3], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_2z } <<< { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } <<< { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_19z[14:1], celloutsig_0_10z } <<< { celloutsig_0_19z[14:2], celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_1_5z = { celloutsig_1_3z[11:9], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } >>> celloutsig_1_3z[8:1];
  assign celloutsig_1_11z = { in_data[190:187], celloutsig_1_2z } - celloutsig_1_5z[7:3];
  assign celloutsig_0_14z = celloutsig_0_9z[6:0] - { celloutsig_0_12z[5:1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z } ~^ celloutsig_0_5z[10:0];
  assign celloutsig_0_27z = celloutsig_0_26z[4:2] ^ celloutsig_0_21z[10:8];
  assign celloutsig_1_15z = ~((celloutsig_1_3z[22] & celloutsig_1_3z[2]) | celloutsig_1_3z[9]);
  assign celloutsig_0_15z = ~((celloutsig_0_3z[0] & celloutsig_0_0z) | celloutsig_0_2z);
  always_latch
    if (clkin_data[128]) celloutsig_0_45z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_45z = { celloutsig_0_35z[6:1], celloutsig_0_31z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_5z = 12'h000;
    else if (celloutsig_1_18z) celloutsig_0_5z = { in_data[67:63], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  always_latch
    if (clkin_data[128]) celloutsig_0_51z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_51z = { celloutsig_0_19z[11:6], celloutsig_0_32z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_55z = 36'h000000000;
    else if (celloutsig_1_18z) celloutsig_0_55z = { celloutsig_0_9z[9:8], celloutsig_0_45z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_51z, celloutsig_0_7z };
  always_latch
    if (clkin_data[160]) celloutsig_1_4z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_4z = { in_data[171:168], celloutsig_1_1z };
  always_latch
    if (clkin_data[160]) celloutsig_1_7z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_19z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_11z[4:2], celloutsig_1_15z };
  assign { celloutsig_0_23z[20:16], celloutsig_0_23z[13], celloutsig_0_23z[10:0], celloutsig_0_23z[15], celloutsig_0_23z[12] } = { celloutsig_0_21z[12:8], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_14z[2:1], celloutsig_0_17z[3:1], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_17z[0], celloutsig_0_2z };
  assign { celloutsig_0_23z[14], celloutsig_0_23z[11] } = 2'h0;
  assign celloutsig_0_43z[8] = 1'h0;
  assign { out_data[128], out_data[99:96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z[32:1] };
endmodule
