$comment
	File created using the following command:
		vcd file exSinal.msim.vcd -direction
$end
$date
	Tue Dec 05 16:12:42 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module exSinal_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var wire 1 " s [7] $end
$var wire 1 # s [6] $end
$var wire 1 $ s [5] $end
$var wire 1 % s [4] $end
$var wire 1 & s [3] $end
$var wire 1 ' s [2] $end
$var wire 1 ( s [1] $end
$var wire 1 ) s [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 s[0]~output_o $end
$var wire 1 1 s[1]~output_o $end
$var wire 1 2 s[2]~output_o $end
$var wire 1 3 s[3]~output_o $end
$var wire 1 4 s[4]~output_o $end
$var wire 1 5 s[5]~output_o $end
$var wire 1 6 s[6]~output_o $end
$var wire 1 7 s[7]~output_o $end
$var wire 1 8 a[0]~input_o $end
$var wire 1 9 a[1]~input_o $end
$var wire 1 : a[2]~input_o $end
$var wire 1 ; a[3]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0)
0(
0'
0&
0%
0$
0#
0"
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
$end
#2000
b1 !
18
10
1)
#4000
b11 !
b10 !
08
19
11
00
0)
1(
#6000
b11 !
18
10
1)
#8000
b111 !
b101 !
b100 !
08
09
1:
12
01
00
0)
0(
1'
#10000
b101 !
18
10
1)
#12000
b111 !
b110 !
08
19
11
00
0)
1(
#14000
b111 !
18
10
1)
#16000
