$date
	Mon Sep 05 15:33:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$scope module a1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( t1 $end
$var wire 1 ) t $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$scope module a1 $end
$var wire 1 & a $end
$var wire 1 ) y $end
$upscope $end
$scope module a2 $end
$var wire 1 ' a $end
$var wire 1 ( y $end
$upscope $end
$scope module a3 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 $ y $end
$upscope $end
$scope module a4 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ( c $end
$var wire 1 # y $end
$upscope $end
$scope module a5 $end
$var wire 1 % a $end
$var wire 1 ) b $end
$var wire 1 ' c $end
$var wire 1 " y $end
$upscope $end
$scope module a6 $end
$var wire 1 % a $end
$var wire 1 ) b $end
$var wire 1 ( c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
0!
0(
1'
0)
1&
0%
#30
1$
1%
#40
0$
1(
0'
0%
