verilog xil_defaultlib "../../../bd/base_block_design/ip/base_block_design_processing_system7_0_0/sim/base_block_design_processing_system7_0_0.v" --include "../../../../snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ipshared/2527/hdl" --include "../../../../snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_block_design/ip/base_block_design_xbar_0/sim/base_block_design_xbar_0.v" --include "../../../../snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ipshared/2527/hdl" --include "../../../../snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_block_design/ip/base_block_design_auto_pc_0/sim/base_block_design_auto_pc_0.v" --include "../../../../snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ipshared/2527/hdl" --include "../../../../snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_block_design/hdl/base_block_design.v" --include "../../../../snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ipshared/2527/hdl" --include "../../../../snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
