\chapter{Recursos} % Write in your own chapter title
\label{Chapter7}
\lhead{Capítulo 7. \emph{Recursos}} % Write in your own chapter title to set the page header

\section{Hardware}

\begin{itemize}
\item \href{https://store.digilentinc.com/zybo-zynq-7000-arm-fpga-soc-trainer-board/}{Tarjeta de Desarrollo ZYBO Zynq-7000 ARM/FPGA SoC}:
  \begin{itemize}
  \item Xilinx Zynq-7000 AP SoC XC7Z010-1CLG400C
    \begin{itemize}
    \item BRAM 18K: 120 Unidades.
    \item DSP48E: 80 Unidades.
    \item FF: 35200 Unidades.
    \item LUT: 17600 Unidades.
    \end{itemize}
  \item Dual-core ARM Cortex™-A9 
  \item 512 MB DDR3 
  \item 128 MB Quad-SPI Flash 
  \item 4 GB SD card 
  \item Onboard USB-JTAG Programming
  \item 10/100/1000 Ethernet 
  \item USB OTG 2.0 and USB-UART 
  \item Analog Devices ADAU1761 SigmaDSP® Stereo, Low Power, 96 kHz, 24-Bit Audio Codec
  \item Analog Devices ADV7511 High Performance 225 MHz HDMI Transmitter (1080p HDMI, 8-bit VGA, 128x32 OLED)
  \item PS \& PL I/O expansion (FMC, Pmod, XADC) 
  \end{itemize}
\end{itemize}

\section{Software}

\begin{itemize}
\item \href{http://www.xilinx.com/products/design-tools/vivado.html}{Vivado Design Suite 2017.4} \citep{Vivad98}: Programa para síntesis e implementación de hardware a partir de una descripción usando VHDL o Verilog.
\item \href{http://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html}{Vivado HLS 2017.4} \citep{Vivad77}: Programa para síntesis de alto nivel a un lenguaje de descripción de hardware (VHDL o Verilog).
\item \href{http://www.xilinx.com/products/design-tools/embedded-software/petalinux-sdk.html}{Petalinux SDK 17.4} \citep{PetaL29}.
\item \href{http://www.putty.org}{PuTTY} \citep{Put}.
\end{itemize}

