

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_write_outp_j'
================================================================
* Date:           Thu Sep 14 03:20:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.200 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  2.564 us|  2.564 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_write_outp_j  |      768|      768|         2|          1|          1|   768|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|       66|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln698_fu_299_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln698_fu_293_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   10|         20|
    |j_10_fu_66               |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_10_fu_66               |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_j|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_j|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_j|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_j|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_j|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_j|  return value|
|outp_0_0_address0   |  out|   10|   ap_memory|                            outp_0_0|         array|
|outp_0_0_ce0        |  out|    1|   ap_memory|                            outp_0_0|         array|
|outp_0_0_q0         |   in|   32|   ap_memory|                            outp_0_0|         array|
|outp_1_0_address0   |  out|   10|   ap_memory|                            outp_1_0|         array|
|outp_1_0_ce0        |  out|    1|   ap_memory|                            outp_1_0|         array|
|outp_1_0_q0         |   in|   32|   ap_memory|                            outp_1_0|         array|
|outp_2_0_address0   |  out|   10|   ap_memory|                            outp_2_0|         array|
|outp_2_0_ce0        |  out|    1|   ap_memory|                            outp_2_0|         array|
|outp_2_0_q0         |   in|   32|   ap_memory|                            outp_2_0|         array|
|outp_3_0_address0   |  out|   10|   ap_memory|                            outp_3_0|         array|
|outp_3_0_ce0        |  out|    1|   ap_memory|                            outp_3_0|         array|
|outp_3_0_q0         |   in|   32|   ap_memory|                            outp_3_0|         array|
|outp_4_0_address0   |  out|   10|   ap_memory|                            outp_4_0|         array|
|outp_4_0_ce0        |  out|    1|   ap_memory|                            outp_4_0|         array|
|outp_4_0_q0         |   in|   32|   ap_memory|                            outp_4_0|         array|
|outp_5_0_address0   |  out|   10|   ap_memory|                            outp_5_0|         array|
|outp_5_0_ce0        |  out|    1|   ap_memory|                            outp_5_0|         array|
|outp_5_0_q0         |   in|   32|   ap_memory|                            outp_5_0|         array|
|outp_6_0_address0   |  out|   10|   ap_memory|                            outp_6_0|         array|
|outp_6_0_ce0        |  out|    1|   ap_memory|                            outp_6_0|         array|
|outp_6_0_q0         |   in|   32|   ap_memory|                            outp_6_0|         array|
|outp_7_0_address0   |  out|   10|   ap_memory|                            outp_7_0|         array|
|outp_7_0_ce0        |  out|    1|   ap_memory|                            outp_7_0|         array|
|outp_7_0_q0         |   in|   32|   ap_memory|                            outp_7_0|         array|
|outp_8_0_address0   |  out|   10|   ap_memory|                            outp_8_0|         array|
|outp_8_0_ce0        |  out|    1|   ap_memory|                            outp_8_0|         array|
|outp_8_0_q0         |   in|   32|   ap_memory|                            outp_8_0|         array|
|outp_9_0_address0   |  out|   10|   ap_memory|                            outp_9_0|         array|
|outp_9_0_ce0        |  out|    1|   ap_memory|                            outp_9_0|         array|
|outp_9_0_q0         |   in|   32|   ap_memory|                            outp_9_0|         array|
|outp_10_0_address0  |  out|   10|   ap_memory|                           outp_10_0|         array|
|outp_10_0_ce0       |  out|    1|   ap_memory|                           outp_10_0|         array|
|outp_10_0_q0        |   in|   32|   ap_memory|                           outp_10_0|         array|
|outp_11_0_address0  |  out|   10|   ap_memory|                           outp_11_0|         array|
|outp_11_0_ce0       |  out|    1|   ap_memory|                           outp_11_0|         array|
|outp_11_0_q0        |   in|   32|   ap_memory|                           outp_11_0|         array|
|outp_12_0_address0  |  out|   10|   ap_memory|                           outp_12_0|         array|
|outp_12_0_ce0       |  out|    1|   ap_memory|                           outp_12_0|         array|
|outp_12_0_q0        |   in|   32|   ap_memory|                           outp_12_0|         array|
|outp_13_0_address0  |  out|   10|   ap_memory|                           outp_13_0|         array|
|outp_13_0_ce0       |  out|    1|   ap_memory|                           outp_13_0|         array|
|outp_13_0_q0        |   in|   32|   ap_memory|                           outp_13_0|         array|
|outp_14_0_address0  |  out|   10|   ap_memory|                           outp_14_0|         array|
|outp_14_0_ce0       |  out|    1|   ap_memory|                           outp_14_0|         array|
|outp_14_0_q0        |   in|   32|   ap_memory|                           outp_14_0|         array|
|outp_15_0_address0  |  out|   10|   ap_memory|                           outp_15_0|         array|
|outp_15_0_ce0       |  out|    1|   ap_memory|                           outp_15_0|         array|
|outp_15_0_q0        |   in|   32|   ap_memory|                           outp_15_0|         array|
|outp_addr           |  out|  512|      ap_vld|                           outp_addr|       pointer|
|outp_addr_ap_vld    |  out|    1|      ap_vld|                           outp_addr|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

