
{ 
    crc :  811767486579141910  , 
    ccp_crc :  0  , 
    cmdline : " -wto 8d605269e6d9451384456ecf6d1a9941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPGA_Logic_behav xil_defaultlib.FPGA_Logic" , 
    buildDate : "Jun 14 2018" , 
    buildTime : "20:41:02" , 
    linkCmd : "D:\\Xilinx\\Vivado\\2018.2\\data\\..\\tps\\mingw\\6.2.0\\win64.o\\nt\\bin\\gcc.exe -Wa,-W  -O -Wl,--stack,104857600 -o \"xsim.dir/FPGA_Logic_behav/xsimk.exe\"   \"xsim.dir/FPGA_Logic_behav/obj/xsim_0.win64.obj\" \"xsim.dir/FPGA_Logic_behav/obj/xsim_1.win64.obj\" \"D:\\Xilinx\\Vivado\\2018.2\\lib\\win64.o\\\\librdi_simulator_kernel.dll\"  \"D:\\Xilinx\\Vivado\\2018.2\\lib\\win64.o\\\\librdi_simbridge_kernel.dll\"" , 
    aggregate_nets : 
    [ 
    ] 
} 