<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lsu/el2_lsu_dccm_mem.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL branch coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lsu</a> - el2_lsu_dccm_mem.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">9</td>
            <td class="headerCovTableEntry">9</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:09</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : // Copyright (c) 2023 Antmicro &lt;www.antmicro.com&gt;</a>
<a name="4"><span class="lineNum">       4 </span>            : //</a>
<a name="5"><span class="lineNum">       5 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="6"><span class="lineNum">       6 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="7"><span class="lineNum">       7 </span>            : // You may obtain a copy of the License at</a>
<a name="8"><span class="lineNum">       8 </span>            : //</a>
<a name="9"><span class="lineNum">       9 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="10"><span class="lineNum">      10 </span>            : //</a>
<a name="11"><span class="lineNum">      11 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="12"><span class="lineNum">      12 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="13"><span class="lineNum">      13 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="14"><span class="lineNum">      14 </span>            : // See the License for the specific language governing permissions and</a>
<a name="15"><span class="lineNum">      15 </span>            : // limitations under the License.</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : //********************************************************************************</a>
<a name="18"><span class="lineNum">      18 </span>            : // $Id$</a>
<a name="19"><span class="lineNum">      19 </span>            : //</a>
<a name="20"><span class="lineNum">      20 </span>            : //</a>
<a name="21"><span class="lineNum">      21 </span>            : // Owner:</a>
<a name="22"><span class="lineNum">      22 </span>            : // Function: DCCM for LSU pipe</a>
<a name="23"><span class="lineNum">      23 </span>            : // Comments: Single ported memory</a>
<a name="24"><span class="lineNum">      24 </span>            : //</a>
<a name="25"><span class="lineNum">      25 </span>            : //</a>
<a name="26"><span class="lineNum">      26 </span>            : // DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</a>
<a name="27"><span class="lineNum">      27 </span>            : //</a>
<a name="28"><span class="lineNum">      28 </span>            : // //********************************************************************************</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : module el2_lsu_dccm_mem</a>
<a name="31"><span class="lineNum">      31 </span>            :   import el2_pkg::*;</a>
<a name="32"><span class="lineNum">      32 </span>            : #(</a>
<a name="33"><span class="lineNum">      33 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            :  )(</a>
<a name="35"><span class="lineNum">      35 </span>            :    input logic         clk,                                             // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</a>
<a name="36"><span class="lineNum">      36 </span>            :    input logic         active_clk,                                      // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</a>
<a name="37"><span class="lineNum">      37 </span>            :    input logic         rst_l,                                           // reset, active low</a>
<a name="38"><span class="lineNum">      38 </span>            :    input logic         clk_override,                                    // Override non-functional clock gating</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            :    input logic         dccm_wren,                                       // write enable</a>
<a name="41"><span class="lineNum">      41 </span>            :    input logic         dccm_rden,                                       // read enable</a>
<a name="42"><span class="lineNum">      42 </span>            :    input logic [pt.DCCM_BITS-1:0]  dccm_wr_addr_lo,                     // write address</a>
<a name="43"><span class="lineNum">      43 </span>            :    input logic [pt.DCCM_BITS-1:0]  dccm_wr_addr_hi,                     // write address</a>
<a name="44"><span class="lineNum">      44 </span>            :    input logic [pt.DCCM_BITS-1:0]  dccm_rd_addr_lo,                     // read address</a>
<a name="45"><span class="lineNum">      45 </span>            :    input logic [pt.DCCM_BITS-1:0]  dccm_rd_addr_hi,                     // read address for the upper bank in case of a misaligned access</a>
<a name="46"><span class="lineNum">      46 </span>            :    input logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_lo,              // write data</a>
<a name="47"><span class="lineNum">      47 </span>            :    input logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_hi,              // write data</a>
<a name="48"><span class="lineNum">      48 </span>            :    el2_mem_if.veer_dccm                   dccm_mem_export,              // RAM repositioned in testbench and connected by this interface</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            :    output logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_rd_data_lo,              // read data from the lo bank</a>
<a name="51"><span class="lineNum">      51 </span>            :    output logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_rd_data_hi,              // read data from the hi bank</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            :    input  logic         scan_mode</a>
<a name="54"><span class="lineNum">      54 </span>            : );</a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            :    localparam logic [5:0]  DCCM_WIDTH_BITS = $clog2(pt.DCCM_BYTE_WIDTH);</a>
<a name="58"><span class="lineNum">      58 </span>            :    localparam logic [7:0]  DCCM_INDEX_BITS = 8'(pt.DCCM_BITS - pt.DCCM_BANK_BITS - pt.DCCM_WIDTH_BITS);</a>
<a name="59"><span class="lineNum">      59 </span>            :    localparam logic [31:0] DCCM_INDEX_DEPTH = ((pt.DCCM_SIZE)*1024)/((pt.DCCM_BYTE_WIDTH)*(pt.DCCM_NUM_BANKS));  // Depth of memory bank</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            :    logic [pt.DCCM_NUM_BANKS-1:0]                                        wren_bank;</a>
<a name="62"><span class="lineNum">      62 </span>            :    logic [pt.DCCM_NUM_BANKS-1:0]                                        rden_bank;</a>
<a name="63"><span class="lineNum">      63 </span>            :    logic [pt.DCCM_NUM_BANKS-1:0] [pt.DCCM_BITS-1:(pt.DCCM_BANK_BITS+2)] addr_bank;</a>
<a name="64"><span class="lineNum">      64 </span>            :    logic [pt.DCCM_BITS-1:(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)]           rd_addr_even, rd_addr_odd;</a>
<a name="65"><span class="lineNum">      65 </span>            :    logic                                                                rd_unaligned, wr_unaligned;</a>
<a name="66"><span class="lineNum">      66 </span>            :    logic [pt.DCCM_NUM_BANKS-1:0] [pt.DCCM_FDATA_WIDTH-1:0]              dccm_bank_dout;</a>
<a name="67"><span class="lineNum">      67 </span>            :    logic [pt.DCCM_FDATA_WIDTH-1:0]                                      wrdata;</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            :    logic [pt.DCCM_NUM_BANKS-1:0][pt.DCCM_FDATA_WIDTH-1:0]               wr_data_bank;</a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span>            :    logic [(DCCM_WIDTH_BITS+pt.DCCM_BANK_BITS-1):DCCM_WIDTH_BITS]        dccm_rd_addr_lo_q;</a>
<a name="72"><span class="lineNum">      72 </span>            :    logic [(DCCM_WIDTH_BITS+pt.DCCM_BANK_BITS-1):DCCM_WIDTH_BITS]        dccm_rd_addr_hi_q;</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            :    logic [pt.DCCM_NUM_BANKS-1:0]            dccm_clken;</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            :    assign rd_unaligned = (dccm_rd_addr_lo[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS] != dccm_rd_addr_hi[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]);</a>
<a name="77"><span class="lineNum">      77 </span>            :    assign wr_unaligned = (dccm_wr_addr_lo[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS] != dccm_wr_addr_hi[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]);</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span>            :    // Align the read data</a>
<a name="80"><span class="lineNum">      80 </span>            :    assign dccm_rd_data_lo[pt.DCCM_FDATA_WIDTH-1:0]  = dccm_bank_dout[dccm_rd_addr_lo_q[pt.DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]][pt.DCCM_FDATA_WIDTH-1:0];</a>
<a name="81"><span class="lineNum">      81 </span>            :    assign dccm_rd_data_hi[pt.DCCM_FDATA_WIDTH-1:0]  = dccm_bank_dout[dccm_rd_addr_hi_q[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]][pt.DCCM_FDATA_WIDTH-1:0];</a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            :    // 8 Banks, 16KB each (2048 x 72)</a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">        652 :    for (genvar i=0; i&lt;pt.DCCM_NUM_BANKS; i++) begin: mem_bank</span></a>
<a name="86"><span class="lineNum">      86 </span>            :       assign  wren_bank[i]        = dccm_wren &amp; ((dccm_wr_addr_hi[2+:pt.DCCM_BANK_BITS] == i) | (dccm_wr_addr_lo[2+:pt.DCCM_BANK_BITS] == i));</a>
<a name="87"><span class="lineNum">      87 </span>            :       assign  rden_bank[i]        = dccm_rden &amp; ((dccm_rd_addr_hi[2+:pt.DCCM_BANK_BITS] == i) | (dccm_rd_addr_lo[2+:pt.DCCM_BANK_BITS] == i));</a>
<a name="88"><span class="lineNum">      88 </span>            :       assign  addr_bank[i][(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] = wren_bank[i] ? (((dccm_wr_addr_hi[2+:pt.DCCM_BANK_BITS] == i) &amp; wr_unaligned) ?</a>
<a name="89"><span class="lineNum">      89 </span>            :                                                                                                         dccm_wr_addr_hi[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] :</a>
<a name="90"><span class="lineNum">      90 </span>            :                                                                                                         dccm_wr_addr_lo[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])  :</a>
<a name="91"><span class="lineNum">      91 </span>            :                                                                                                   (((dccm_rd_addr_hi[2+:pt.DCCM_BANK_BITS] == i) &amp; rd_unaligned) ?</a>
<a name="92"><span class="lineNum">      92 </span>            :                                                                                                         dccm_rd_addr_hi[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] :</a>
<a name="93"><span class="lineNum">      93 </span>            :                                                                                                         dccm_rd_addr_lo[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]);</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            :       assign wr_data_bank[i]     = ((dccm_wr_addr_hi[2+:pt.DCCM_BANK_BITS] == i) &amp; wr_unaligned) ? dccm_wr_data_hi[pt.DCCM_FDATA_WIDTH-1:0] : dccm_wr_data_lo[pt.DCCM_FDATA_WIDTH-1:0];</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            :       // clock gating section</a>
<a name="98"><span class="lineNum">      98 </span>            :       assign  dccm_clken[i] = (wren_bank[i] | rden_bank[i] | clk_override) ;</a>
<a name="99"><span class="lineNum">      99 </span>            :       // end clock gating section</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            :       // Connect to exported RAM Banks</a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">        652 :       always_comb begin</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">        652 :          dccm_mem_export.dccm_clken[i]                               = dccm_clken[i];</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">        652 :          dccm_mem_export.dccm_wren_bank[i]                           = wren_bank[i];</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">        652 :          dccm_mem_export.dccm_addr_bank[i]                           = addr_bank[i];</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">        652 :          dccm_mem_export.dccm_wr_data_bank[i]                        = wr_data_bank[i][pt.DCCM_DATA_WIDTH-1:0];</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">        652 :          dccm_mem_export.dccm_wr_ecc_bank[i]                         = wr_data_bank[i][pt.DCCM_FDATA_WIDTH-1:pt.DCCM_DATA_WIDTH];</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">        652 :          dccm_bank_dout[i][pt.DCCM_DATA_WIDTH-1:0]                   = dccm_mem_export.dccm_bank_dout[i];</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">        652 :          dccm_bank_dout[i][pt.DCCM_FDATA_WIDTH-1:pt.DCCM_DATA_WIDTH] = dccm_mem_export.dccm_bank_ecc[i];</span></a>
<a name="110"><span class="lineNum">     110 </span>            :       end</a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span>            :    end : mem_bank</a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span>            :    // Flops</a>
<a name="115"><span class="lineNum">     115 </span>            :    rvdff  #(pt.DCCM_BANK_BITS) rd_addr_lo_ff (.*, .din(dccm_rd_addr_lo[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]), .dout(dccm_rd_addr_lo_q[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]), .clk(active_clk));</a>
<a name="116"><span class="lineNum">     116 </span>            :    rvdff  #(pt.DCCM_BANK_BITS) rd_addr_hi_ff (.*, .din(dccm_rd_addr_hi[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]), .dout(dccm_rd_addr_hi_q[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]), .clk(active_clk));</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            : endmodule // el2_lsu_dccm_mem</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
