Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6f45c81488bd4605a904b4cab574bfd1 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_behav xil_defaultlib.fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture struc of entity xil_defaultlib.fifo
Built simulation snapshot fifo_behav
