INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:20:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.125ns period=4.250ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.125ns period=4.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk rise@4.250ns - clk rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.035ns (26.696%)  route 2.842ns (73.304%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.733 - 4.250 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1804, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X39Y93         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q_reg[1]/Q
                         net (fo=7, routed)           0.617     1.341    lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q[1]
    SLICE_X35Y92         LUT6 (Prop_lut6_I3_O)        0.043     1.384 f  lsq2/handshake_lsq_lsq2_core/q_storeEn_INST_0_i_47/O
                         net (fo=1, routed)           0.090     1.474    lsq2/handshake_lsq_lsq2_core/q_storeEn_INST_0_i_47_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I2_O)        0.043     1.517 r  lsq2/handshake_lsq_lsq2_core/q_storeEn_INST_0_i_36/O
                         net (fo=3, routed)           0.318     1.835    lsq2/handshake_lsq_lsq2_core/q_storeEn_INST_0_i_36_n_0
    SLICE_X34Y92         LUT4 (Prop_lut4_I1_O)        0.043     1.878 r  lsq2/handshake_lsq_lsq2_core/q_loadEn_INST_0_i_36/O
                         net (fo=5, routed)           0.336     2.214    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_1_5
    SLICE_X33Y92         LUT4 (Prop_lut4_I0_O)        0.043     2.257 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[30]_i_11/O
                         net (fo=1, routed)           0.000     2.257    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[30]_i_11_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.508 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.508    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[30]_i_6_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.612 f  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[31]_i_8/O[0]
                         net (fo=1, routed)           0.396     3.008    lsq2/handshake_lsq_lsq2_core/TEMP_33_double_out1[4]
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.120     3.128 f  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[29]_i_4/O
                         net (fo=33, routed)          0.200     3.328    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[29]_i_4_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.043     3.371 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_1_q_i_6/O
                         net (fo=1, routed)           0.174     3.544    lsq2/handshake_lsq_lsq2_core/ldq_issue_1_q_i_6_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.043     3.587 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_1_q_i_3/O
                         net (fo=1, routed)           0.088     3.675    lsq2/handshake_lsq_lsq2_core/ldq_issue_1_q_i_3_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I3_O)        0.043     3.718 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_1_q_i_2/O
                         net (fo=3, routed)           0.171     3.889    lsq2/handshake_lsq_lsq2_core/ldq_issue_1_q_i_2_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.932 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[31]_i_1/O
                         net (fo=32, routed)          0.453     4.385    lsq2/handshake_lsq_lsq2_core/p_19_in
    SLICE_X29Y94         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.250     4.250 r  
                                                      0.000     4.250 r  clk (IN)
                         net (fo=1804, unset)         0.483     4.733    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X29Y94         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[11]/C
                         clock pessimism              0.000     4.733    
                         clock uncertainty           -0.035     4.697    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.194     4.503    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[11]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  0.118    




