
AVRASM ver. 2.2.8  C:\Users\lucas\Documents\Atmel Studio\7.0\programador_horario\programador_horario\main.asm Sun Mar 21 20:40:40 2021

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
C:\Users\lucas\Documents\Atmel Studio\7.0\programador_horario\programador_horario\main.asm(17): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
C:\Users\lucas\Documents\Atmel Studio\7.0\programador_horario\programador_horario\main.asm(17): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; timer_programador_horario.asm
                                 ;
                                 ; Created: 18/03/2021 10:23:24
                                 ; Author : lucas
                                 ;
                                 ;r18 - SPI DATA OUT
                                 ;r27 - SPI DATA IN
                                 
                                 ;r24 - GET/SET MIN.		(RTC_GET_M: r24 <= SPDR) | (RTC_SET_M: SPIDR <= r24)
                                 ;r25 - GET/SET HOUR.	(RTC_GET_H: r25 <= SPDR) | (RTC_SET_H: SPIDR <= r25)
                                 ;r26 - GET/SET DAY.		(RTC_GET_D: r26 <= SPDR) | (RTC_SET_D: SPIDR <= r26)
                                 
                                 ;R23 - NUMBER DISPLAYS
                                 
                                 .cseg	
                                 		.INCLUDE "m328Pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 		.org 0x00 
000000 c016                      			rjmp setup_interrupt  
                                 		.org INT0addr
000002 c148                      			rjmp INT0_vect
                                 		.org 0x34        
                                 		.org 0x0016 
000016 c107                      			rjmp TIMER1_COMPA
                                 
                                 ;********* CONFIG INT. EXTER *****************
                                 setup_interrupt:
000017 e003                      		ldi r16, (1<<ISC01)|(1<<ISC00)	
000018 9300 0069                 		sts EICRA, r16					
                                 	
00001a e001                      		ldi r16, (1<<INT0)				
00001b bb0d                      		out EIMSK, r16					
                                 
00001c e001                      		ldi r16, (1<<INTF0)
00001d bb0c                      		out EIFR, r16
                                 
00001e ef0f                      		ldi r16, 0xFF
00001f b904                      		out DDRB, r16
                                 
000020 ef17                      		ldi r17, 0b11110111
000021 b91a                      		out DDRD, r17
                                 
                                 ;********** FIM CONFIG INT. EXTER *************		
                                 setup_botoes_led:
                                 		
000022 e0c0                      	ldi r28, 0x00
000023 e0d0                      	ldi r29, 0x00
                                 	
000024 ef10                      	ldi r17,0xF0; PC0 = 0, PC1 = 0, PC2 = 0, PC3 = 0
000025 b917                      	out DDRC,r17; PCO = R, PC1 = A, PC2 = UP, PC3 = DOWN
                                 
000026 e160                      	ldi r22, 0b00010000 ; LED T
000027 e270                      	ldi r23, 0b00100000 ; LED W
000028 e4e0                      	ldi r30, 0b01000000 ; LED O
000029 e8f0                      	ldi r31, 0b10000000 ; LED F
                                 ;----------------------------------------------
                                 ;*********** SETUP INCIO DO RTC **************
00002a e380                      		LDI		r24, 0x30 ; 0min.
00002b e192                      		LDI		r25, 0x12 ; 0horas
00002c e0a1                      		LDI		r26, 0x01 ; DOMINGO
00002d d15e                      		RCALL RTC_SETUP	 
                                 
00002e e080                      		LDI		r24, 0x00 ; 0min.
00002f e192                      		LDI		r25, 0x12 ; 12horas
000030 e0a2                      		LDI		r26, 0x02 ; Segunda-Feira
000031 d15f                      		RCALL	RTC_SETUP_ALARM1
                                 
000032 e080                      		LDI		r24, 0x00 ; 0min.
000033 e192                      		LDI		r25, 0x12 ; 12horas
000034 e0a3                      		LDI		r26, 0x03 ; Tera-Feira
000035 d15f                      		RCALL	RTC_SETUP_ALARM2
                                 		
000036 d136                      		RCALL	DISPLAY_SETUP	
                                 ;--------------------------------------------------
                                 ;***** CONFIG. TIMER ************************
000037 e70a                      	ldi r16, 0x7A											;31250 (HIGH)
000038 e112                      	ldi r17, 0x12											;31250 (LOW)
000039 9300 0089                 	sts OCR1AH, r16
00003b 9310 0088                 	sts OCR1AL, r17
00003d e002                      	ldi r16, (1 << OCIE1A)
00003e 9300 006f                 	sts TIMSK1, r16
000040 e008                      	ldi r16, (1 << WGM12)
000041 9300 0081                 	sts TCCR1B, r16
000043 9478                      	sei
000044 6003                      	ori r16, (1 << CS10) | (1 << CS11)
000045 9300 0081                 	sts TCCR1B, r16
                                 	
                                 ;******** FIM COFIG TIMER ********************
                                 	
                                 setup_Incrementos:
000047 27cc                      	clr r28
000048 27dd                      	clr r29
000049 c000                      	rjmp loop
                                 
                                 ;**************** LOOP PRINCIPAL *****************		
                                 loop:	
                                 	loop_exec_run:
00004a d0a6                      		rcall led_run
                                 	loop_exec_check_buttons:
00004b 9930                      		sbic PINC, PC0	; R
00004c d010                      		rcall incrementeA
00004d 9931                      		sbic PINC, PC1	; A
00004e 940e 0067                 		call incrementeB
                                 	cp_timer_H:
000050 30d1                      		cpi r29, 1
000051 f009                      		breq exec_timer_H
000052 c001                      		rjmp cp_timer_M
                                 	exec_timer_H:
000053 c01e                      		rjmp timer_H
                                 	cp_timer_M:
000054 30d2                      		cpi r29, 2
000055 f009                      		breq exec_timer_M
000056 c001                      		rjmp cp_Week
                                 	exec_timer_M:
000057 d022                      		rcall timer_M
                                 	cp_Week:
000058 30d3                      		cpi r29, 3
000059 f009                      		breq exec_Week
00005a c001                      		rjmp end_loop
                                 	exec_Week:
00005b d026                      		rcall Week		
                                 	end_loop:
00005c cfed                      		rjmp loop
                                 ;-------------------------------------------------	
                                 ;*************** incrementeA *********************
                                 incrementeA:
00005d 9930                      	sbic PINC, PC0
00005e cffe                      	rjmp incrementeA
00005f 95c3                      	inc r28
000060 940e 014c                 	call delay
000062 9508                      	ret
                                 ;-------------------------------------------------
                                 ;****************** zereA ************************
                                 zereA:
000063 27cc                      	clr r28
000064 940e 014c                 	call delay
000066 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** incrementeB *********************
                                 incrementeB:
000067 9931                      	sbic PINC, PC1
000068 cffe                      	rjmp incrementeB
000069 95d3                      	inc r29
                                 	;call delay
00006a 9508                      	ret
                                 ;-------------------------------------------------
                                 ;****************** zereB ************************
                                 zereB:
00006b 27dd                      	clr r29
00006c 940e 014c                 	call delay
00006e 9508                      	ret
                                 ;-------------------------------------------------
                                 ;**************** zera_LEDs **********************
                                 zera_Leds:
00006f 2700                      	clr r16
000070 b90b                      	out PORTD, r16
000071 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** Timer_H ***********************
                                 timer_H:
000072 9930                      	sbic PINC, PC0
000073 cffe                      	rjmp timer_H
000074 dffa                      	rcall zera_Leds
                                 	;rcall rtc_get_H	
                                 loop_timer_H:
                                 	;sbic PINC, PC2
                                 	;rcall seta_cima_H
                                 	;sbic PINC, PC3
                                 	;rcall seta_baixo_H
                                  	;rcall rtc_set_H
                                 	;rcall print_hora
000075 9b30                      	sbis PINC, PC0
000076 cffe                      	rjmp loop_timer_H
000077 d0d4                      	rcall delay
000078 dfe4                      	rcall incrementeA
000079 cfda                      	rjmp cp_timer_M
                                 ;-------------------------------------------------
                                 ;***************** Timer_M ***********************
                                 timer_M:
00007a 9930                      	sbic PINC, PC0
00007b cffe                      	rjmp timer_M
00007c dff2                      	rcall zera_Leds
                                 	;rcall rtc_get_M
                                 	;rcall print_minuto
                                 loop_timer_M:
                                 	;sbic PINC, PC2
                                 	;rcall seta_cima_M
                                 	;sbic PINC, PC3
                                 	;rcall seta_baixo_M
                                 	;rcall rtc_set_M
                                 	;rcall print_minuto
00007d 9b30                      	sbis PINC, PC0
00007e cffe                      	rjmp loop_timer_M
00007f d0cc                      	rcall delay
000080 dfdc                      	rcall incrementeA
000081 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** Week **************************
                                 Week:
000082 9930                      	sbic PINC, PC0
000083 cffe                      	rjmp Week
000084 dfea                      	rcall zera_Leds
                                 	;ldi r26, 0x01
                                 	;out PORTB, r26
                                 loop_Week:
                                 	;sbic PINC, PC2
                                 	;rcall seta_cima_D
                                 	;sbic PINC, PC3
                                 	;rcall seta_baixo_D
                                 	;rcall rtc_set_D
                                 	;out PORTB, r26
000085 9b30                      	sbis PINC, PC0
000086 cffe                      	rjmp loop_Week
000087 d0c4                      	rcall delay
000088 dfd4                      	rcall incrementeA
000089 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** clearR ************************
                                 clearR:
00008a d073                      	rcall led_clearR
00008b 9508                      	ret
                                 ;-------------------------------------------------
                                 ;**************** seta_cima_H ********************
                                 seta_cima_H:
00008c 3293                      	cpi r25, 0x23
00008d f011                      	breq hora_min
00008e d02f                      	rcall soma_Hexa_H
00008f c001                      	rjmp seta_cima_hora_end
                                 hora_min:
000090 e090                      	ldi r25, 0x00	
                                 seta_cima_hora_end:
000091 d0ba                      	rcall delay
000092 d0b9                      	rcall delay
000093 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_cima_M ********************
                                 seta_cima_M:
000094 3589                      	cpi r24, 0x59
000095 f011                      	breq minuto_min
000096 d033                      	rcall soma_Hexa_M
000097 c001                      	rjmp seta_cima_minuto_end
                                 minuto_min:
000098 e090                      	ldi r25, 0x00	
                                 seta_cima_minuto_end:
000099 d0b2                      	rcall delay
00009a d0b1                      	rcall delay
00009b 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_cima_D ********************
                                 seta_cima_D:
00009c 30a7                      	cpi r26, 0x07
00009d f011                      	breq dia_min
00009e 95a3                      	inc r26
00009f c001                      	rjmp seta_cima_dia_end
                                 dia_min:
0000a0 e091                      	ldi r25, 0x01	
                                 seta_cima_dia_end:
0000a1 d0aa                      	rcall delay
0000a2 d0a9                      	rcall delay
0000a3 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_baixo_H ********************
                                 seta_baixo_H:
0000a4 9933                      	sbic PINC, PC3
0000a5 cffe                      	rjmp seta_baixo_H
0000a6 3090                      	cpi r25, 0x00
0000a7 f011                      	breq hora_max
0000a8 d02e                      	rcall subtrai_Hexa_H
0000a9 c001                      	rjmp seta_baixo_hora_end
                                 hora_max:
0000aa e293                      	ldi r25, 0x23	
                                 seta_baixo_hora_end:
                                 	;rcall delay
0000ab 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_baixo_M ********************
                                 seta_baixo_M:
0000ac 9933                      	sbic PINC, PC3
0000ad cffe                      	rjmp seta_baixo_M
0000ae 3080                      	cpi r24, 0x00
0000af f011                      	breq minuto_max
0000b0 d033                      	rcall subtrai_Hexa_M
0000b1 c001                      	rjmp seta_baixo_minuto_end
                                 minuto_max:
0000b2 e599                      	ldi r25, 0x59	
                                 seta_baixo_minuto_end:
0000b3 d098                      	rcall delay
0000b4 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_baixo_D ********************
                                 seta_baixo_D:
0000b5 9933                      	sbic PINC, PC3
0000b6 cffe                      	rjmp seta_baixo_D
0000b7 30a1                      	cpi r26, 0x01
0000b8 f011                      	breq dia_max
0000b9 95aa                      	dec r26
0000ba c001                      	rjmp seta_baixo_dia_end
                                 dia_max:
0000bb e097                      	ldi r25, 0x07	
                                 seta_baixo_dia_end:
0000bc d08f                      	rcall delay
0000bd 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** soma_hexa_H *********************
                                 soma_hexa_H:
0000be 2f29                      	mov r18, r25
0000bf 9526                      	lsr	r18
0000c0 9526                      	lsr	r18
0000c1 9526                      	lsr	r18
0000c2 9526                      	lsr	r18
0000c3 3920                      	cpi r18, 0x90 
0000c4 f011                      	breq MSH_H
0000c5 9593                      	inc r25
0000c6 c002                      	rjmp soma_hexa_hora_end
                                 MSH_H:
0000c7 e007                      	ldi r16, 0x07
0000c8 0f90                      	add r25, r16
                                 	
                                 soma_hexa_hora_end:
0000c9 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** soma_hexa_M *********************
                                 soma_hexa_M:
0000ca 2f28                      	mov r18, r24
0000cb 9526                      	lsr	r18
0000cc 9526                      	lsr	r18
0000cd 9526                      	lsr	r18
0000ce 9526                      	lsr	r18
0000cf 3920                      	cpi r18, 0x90
0000d0 f011                      	breq MSH_M
0000d1 9583                      	inc r24
0000d2 c003                      	rjmp soma_hexa_minuto_end
                                 MSH_M:
0000d3 e100                      	ldi r16, 0x10
0000d4 0f80                      	add r24, r16
0000d5 5089                      	subi r24, 0x09
                                 soma_hexa_minuto_end:
0000d6 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** subtrai_hexa_H ******************
                                 subtrai_hexa_H:
0000d7 2f29                      	mov r18, r25
0000d8 9526                      	lsr	r18
0000d9 9526                      	lsr	r18
0000da 9526                      	lsr	r18
0000db 9526                      	lsr	r18
0000dc 3020                      	cpi r18, 0x00
0000dd f011                      	breq LSH_H
0000de 959a                      	dec r25
0000df c003                      	rjmp subtrai_hexa_hora_end
                                 LSH_H:
0000e0 5190                      	subi r25, 0x10
0000e1 e009                      	ldi  r16, 0x09
0000e2 0f90                      	add  r25, r16
                                 subtrai_hexa_hora_end:
0000e3 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** subtrai_hexa_M ******************
                                 subtrai_hexa_M:
0000e4 2f28                      	mov r18, r24
0000e5 9526                      	lsr	r18
0000e6 9526                      	lsr	r18
0000e7 9526                      	lsr	r18
0000e8 9526                      	lsr	r18
0000e9 3020                      	cpi r18, 0x00
0000ea f011                      	breq LSH_M
0000eb 958a                      	dec r24
0000ec c003                      	rjmp subtrai_hexa_minuto_end
                                 LSH_M:
0000ed 5180                      	subi r24, 0x10
0000ee e009                      	ldi	r16, 0x09
0000ef 0f80                      	add r24, r16
                                 subtrai_hexa_minuto_end:
0000f0 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** led_run ***********************
                                 led_run:
0000f1 b9a5                      	out PORTB, r26 ; RECEBE O CONTEDO DE r19 
0000f2 9508                      ret
                                 ;-------------------------------------------------
                                 ;**************** led_timerH *********************
                                 led_timerH:
0000f3 9a5c                      	sbi PORTD, PD4 ; LIGA O LED T
0000f4 9508                      	ret	
                                 ;-------------------------------------------------
                                 ;**************** led_timerM *********************
                                 led_timerM:
                                 	; TOGGLE LED T
0000f5 b11b                      	in r17, PORTD
0000f6 2716                      	eor r17, r22
0000f7 b91b                      	out PORTD, r17 		
0000f8 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** led_Week ************************
                                 led_Week:
0000f9 9a5c                      	sbi PORTD, PD4 ; LIGA O LED T
                                 	; TOGGLE LED W
0000fa b11b                      	in r17, PORTD
0000fb 2717                      	eor r17, r23
0000fc b91b                      	out PORTD, r17 
0000fd 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** led_clearR ************************
                                 led_clearR:
0000fe 27cc                      	clr r28
0000ff b9cb                      	out PORTD, r28
000100 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** led_OnH ***********************
                                 led_OnH:
000101 9931                      	sbic PINC, PC1
000102 cffe                      	rjmp led_OnH
000103 9a5e                      	sbi PORTD, PD6 ; LIGA O LED O
000104 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** led_OnM ***********************
                                 led_OnM:
000105 9931                      	sbic PINC, PC1
000106 cffe                      	rjmp led_OnM		
                                 	; TOGGLE LED O
000107 b11b                      	in r17, PORTD
000108 271e                      	eor r17, r30
000109 b91b                      	out PORTD, r17 
00010a 9508                      	ret
                                 ;-------------------------------------------------
                                 ;**************** led_WeekOn *********************
                                 led_WeekOn:
00010b 9a5e                      	sbi PORTD, PD6 ; LIGA O LED O
                                 	; TOGGLE LED W
00010c b11b                      	in r17, PORTD
00010d 2717                      	eor r17, r23
00010e b91b                      	out PORTD, r17 
00010f 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** led_OffH **********************
                                 led_OffH:
000110 9a5f                      	sbi PORTD, PD7 ; LIGA O LED F
000111 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** led_OffM **********************				
                                 led_OffM:
                                 	; TOGGLE LED F
000112 b11b                      	in r17, PORTD
000113 271f                      	eor r17, r31
000114 b91b                      	out PORTD, r17 
000115 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** led_WeekOff *********************
                                 led_WeekOff:
000116 9a5f                      	sbi PORTD, PD7 ; LIGA O LED F
                                 	; TOGGLE LED W
000117 b11b                      	in r17, PORTD
000118 2717                      	eor r17, r23
000119 b91b                      	out PORTD, r17
00011a 9508                      	ret
                                 ;-------------------------------------------------
                                 ;************** testaIntervalo *******************
                                 testaIntervalo:
00011b 27dd                      	clr r29
00011c b9db                      	out PORTD, r29
00011d 9508                      	ret
                                 ;-------------------------------------------------
                                 ;************** VETOR INTERRUPO ****************
                                 TIMER1_COMPA:
                                 	t_cp_OnH:
00011e 30c1                      		cpi r28, 1
00011f f009                      		breq t_exec_OnH
000120 c001                      		rjmp t_cp_OnM
                                 	t_exec_OnH:
000121 dfdf                      		rcall led_OnH
                                 	t_cp_OnM:
000122 30c2                      		cpi r28, 2
000123 f009                      		breq t_exec_OnM
000124 c001                      		rjmp t_cp_WeekOn
                                 	t_exec_OnM:
000125 dfdf                      		rcall led_OnM
                                 	t_cp_WeekOn:
000126 30c3                      		cpi r28, 3
000127 f009                      		breq t_exec_WeekOn
000128 c001                      		rjmp t_cp_OffH
                                 	t_exec_WeekOn:
000129 dfe1                      		rcall led_WeekOn
                                 	t_cp_OffH:
00012a 30c4                      		cpi r28, 4
00012b f321                      		breq led_OffH
00012c c001                      		rjmp t_cp_OffM
                                 	t_exec_OffH:
00012d dfe2                      		rcall led_OffH
                                 	t_cp_OffM:
00012e 30c5                      		cpi r28, 5
00012f f009                      		breq t_exec_OffM
000130 c001                      		rjmp t_cp_WeekOff
                                 	t_exec_OffM:
000131 dfe0                      		rcall led_OffM
                                 	t_cp_WeekOff:
000132 30c6                      		cpi r28, 6
000133 f009                      		breq t_exec_WeekOff
000134 c001                      		rjmp t_cp_testaIntervalo
                                 	t_exec_WeekOff:
000135 dfe0                      		rcall led_WeekOff
                                 	t_cp_testaIntervalo:
000136 30c7                      		cpi r28, 7
000137 f009                      		breq t_exec_testaIntervalo
000138 c001                      		rjmp t_cp_timerH
                                 	t_exec_testaIntervalo:
000139 dfe1                      		rcall testaIntervalo
                                 	t_cp_timerH:	
00013a 30d1                      		cpi r29, 1
00013b f009                      		breq t_exec_timerH
00013c c001                      		rjmp t_cp_timerM
                                 	t_exec_timerH:
00013d dfb5                      		rcall led_timerH
                                 	t_cp_timerM:
00013e 30d2                      		cpi r29, 2
00013f f009                      		breq t_exec_timerM
000140 c001                      		rjmp t_cp_Week
                                 	t_exec_timerM:
000141 dfb3                      		rcall led_timerM
                                 	t_cp_Week:
000142 30d3                      		cpi r29, 3
000143 f009                      		breq t_exec_Week
000144 c001                      		rjmp t_cp_clearR
                                 	t_exec_Week:
000145 dfb3                      		rcall led_Week
                                 	t_cp_clearR:
000146 30d4                      		cpi r29, 4
000147 f009                      		breq t_exec_clearR
000148 c001                      		rjmp t_fim
                                 	t_exec_clearR:
000149 dfb4                      		rcall led_clearR
                                 	t_fim:	
00014a 9518                      		reti
                                 ;-------------------------------------------------
                                 
                                 ;****** INTERRUPO EXTERNA NO PIN D2 ***************
                                 INT0_vect:
                                 	;call led_OnM
00014b 9518                      reti
                                 ;******* FIM DE INTERRUPO EXTERNA NO PIN D2 *************
                                 
                                 
                                 ;************* DELAY *****************************
                                 delay:	
00014c e02a                      	ldi  r18, 10
00014d ef3f                          ldi  r19, 255
00014e ef4f                      	ldi  r20, 255
                                 
00014f 954a                      L1: dec  r20
000150 f7f1                          brne L1
000151 953a                      	dec  r19
000152 f7e1                          brne L1
000153 952a                          dec  r18
000154 f7d1                          brne L1
                                 
000155 9508                      	ret
                                 
                                 ; ************ FIM DELAY *********************
                                 ;************************************
                                 DISPLAY_ON:
000156 e012                      	LDI		r17, (0<<PB2) | (1<<PB1)
000157 b915                      	OUT		PORTB, r17
000158 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 DISPLAY_OFF:
000159 e016                      	LDI		r17, (1<<PB2) | (1<<PB1)
00015a b915                      	OUT		PORTB, r17
00015b 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_ON:
00015c e014                      	LDI		r17, (1<<PB2) | (0<<PB1)
00015d b915                      	OUT		PORTB, r17
00015e 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_OFF:
00015f e016                      	LDI		r17, (1<<PB2) | (1<<PB1)
000160 b915                      	OUT		PORTB, r17
000161 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 SPI_MODE_0:
000162 e510                      	LDI		r17, (1<<SPE) | (1<<MSTR)
000163 bd1c                      	OUT		SPCR, r17
000164 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 SPI_MODE_1:
000165 e514                      	LDI		r17, (1<<SPE) | (1<<MSTR) | (1<<CPHA)
000166 bd1c                      	OUT		SPCR, r17
000167 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 SPI_TRANSFER:
000168 bd2e                      	OUT		SPDR, r18
                                 SPI_WAIT_TRANSFER:
000169 b50d                      	IN		r16, SPSR
00016a ff07                      	SBRS	r16, SPIF
00016b cffd                      	RJMP	SPI_WAIT_TRANSFER
00016c 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 DISPLAY_SETUP:
00016d dff4                      	RCALL	SPI_MODE_0
00016e dfea                      	RCALL	DISPLAY_OFF
00016f 0000                      	NOP
000170 dfe5                      	RCALL	DISPLAY_ON
000171 e02c                      	LDI		r18, 0x0C ;shutdown mode
000172 dff5                      	RCALL	SPI_TRANSFER
000173 e021                      	LDI		r18, 0x01
000174 dff3                      	RCALL	SPI_TRANSFER
000175 dfe3                      	RCALL	DISPLAY_OFF
000176 0000                      	NOP
000177 dfde                      	RCALL	DISPLAY_ON
000178 e029                      	LDI		r18, 0x09 ;decode mode
000179 dfee                      	RCALL	SPI_TRANSFER
00017a ef2f                      	LDI		r18, 0xFF
00017b dfec                      	RCALL	SPI_TRANSFER
00017c dfdc                      	RCALL	DISPLAY_OFF
00017d 0000                      	NOP
00017e dfd7                      	RCALL	DISPLAY_ON
00017f e02a                      	LDI		r18, 0x0A ;intensity
000180 dfe7                      	RCALL	SPI_TRANSFER
000181 e02f                      	LDI		r18, 0X0F 
000182 dfe5                      	RCALL	SPI_TRANSFER
000183 dfd5                      	RCALL	DISPLAY_OFF
000184 0000                      	NOP
000185 dfd0                      	RCALL	DISPLAY_ON
000186 e02b                      	LDI		r18, 0x0B ;scan limit
000187 dfe0                      	RCALL	SPI_TRANSFER
000188 e023                      	LDI		r18, 0x03
000189 dfde                      	RCALL	SPI_TRANSFER
00018a dfce                      	RCALL	DISPLAY_OFF
00018b 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SETUP:
00018c d020                      	RCALL	RTC_SET_M
00018d d03d                      	RCALL	RTC_SET_H
00018e d05a                      	RCALL	RTC_SET_D
00018f d009                      	RCALL	RTC_SET_CONTROL_REGISTER
000190 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SETUP_ALARM1:
000191 d025                      	RCALL	RTC_SET_M_A1
000192 d042                      	RCALL	RTC_SET_H_A1
000193 d05f                      	RCALL	RTC_SET_D_A1
000194 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SETUP_ALARM2:
000195 d02b                      	RCALL	RTC_SET_M_A2
000196 d048                      	RCALL	RTC_SET_H_A2
000197 d066                      	RCALL	RTC_SET_D_A2
000198 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_CONTROL_REGISTER:
000199 dfcb                      	RCALL	SPI_MODE_1
00019a dfc4                      	RCALL	RTC_OFF
00019b 0000                      	NOP
00019c dfbf                      	RCALL	RTC_ON
00019d e82e                      	LDI		r18, 0x8E ;CMD Set minutes
00019e dfc9                      	RCALL	SPI_TRANSFER
00019f e027                      	LDI		r18, 0x07 ;Set Flag alarm 1 e 2 e habilita interrupo.
0001a0 dfc7                      	RCALL	SPI_TRANSFER
0001a1 dfbd                      	RCALL	RTC_OFF
0001a2 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_RESET_ALARMS:
0001a3 dfc1                      	RCALL	SPI_MODE_1
0001a4 dfba                      	RCALL	RTC_OFF
0001a5 0000                      	NOP
0001a6 dfb5                      	RCALL	RTC_ON
0001a7 e82f                      	LDI		r18, 0x8F ;CMD Set minutes
0001a8 dfbf                      	RCALL	SPI_TRANSFER
0001a9 ec28                      	LDI		r18, 0xC8 ;Set Flag alarm 1 e 2 e habilita interrupo.
0001aa dfbd                      	RCALL	SPI_TRANSFER
0001ab dfb3                      	RCALL	RTC_OFF
0001ac 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_M:
0001ad dfb7                      	RCALL	SPI_MODE_1
0001ae dfb0                      	RCALL	RTC_OFF
0001af 0000                      	NOP
0001b0 dfab                      	RCALL	RTC_ON
0001b1 e821                      	LDI		r18, 0x81 ;CMD Set minutes
0001b2 dfb5                      	RCALL	SPI_TRANSFER
0001b3 2f28                      	MOV		r18, r24 ;Set MINUTO.
0001b4 dfb3                      	RCALL	SPI_TRANSFER
0001b5 dfa9                      	RCALL	RTC_OFF
0001b6 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_M_A1: ;Set Minutos do alarme 1
0001b7 dfad                      	RCALL	SPI_MODE_1
0001b8 dfa6                      	RCALL	RTC_OFF
0001b9 0000                      	NOP
0001ba dfa1                      	RCALL	RTC_ON
0001bb e828                      	LDI		r18, 0x88 ;CMD Set minutes alarme 1
0001bc dfab                      	RCALL	SPI_TRANSFER
0001bd 2f28                      	MOV		r18, r24 ;Set MINUTO.
0001be dfa9                      	RCALL	SPI_TRANSFER
0001bf df9f                      	RCALL	RTC_OFF
0001c0 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_M_A2: ;Set Minutos do alarme 2
0001c1 dfa3                      	RCALL	SPI_MODE_1
0001c2 df9c                      	RCALL	RTC_OFF
0001c3 0000                      	NOP
0001c4 df97                      	RCALL	RTC_ON
0001c5 e82b                      	LDI		r18, 0x8B ;CMD Set minutes alarme 2
0001c6 dfa1                      	RCALL	SPI_TRANSFER
0001c7 2f28                      	MOV		r18, r24 ;Set MINUTO.
0001c8 df9f                      	RCALL	SPI_TRANSFER
0001c9 df95                      	RCALL	RTC_OFF
0001ca 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_H:
0001cb df99                      	RCALL	SPI_MODE_1
0001cc df92                      	RCALL	RTC_OFF
0001cd 0000                      	NOP
0001ce df8d                      	RCALL	RTC_ON
0001cf e822                      	LDI		r18, 0x82 ;CMD Set hour
0001d0 df97                      	RCALL	SPI_TRANSFER
0001d1 2f29                      	MOV		r18, r25 ;Set HORA.
0001d2 df95                      	RCALL	SPI_TRANSFER
0001d3 df8b                      	RCALL	RTC_OFF
0001d4 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_H_A1: ;Set Horas do alarme 1
0001d5 df8f                      	RCALL	SPI_MODE_1
0001d6 df88                      	RCALL	RTC_OFF
0001d7 0000                      	NOP
0001d8 df83                      	RCALL	RTC_ON
0001d9 e829                      	LDI		r18, 0x89 ;CMD Set hour alarme 1
0001da df8d                      	RCALL	SPI_TRANSFER
0001db 2f29                      	MOV		r18, r25 ;Set HORA.
0001dc df8b                      	RCALL	SPI_TRANSFER
0001dd df81                      	RCALL	RTC_OFF
0001de 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_H_A2: ;Set Horas do alarme 2
0001df df85                      	RCALL	SPI_MODE_1
0001e0 df7e                      	RCALL	RTC_OFF
0001e1 0000                      	NOP
0001e2 df79                      	RCALL	RTC_ON
0001e3 e82c                      	LDI		r18, 0x8C ;CMD Set hour alarme 2
0001e4 df83                      	RCALL	SPI_TRANSFER
0001e5 2f29                      	MOV		r18, r25 ;Set HORA.
0001e6 df81                      	RCALL	SPI_TRANSFER
0001e7 df77                      	RCALL	RTC_OFF
0001e8 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_D:
0001e9 df7b                      	RCALL	SPI_MODE_1
0001ea df74                      	RCALL	RTC_OFF
0001eb 0000                      	NOP
0001ec df6f                      	RCALL	RTC_ON
0001ed e823                      	LDI		r18, 0x83 ;CMD Set Day week (1:Dom. | 2:Seg. | ... |7:Sab.)
0001ee df79                      	RCALL	SPI_TRANSFER
0001ef 2f2a                      	MOV		r18, r26 ;Set DIA.
0001f0 df77                      	RCALL	SPI_TRANSFER
0001f1 df6d                      	RCALL	RTC_OFF
0001f2 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_D_A1: ;Set Dia da semana do alarme 1
0001f3 df71                      	RCALL	SPI_MODE_1
0001f4 df6a                      	RCALL	RTC_OFF
0001f5 0000                      	NOP
0001f6 df65                      	RCALL	RTC_ON
0001f7 e82a                      	LDI		r18, 0x8A ;CMD Set Day week (1:Dom. | 2:Seg. | ... |7:Sab.)
0001f8 df6f                      	RCALL	SPI_TRANSFER
0001f9 2f2a                      	MOV		r18, r26 ;Set DIA. alarme 1
0001fa 6420                      	ORI		r18, 0x40 ;Set DY/DT~ para Dia da semana
0001fb df6c                      	RCALL	SPI_TRANSFER
0001fc df62                      	RCALL	RTC_OFF
0001fd 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_D_A2: ;Set Dia da semana do alarme 2
0001fe df66                      	RCALL	SPI_MODE_1
0001ff df5f                      	RCALL	RTC_OFF
000200 0000                      	NOP
000201 df5a                      	RCALL	RTC_ON
000202 e82d                      	LDI		r18, 0x8D ;CMD Set Day week (1:Dom. | 2:Seg. | ... |7:Sab.)
000203 df64                      	RCALL	SPI_TRANSFER
000204 2f2a                      	MOV		r18, r26 ;Set DIA. alarme 2
000205 6420                      	ORI		r18, 0x40 ;Set DY/DT~ para Dia da semana
000206 df61                      	RCALL	SPI_TRANSFER
000207 df57                      	RCALL	RTC_OFF
000208 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_GET_M:
000209 df5b                      	RCALL	SPI_MODE_1
00020a df54                      	RCALL	RTC_OFF
00020b 0000                      	NOP
00020c df4f                      	RCALL	RTC_ON
00020d e021                      	LDI		r18, 0x01 ;CMD Set minutes
00020e df59                      	RCALL	SPI_TRANSFER
00020f ef2f                      	LDI		r18, 0xFF ;DUMMY BYTE - RESPONSE MINUTO.
000210 df57                      	RCALL	SPI_TRANSFER
000211 b58e                      	IN		r24, SPDR ;GET MINUTO
000212 df4c                      	RCALL	RTC_OFF
000213 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_GET_H:
000214 df50                      	RCALL	SPI_MODE_1
000215 df49                      	RCALL	RTC_OFF
000216 0000                      	NOP
000217 df44                      	RCALL	RTC_ON
000218 e022                      	LDI		r18, 0x02 ;CMD Set minutes
000219 df4e                      	RCALL	SPI_TRANSFER
00021a ef2f                      	LDI		r18, 0xFF ;DUMMY BYTE - RESPONSE MINUTO.
00021b df4c                      	RCALL	SPI_TRANSFER
00021c b59e                      	IN		r25, SPDR ;GET HORA
00021d df41                      	RCALL	RTC_OFF
00021e 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_GET_D:
00021f df45                      	RCALL	SPI_MODE_1
000220 df3e                      	RCALL	RTC_OFF
000221 0000                      	NOP
000222 df39                      	RCALL	RTC_ON
000223 e023                      	LDI		r18, 0x03 ;CMD Set minutes
000224 df43                      	RCALL	SPI_TRANSFER
000225 ef2f                      	LDI		r18, 0xFF ;DUMMY BYTE - RESPONSE MINUTO.
000226 df41                      	RCALL	SPI_TRANSFER
000227 b5ae                      	IN		r26, SPDR ;GET DIA
000228 df36                      	RCALL	RTC_OFF
000229 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 PRINT_DISPLAY:
00022a e800                      	LDI r16, 0x80
                                 
00022b dfdd                      	RCALL	RTC_GET_M ; r24 <= SPDR (Resposta do SPI)
00022c dfe7                      	RCALL	RTC_GET_H ; r25 <= SPDR (Resposta do SPI)
00022d df34                      	RCALL	SPI_MODE_0
00022e e014                      	LDI		r17, 0x04 ;exibir no display 4 as unidades dos minutos
00022f df29                      	RCALL	DISPLAY_OFF
000230 0000                      	NOP
000231 df24                      	RCALL	DISPLAY_ON
000232 2f21                      	MOV		r18, r17
000233 df34                      	RCALL	SPI_TRANSFER
000234 2f28                      	MOV		r18, r24 ; r27 <= SPDR (Resposta do SPI) unidade
000235 0f20                      	ADD		R18, R16	; para exibir os dois pontos
000236 df31                      	RCALL	SPI_TRANSFER
000237 df21                      	RCALL	DISPLAY_OFF
                                 	
000238 9582                      	SWAP	r24 ;Trocar nibbles para exibir a dezena do minuto - Nibble mais significativo  ignorado
000239 e013                      	LDI		r17, 0x03 ;exibir no display 3 as dezenas dos minutos
00023a df1b                      	RCALL	DISPLAY_ON
00023b 2f21                      	MOV		r18, r17
00023c df2b                      	RCALL	SPI_TRANSFER
00023d 2f28                      	MOV		r18, r24 ; r27 <= SPDR (Resposta do SPI) unidade
00023e 0f20                      	ADD		R18, R16	; para exibir os dois pontos
00023f df28                      	RCALL	SPI_TRANSFER
000240 df18                      	RCALL	DISPLAY_OFF
                                 	
000241 e012                      	LDI		r17, 0x02 ;exibir no display 2
000242 df13                      	RCALL	DISPLAY_ON
000243 2f21                      	MOV		r18, r17
000244 df23                      	RCALL	SPI_TRANSFER
000245 2f29                      	MOV		r18, r25
000246 0f20                      	ADD		R18, R16	; para exibir os dois pontos
000247 df20                      	RCALL	SPI_TRANSFER
000248 df10                      	RCALL	DISPLAY_OFF
                                 	
000249 9592                      	SWAP	r25 ;Trocar nibbles para exibir a dezena da hora - Nibble mais significativo  ignorado
00024a e011                      	LDI		r17, 0x01 ;exibir no display 1
00024b df0a                      	RCALL	DISPLAY_ON
00024c 2f21                      	MOV		r18, r17
00024d df1a                      	RCALL	SPI_TRANSFER
00024e 2f29                      	MOV		r18, r25 ; r27 <= SPDR (Resposta do SPI) unidade
00024f 0f20                      	ADD		r18, r16	; para exibir os dois pontos
000250 df17                      	RCALL	SPI_TRANSFER
000251 df07                      	RCALL	DISPLAY_OFF
000252 9508                      	RET
                                 ;------------------------------------
                                 
                                 PRINT_MINUTO:
000253 df0e                      	RCALL	SPI_MODE_0
000254 e014                      	LDI		r17, 0x04 ;exibir no display 4 as unidades dos minutos
000255 df03                      	RCALL	DISPLAY_OFF
000256 0000                      	NOP
000257 defe                      	RCALL	DISPLAY_ON
000258 2f21                      	MOV		r18, r17
000259 df0e                      	RCALL	SPI_TRANSFER
00025a 2f28                      	MOV		r18, r24 ; unidade do minuto
00025b df0c                      	RCALL	SPI_TRANSFER
00025c defc                      	RCALL	DISPLAY_OFF
                                 	
00025d 9582                      	SWAP	r24 ;Trocar nibbles para exibir a dezena do minuto - Nibble mais significativo  ignorado
00025e e013                      	LDI		r17, 0x03 ;exibir no display 3 as dezenas dos minutos
00025f def6                      	RCALL	DISPLAY_ON
000260 2f21                      	MOV		r18, r17
000261 df06                      	RCALL	SPI_TRANSFER
000262 2f28                      	MOV		r18, r24 ; dezena do minuto
000263 0f20                      	ADD		R18, R16	; para exibir os dois pontos
000264 df03                      	RCALL	SPI_TRANSFER
000265 def3                      	RCALL	DISPLAY_OFF
                                 
                                 	;***Desligar display 1 e 2***
000266 def2                      	RCALL	DISPLAY_OFF
000267 0000                      	NOP
000268 deed                      	RCALL	DISPLAY_ON
000269 e022                      	LDI		r18, 0x02 ;exibir no display 2
00026a defd                      	RCALL	SPI_TRANSFER
00026b e72f                      	LDI		r18, 0x7F ;blank
00026c defb                      	RCALL	SPI_TRANSFER
                                 
00026d deeb                      	RCALL	DISPLAY_OFF
00026e 0000                      	NOP
00026f dee6                      	RCALL	DISPLAY_ON
000270 e021                      	LDI		r18, 0x01 ;exibir no display 1
000271 def6                      	RCALL	SPI_TRANSFER
000272 e72f                      	LDI		r18, 0x7F ;blank
000273 def4                      	RCALL	SPI_TRANSFER
000274 dee4                      	RCALL	DISPLAY_OFF
                                 	;----------------------------
000275 9508                      	RET
                                 ;------------------------------------
                                 
                                 PRINT_HORA:
000276 deeb                      	RCALL	SPI_MODE_0
000277 e012                      	LDI		r17, 0x02 ;exibir no display 2
000278 dee0                      	RCALL	DISPLAY_OFF
000279 0000                      	NOP
00027a dedb                      	RCALL	DISPLAY_ON
00027b 2f21                      	MOV		r18, r17
00027c deeb                      	RCALL	SPI_TRANSFER
00027d 2f29                      	MOV		r18, r25 ; unidade da hora
00027e dee9                      	RCALL	SPI_TRANSFER
00027f ded9                      	RCALL	DISPLAY_OFF
                                 	
000280 9592                      	SWAP	r25 ;Trocar nibbles para exibir a dezena da hora - Nibble mais significativo  ignorado
000281 e011                      	LDI		r17, 0x01 ;exibir no display 1
000282 ded3                      	RCALL	DISPLAY_ON
000283 2f21                      	MOV		r18, r17
000284 dee3                      	RCALL	SPI_TRANSFER
000285 2f29                      	MOV		r18, r25 ; dezena da hora
000286 dee1                      	RCALL	SPI_TRANSFER
000287 ded1                      	RCALL	DISPLAY_OFF
                                 
                                 	;***Desligar display 3 e 4***
000288 ded0                      	RCALL	DISPLAY_OFF
000289 0000                      	NOP
00028a decb                      	RCALL	DISPLAY_ON
00028b e024                      	LDI		r18, 0x04 ;exibir no display 4
00028c dedb                      	RCALL	SPI_TRANSFER
00028d e72f                      	LDI		r18, 0x7F ;blank
00028e ded9                      	RCALL	SPI_TRANSFER
                                 
00028f dec9                      	RCALL	DISPLAY_OFF
000290 0000                      	NOP
000291 dec4                      	RCALL	DISPLAY_ON
000292 e023                      	LDI		r18, 0x03 ;exibir no display 3
000293 ded4                      	RCALL	SPI_TRANSFER
000294 e72f                      	LDI		r18, 0x7F ;blank
000295 ded2                      	RCALL	SPI_TRANSFER
000296 dec2                      	RCALL	DISPLAY_OFF
                                 	;----------------------------
000297 9508                      	RET


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  34 r17:  52 r18:  94 r19:   2 r20:   2 
r21:   0 r22:   2 r23:   4 r24:  23 r25:  28 r26:  12 r27:   0 r28:  13 
r29:  13 r30:   2 r31:   2 
Registers used: 14 out of 35 (40.0%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   9 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  24 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   3 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   4 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   7 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  24 cpse  :   0 dec   :   6 eor   :   6 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  10 inc   :   5 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  88 lds   :   0 lpm   :   0 lsl   :   0 
lsr   :  16 mov   :  29 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  25 or    :   0 ori   :   3 out   :  22 pop   :   0 
push  :   0 rcall : 211 ret   :  59 reti  :   2 rjmp  :  45 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   6 sbic  :  12 sbis  :   3 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   6 
sub   :   0 subi  :   3 swap  :   4 tst   :   0 wdr   :   0 
Instructions used: 28 out of 113 (24.8%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000530   1288      0   1288   32768   3.9%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
