###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       346260   # Number of WRITE/WRITEP commands
num_reads_done                 =      1635773   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1332354   # Number of read row buffer hits
num_read_cmds                  =      1635769   # Number of READ/READP commands
num_writes_done                =       346286   # Number of read requests issued
num_write_row_hits             =       256075   # Number of write row buffer hits
num_act_cmds                   =       398002   # Number of ACT commands
num_pre_cmds                   =       397974   # Number of PRE commands
num_ondemand_pres              =       370805   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9632679   # Cyles of rank active rank.0
rank_active_cycles.1           =      9492737   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       367321   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       507263   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1914121   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30081   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5760   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3917   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2720   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1928   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1546   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1279   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1130   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1050   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18586   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          138   # Write cmd latency (cycles)
write_latency[40-59]           =          216   # Write cmd latency (cycles)
write_latency[60-79]           =          354   # Write cmd latency (cycles)
write_latency[80-99]           =          568   # Write cmd latency (cycles)
write_latency[100-119]         =          772   # Write cmd latency (cycles)
write_latency[120-139]         =         1072   # Write cmd latency (cycles)
write_latency[140-159]         =         1440   # Write cmd latency (cycles)
write_latency[160-179]         =         1816   # Write cmd latency (cycles)
write_latency[180-199]         =         2248   # Write cmd latency (cycles)
write_latency[200-]            =       337610   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       303752   # Read request latency (cycles)
read_latency[40-59]            =       139722   # Read request latency (cycles)
read_latency[60-79]            =       137596   # Read request latency (cycles)
read_latency[80-99]            =        96228   # Read request latency (cycles)
read_latency[100-119]          =        79711   # Read request latency (cycles)
read_latency[120-139]          =        70886   # Read request latency (cycles)
read_latency[140-159]          =        60086   # Read request latency (cycles)
read_latency[160-179]          =        52668   # Read request latency (cycles)
read_latency[180-199]          =        47055   # Read request latency (cycles)
read_latency[200-]             =       648059   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.72853e+09   # Write energy
read_energy                    =  6.59542e+09   # Read energy
act_energy                     =  1.08893e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.76314e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.43486e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01079e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92347e+09   # Active standby energy rank.1
average_read_latency           =      276.629   # Average read request latency (cycles)
average_interarrival           =      5.04505   # Average request interarrival latency (cycles)
total_energy                   =  2.24716e+10   # Total energy (pJ)
average_power                  =      2247.16   # Average power (mW)
average_bandwidth              =      16.9136   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       353362   # Number of WRITE/WRITEP commands
num_reads_done                 =      1697806   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1364124   # Number of read row buffer hits
num_read_cmds                  =      1697802   # Number of READ/READP commands
num_writes_done                =       353392   # Number of read requests issued
num_write_row_hits             =       264406   # Number of write row buffer hits
num_act_cmds                   =       427576   # Number of ACT commands
num_pre_cmds                   =       427547   # Number of PRE commands
num_ondemand_pres              =       400489   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9589902   # Cyles of rank active rank.0
rank_active_cycles.1           =      9550458   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       410098   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       449542   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1985819   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28676   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5494   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3850   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2530   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1856   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1448   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1235   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1084   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1003   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18306   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =          136   # Write cmd latency (cycles)
write_latency[40-59]           =          223   # Write cmd latency (cycles)
write_latency[60-79]           =          339   # Write cmd latency (cycles)
write_latency[80-99]           =          569   # Write cmd latency (cycles)
write_latency[100-119]         =          764   # Write cmd latency (cycles)
write_latency[120-139]         =          940   # Write cmd latency (cycles)
write_latency[140-159]         =         1179   # Write cmd latency (cycles)
write_latency[160-179]         =         1524   # Write cmd latency (cycles)
write_latency[180-199]         =         1876   # Write cmd latency (cycles)
write_latency[200-]            =       345791   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       276495   # Read request latency (cycles)
read_latency[40-59]            =       130801   # Read request latency (cycles)
read_latency[60-79]            =       131348   # Read request latency (cycles)
read_latency[80-99]            =        94498   # Read request latency (cycles)
read_latency[100-119]          =        80290   # Read request latency (cycles)
read_latency[120-139]          =        70852   # Read request latency (cycles)
read_latency[140-159]          =        60608   # Read request latency (cycles)
read_latency[160-179]          =        53798   # Read request latency (cycles)
read_latency[180-199]          =        48700   # Read request latency (cycles)
read_latency[200-]             =       750407   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.76398e+09   # Write energy
read_energy                    =  6.84554e+09   # Read energy
act_energy                     =  1.16985e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.96847e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.1578e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9841e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95949e+09   # Active standby energy rank.1
average_read_latency           =      323.027   # Average read request latency (cycles)
average_interarrival           =       4.8749   # Average request interarrival latency (cycles)
total_energy                   =  2.28402e+10   # Total energy (pJ)
average_power                  =      2284.02   # Average power (mW)
average_bandwidth              =      17.5036   # Average bandwidth
