/opt/pdk/xfab/XKIT/xh018/diglibs/IO_CELLS_3V/v2_2/verilog/v2_2_0